
v0.2_timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007834  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f4  080079c4  080079c4  000179c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cb8  08007cb8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08007cb8  08007cb8  00017cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cc0  08007cc0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cc0  08007cc0  00017cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007cc4  08007cc4  00017cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08007cc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000046c  2000007c  08007d44  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  08007d44  000204e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d9b3  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035d3  00000000  00000000  0003da5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001590  00000000  00000000  00041038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001438  00000000  00000000  000425c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023538  00000000  00000000  00043a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000199ea  00000000  00000000  00066f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1019  00000000  00000000  00080922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015193b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006578  00000000  00000000  00151990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080079ac 	.word	0x080079ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	080079ac 	.word	0x080079ac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f000 fe49 	bl	8001212 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f842 	bl	8000608 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f000 fa8e 	bl	8000aa4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000588:	f000 fa6e 	bl	8000a68 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800058c:	f000 fa3c 	bl	8000a08 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000590:	f000 f8b4 	bl	80006fc <MX_I2C1_Init>
  MX_LPTIM1_Init();
 8000594:	f000 f8f2 	bl	800077c <MX_LPTIM1_Init>
  MX_LPTIM2_Init();
 8000598:	f000 f924 	bl	80007e4 <MX_LPTIM2_Init>
  MX_TIM1_Init();
 800059c:	f000 f956 	bl	800084c <MX_TIM1_Init>
  MX_TIM2_Init();
 80005a0:	f000 f9ae 	bl	8000900 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80005a4:	f000 fa00 	bl	80009a8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80005a8:	480f      	ldr	r0, [pc, #60]	; (80005e8 <main+0x70>)
 80005aa:	f003 f977 	bl	800389c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 80005ae:	480f      	ldr	r0, [pc, #60]	; (80005ec <main+0x74>)
 80005b0:	f003 f974 	bl	800389c <HAL_TIM_Base_Start>
  HAL_LPTIM_Counter_Start(&hlptim1,0xffff);
 80005b4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80005b8:	480d      	ldr	r0, [pc, #52]	; (80005f0 <main+0x78>)
 80005ba:	f001 ff23 	bl	8002404 <HAL_LPTIM_Counter_Start>
  HAL_LPTIM_Counter_Start(&hlptim2,0xffff);
 80005be:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80005c2:	480c      	ldr	r0, [pc, #48]	; (80005f4 <main+0x7c>)
 80005c4:	f001 ff1e 	bl	8002404 <HAL_LPTIM_Counter_Start>
  HAL_UART_Receive_IT(&huart2, uart1_rx_buf, 1);
 80005c8:	2201      	movs	r2, #1
 80005ca:	490b      	ldr	r1, [pc, #44]	; (80005f8 <main+0x80>)
 80005cc:	480b      	ldr	r0, [pc, #44]	; (80005fc <main+0x84>)
 80005ce:	f003 fcfb 	bl	8003fc8 <HAL_UART_Receive_IT>
  HAL_UART_Receive_DMA(&huart1,uart1_rx_buf,UART1_DMA_BUF_SZ);
 80005d2:	2212      	movs	r2, #18
 80005d4:	4908      	ldr	r1, [pc, #32]	; (80005f8 <main+0x80>)
 80005d6:	480a      	ldr	r0, [pc, #40]	; (8000600 <main+0x88>)
 80005d8:	f003 fd4c 	bl	8004074 <HAL_UART_Receive_DMA>
  printf("Hi~. ray counter 8 channel f/w\n");
 80005dc:	4809      	ldr	r0, [pc, #36]	; (8000604 <main+0x8c>)
 80005de:	f005 fd63 	bl	80060a8 <puts>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  extern void my_loop();
	  my_loop();
 80005e2:	f005 fb87 	bl	8005cf4 <my_loop>
  {
 80005e6:	e7fc      	b.n	80005e2 <main+0x6a>
 80005e8:	20000284 	.word	0x20000284
 80005ec:	200002d0 	.word	0x200002d0
 80005f0:	20000234 	.word	0x20000234
 80005f4:	20000178 	.word	0x20000178
 80005f8:	20000270 	.word	0x20000270
 80005fc:	2000031c 	.word	0x2000031c
 8000600:	200001b0 	.word	0x200001b0
 8000604:	080079c4 	.word	0x080079c4

08000608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b0ac      	sub	sp, #176	; 0xb0
 800060c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000612:	2244      	movs	r2, #68	; 0x44
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f005 fcd0 	bl	8005fbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	2254      	movs	r2, #84	; 0x54
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f005 fcc2 	bl	8005fbc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000638:	2310      	movs	r3, #16
 800063a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000648:	2360      	movs	r3, #96	; 0x60
 800064a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064e:	2302      	movs	r3, #2
 8000650:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000654:	2301      	movs	r3, #1
 8000656:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 800065a:	2301      	movs	r3, #1
 800065c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000660:	2328      	movs	r3, #40	; 0x28
 8000662:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000666:	2307      	movs	r3, #7
 8000668:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800066c:	2302      	movs	r3, #2
 800066e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000672:	2302      	movs	r3, #2
 8000674:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000678:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800067c:	4618      	mov	r0, r3
 800067e:	f001 ff99 	bl	80025b4 <HAL_RCC_OscConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000688:	f000 fa78 	bl	8000b7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068c:	230f      	movs	r3, #15
 800068e:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000690:	2303      	movs	r3, #3
 8000692:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006a0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80006a4:	2104      	movs	r1, #4
 80006a6:	4618      	mov	r0, r3
 80006a8:	f002 fb96 	bl	8002dd8 <HAL_RCC_ClockConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006b2:	f000 fa63 	bl	8000b7c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80006b6:	f240 6343 	movw	r3, #1603	; 0x643
 80006ba:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80006bc:	2300      	movs	r3, #0
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80006c8:	2300      	movs	r3, #0
 80006ca:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PCLK;
 80006cc:	2300      	movs	r3, #0
 80006ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	4618      	mov	r0, r3
 80006d4:	f002 fda4 	bl	8003220 <HAL_RCCEx_PeriphCLKConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xda>
  {
    Error_Handler();
 80006de:	f000 fa4d 	bl	8000b7c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006e6:	f001 ff0f 	bl	8002508 <HAL_PWREx_ControlVoltageScaling>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0xec>
  {
    Error_Handler();
 80006f0:	f000 fa44 	bl	8000b7c <Error_Handler>
  }
}
 80006f4:	bf00      	nop
 80006f6:	37b0      	adds	r7, #176	; 0xb0
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000700:	4b1b      	ldr	r3, [pc, #108]	; (8000770 <MX_I2C1_Init+0x74>)
 8000702:	4a1c      	ldr	r2, [pc, #112]	; (8000774 <MX_I2C1_Init+0x78>)
 8000704:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000706:	4b1a      	ldr	r3, [pc, #104]	; (8000770 <MX_I2C1_Init+0x74>)
 8000708:	4a1b      	ldr	r2, [pc, #108]	; (8000778 <MX_I2C1_Init+0x7c>)
 800070a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800070c:	4b18      	ldr	r3, [pc, #96]	; (8000770 <MX_I2C1_Init+0x74>)
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000712:	4b17      	ldr	r3, [pc, #92]	; (8000770 <MX_I2C1_Init+0x74>)
 8000714:	2201      	movs	r2, #1
 8000716:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000718:	4b15      	ldr	r3, [pc, #84]	; (8000770 <MX_I2C1_Init+0x74>)
 800071a:	2200      	movs	r2, #0
 800071c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800071e:	4b14      	ldr	r3, [pc, #80]	; (8000770 <MX_I2C1_Init+0x74>)
 8000720:	2200      	movs	r2, #0
 8000722:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000724:	4b12      	ldr	r3, [pc, #72]	; (8000770 <MX_I2C1_Init+0x74>)
 8000726:	2200      	movs	r2, #0
 8000728:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800072a:	4b11      	ldr	r3, [pc, #68]	; (8000770 <MX_I2C1_Init+0x74>)
 800072c:	2200      	movs	r2, #0
 800072e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000730:	4b0f      	ldr	r3, [pc, #60]	; (8000770 <MX_I2C1_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000736:	480e      	ldr	r0, [pc, #56]	; (8000770 <MX_I2C1_Init+0x74>)
 8000738:	f001 fc9c 	bl	8002074 <HAL_I2C_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000742:	f000 fa1b 	bl	8000b7c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000746:	2100      	movs	r1, #0
 8000748:	4809      	ldr	r0, [pc, #36]	; (8000770 <MX_I2C1_Init+0x74>)
 800074a:	f001 fd22 	bl	8002192 <HAL_I2CEx_ConfigAnalogFilter>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000754:	f000 fa12 	bl	8000b7c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000758:	2100      	movs	r1, #0
 800075a:	4805      	ldr	r0, [pc, #20]	; (8000770 <MX_I2C1_Init+0x74>)
 800075c:	f001 fd64 	bl	8002228 <HAL_I2CEx_ConfigDigitalFilter>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000766:	f000 fa09 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	200000dc 	.word	0x200000dc
 8000774:	40005400 	.word	0x40005400
 8000778:	10909cec 	.word	0x10909cec

0800077c <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8000780:	4b16      	ldr	r3, [pc, #88]	; (80007dc <MX_LPTIM1_Init+0x60>)
 8000782:	4a17      	ldr	r2, [pc, #92]	; (80007e0 <MX_LPTIM1_Init+0x64>)
 8000784:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_ULPTIM;
 8000786:	4b15      	ldr	r3, [pc, #84]	; (80007dc <MX_LPTIM1_Init+0x60>)
 8000788:	2201      	movs	r2, #1
 800078a:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800078c:	4b13      	ldr	r3, [pc, #76]	; (80007dc <MX_LPTIM1_Init+0x60>)
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 8000792:	4b12      	ldr	r3, [pc, #72]	; (80007dc <MX_LPTIM1_Init+0x60>)
 8000794:	2200      	movs	r2, #0
 8000796:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8000798:	4b10      	ldr	r3, [pc, #64]	; (80007dc <MX_LPTIM1_Init+0x60>)
 800079a:	2200      	movs	r2, #0
 800079c:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800079e:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <MX_LPTIM1_Init+0x60>)
 80007a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007a4:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80007a6:	4b0d      	ldr	r3, [pc, #52]	; (80007dc <MX_LPTIM1_Init+0x60>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80007ac:	4b0b      	ldr	r3, [pc, #44]	; (80007dc <MX_LPTIM1_Init+0x60>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80007b2:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <MX_LPTIM1_Init+0x60>)
 80007b4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80007b8:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <MX_LPTIM1_Init+0x60>)
 80007bc:	2200      	movs	r2, #0
 80007be:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_LPTIM1_Init+0x60>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80007c6:	4805      	ldr	r0, [pc, #20]	; (80007dc <MX_LPTIM1_Init+0x60>)
 80007c8:	f001 fd7a 	bl	80022c0 <HAL_LPTIM_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 80007d2:	f000 f9d3 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000234 	.word	0x20000234
 80007e0:	40007c00 	.word	0x40007c00

080007e4 <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM2_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 80007e8:	4b16      	ldr	r3, [pc, #88]	; (8000844 <MX_LPTIM2_Init+0x60>)
 80007ea:	4a17      	ldr	r2, [pc, #92]	; (8000848 <MX_LPTIM2_Init+0x64>)
 80007ec:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_ULPTIM;
 80007ee:	4b15      	ldr	r3, [pc, #84]	; (8000844 <MX_LPTIM2_Init+0x60>)
 80007f0:	2201      	movs	r2, #1
 80007f2:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80007f4:	4b13      	ldr	r3, [pc, #76]	; (8000844 <MX_LPTIM2_Init+0x60>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  hlptim2.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80007fa:	4b12      	ldr	r3, [pc, #72]	; (8000844 <MX_LPTIM2_Init+0x60>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	60da      	str	r2, [r3, #12]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8000800:	4b10      	ldr	r3, [pc, #64]	; (8000844 <MX_LPTIM2_Init+0x60>)
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8000806:	4b0f      	ldr	r3, [pc, #60]	; (8000844 <MX_LPTIM2_Init+0x60>)
 8000808:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800080c:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800080e:	4b0d      	ldr	r3, [pc, #52]	; (8000844 <MX_LPTIM2_Init+0x60>)
 8000810:	2200      	movs	r2, #0
 8000812:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8000814:	4b0b      	ldr	r3, [pc, #44]	; (8000844 <MX_LPTIM2_Init+0x60>)
 8000816:	2200      	movs	r2, #0
 8000818:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800081a:	4b0a      	ldr	r3, [pc, #40]	; (8000844 <MX_LPTIM2_Init+0x60>)
 800081c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000820:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8000822:	4b08      	ldr	r3, [pc, #32]	; (8000844 <MX_LPTIM2_Init+0x60>)
 8000824:	2200      	movs	r2, #0
 8000826:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8000828:	4b06      	ldr	r3, [pc, #24]	; (8000844 <MX_LPTIM2_Init+0x60>)
 800082a:	2200      	movs	r2, #0
 800082c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 800082e:	4805      	ldr	r0, [pc, #20]	; (8000844 <MX_LPTIM2_Init+0x60>)
 8000830:	f001 fd46 	bl	80022c0 <HAL_LPTIM_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_LPTIM2_Init+0x5a>
  {
    Error_Handler();
 800083a:	f000 f99f 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	20000178 	.word	0x20000178
 8000848:	40009400 	.word	0x40009400

0800084c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b088      	sub	sp, #32
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000852:	f107 0310 	add.w	r3, r7, #16
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
 800085a:	605a      	str	r2, [r3, #4]
 800085c:	609a      	str	r2, [r3, #8]
 800085e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000860:	1d3b      	adds	r3, r7, #4
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800086a:	4b23      	ldr	r3, [pc, #140]	; (80008f8 <MX_TIM1_Init+0xac>)
 800086c:	4a23      	ldr	r2, [pc, #140]	; (80008fc <MX_TIM1_Init+0xb0>)
 800086e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000870:	4b21      	ldr	r3, [pc, #132]	; (80008f8 <MX_TIM1_Init+0xac>)
 8000872:	2200      	movs	r2, #0
 8000874:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000876:	4b20      	ldr	r3, [pc, #128]	; (80008f8 <MX_TIM1_Init+0xac>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800087c:	4b1e      	ldr	r3, [pc, #120]	; (80008f8 <MX_TIM1_Init+0xac>)
 800087e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000882:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000884:	4b1c      	ldr	r3, [pc, #112]	; (80008f8 <MX_TIM1_Init+0xac>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800088a:	4b1b      	ldr	r3, [pc, #108]	; (80008f8 <MX_TIM1_Init+0xac>)
 800088c:	2200      	movs	r2, #0
 800088e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000890:	4b19      	ldr	r3, [pc, #100]	; (80008f8 <MX_TIM1_Init+0xac>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000896:	4818      	ldr	r0, [pc, #96]	; (80008f8 <MX_TIM1_Init+0xac>)
 8000898:	f002 ffa8 	bl	80037ec <HAL_TIM_Base_Init>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80008a2:	f000 f96b 	bl	8000b7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 80008a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008aa:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	4619      	mov	r1, r3
 80008be:	480e      	ldr	r0, [pc, #56]	; (80008f8 <MX_TIM1_Init+0xac>)
 80008c0:	f003 f838 	bl	8003934 <HAL_TIM_ConfigClockSource>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80008ca:	f000 f957 	bl	8000b7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008ce:	2300      	movs	r3, #0
 80008d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80008d2:	2300      	movs	r3, #0
 80008d4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008d6:	2300      	movs	r3, #0
 80008d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	4619      	mov	r1, r3
 80008de:	4806      	ldr	r0, [pc, #24]	; (80008f8 <MX_TIM1_Init+0xac>)
 80008e0:	f003 f9f0 	bl	8003cc4 <HAL_TIMEx_MasterConfigSynchronization>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80008ea:	f000 f947 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80008ee:	bf00      	nop
 80008f0:	3720      	adds	r7, #32
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000284 	.word	0x20000284
 80008fc:	40012c00 	.word	0x40012c00

08000900 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b088      	sub	sp, #32
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000906:	f107 0310 	add.w	r3, r7, #16
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]
 800091c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800091e:	4b21      	ldr	r3, [pc, #132]	; (80009a4 <MX_TIM2_Init+0xa4>)
 8000920:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000924:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000926:	4b1f      	ldr	r3, [pc, #124]	; (80009a4 <MX_TIM2_Init+0xa4>)
 8000928:	2200      	movs	r2, #0
 800092a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800092c:	4b1d      	ldr	r3, [pc, #116]	; (80009a4 <MX_TIM2_Init+0xa4>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000932:	4b1c      	ldr	r3, [pc, #112]	; (80009a4 <MX_TIM2_Init+0xa4>)
 8000934:	f04f 32ff 	mov.w	r2, #4294967295
 8000938:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800093a:	4b1a      	ldr	r3, [pc, #104]	; (80009a4 <MX_TIM2_Init+0xa4>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000940:	4b18      	ldr	r3, [pc, #96]	; (80009a4 <MX_TIM2_Init+0xa4>)
 8000942:	2200      	movs	r2, #0
 8000944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000946:	4817      	ldr	r0, [pc, #92]	; (80009a4 <MX_TIM2_Init+0xa4>)
 8000948:	f002 ff50 	bl	80037ec <HAL_TIM_Base_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000952:	f000 f913 	bl	8000b7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8000956:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800095a:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 800095c:	2300      	movs	r3, #0
 800095e:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000968:	f107 0310 	add.w	r3, r7, #16
 800096c:	4619      	mov	r1, r3
 800096e:	480d      	ldr	r0, [pc, #52]	; (80009a4 <MX_TIM2_Init+0xa4>)
 8000970:	f002 ffe0 	bl	8003934 <HAL_TIM_ConfigClockSource>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800097a:	f000 f8ff 	bl	8000b7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800097e:	2300      	movs	r3, #0
 8000980:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000982:	2300      	movs	r3, #0
 8000984:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000986:	1d3b      	adds	r3, r7, #4
 8000988:	4619      	mov	r1, r3
 800098a:	4806      	ldr	r0, [pc, #24]	; (80009a4 <MX_TIM2_Init+0xa4>)
 800098c:	f003 f99a 	bl	8003cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000996:	f000 f8f1 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800099a:	bf00      	nop
 800099c:	3720      	adds	r7, #32
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	200002d0 	.word	0x200002d0

080009a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009ac:	4b14      	ldr	r3, [pc, #80]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009ae:	4a15      	ldr	r2, [pc, #84]	; (8000a04 <MX_USART1_UART_Init+0x5c>)
 80009b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009b2:	4b13      	ldr	r3, [pc, #76]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ba:	4b11      	ldr	r3, [pc, #68]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009c0:	4b0f      	ldr	r3, [pc, #60]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009c6:	4b0e      	ldr	r3, [pc, #56]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009cc:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009ce:	220c      	movs	r2, #12
 80009d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d2:	4b0b      	ldr	r3, [pc, #44]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d8:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009da:	2200      	movs	r2, #0
 80009dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009de:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009e4:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009ea:	4805      	ldr	r0, [pc, #20]	; (8000a00 <MX_USART1_UART_Init+0x58>)
 80009ec:	f003 f9d0 	bl	8003d90 <HAL_UART_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80009f6:	f000 f8c1 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	200001b0 	.word	0x200001b0
 8000a04:	40013800 	.word	0x40013800

08000a08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a0c:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a0e:	4a15      	ldr	r2, [pc, #84]	; (8000a64 <MX_USART2_UART_Init+0x5c>)
 8000a10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a12:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1a:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a20:	4b0f      	ldr	r3, [pc, #60]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a2e:	220c      	movs	r2, #12
 8000a30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a38:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a3e:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a44:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <MX_USART2_UART_Init+0x58>)
 8000a4c:	f003 f9a0 	bl	8003d90 <HAL_UART_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a56:	f000 f891 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	2000031c 	.word	0x2000031c
 8000a64:	40004400 	.word	0x40004400

08000a68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a6e:	4b0c      	ldr	r3, [pc, #48]	; (8000aa0 <MX_DMA_Init+0x38>)
 8000a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a72:	4a0b      	ldr	r2, [pc, #44]	; (8000aa0 <MX_DMA_Init+0x38>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6493      	str	r3, [r2, #72]	; 0x48
 8000a7a:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <MX_DMA_Init+0x38>)
 8000a7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000a86:	2200      	movs	r2, #0
 8000a88:	2100      	movs	r1, #0
 8000a8a:	200f      	movs	r0, #15
 8000a8c:	f000 fd59 	bl	8001542 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000a90:	200f      	movs	r0, #15
 8000a92:	f000 fd72 	bl	800157a <HAL_NVIC_EnableIRQ>

}
 8000a96:	bf00      	nop
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40021000 	.word	0x40021000

08000aa4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b088      	sub	sp, #32
 8000aa8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aaa:	f107 030c 	add.w	r3, r7, #12
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]
 8000ab6:	60da      	str	r2, [r3, #12]
 8000ab8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aba:	4b28      	ldr	r3, [pc, #160]	; (8000b5c <MX_GPIO_Init+0xb8>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000abe:	4a27      	ldr	r2, [pc, #156]	; (8000b5c <MX_GPIO_Init+0xb8>)
 8000ac0:	f043 0304 	orr.w	r3, r3, #4
 8000ac4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ac6:	4b25      	ldr	r3, [pc, #148]	; (8000b5c <MX_GPIO_Init+0xb8>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aca:	f003 0304 	and.w	r3, r3, #4
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad2:	4b22      	ldr	r3, [pc, #136]	; (8000b5c <MX_GPIO_Init+0xb8>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad6:	4a21      	ldr	r2, [pc, #132]	; (8000b5c <MX_GPIO_Init+0xb8>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ade:	4b1f      	ldr	r3, [pc, #124]	; (8000b5c <MX_GPIO_Init+0xb8>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aea:	4b1c      	ldr	r3, [pc, #112]	; (8000b5c <MX_GPIO_Init+0xb8>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aee:	4a1b      	ldr	r2, [pc, #108]	; (8000b5c <MX_GPIO_Init+0xb8>)
 8000af0:	f043 0302 	orr.w	r3, r3, #2
 8000af4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000af6:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <MX_GPIO_Init+0xb8>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000afa:	f003 0302 	and.w	r3, r3, #2
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EXTR_UOUT_Pin|SLAVE_TXEN_Pin|SLAVE_RST_Pin, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	21d0      	movs	r1, #208	; 0xd0
 8000b06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b0a:	f001 fa9b 	bl	8002044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HB_LED_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2109      	movs	r1, #9
 8000b12:	4813      	ldr	r0, [pc, #76]	; (8000b60 <MX_GPIO_Init+0xbc>)
 8000b14:	f001 fa96 	bl	8002044 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EXTR_UOUT_Pin SLAVE_TXEN_Pin SLAVE_RST_Pin */
  GPIO_InitStruct.Pin = EXTR_UOUT_Pin|SLAVE_TXEN_Pin|SLAVE_RST_Pin;
 8000b18:	23d0      	movs	r3, #208	; 0xd0
 8000b1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b28:	f107 030c 	add.w	r3, r7, #12
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b32:	f001 f853 	bl	8001bdc <HAL_GPIO_Init>

  /*Configure GPIO pins : HB_LED_Pin LD3_Pin */
  GPIO_InitStruct.Pin = HB_LED_Pin|LD3_Pin;
 8000b36:	2309      	movs	r3, #9
 8000b38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b42:	2300      	movs	r3, #0
 8000b44:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b46:	f107 030c 	add.w	r3, r7, #12
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4804      	ldr	r0, [pc, #16]	; (8000b60 <MX_GPIO_Init+0xbc>)
 8000b4e:	f001 f845 	bl	8001bdc <HAL_GPIO_Init>

}
 8000b52:	bf00      	nop
 8000b54:	3720      	adds	r7, #32
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	48000400 	.word	0x48000400

08000b64 <JCNET_USART1_UART_Init>:

/* USER CODE BEGIN 4 */
void JCNET_USART1_UART_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	MX_USART1_UART_Init();
 8000b68:	f7ff ff1e 	bl	80009a8 <MX_USART1_UART_Init>
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <JCNET_USART2_UART_Init>:

void JCNET_USART2_UART_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	MX_USART2_UART_Init();
 8000b74:	f7ff ff48 	bl	8000a08 <MX_USART2_UART_Init>
}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b80:	b672      	cpsid	i
}
 8000b82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <Error_Handler+0x8>
	...

08000b88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <HAL_MspInit+0x44>)
 8000b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b92:	4a0e      	ldr	r2, [pc, #56]	; (8000bcc <HAL_MspInit+0x44>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6613      	str	r3, [r2, #96]	; 0x60
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <HAL_MspInit+0x44>)
 8000b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba6:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <HAL_MspInit+0x44>)
 8000ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000baa:	4a08      	ldr	r2, [pc, #32]	; (8000bcc <HAL_MspInit+0x44>)
 8000bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bb0:	6593      	str	r3, [r2, #88]	; 0x58
 8000bb2:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <HAL_MspInit+0x44>)
 8000bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bba:	603b      	str	r3, [r7, #0]
 8000bbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	40021000 	.word	0x40021000

08000bd0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b08a      	sub	sp, #40	; 0x28
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a18      	ldr	r2, [pc, #96]	; (8000c50 <HAL_I2C_MspInit+0x80>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d129      	bne.n	8000c46 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	4b18      	ldr	r3, [pc, #96]	; (8000c54 <HAL_I2C_MspInit+0x84>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf6:	4a17      	ldr	r2, [pc, #92]	; (8000c54 <HAL_I2C_MspInit+0x84>)
 8000bf8:	f043 0301 	orr.w	r3, r3, #1
 8000bfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bfe:	4b15      	ldr	r3, [pc, #84]	; (8000c54 <HAL_I2C_MspInit+0x84>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c02:	f003 0301 	and.w	r3, r3, #1
 8000c06:	613b      	str	r3, [r7, #16]
 8000c08:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c10:	2312      	movs	r3, #18
 8000c12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c14:	2301      	movs	r3, #1
 8000c16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c18:	2303      	movs	r3, #3
 8000c1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c1c:	2304      	movs	r3, #4
 8000c1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	4619      	mov	r1, r3
 8000c26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c2a:	f000 ffd7 	bl	8001bdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c2e:	4b09      	ldr	r3, [pc, #36]	; (8000c54 <HAL_I2C_MspInit+0x84>)
 8000c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c32:	4a08      	ldr	r2, [pc, #32]	; (8000c54 <HAL_I2C_MspInit+0x84>)
 8000c34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c38:	6593      	str	r3, [r2, #88]	; 0x58
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <HAL_I2C_MspInit+0x84>)
 8000c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c46:	bf00      	nop
 8000c48:	3728      	adds	r7, #40	; 0x28
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40005400 	.word	0x40005400
 8000c54:	40021000 	.word	0x40021000

08000c58 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08c      	sub	sp, #48	; 0x30
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c60:	f107 031c 	add.w	r3, r7, #28
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]
  if(hlptim->Instance==LPTIM1)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a2e      	ldr	r2, [pc, #184]	; (8000d30 <HAL_LPTIM_MspInit+0xd8>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d128      	bne.n	8000ccc <HAL_LPTIM_MspInit+0x74>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8000c7a:	4b2e      	ldr	r3, [pc, #184]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c7e:	4a2d      	ldr	r2, [pc, #180]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000c80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c84:	6593      	str	r3, [r2, #88]	; 0x58
 8000c86:	4b2b      	ldr	r3, [pc, #172]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c8a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000c8e:	61bb      	str	r3, [r7, #24]
 8000c90:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c92:	4b28      	ldr	r3, [pc, #160]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c96:	4a27      	ldr	r2, [pc, #156]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000c98:	f043 0302 	orr.w	r3, r3, #2
 8000c9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c9e:	4b25      	ldr	r3, [pc, #148]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	617b      	str	r3, [r7, #20]
 8000ca8:	697b      	ldr	r3, [r7, #20]
    /**LPTIM1 GPIO Configuration
    PB5     ------> LPTIM1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000caa:	2320      	movs	r3, #32
 8000cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cbe:	f107 031c 	add.w	r3, r7, #28
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	481c      	ldr	r0, [pc, #112]	; (8000d38 <HAL_LPTIM_MspInit+0xe0>)
 8000cc6:	f000 ff89 	bl	8001bdc <HAL_GPIO_Init>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8000cca:	e02c      	b.n	8000d26 <HAL_LPTIM_MspInit+0xce>
  else if(hlptim->Instance==LPTIM2)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a1a      	ldr	r2, [pc, #104]	; (8000d3c <HAL_LPTIM_MspInit+0xe4>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d127      	bne.n	8000d26 <HAL_LPTIM_MspInit+0xce>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8000cd6:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cda:	4a16      	ldr	r2, [pc, #88]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000cdc:	f043 0320 	orr.w	r3, r3, #32
 8000ce0:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000ce2:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000ce4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ce6:	f003 0320 	and.w	r3, r3, #32
 8000cea:	613b      	str	r3, [r7, #16]
 8000cec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cee:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cf2:	4a10      	ldr	r2, [pc, #64]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000cf4:	f043 0302 	orr.w	r3, r3, #2
 8000cf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <HAL_LPTIM_MspInit+0xdc>)
 8000cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d06:	2302      	movs	r3, #2
 8000d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 8000d16:	230e      	movs	r3, #14
 8000d18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1a:	f107 031c 	add.w	r3, r7, #28
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4805      	ldr	r0, [pc, #20]	; (8000d38 <HAL_LPTIM_MspInit+0xe0>)
 8000d22:	f000 ff5b 	bl	8001bdc <HAL_GPIO_Init>
}
 8000d26:	bf00      	nop
 8000d28:	3730      	adds	r7, #48	; 0x30
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40007c00 	.word	0x40007c00
 8000d34:	40021000 	.word	0x40021000
 8000d38:	48000400 	.word	0x48000400
 8000d3c:	40009400 	.word	0x40009400

08000d40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08c      	sub	sp, #48	; 0x30
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	f107 031c 	add.w	r3, r7, #28
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
 8000d56:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a2f      	ldr	r2, [pc, #188]	; (8000e1c <HAL_TIM_Base_MspInit+0xdc>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d12a      	bne.n	8000db8 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d62:	4b2f      	ldr	r3, [pc, #188]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000d64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d66:	4a2e      	ldr	r2, [pc, #184]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000d68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d6c:	6613      	str	r3, [r2, #96]	; 0x60
 8000d6e:	4b2c      	ldr	r3, [pc, #176]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000d70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000d76:	61bb      	str	r3, [r7, #24]
 8000d78:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7a:	4b29      	ldr	r3, [pc, #164]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d7e:	4a28      	ldr	r2, [pc, #160]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d86:	4b26      	ldr	r3, [pc, #152]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA12     ------> TIM1_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000d92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000da4:	2301      	movs	r3, #1
 8000da6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da8:	f107 031c 	add.w	r3, r7, #28
 8000dac:	4619      	mov	r1, r3
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db2:	f000 ff13 	bl	8001bdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000db6:	e02d      	b.n	8000e14 <HAL_TIM_Base_MspInit+0xd4>
  else if(htim_base->Instance==TIM2)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dc0:	d128      	bne.n	8000e14 <HAL_TIM_Base_MspInit+0xd4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dc2:	4b17      	ldr	r3, [pc, #92]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dc6:	4a16      	ldr	r2, [pc, #88]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	6593      	str	r3, [r2, #88]	; 0x58
 8000dce:	4b14      	ldr	r3, [pc, #80]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	613b      	str	r3, [r7, #16]
 8000dd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dda:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dde:	4a10      	ldr	r2, [pc, #64]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000de6:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <HAL_TIM_Base_MspInit+0xe0>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000df2:	2320      	movs	r3, #32
 8000df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000e02:	2302      	movs	r3, #2
 8000e04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e06:	f107 031c 	add.w	r3, r7, #28
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e10:	f000 fee4 	bl	8001bdc <HAL_GPIO_Init>
}
 8000e14:	bf00      	nop
 8000e16:	3730      	adds	r7, #48	; 0x30
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40012c00 	.word	0x40012c00
 8000e20:	40021000 	.word	0x40021000

08000e24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08c      	sub	sp, #48	; 0x30
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 031c 	add.w	r3, r7, #28
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a50      	ldr	r2, [pc, #320]	; (8000f84 <HAL_UART_MspInit+0x160>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d151      	bne.n	8000eea <HAL_UART_MspInit+0xc6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e46:	4b50      	ldr	r3, [pc, #320]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e4a:	4a4f      	ldr	r2, [pc, #316]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000e4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e50:	6613      	str	r3, [r2, #96]	; 0x60
 8000e52:	4b4d      	ldr	r3, [pc, #308]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e5a:	61bb      	str	r3, [r7, #24]
 8000e5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5e:	4b4a      	ldr	r3, [pc, #296]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e62:	4a49      	ldr	r2, [pc, #292]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000e64:	f043 0302 	orr.w	r3, r3, #2
 8000e68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e6a:	4b47      	ldr	r3, [pc, #284]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6e:	f003 0302 	and.w	r3, r3, #2
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e76:	23c0      	movs	r3, #192	; 0xc0
 8000e78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e82:	2303      	movs	r3, #3
 8000e84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e86:	2307      	movs	r3, #7
 8000e88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e8a:	f107 031c 	add.w	r3, r7, #28
 8000e8e:	4619      	mov	r1, r3
 8000e90:	483e      	ldr	r0, [pc, #248]	; (8000f8c <HAL_UART_MspInit+0x168>)
 8000e92:	f000 fea3 	bl	8001bdc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000e96:	4b3e      	ldr	r3, [pc, #248]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000e98:	4a3e      	ldr	r2, [pc, #248]	; (8000f94 <HAL_UART_MspInit+0x170>)
 8000e9a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8000e9c:	4b3c      	ldr	r3, [pc, #240]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ea2:	4b3b      	ldr	r3, [pc, #236]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ea8:	4b39      	ldr	r3, [pc, #228]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000eae:	4b38      	ldr	r3, [pc, #224]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000eb0:	2280      	movs	r2, #128	; 0x80
 8000eb2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000eb4:	4b36      	ldr	r3, [pc, #216]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000eba:	4b35      	ldr	r3, [pc, #212]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000ec0:	4b33      	ldr	r3, [pc, #204]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000ec2:	2220      	movs	r2, #32
 8000ec4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ec6:	4b32      	ldr	r3, [pc, #200]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000ecc:	4830      	ldr	r0, [pc, #192]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000ece:	f000 fb7d 	bl	80015cc <HAL_DMA_Init>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <HAL_UART_MspInit+0xb8>
    {
      Error_Handler();
 8000ed8:	f7ff fe50 	bl	8000b7c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a2c      	ldr	r2, [pc, #176]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000ee0:	671a      	str	r2, [r3, #112]	; 0x70
 8000ee2:	4a2b      	ldr	r2, [pc, #172]	; (8000f90 <HAL_UART_MspInit+0x16c>)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ee8:	e047      	b.n	8000f7a <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART2)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a2a      	ldr	r2, [pc, #168]	; (8000f98 <HAL_UART_MspInit+0x174>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d142      	bne.n	8000f7a <HAL_UART_MspInit+0x156>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ef4:	4b24      	ldr	r3, [pc, #144]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ef8:	4a23      	ldr	r2, [pc, #140]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000efa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000efe:	6593      	str	r3, [r2, #88]	; 0x58
 8000f00:	4b21      	ldr	r3, [pc, #132]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f08:	613b      	str	r3, [r7, #16]
 8000f0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0c:	4b1e      	ldr	r3, [pc, #120]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f10:	4a1d      	ldr	r2, [pc, #116]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000f12:	f043 0301 	orr.w	r3, r3, #1
 8000f16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f18:	4b1b      	ldr	r3, [pc, #108]	; (8000f88 <HAL_UART_MspInit+0x164>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1c:	f003 0301 	and.w	r3, r3, #1
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000f24:	2304      	movs	r3, #4
 8000f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f30:	2303      	movs	r3, #3
 8000f32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f34:	2307      	movs	r3, #7
 8000f36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000f38:	f107 031c 	add.w	r3, r7, #28
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f42:	f000 fe4b 	bl	8001bdc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000f46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f54:	2303      	movs	r3, #3
 8000f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000f5c:	f107 031c 	add.w	r3, r7, #28
 8000f60:	4619      	mov	r1, r3
 8000f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f66:	f000 fe39 	bl	8001bdc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	2026      	movs	r0, #38	; 0x26
 8000f70:	f000 fae7 	bl	8001542 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f74:	2026      	movs	r0, #38	; 0x26
 8000f76:	f000 fb00 	bl	800157a <HAL_NVIC_EnableIRQ>
}
 8000f7a:	bf00      	nop
 8000f7c:	3730      	adds	r7, #48	; 0x30
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40013800 	.word	0x40013800
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	48000400 	.word	0x48000400
 8000f90:	20000130 	.word	0x20000130
 8000f94:	40020058 	.word	0x40020058
 8000f98:	40004400 	.word	0x40004400

08000f9c <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a15      	ldr	r2, [pc, #84]	; (8001000 <HAL_UART_MspDeInit+0x64>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d10f      	bne.n	8000fce <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000fae:	4b15      	ldr	r3, [pc, #84]	; (8001004 <HAL_UART_MspDeInit+0x68>)
 8000fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fb2:	4a14      	ldr	r2, [pc, #80]	; (8001004 <HAL_UART_MspDeInit+0x68>)
 8000fb4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000fb8:	6613      	str	r3, [r2, #96]	; 0x60

    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 8000fba:	21c0      	movs	r1, #192	; 0xc0
 8000fbc:	4812      	ldr	r0, [pc, #72]	; (8001008 <HAL_UART_MspDeInit+0x6c>)
 8000fbe:	f000 ff77 	bl	8001eb0 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 fbb8 	bl	800173c <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8000fcc:	e013      	b.n	8000ff6 <HAL_UART_MspDeInit+0x5a>
  else if(huart->Instance==USART2)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a0e      	ldr	r2, [pc, #56]	; (800100c <HAL_UART_MspDeInit+0x70>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d10e      	bne.n	8000ff6 <HAL_UART_MspDeInit+0x5a>
    __HAL_RCC_USART2_CLK_DISABLE();
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <HAL_UART_MspDeInit+0x68>)
 8000fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fdc:	4a09      	ldr	r2, [pc, #36]	; (8001004 <HAL_UART_MspDeInit+0x68>)
 8000fde:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000fe2:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 8000fe4:	f248 0104 	movw	r1, #32772	; 0x8004
 8000fe8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fec:	f000 ff60 	bl	8001eb0 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8000ff0:	2026      	movs	r0, #38	; 0x26
 8000ff2:	f000 fad0 	bl	8001596 <HAL_NVIC_DisableIRQ>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40013800 	.word	0x40013800
 8001004:	40021000 	.word	0x40021000
 8001008:	48000400 	.word	0x48000400
 800100c:	40004400 	.word	0x40004400

08001010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001014:	e7fe      	b.n	8001014 <NMI_Handler+0x4>

08001016 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800101a:	e7fe      	b.n	800101a <HardFault_Handler+0x4>

0800101c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001020:	e7fe      	b.n	8001020 <MemManage_Handler+0x4>

08001022 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001026:	e7fe      	b.n	8001026 <BusFault_Handler+0x4>

08001028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800102c:	e7fe      	b.n	800102c <UsageFault_Handler+0x4>

0800102e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001032:	bf00      	nop
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800104a:	b480      	push	{r7}
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr

08001058 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800105c:	f000 f92e 	bl	80012bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}

08001064 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001068:	4802      	ldr	r0, [pc, #8]	; (8001074 <DMA1_Channel5_IRQHandler+0x10>)
 800106a:	f000 fcd8 	bl	8001a1e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000130 	.word	0x20000130

08001078 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800107c:	4802      	ldr	r0, [pc, #8]	; (8001088 <USART2_IRQHandler+0x10>)
 800107e:	f003 f84f 	bl	8004120 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	2000031c 	.word	0x2000031c

0800108c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	e00a      	b.n	80010b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800109e:	f3af 8000 	nop.w
 80010a2:	4601      	mov	r1, r0
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	1c5a      	adds	r2, r3, #1
 80010a8:	60ba      	str	r2, [r7, #8]
 80010aa:	b2ca      	uxtb	r2, r1
 80010ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	3301      	adds	r3, #1
 80010b2:	617b      	str	r3, [r7, #20]
 80010b4:	697a      	ldr	r2, [r7, #20]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	dbf0      	blt.n	800109e <_read+0x12>
	}

return len;
 80010bc:	687b      	ldr	r3, [r7, #4]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3718      	adds	r7, #24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
	return -1;
 80010ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010ee:	605a      	str	r2, [r3, #4]
	return 0;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <_isatty>:

int _isatty(int file)
{
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
	return 1;
 8001106:	2301      	movs	r3, #1
}
 8001108:	4618      	mov	r0, r3
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
	return 0;
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
	...

08001130 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001138:	4a14      	ldr	r2, [pc, #80]	; (800118c <_sbrk+0x5c>)
 800113a:	4b15      	ldr	r3, [pc, #84]	; (8001190 <_sbrk+0x60>)
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001144:	4b13      	ldr	r3, [pc, #76]	; (8001194 <_sbrk+0x64>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d102      	bne.n	8001152 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <_sbrk+0x64>)
 800114e:	4a12      	ldr	r2, [pc, #72]	; (8001198 <_sbrk+0x68>)
 8001150:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001152:	4b10      	ldr	r3, [pc, #64]	; (8001194 <_sbrk+0x64>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4413      	add	r3, r2
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	429a      	cmp	r2, r3
 800115e:	d207      	bcs.n	8001170 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001160:	f004 ff02 	bl	8005f68 <__errno>
 8001164:	4603      	mov	r3, r0
 8001166:	220c      	movs	r2, #12
 8001168:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800116a:	f04f 33ff 	mov.w	r3, #4294967295
 800116e:	e009      	b.n	8001184 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001170:	4b08      	ldr	r3, [pc, #32]	; (8001194 <_sbrk+0x64>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001176:	4b07      	ldr	r3, [pc, #28]	; (8001194 <_sbrk+0x64>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4413      	add	r3, r2
 800117e:	4a05      	ldr	r2, [pc, #20]	; (8001194 <_sbrk+0x64>)
 8001180:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001182:	68fb      	ldr	r3, [r7, #12]
}
 8001184:	4618      	mov	r0, r3
 8001186:	3718      	adds	r7, #24
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20010000 	.word	0x20010000
 8001190:	00000400 	.word	0x00000400
 8001194:	20000098 	.word	0x20000098
 8001198:	200004e8 	.word	0x200004e8

0800119c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011a0:	4b06      	ldr	r3, [pc, #24]	; (80011bc <SystemInit+0x20>)
 80011a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011a6:	4a05      	ldr	r2, [pc, #20]	; (80011bc <SystemInit+0x20>)
 80011a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011c4:	f7ff ffea 	bl	800119c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c8:	480c      	ldr	r0, [pc, #48]	; (80011fc <LoopForever+0x6>)
  ldr r1, =_edata
 80011ca:	490d      	ldr	r1, [pc, #52]	; (8001200 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011cc:	4a0d      	ldr	r2, [pc, #52]	; (8001204 <LoopForever+0xe>)
  movs r3, #0
 80011ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d0:	e002      	b.n	80011d8 <LoopCopyDataInit>

080011d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011d6:	3304      	adds	r3, #4

080011d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011dc:	d3f9      	bcc.n	80011d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011de:	4a0a      	ldr	r2, [pc, #40]	; (8001208 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011e0:	4c0a      	ldr	r4, [pc, #40]	; (800120c <LoopForever+0x16>)
  movs r3, #0
 80011e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e4:	e001      	b.n	80011ea <LoopFillZerobss>

080011e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e8:	3204      	adds	r2, #4

080011ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011ec:	d3fb      	bcc.n	80011e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ee:	f004 fec1 	bl	8005f74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011f2:	f7ff f9c1 	bl	8000578 <main>

080011f6 <LoopForever>:

LoopForever:
    b LoopForever
 80011f6:	e7fe      	b.n	80011f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80011f8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80011fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001200:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001204:	08007cc8 	.word	0x08007cc8
  ldr r2, =_sbss
 8001208:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 800120c:	200004e8 	.word	0x200004e8

08001210 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001210:	e7fe      	b.n	8001210 <ADC1_IRQHandler>

08001212 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001218:	2300      	movs	r3, #0
 800121a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800121c:	2003      	movs	r0, #3
 800121e:	f000 f985 	bl	800152c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001222:	2000      	movs	r0, #0
 8001224:	f000 f80e 	bl	8001244 <HAL_InitTick>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d002      	beq.n	8001234 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	71fb      	strb	r3, [r7, #7]
 8001232:	e001      	b.n	8001238 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001234:	f7ff fca8 	bl	8000b88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001238:	79fb      	ldrb	r3, [r7, #7]
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800124c:	2300      	movs	r3, #0
 800124e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001250:	4b17      	ldr	r3, [pc, #92]	; (80012b0 <HAL_InitTick+0x6c>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d023      	beq.n	80012a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001258:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <HAL_InitTick+0x70>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4b14      	ldr	r3, [pc, #80]	; (80012b0 <HAL_InitTick+0x6c>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4619      	mov	r1, r3
 8001262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001266:	fbb3 f3f1 	udiv	r3, r3, r1
 800126a:	fbb2 f3f3 	udiv	r3, r2, r3
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f99f 	bl	80015b2 <HAL_SYSTICK_Config>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d10f      	bne.n	800129a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2b0f      	cmp	r3, #15
 800127e:	d809      	bhi.n	8001294 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001280:	2200      	movs	r2, #0
 8001282:	6879      	ldr	r1, [r7, #4]
 8001284:	f04f 30ff 	mov.w	r0, #4294967295
 8001288:	f000 f95b 	bl	8001542 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800128c:	4a0a      	ldr	r2, [pc, #40]	; (80012b8 <HAL_InitTick+0x74>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6013      	str	r3, [r2, #0]
 8001292:	e007      	b.n	80012a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	73fb      	strb	r3, [r7, #15]
 8001298:	e004      	b.n	80012a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	73fb      	strb	r3, [r7, #15]
 800129e:	e001      	b.n	80012a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000008 	.word	0x20000008
 80012b4:	20000000 	.word	0x20000000
 80012b8:	20000004 	.word	0x20000004

080012bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012c0:	4b06      	ldr	r3, [pc, #24]	; (80012dc <HAL_IncTick+0x20>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	461a      	mov	r2, r3
 80012c6:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <HAL_IncTick+0x24>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4413      	add	r3, r2
 80012cc:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <HAL_IncTick+0x24>)
 80012ce:	6013      	str	r3, [r2, #0]
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	20000008 	.word	0x20000008
 80012e0:	200003a0 	.word	0x200003a0

080012e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return uwTick;
 80012e8:	4b03      	ldr	r3, [pc, #12]	; (80012f8 <HAL_GetTick+0x14>)
 80012ea:	681b      	ldr	r3, [r3, #0]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	200003a0 	.word	0x200003a0

080012fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001304:	f7ff ffee 	bl	80012e4 <HAL_GetTick>
 8001308:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001314:	d005      	beq.n	8001322 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001316:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <HAL_Delay+0x44>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	461a      	mov	r2, r3
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	4413      	add	r3, r2
 8001320:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001322:	bf00      	nop
 8001324:	f7ff ffde 	bl	80012e4 <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	68fa      	ldr	r2, [r7, #12]
 8001330:	429a      	cmp	r2, r3
 8001332:	d8f7      	bhi.n	8001324 <HAL_Delay+0x28>
  {
  }
}
 8001334:	bf00      	nop
 8001336:	bf00      	nop
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000008 	.word	0x20000008

08001344 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f003 0307 	and.w	r3, r3, #7
 8001352:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001354:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <__NVIC_SetPriorityGrouping+0x44>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001360:	4013      	ands	r3, r2
 8001362:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800136c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001370:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001374:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001376:	4a04      	ldr	r2, [pc, #16]	; (8001388 <__NVIC_SetPriorityGrouping+0x44>)
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	60d3      	str	r3, [r2, #12]
}
 800137c:	bf00      	nop
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001390:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	f003 0307 	and.w	r3, r3, #7
}
 800139a:	4618      	mov	r0, r3
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	db0b      	blt.n	80013d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	f003 021f 	and.w	r2, r3, #31
 80013c0:	4907      	ldr	r1, [pc, #28]	; (80013e0 <__NVIC_EnableIRQ+0x38>)
 80013c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c6:	095b      	lsrs	r3, r3, #5
 80013c8:	2001      	movs	r0, #1
 80013ca:	fa00 f202 	lsl.w	r2, r0, r2
 80013ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	e000e100 	.word	0xe000e100

080013e4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	db12      	blt.n	800141c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	f003 021f 	and.w	r2, r3, #31
 80013fc:	490a      	ldr	r1, [pc, #40]	; (8001428 <__NVIC_DisableIRQ+0x44>)
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	095b      	lsrs	r3, r3, #5
 8001404:	2001      	movs	r0, #1
 8001406:	fa00 f202 	lsl.w	r2, r0, r2
 800140a:	3320      	adds	r3, #32
 800140c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001410:	f3bf 8f4f 	dsb	sy
}
 8001414:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001416:	f3bf 8f6f 	isb	sy
}
 800141a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	e000e100 	.word	0xe000e100

0800142c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	6039      	str	r1, [r7, #0]
 8001436:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143c:	2b00      	cmp	r3, #0
 800143e:	db0a      	blt.n	8001456 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	b2da      	uxtb	r2, r3
 8001444:	490c      	ldr	r1, [pc, #48]	; (8001478 <__NVIC_SetPriority+0x4c>)
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	0112      	lsls	r2, r2, #4
 800144c:	b2d2      	uxtb	r2, r2
 800144e:	440b      	add	r3, r1
 8001450:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001454:	e00a      	b.n	800146c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4908      	ldr	r1, [pc, #32]	; (800147c <__NVIC_SetPriority+0x50>)
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	f003 030f 	and.w	r3, r3, #15
 8001462:	3b04      	subs	r3, #4
 8001464:	0112      	lsls	r2, r2, #4
 8001466:	b2d2      	uxtb	r2, r2
 8001468:	440b      	add	r3, r1
 800146a:	761a      	strb	r2, [r3, #24]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	e000e100 	.word	0xe000e100
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001480:	b480      	push	{r7}
 8001482:	b089      	sub	sp, #36	; 0x24
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	f003 0307 	and.w	r3, r3, #7
 8001492:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	f1c3 0307 	rsb	r3, r3, #7
 800149a:	2b04      	cmp	r3, #4
 800149c:	bf28      	it	cs
 800149e:	2304      	movcs	r3, #4
 80014a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	3304      	adds	r3, #4
 80014a6:	2b06      	cmp	r3, #6
 80014a8:	d902      	bls.n	80014b0 <NVIC_EncodePriority+0x30>
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	3b03      	subs	r3, #3
 80014ae:	e000      	b.n	80014b2 <NVIC_EncodePriority+0x32>
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b4:	f04f 32ff 	mov.w	r2, #4294967295
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	43da      	mvns	r2, r3
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	401a      	ands	r2, r3
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014c8:	f04f 31ff 	mov.w	r1, #4294967295
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	fa01 f303 	lsl.w	r3, r1, r3
 80014d2:	43d9      	mvns	r1, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d8:	4313      	orrs	r3, r2
         );
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3724      	adds	r7, #36	; 0x24
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
	...

080014e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	3b01      	subs	r3, #1
 80014f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014f8:	d301      	bcc.n	80014fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014fa:	2301      	movs	r3, #1
 80014fc:	e00f      	b.n	800151e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014fe:	4a0a      	ldr	r2, [pc, #40]	; (8001528 <SysTick_Config+0x40>)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	3b01      	subs	r3, #1
 8001504:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001506:	210f      	movs	r1, #15
 8001508:	f04f 30ff 	mov.w	r0, #4294967295
 800150c:	f7ff ff8e 	bl	800142c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001510:	4b05      	ldr	r3, [pc, #20]	; (8001528 <SysTick_Config+0x40>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001516:	4b04      	ldr	r3, [pc, #16]	; (8001528 <SysTick_Config+0x40>)
 8001518:	2207      	movs	r2, #7
 800151a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	e000e010 	.word	0xe000e010

0800152c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff ff05 	bl	8001344 <__NVIC_SetPriorityGrouping>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b086      	sub	sp, #24
 8001546:	af00      	add	r7, sp, #0
 8001548:	4603      	mov	r3, r0
 800154a:	60b9      	str	r1, [r7, #8]
 800154c:	607a      	str	r2, [r7, #4]
 800154e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001554:	f7ff ff1a 	bl	800138c <__NVIC_GetPriorityGrouping>
 8001558:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	68b9      	ldr	r1, [r7, #8]
 800155e:	6978      	ldr	r0, [r7, #20]
 8001560:	f7ff ff8e 	bl	8001480 <NVIC_EncodePriority>
 8001564:	4602      	mov	r2, r0
 8001566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800156a:	4611      	mov	r1, r2
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff ff5d 	bl	800142c <__NVIC_SetPriority>
}
 8001572:	bf00      	nop
 8001574:	3718      	adds	r7, #24
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b082      	sub	sp, #8
 800157e:	af00      	add	r7, sp, #0
 8001580:	4603      	mov	r3, r0
 8001582:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff ff0d 	bl	80013a8 <__NVIC_EnableIRQ>
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b082      	sub	sp, #8
 800159a:	af00      	add	r7, sp, #0
 800159c:	4603      	mov	r3, r0
 800159e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80015a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff ff1d 	bl	80013e4 <__NVIC_DisableIRQ>
}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b082      	sub	sp, #8
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ff94 	bl	80014e8 <SysTick_Config>
 80015c0:	4603      	mov	r3, r0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
	...

080015cc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e098      	b.n	8001710 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	461a      	mov	r2, r3
 80015e4:	4b4d      	ldr	r3, [pc, #308]	; (800171c <HAL_DMA_Init+0x150>)
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d80f      	bhi.n	800160a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	461a      	mov	r2, r3
 80015f0:	4b4b      	ldr	r3, [pc, #300]	; (8001720 <HAL_DMA_Init+0x154>)
 80015f2:	4413      	add	r3, r2
 80015f4:	4a4b      	ldr	r2, [pc, #300]	; (8001724 <HAL_DMA_Init+0x158>)
 80015f6:	fba2 2303 	umull	r2, r3, r2, r3
 80015fa:	091b      	lsrs	r3, r3, #4
 80015fc:	009a      	lsls	r2, r3, #2
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a48      	ldr	r2, [pc, #288]	; (8001728 <HAL_DMA_Init+0x15c>)
 8001606:	641a      	str	r2, [r3, #64]	; 0x40
 8001608:	e00e      	b.n	8001628 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	461a      	mov	r2, r3
 8001610:	4b46      	ldr	r3, [pc, #280]	; (800172c <HAL_DMA_Init+0x160>)
 8001612:	4413      	add	r3, r2
 8001614:	4a43      	ldr	r2, [pc, #268]	; (8001724 <HAL_DMA_Init+0x158>)
 8001616:	fba2 2303 	umull	r2, r3, r2, r3
 800161a:	091b      	lsrs	r3, r3, #4
 800161c:	009a      	lsls	r2, r3, #2
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a42      	ldr	r2, [pc, #264]	; (8001730 <HAL_DMA_Init+0x164>)
 8001626:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2202      	movs	r2, #2
 800162c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800163e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001642:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800164c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001658:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001664:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6a1b      	ldr	r3, [r3, #32]
 800166a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800166c:	68fa      	ldr	r2, [r7, #12]
 800166e:	4313      	orrs	r3, r2
 8001670:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001682:	d039      	beq.n	80016f8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001688:	4a27      	ldr	r2, [pc, #156]	; (8001728 <HAL_DMA_Init+0x15c>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d11a      	bne.n	80016c4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800168e:	4b29      	ldr	r3, [pc, #164]	; (8001734 <HAL_DMA_Init+0x168>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001696:	f003 031c 	and.w	r3, r3, #28
 800169a:	210f      	movs	r1, #15
 800169c:	fa01 f303 	lsl.w	r3, r1, r3
 80016a0:	43db      	mvns	r3, r3
 80016a2:	4924      	ldr	r1, [pc, #144]	; (8001734 <HAL_DMA_Init+0x168>)
 80016a4:	4013      	ands	r3, r2
 80016a6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80016a8:	4b22      	ldr	r3, [pc, #136]	; (8001734 <HAL_DMA_Init+0x168>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6859      	ldr	r1, [r3, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b4:	f003 031c 	and.w	r3, r3, #28
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	491d      	ldr	r1, [pc, #116]	; (8001734 <HAL_DMA_Init+0x168>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	600b      	str	r3, [r1, #0]
 80016c2:	e019      	b.n	80016f8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80016c4:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <HAL_DMA_Init+0x16c>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016cc:	f003 031c 	and.w	r3, r3, #28
 80016d0:	210f      	movs	r1, #15
 80016d2:	fa01 f303 	lsl.w	r3, r1, r3
 80016d6:	43db      	mvns	r3, r3
 80016d8:	4917      	ldr	r1, [pc, #92]	; (8001738 <HAL_DMA_Init+0x16c>)
 80016da:	4013      	ands	r3, r2
 80016dc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80016de:	4b16      	ldr	r3, [pc, #88]	; (8001738 <HAL_DMA_Init+0x16c>)
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6859      	ldr	r1, [r3, #4]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ea:	f003 031c 	and.w	r3, r3, #28
 80016ee:	fa01 f303 	lsl.w	r3, r1, r3
 80016f2:	4911      	ldr	r1, [pc, #68]	; (8001738 <HAL_DMA_Init+0x16c>)
 80016f4:	4313      	orrs	r3, r2
 80016f6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2201      	movs	r2, #1
 8001702:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3714      	adds	r7, #20
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	40020407 	.word	0x40020407
 8001720:	bffdfff8 	.word	0xbffdfff8
 8001724:	cccccccd 	.word	0xcccccccd
 8001728:	40020000 	.word	0x40020000
 800172c:	bffdfbf8 	.word	0xbffdfbf8
 8001730:	40020400 	.word	0x40020400
 8001734:	400200a8 	.word	0x400200a8
 8001738:	400204a8 	.word	0x400204a8

0800173c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e072      	b.n	8001834 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f022 0201 	bic.w	r2, r2, #1
 800175c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	461a      	mov	r2, r3
 8001764:	4b36      	ldr	r3, [pc, #216]	; (8001840 <HAL_DMA_DeInit+0x104>)
 8001766:	429a      	cmp	r2, r3
 8001768:	d80f      	bhi.n	800178a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	461a      	mov	r2, r3
 8001770:	4b34      	ldr	r3, [pc, #208]	; (8001844 <HAL_DMA_DeInit+0x108>)
 8001772:	4413      	add	r3, r2
 8001774:	4a34      	ldr	r2, [pc, #208]	; (8001848 <HAL_DMA_DeInit+0x10c>)
 8001776:	fba2 2303 	umull	r2, r3, r2, r3
 800177a:	091b      	lsrs	r3, r3, #4
 800177c:	009a      	lsls	r2, r3, #2
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4a31      	ldr	r2, [pc, #196]	; (800184c <HAL_DMA_DeInit+0x110>)
 8001786:	641a      	str	r2, [r3, #64]	; 0x40
 8001788:	e00e      	b.n	80017a8 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	461a      	mov	r2, r3
 8001790:	4b2f      	ldr	r3, [pc, #188]	; (8001850 <HAL_DMA_DeInit+0x114>)
 8001792:	4413      	add	r3, r2
 8001794:	4a2c      	ldr	r2, [pc, #176]	; (8001848 <HAL_DMA_DeInit+0x10c>)
 8001796:	fba2 2303 	umull	r2, r3, r2, r3
 800179a:	091b      	lsrs	r3, r3, #4
 800179c:	009a      	lsls	r2, r3, #2
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a2b      	ldr	r2, [pc, #172]	; (8001854 <HAL_DMA_DeInit+0x118>)
 80017a6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b4:	f003 021c 	and.w	r2, r3, #28
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017bc:	2101      	movs	r1, #1
 80017be:	fa01 f202 	lsl.w	r2, r1, r2
 80017c2:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c8:	4a20      	ldr	r2, [pc, #128]	; (800184c <HAL_DMA_DeInit+0x110>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d10d      	bne.n	80017ea <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80017ce:	4b22      	ldr	r3, [pc, #136]	; (8001858 <HAL_DMA_DeInit+0x11c>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d6:	f003 031c 	and.w	r3, r3, #28
 80017da:	210f      	movs	r1, #15
 80017dc:	fa01 f303 	lsl.w	r3, r1, r3
 80017e0:	43db      	mvns	r3, r3
 80017e2:	491d      	ldr	r1, [pc, #116]	; (8001858 <HAL_DMA_DeInit+0x11c>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	600b      	str	r3, [r1, #0]
 80017e8:	e00c      	b.n	8001804 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80017ea:	4b1c      	ldr	r3, [pc, #112]	; (800185c <HAL_DMA_DeInit+0x120>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	f003 031c 	and.w	r3, r3, #28
 80017f6:	210f      	movs	r1, #15
 80017f8:	fa01 f303 	lsl.w	r3, r1, r3
 80017fc:	43db      	mvns	r3, r3
 80017fe:	4917      	ldr	r1, [pc, #92]	; (800185c <HAL_DMA_DeInit+0x120>)
 8001800:	4013      	ands	r3, r2
 8001802:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr
 8001840:	40020407 	.word	0x40020407
 8001844:	bffdfff8 	.word	0xbffdfff8
 8001848:	cccccccd 	.word	0xcccccccd
 800184c:	40020000 	.word	0x40020000
 8001850:	bffdfbf8 	.word	0xbffdfbf8
 8001854:	40020400 	.word	0x40020400
 8001858:	400200a8 	.word	0x400200a8
 800185c:	400204a8 	.word	0x400204a8

08001860 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
 800186c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800186e:	2300      	movs	r3, #0
 8001870:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001878:	2b01      	cmp	r3, #1
 800187a:	d101      	bne.n	8001880 <HAL_DMA_Start_IT+0x20>
 800187c:	2302      	movs	r3, #2
 800187e:	e04b      	b.n	8001918 <HAL_DMA_Start_IT+0xb8>
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2201      	movs	r2, #1
 8001884:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800188e:	b2db      	uxtb	r3, r3
 8001890:	2b01      	cmp	r3, #1
 8001892:	d13a      	bne.n	800190a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2202      	movs	r2, #2
 8001898:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2200      	movs	r2, #0
 80018a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f022 0201 	bic.w	r2, r2, #1
 80018b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	68b9      	ldr	r1, [r7, #8]
 80018b8:	68f8      	ldr	r0, [r7, #12]
 80018ba:	f000 f95f 	bl	8001b7c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d008      	beq.n	80018d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f042 020e 	orr.w	r2, r2, #14
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	e00f      	b.n	80018f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f022 0204 	bic.w	r2, r2, #4
 80018e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f042 020a 	orr.w	r2, r2, #10
 80018f6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f042 0201 	orr.w	r2, r2, #1
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	e005      	b.n	8001916 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001912:	2302      	movs	r3, #2
 8001914:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001916:	7dfb      	ldrb	r3, [r7, #23]
}
 8001918:	4618      	mov	r0, r3
 800191a:	3718      	adds	r7, #24
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001928:	2300      	movs	r3, #0
 800192a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001932:	b2db      	uxtb	r3, r3
 8001934:	2b02      	cmp	r3, #2
 8001936:	d008      	beq.n	800194a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2204      	movs	r2, #4
 800193c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e022      	b.n	8001990 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f022 020e 	bic.w	r2, r2, #14
 8001958:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f022 0201 	bic.w	r2, r2, #1
 8001968:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196e:	f003 021c 	and.w	r2, r3, #28
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	2101      	movs	r1, #1
 8001978:	fa01 f202 	lsl.w	r2, r1, r2
 800197c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2201      	movs	r2, #1
 8001982:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800198e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001990:	4618      	mov	r0, r3
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019a4:	2300      	movs	r3, #0
 80019a6:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d005      	beq.n	80019c0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2204      	movs	r2, #4
 80019b8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	73fb      	strb	r3, [r7, #15]
 80019be:	e029      	b.n	8001a14 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f022 020e 	bic.w	r2, r2, #14
 80019ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0201 	bic.w	r2, r2, #1
 80019de:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e4:	f003 021c 	and.w	r2, r3, #28
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ec:	2101      	movs	r1, #1
 80019ee:	fa01 f202 	lsl.w	r2, r1, r2
 80019f2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2201      	movs	r2, #1
 80019f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	4798      	blx	r3
    }
  }
  return status;
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b084      	sub	sp, #16
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3a:	f003 031c 	and.w	r3, r3, #28
 8001a3e:	2204      	movs	r2, #4
 8001a40:	409a      	lsls	r2, r3
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	4013      	ands	r3, r2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d026      	beq.n	8001a98 <HAL_DMA_IRQHandler+0x7a>
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d021      	beq.n	8001a98 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0320 	and.w	r3, r3, #32
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d107      	bne.n	8001a72 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f022 0204 	bic.w	r2, r2, #4
 8001a70:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a76:	f003 021c 	and.w	r2, r3, #28
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	2104      	movs	r1, #4
 8001a80:	fa01 f202 	lsl.w	r2, r1, r2
 8001a84:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d071      	beq.n	8001b72 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001a96:	e06c      	b.n	8001b72 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9c:	f003 031c 	and.w	r3, r3, #28
 8001aa0:	2202      	movs	r2, #2
 8001aa2:	409a      	lsls	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d02e      	beq.n	8001b0a <HAL_DMA_IRQHandler+0xec>
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d029      	beq.n	8001b0a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0320 	and.w	r3, r3, #32
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d10b      	bne.n	8001adc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f022 020a 	bic.w	r2, r2, #10
 8001ad2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae0:	f003 021c 	and.w	r2, r3, #28
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	2102      	movs	r1, #2
 8001aea:	fa01 f202 	lsl.w	r2, r1, r2
 8001aee:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d038      	beq.n	8001b72 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001b08:	e033      	b.n	8001b72 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0e:	f003 031c 	and.w	r3, r3, #28
 8001b12:	2208      	movs	r2, #8
 8001b14:	409a      	lsls	r2, r3
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d02a      	beq.n	8001b74 <HAL_DMA_IRQHandler+0x156>
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	f003 0308 	and.w	r3, r3, #8
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d025      	beq.n	8001b74 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f022 020e 	bic.w	r2, r2, #14
 8001b36:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3c:	f003 021c 	and.w	r2, r3, #28
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b44:	2101      	movs	r1, #1
 8001b46:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2201      	movs	r2, #1
 8001b56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d004      	beq.n	8001b74 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b72:	bf00      	nop
 8001b74:	bf00      	nop
}
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
 8001b88:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	f003 021c 	and.w	r2, r3, #28
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	2101      	movs	r1, #1
 8001b98:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2b10      	cmp	r3, #16
 8001bac:	d108      	bne.n	8001bc0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68ba      	ldr	r2, [r7, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001bbe:	e007      	b.n	8001bd0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68ba      	ldr	r2, [r7, #8]
 8001bc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	60da      	str	r2, [r3, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b087      	sub	sp, #28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bea:	e148      	b.n	8001e7e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f000 813a 	beq.w	8001e78 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d005      	beq.n	8001c1c <HAL_GPIO_Init+0x40>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f003 0303 	and.w	r3, r3, #3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d130      	bne.n	8001c7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	2203      	movs	r2, #3
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4013      	ands	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	68da      	ldr	r2, [r3, #12]
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c52:	2201      	movs	r2, #1
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	091b      	lsrs	r3, r3, #4
 8001c68:	f003 0201 	and.w	r2, r3, #1
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f003 0303 	and.w	r3, r3, #3
 8001c86:	2b03      	cmp	r3, #3
 8001c88:	d017      	beq.n	8001cba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	2203      	movs	r2, #3
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	693a      	ldr	r2, [r7, #16]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	689a      	ldr	r2, [r3, #8]
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f003 0303 	and.w	r3, r3, #3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d123      	bne.n	8001d0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	08da      	lsrs	r2, r3, #3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	3208      	adds	r2, #8
 8001cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	220f      	movs	r2, #15
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	691a      	ldr	r2, [r3, #16]
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	f003 0307 	and.w	r3, r3, #7
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	08da      	lsrs	r2, r3, #3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3208      	adds	r2, #8
 8001d08:	6939      	ldr	r1, [r7, #16]
 8001d0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	2203      	movs	r2, #3
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	4013      	ands	r3, r2
 8001d24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 0203 	and.w	r2, r3, #3
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f000 8094 	beq.w	8001e78 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d50:	4b52      	ldr	r3, [pc, #328]	; (8001e9c <HAL_GPIO_Init+0x2c0>)
 8001d52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d54:	4a51      	ldr	r2, [pc, #324]	; (8001e9c <HAL_GPIO_Init+0x2c0>)
 8001d56:	f043 0301 	orr.w	r3, r3, #1
 8001d5a:	6613      	str	r3, [r2, #96]	; 0x60
 8001d5c:	4b4f      	ldr	r3, [pc, #316]	; (8001e9c <HAL_GPIO_Init+0x2c0>)
 8001d5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	60bb      	str	r3, [r7, #8]
 8001d66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d68:	4a4d      	ldr	r2, [pc, #308]	; (8001ea0 <HAL_GPIO_Init+0x2c4>)
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	089b      	lsrs	r3, r3, #2
 8001d6e:	3302      	adds	r3, #2
 8001d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	f003 0303 	and.w	r3, r3, #3
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	220f      	movs	r2, #15
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d92:	d00d      	beq.n	8001db0 <HAL_GPIO_Init+0x1d4>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4a43      	ldr	r2, [pc, #268]	; (8001ea4 <HAL_GPIO_Init+0x2c8>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d007      	beq.n	8001dac <HAL_GPIO_Init+0x1d0>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a42      	ldr	r2, [pc, #264]	; (8001ea8 <HAL_GPIO_Init+0x2cc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d101      	bne.n	8001da8 <HAL_GPIO_Init+0x1cc>
 8001da4:	2302      	movs	r3, #2
 8001da6:	e004      	b.n	8001db2 <HAL_GPIO_Init+0x1d6>
 8001da8:	2307      	movs	r3, #7
 8001daa:	e002      	b.n	8001db2 <HAL_GPIO_Init+0x1d6>
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <HAL_GPIO_Init+0x1d6>
 8001db0:	2300      	movs	r3, #0
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	f002 0203 	and.w	r2, r2, #3
 8001db8:	0092      	lsls	r2, r2, #2
 8001dba:	4093      	lsls	r3, r2
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dc2:	4937      	ldr	r1, [pc, #220]	; (8001ea0 <HAL_GPIO_Init+0x2c4>)
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	089b      	lsrs	r3, r3, #2
 8001dc8:	3302      	adds	r3, #2
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dd0:	4b36      	ldr	r3, [pc, #216]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001df4:	4a2d      	ldr	r2, [pc, #180]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dfa:	4b2c      	ldr	r3, [pc, #176]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e1e:	4a23      	ldr	r2, [pc, #140]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e24:	4b21      	ldr	r3, [pc, #132]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4013      	ands	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e48:	4a18      	ldr	r2, [pc, #96]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e4e:	4b17      	ldr	r3, [pc, #92]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	43db      	mvns	r3, r3
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e72:	4a0e      	ldr	r2, [pc, #56]	; (8001eac <HAL_GPIO_Init+0x2d0>)
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	fa22 f303 	lsr.w	r3, r2, r3
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f47f aeaf 	bne.w	8001bec <HAL_GPIO_Init+0x10>
  }
}
 8001e8e:	bf00      	nop
 8001e90:	bf00      	nop
 8001e92:	371c      	adds	r7, #28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40010000 	.word	0x40010000
 8001ea4:	48000400 	.word	0x48000400
 8001ea8:	48000800 	.word	0x48000800
 8001eac:	40010400 	.word	0x40010400

08001eb0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b087      	sub	sp, #28
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001ebe:	e0ab      	b.n	8002018 <HAL_GPIO_DeInit+0x168>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	683a      	ldr	r2, [r7, #0]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 809e 	beq.w	8002012 <HAL_GPIO_DeInit+0x162>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001ed6:	4a57      	ldr	r2, [pc, #348]	; (8002034 <HAL_GPIO_DeInit+0x184>)
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	089b      	lsrs	r3, r3, #2
 8001edc:	3302      	adds	r3, #2
 8001ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	220f      	movs	r2, #15
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001efe:	d00d      	beq.n	8001f1c <HAL_GPIO_DeInit+0x6c>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a4d      	ldr	r2, [pc, #308]	; (8002038 <HAL_GPIO_DeInit+0x188>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d007      	beq.n	8001f18 <HAL_GPIO_DeInit+0x68>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a4c      	ldr	r2, [pc, #304]	; (800203c <HAL_GPIO_DeInit+0x18c>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d101      	bne.n	8001f14 <HAL_GPIO_DeInit+0x64>
 8001f10:	2302      	movs	r3, #2
 8001f12:	e004      	b.n	8001f1e <HAL_GPIO_DeInit+0x6e>
 8001f14:	2307      	movs	r3, #7
 8001f16:	e002      	b.n	8001f1e <HAL_GPIO_DeInit+0x6e>
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e000      	b.n	8001f1e <HAL_GPIO_DeInit+0x6e>
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	697a      	ldr	r2, [r7, #20]
 8001f20:	f002 0203 	and.w	r2, r2, #3
 8001f24:	0092      	lsls	r2, r2, #2
 8001f26:	4093      	lsls	r3, r2
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d132      	bne.n	8001f94 <HAL_GPIO_DeInit+0xe4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001f2e:	4b44      	ldr	r3, [pc, #272]	; (8002040 <HAL_GPIO_DeInit+0x190>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	43db      	mvns	r3, r3
 8001f36:	4942      	ldr	r1, [pc, #264]	; (8002040 <HAL_GPIO_DeInit+0x190>)
 8001f38:	4013      	ands	r3, r2
 8001f3a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001f3c:	4b40      	ldr	r3, [pc, #256]	; (8002040 <HAL_GPIO_DeInit+0x190>)
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	43db      	mvns	r3, r3
 8001f44:	493e      	ldr	r1, [pc, #248]	; (8002040 <HAL_GPIO_DeInit+0x190>)
 8001f46:	4013      	ands	r3, r2
 8001f48:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001f4a:	4b3d      	ldr	r3, [pc, #244]	; (8002040 <HAL_GPIO_DeInit+0x190>)
 8001f4c:	68da      	ldr	r2, [r3, #12]
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	43db      	mvns	r3, r3
 8001f52:	493b      	ldr	r1, [pc, #236]	; (8002040 <HAL_GPIO_DeInit+0x190>)
 8001f54:	4013      	ands	r3, r2
 8001f56:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8001f58:	4b39      	ldr	r3, [pc, #228]	; (8002040 <HAL_GPIO_DeInit+0x190>)
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	4937      	ldr	r1, [pc, #220]	; (8002040 <HAL_GPIO_DeInit+0x190>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	f003 0303 	and.w	r3, r3, #3
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	220f      	movs	r2, #15
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001f76:	4a2f      	ldr	r2, [pc, #188]	; (8002034 <HAL_GPIO_DeInit+0x184>)
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	089b      	lsrs	r3, r3, #2
 8001f7c:	3302      	adds	r3, #2
 8001f7e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	43da      	mvns	r2, r3
 8001f86:	482b      	ldr	r0, [pc, #172]	; (8002034 <HAL_GPIO_DeInit+0x184>)
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	089b      	lsrs	r3, r3, #2
 8001f8c:	400a      	ands	r2, r1
 8001f8e:	3302      	adds	r3, #2
 8001f90:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	2103      	movs	r1, #3
 8001f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	08da      	lsrs	r2, r3, #3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3208      	adds	r2, #8
 8001fb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	220f      	movs	r2, #15
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	697a      	ldr	r2, [r7, #20]
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	4019      	ands	r1, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3208      	adds	r2, #8
 8001fce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	2103      	movs	r1, #3
 8001fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	2101      	movs	r1, #1
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	401a      	ands	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68da      	ldr	r2, [r3, #12]
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	2103      	movs	r1, #3
 8002006:	fa01 f303 	lsl.w	r3, r1, r3
 800200a:	43db      	mvns	r3, r3
 800200c:	401a      	ands	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	3301      	adds	r3, #1
 8002016:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	fa22 f303 	lsr.w	r3, r2, r3
 8002020:	2b00      	cmp	r3, #0
 8002022:	f47f af4d 	bne.w	8001ec0 <HAL_GPIO_DeInit+0x10>
  }
}
 8002026:	bf00      	nop
 8002028:	bf00      	nop
 800202a:	371c      	adds	r7, #28
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	40010000 	.word	0x40010000
 8002038:	48000400 	.word	0x48000400
 800203c:	48000800 	.word	0x48000800
 8002040:	40010400 	.word	0x40010400

08002044 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	460b      	mov	r3, r1
 800204e:	807b      	strh	r3, [r7, #2]
 8002050:	4613      	mov	r3, r2
 8002052:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002054:	787b      	ldrb	r3, [r7, #1]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d003      	beq.n	8002062 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800205a:	887a      	ldrh	r2, [r7, #2]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002060:	e002      	b.n	8002068 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002062:	887a      	ldrh	r2, [r7, #2]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e081      	b.n	800218a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800208c:	b2db      	uxtb	r3, r3
 800208e:	2b00      	cmp	r3, #0
 8002090:	d106      	bne.n	80020a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7fe fd98 	bl	8000bd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2224      	movs	r2, #36	; 0x24
 80020a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 0201 	bic.w	r2, r2, #1
 80020b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d107      	bne.n	80020ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689a      	ldr	r2, [r3, #8]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	e006      	b.n	80020fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80020fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	2b02      	cmp	r3, #2
 8002102:	d104      	bne.n	800210e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800210c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800211c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002120:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68da      	ldr	r2, [r3, #12]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002130:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	691a      	ldr	r2, [r3, #16]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	699b      	ldr	r3, [r3, #24]
 8002142:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	430a      	orrs	r2, r1
 800214a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	69d9      	ldr	r1, [r3, #28]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a1a      	ldr	r2, [r3, #32]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	430a      	orrs	r2, r1
 800215a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f042 0201 	orr.w	r2, r2, #1
 800216a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2220      	movs	r2, #32
 8002176:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b20      	cmp	r3, #32
 80021a6:	d138      	bne.n	800221a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e032      	b.n	800221c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2201      	movs	r2, #1
 80021ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2224      	movs	r2, #36	; 0x24
 80021c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f022 0201 	bic.w	r2, r2, #1
 80021d4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80021e4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6819      	ldr	r1, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f042 0201 	orr.w	r2, r2, #1
 8002204:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2220      	movs	r2, #32
 800220a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	e000      	b.n	800221c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800221a:	2302      	movs	r3, #2
  }
}
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002238:	b2db      	uxtb	r3, r3
 800223a:	2b20      	cmp	r3, #32
 800223c:	d139      	bne.n	80022b2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002244:	2b01      	cmp	r3, #1
 8002246:	d101      	bne.n	800224c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002248:	2302      	movs	r3, #2
 800224a:	e033      	b.n	80022b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2224      	movs	r2, #36	; 0x24
 8002258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f022 0201 	bic.w	r2, r2, #1
 800226a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800227a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	021b      	lsls	r3, r3, #8
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	4313      	orrs	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f042 0201 	orr.w	r2, r2, #1
 800229c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2220      	movs	r2, #32
 80022a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	e000      	b.n	80022b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022b2:	2302      	movs	r3, #2
  }
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d101      	bne.n	80022d2 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e08f      	b.n	80023f2 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d106      	bne.n	80022f2 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f7fe fcb3 	bl	8000c58 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2202      	movs	r2, #2
 80022f6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d004      	beq.n	8002314 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002312:	d103      	bne.n	800231c <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f023 031e 	bic.w	r3, r3, #30
 800231a:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002324:	4293      	cmp	r3, r2
 8002326:	d005      	beq.n	8002334 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800232e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002332:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	4b31      	ldr	r3, [pc, #196]	; (80023fc <HAL_LPTIM_Init+0x13c>)
 8002338:	4013      	ands	r3, r2
 800233a:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002344:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 800234a:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8002350:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8002356:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	4313      	orrs	r3, r2
 800235c:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d107      	bne.n	8002376 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800236e:	4313      	orrs	r3, r2
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	4313      	orrs	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d004      	beq.n	8002388 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002382:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002386:	d107      	bne.n	8002398 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002390:	4313      	orrs	r3, r2
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	4313      	orrs	r3, r2
 8002396:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	695b      	ldr	r3, [r3, #20]
 800239c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d00a      	beq.n	80023ba <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80023ac:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80023b2:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a0e      	ldr	r2, [pc, #56]	; (8002400 <HAL_LPTIM_Init+0x140>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d108      	bne.n	80023de <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	430a      	orrs	r2, r1
 80023da:	621a      	str	r2, [r3, #32]
 80023dc:	e004      	b.n	80023e8 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM2 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80023e6:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	ff19f1fe 	.word	0xff19f1fe
 8002400:	40007c00 	.word	0x40007c00

08002404 <HAL_LPTIM_Counter_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2202      	movs	r2, #2
 8002412:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d00c      	beq.n	8002438 <HAL_LPTIM_Counter_Start+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002422:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002426:	d107      	bne.n	8002438 <HAL_LPTIM_Counter_Start+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 8002436:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	691a      	ldr	r2, [r3, #16]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f042 0201 	orr.w	r2, r2, #1
 8002446:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2210      	movs	r2, #16
 800244e:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8002458:	2110      	movs	r1, #16
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f816 	bl	800248c <LPTIM_WaitForFlag>
 8002460:	4603      	mov	r3, r0
 8002462:	2b03      	cmp	r3, #3
 8002464:	d101      	bne.n	800246a <HAL_LPTIM_Counter_Start+0x66>
  {
    return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e00c      	b.n	8002484 <HAL_LPTIM_Counter_Start+0x80>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	691a      	ldr	r2, [r3, #16]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f042 0204 	orr.w	r2, r2, #4
 8002478:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2201      	movs	r2, #1
 800247e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3708      	adds	r7, #8
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800249a:	4b12      	ldr	r3, [pc, #72]	; (80024e4 <LPTIM_WaitForFlag+0x58>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a12      	ldr	r2, [pc, #72]	; (80024e8 <LPTIM_WaitForFlag+0x5c>)
 80024a0:	fba2 2303 	umull	r2, r3, r2, r3
 80024a4:	0b9b      	lsrs	r3, r3, #14
 80024a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024aa:	fb02 f303 	mul.w	r3, r2, r3
 80024ae:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	3b01      	subs	r3, #1
 80024b4:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	4013      	ands	r3, r2
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d002      	beq.n	80024d6 <LPTIM_WaitForFlag+0x4a>
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1ec      	bne.n	80024b0 <LPTIM_WaitForFlag+0x24>

  return result;
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	20000000 	.word	0x20000000
 80024e8:	d1b71759 	.word	0xd1b71759

080024ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80024f0:	4b04      	ldr	r3, [pc, #16]	; (8002504 <HAL_PWREx_GetVoltageRange+0x18>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40007000 	.word	0x40007000

08002508 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002516:	d130      	bne.n	800257a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002518:	4b23      	ldr	r3, [pc, #140]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002520:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002524:	d038      	beq.n	8002598 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002526:	4b20      	ldr	r3, [pc, #128]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800252e:	4a1e      	ldr	r2, [pc, #120]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002530:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002534:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002536:	4b1d      	ldr	r3, [pc, #116]	; (80025ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2232      	movs	r2, #50	; 0x32
 800253c:	fb02 f303 	mul.w	r3, r2, r3
 8002540:	4a1b      	ldr	r2, [pc, #108]	; (80025b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002542:	fba2 2303 	umull	r2, r3, r2, r3
 8002546:	0c9b      	lsrs	r3, r3, #18
 8002548:	3301      	adds	r3, #1
 800254a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800254c:	e002      	b.n	8002554 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3b01      	subs	r3, #1
 8002552:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002554:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800255c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002560:	d102      	bne.n	8002568 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d1f2      	bne.n	800254e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002568:	4b0f      	ldr	r3, [pc, #60]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002570:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002574:	d110      	bne.n	8002598 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e00f      	b.n	800259a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800257a:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002582:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002586:	d007      	beq.n	8002598 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002588:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002590:	4a05      	ldr	r2, [pc, #20]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002592:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002596:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40007000 	.word	0x40007000
 80025ac:	20000000 	.word	0x20000000
 80025b0:	431bde83 	.word	0x431bde83

080025b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b088      	sub	sp, #32
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e3fe      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025c6:	4ba1      	ldr	r3, [pc, #644]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 030c 	and.w	r3, r3, #12
 80025ce:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025d0:	4b9e      	ldr	r3, [pc, #632]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	f003 0303 	and.w	r3, r3, #3
 80025d8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0310 	and.w	r3, r3, #16
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f000 80e4 	beq.w	80027b0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d007      	beq.n	80025fe <HAL_RCC_OscConfig+0x4a>
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	2b0c      	cmp	r3, #12
 80025f2:	f040 808b 	bne.w	800270c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	f040 8087 	bne.w	800270c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025fe:	4b93      	ldr	r3, [pc, #588]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d005      	beq.n	8002616 <HAL_RCC_OscConfig+0x62>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	699b      	ldr	r3, [r3, #24]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e3d6      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a1a      	ldr	r2, [r3, #32]
 800261a:	4b8c      	ldr	r3, [pc, #560]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0308 	and.w	r3, r3, #8
 8002622:	2b00      	cmp	r3, #0
 8002624:	d004      	beq.n	8002630 <HAL_RCC_OscConfig+0x7c>
 8002626:	4b89      	ldr	r3, [pc, #548]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800262e:	e005      	b.n	800263c <HAL_RCC_OscConfig+0x88>
 8002630:	4b86      	ldr	r3, [pc, #536]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002632:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002636:	091b      	lsrs	r3, r3, #4
 8002638:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800263c:	4293      	cmp	r3, r2
 800263e:	d223      	bcs.n	8002688 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	4618      	mov	r0, r3
 8002646:	f000 fd8b 	bl	8003160 <RCC_SetFlashLatencyFromMSIRange>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e3b7      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002654:	4b7d      	ldr	r3, [pc, #500]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a7c      	ldr	r2, [pc, #496]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800265a:	f043 0308 	orr.w	r3, r3, #8
 800265e:	6013      	str	r3, [r2, #0]
 8002660:	4b7a      	ldr	r3, [pc, #488]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a1b      	ldr	r3, [r3, #32]
 800266c:	4977      	ldr	r1, [pc, #476]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800266e:	4313      	orrs	r3, r2
 8002670:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002672:	4b76      	ldr	r3, [pc, #472]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	021b      	lsls	r3, r3, #8
 8002680:	4972      	ldr	r1, [pc, #456]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002682:	4313      	orrs	r3, r2
 8002684:	604b      	str	r3, [r1, #4]
 8002686:	e025      	b.n	80026d4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002688:	4b70      	ldr	r3, [pc, #448]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a6f      	ldr	r2, [pc, #444]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800268e:	f043 0308 	orr.w	r3, r3, #8
 8002692:	6013      	str	r3, [r2, #0]
 8002694:	4b6d      	ldr	r3, [pc, #436]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	496a      	ldr	r1, [pc, #424]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026a6:	4b69      	ldr	r3, [pc, #420]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	021b      	lsls	r3, r3, #8
 80026b4:	4965      	ldr	r1, [pc, #404]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d109      	bne.n	80026d4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f000 fd4b 	bl	8003160 <RCC_SetFlashLatencyFromMSIRange>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e377      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026d4:	f000 fc80 	bl	8002fd8 <HAL_RCC_GetSysClockFreq>
 80026d8:	4602      	mov	r2, r0
 80026da:	4b5c      	ldr	r3, [pc, #368]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	091b      	lsrs	r3, r3, #4
 80026e0:	f003 030f 	and.w	r3, r3, #15
 80026e4:	495a      	ldr	r1, [pc, #360]	; (8002850 <HAL_RCC_OscConfig+0x29c>)
 80026e6:	5ccb      	ldrb	r3, [r1, r3]
 80026e8:	f003 031f 	and.w	r3, r3, #31
 80026ec:	fa22 f303 	lsr.w	r3, r2, r3
 80026f0:	4a58      	ldr	r2, [pc, #352]	; (8002854 <HAL_RCC_OscConfig+0x2a0>)
 80026f2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80026f4:	4b58      	ldr	r3, [pc, #352]	; (8002858 <HAL_RCC_OscConfig+0x2a4>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7fe fda3 	bl	8001244 <HAL_InitTick>
 80026fe:	4603      	mov	r3, r0
 8002700:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002702:	7bfb      	ldrb	r3, [r7, #15]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d052      	beq.n	80027ae <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	e35b      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d032      	beq.n	800277a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002714:	4b4d      	ldr	r3, [pc, #308]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a4c      	ldr	r2, [pc, #304]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002720:	f7fe fde0 	bl	80012e4 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002728:	f7fe fddc 	bl	80012e4 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e344      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800273a:	4b44      	ldr	r3, [pc, #272]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	2b00      	cmp	r3, #0
 8002744:	d0f0      	beq.n	8002728 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002746:	4b41      	ldr	r3, [pc, #260]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a40      	ldr	r2, [pc, #256]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800274c:	f043 0308 	orr.w	r3, r3, #8
 8002750:	6013      	str	r3, [r2, #0]
 8002752:	4b3e      	ldr	r3, [pc, #248]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	493b      	ldr	r1, [pc, #236]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002760:	4313      	orrs	r3, r2
 8002762:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002764:	4b39      	ldr	r3, [pc, #228]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	69db      	ldr	r3, [r3, #28]
 8002770:	021b      	lsls	r3, r3, #8
 8002772:	4936      	ldr	r1, [pc, #216]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002774:	4313      	orrs	r3, r2
 8002776:	604b      	str	r3, [r1, #4]
 8002778:	e01a      	b.n	80027b0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800277a:	4b34      	ldr	r3, [pc, #208]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a33      	ldr	r2, [pc, #204]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002780:	f023 0301 	bic.w	r3, r3, #1
 8002784:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002786:	f7fe fdad 	bl	80012e4 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800278e:	f7fe fda9 	bl	80012e4 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e311      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027a0:	4b2a      	ldr	r3, [pc, #168]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f0      	bne.n	800278e <HAL_RCC_OscConfig+0x1da>
 80027ac:	e000      	b.n	80027b0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027ae:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d074      	beq.n	80028a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d005      	beq.n	80027ce <HAL_RCC_OscConfig+0x21a>
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	2b0c      	cmp	r3, #12
 80027c6:	d10e      	bne.n	80027e6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	2b03      	cmp	r3, #3
 80027cc:	d10b      	bne.n	80027e6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ce:	4b1f      	ldr	r3, [pc, #124]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d064      	beq.n	80028a4 <HAL_RCC_OscConfig+0x2f0>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d160      	bne.n	80028a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e2ee      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ee:	d106      	bne.n	80027fe <HAL_RCC_OscConfig+0x24a>
 80027f0:	4b16      	ldr	r3, [pc, #88]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a15      	ldr	r2, [pc, #84]	; (800284c <HAL_RCC_OscConfig+0x298>)
 80027f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	e01d      	b.n	800283a <HAL_RCC_OscConfig+0x286>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002806:	d10c      	bne.n	8002822 <HAL_RCC_OscConfig+0x26e>
 8002808:	4b10      	ldr	r3, [pc, #64]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a0f      	ldr	r2, [pc, #60]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800280e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002812:	6013      	str	r3, [r2, #0]
 8002814:	4b0d      	ldr	r3, [pc, #52]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a0c      	ldr	r2, [pc, #48]	; (800284c <HAL_RCC_OscConfig+0x298>)
 800281a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800281e:	6013      	str	r3, [r2, #0]
 8002820:	e00b      	b.n	800283a <HAL_RCC_OscConfig+0x286>
 8002822:	4b0a      	ldr	r3, [pc, #40]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a09      	ldr	r2, [pc, #36]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002828:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	4b07      	ldr	r3, [pc, #28]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a06      	ldr	r2, [pc, #24]	; (800284c <HAL_RCC_OscConfig+0x298>)
 8002834:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002838:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d01c      	beq.n	800287c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002842:	f7fe fd4f 	bl	80012e4 <HAL_GetTick>
 8002846:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002848:	e011      	b.n	800286e <HAL_RCC_OscConfig+0x2ba>
 800284a:	bf00      	nop
 800284c:	40021000 	.word	0x40021000
 8002850:	08007abc 	.word	0x08007abc
 8002854:	20000000 	.word	0x20000000
 8002858:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800285c:	f7fe fd42 	bl	80012e4 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b64      	cmp	r3, #100	; 0x64
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e2aa      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800286e:	4baf      	ldr	r3, [pc, #700]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d0f0      	beq.n	800285c <HAL_RCC_OscConfig+0x2a8>
 800287a:	e014      	b.n	80028a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800287c:	f7fe fd32 	bl	80012e4 <HAL_GetTick>
 8002880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002884:	f7fe fd2e 	bl	80012e4 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b64      	cmp	r3, #100	; 0x64
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e296      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002896:	4ba5      	ldr	r3, [pc, #660]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1f0      	bne.n	8002884 <HAL_RCC_OscConfig+0x2d0>
 80028a2:	e000      	b.n	80028a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d060      	beq.n	8002974 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d005      	beq.n	80028c4 <HAL_RCC_OscConfig+0x310>
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	2b0c      	cmp	r3, #12
 80028bc:	d119      	bne.n	80028f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d116      	bne.n	80028f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028c4:	4b99      	ldr	r3, [pc, #612]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d005      	beq.n	80028dc <HAL_RCC_OscConfig+0x328>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d101      	bne.n	80028dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e273      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028dc:	4b93      	ldr	r3, [pc, #588]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	061b      	lsls	r3, r3, #24
 80028ea:	4990      	ldr	r1, [pc, #576]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028f0:	e040      	b.n	8002974 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d023      	beq.n	8002942 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028fa:	4b8c      	ldr	r3, [pc, #560]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a8b      	ldr	r2, [pc, #556]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002906:	f7fe fced 	bl	80012e4 <HAL_GetTick>
 800290a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800290c:	e008      	b.n	8002920 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800290e:	f7fe fce9 	bl	80012e4 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	2b02      	cmp	r3, #2
 800291a:	d901      	bls.n	8002920 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e251      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002920:	4b82      	ldr	r3, [pc, #520]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002928:	2b00      	cmp	r3, #0
 800292a:	d0f0      	beq.n	800290e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800292c:	4b7f      	ldr	r3, [pc, #508]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	061b      	lsls	r3, r3, #24
 800293a:	497c      	ldr	r1, [pc, #496]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 800293c:	4313      	orrs	r3, r2
 800293e:	604b      	str	r3, [r1, #4]
 8002940:	e018      	b.n	8002974 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002942:	4b7a      	ldr	r3, [pc, #488]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a79      	ldr	r2, [pc, #484]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002948:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800294c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294e:	f7fe fcc9 	bl	80012e4 <HAL_GetTick>
 8002952:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002956:	f7fe fcc5 	bl	80012e4 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e22d      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002968:	4b70      	ldr	r3, [pc, #448]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1f0      	bne.n	8002956 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0308 	and.w	r3, r3, #8
 800297c:	2b00      	cmp	r3, #0
 800297e:	d03c      	beq.n	80029fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	695b      	ldr	r3, [r3, #20]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d01c      	beq.n	80029c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002988:	4b68      	ldr	r3, [pc, #416]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 800298a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800298e:	4a67      	ldr	r2, [pc, #412]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002990:	f043 0301 	orr.w	r3, r3, #1
 8002994:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002998:	f7fe fca4 	bl	80012e4 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029a0:	f7fe fca0 	bl	80012e4 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e208      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029b2:	4b5e      	ldr	r3, [pc, #376]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 80029b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d0ef      	beq.n	80029a0 <HAL_RCC_OscConfig+0x3ec>
 80029c0:	e01b      	b.n	80029fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029c2:	4b5a      	ldr	r3, [pc, #360]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 80029c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029c8:	4a58      	ldr	r2, [pc, #352]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 80029ca:	f023 0301 	bic.w	r3, r3, #1
 80029ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d2:	f7fe fc87 	bl	80012e4 <HAL_GetTick>
 80029d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029d8:	e008      	b.n	80029ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029da:	f7fe fc83 	bl	80012e4 <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e1eb      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029ec:	4b4f      	ldr	r3, [pc, #316]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 80029ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1ef      	bne.n	80029da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	f000 80a6 	beq.w	8002b54 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a0c:	4b47      	ldr	r3, [pc, #284]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10d      	bne.n	8002a34 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a18:	4b44      	ldr	r3, [pc, #272]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a1c:	4a43      	ldr	r2, [pc, #268]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a22:	6593      	str	r3, [r2, #88]	; 0x58
 8002a24:	4b41      	ldr	r3, [pc, #260]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a2c:	60bb      	str	r3, [r7, #8]
 8002a2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a30:	2301      	movs	r3, #1
 8002a32:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a34:	4b3e      	ldr	r3, [pc, #248]	; (8002b30 <HAL_RCC_OscConfig+0x57c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d118      	bne.n	8002a72 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a40:	4b3b      	ldr	r3, [pc, #236]	; (8002b30 <HAL_RCC_OscConfig+0x57c>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a3a      	ldr	r2, [pc, #232]	; (8002b30 <HAL_RCC_OscConfig+0x57c>)
 8002a46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a4a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a4c:	f7fe fc4a 	bl	80012e4 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a54:	f7fe fc46 	bl	80012e4 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e1ae      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a66:	4b32      	ldr	r3, [pc, #200]	; (8002b30 <HAL_RCC_OscConfig+0x57c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d108      	bne.n	8002a8c <HAL_RCC_OscConfig+0x4d8>
 8002a7a:	4b2c      	ldr	r3, [pc, #176]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a80:	4a2a      	ldr	r2, [pc, #168]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002a82:	f043 0301 	orr.w	r3, r3, #1
 8002a86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a8a:	e024      	b.n	8002ad6 <HAL_RCC_OscConfig+0x522>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b05      	cmp	r3, #5
 8002a92:	d110      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x502>
 8002a94:	4b25      	ldr	r3, [pc, #148]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a9a:	4a24      	ldr	r2, [pc, #144]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002a9c:	f043 0304 	orr.w	r3, r3, #4
 8002aa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002aa4:	4b21      	ldr	r3, [pc, #132]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aaa:	4a20      	ldr	r2, [pc, #128]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002aac:	f043 0301 	orr.w	r3, r3, #1
 8002ab0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ab4:	e00f      	b.n	8002ad6 <HAL_RCC_OscConfig+0x522>
 8002ab6:	4b1d      	ldr	r3, [pc, #116]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002abc:	4a1b      	ldr	r2, [pc, #108]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002abe:	f023 0301 	bic.w	r3, r3, #1
 8002ac2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ac6:	4b19      	ldr	r3, [pc, #100]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002acc:	4a17      	ldr	r2, [pc, #92]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002ace:	f023 0304 	bic.w	r3, r3, #4
 8002ad2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d016      	beq.n	8002b0c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ade:	f7fe fc01 	bl	80012e4 <HAL_GetTick>
 8002ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ae4:	e00a      	b.n	8002afc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae6:	f7fe fbfd 	bl	80012e4 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e163      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002afc:	4b0b      	ldr	r3, [pc, #44]	; (8002b2c <HAL_RCC_OscConfig+0x578>)
 8002afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0ed      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x532>
 8002b0a:	e01a      	b.n	8002b42 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b0c:	f7fe fbea 	bl	80012e4 <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b12:	e00f      	b.n	8002b34 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b14:	f7fe fbe6 	bl	80012e4 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d906      	bls.n	8002b34 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e14c      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
 8002b2a:	bf00      	nop
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b34:	4ba5      	ldr	r3, [pc, #660]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1e8      	bne.n	8002b14 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b42:	7ffb      	ldrb	r3, [r7, #31]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d105      	bne.n	8002b54 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b48:	4ba0      	ldr	r3, [pc, #640]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b4c:	4a9f      	ldr	r2, [pc, #636]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002b4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b52:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0320 	and.w	r3, r3, #32
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d03c      	beq.n	8002bda <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d01c      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b68:	4b98      	ldr	r3, [pc, #608]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002b6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b6e:	4a97      	ldr	r2, [pc, #604]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002b70:	f043 0301 	orr.w	r3, r3, #1
 8002b74:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b78:	f7fe fbb4 	bl	80012e4 <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b80:	f7fe fbb0 	bl	80012e4 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e118      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b92:	4b8e      	ldr	r3, [pc, #568]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002b94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d0ef      	beq.n	8002b80 <HAL_RCC_OscConfig+0x5cc>
 8002ba0:	e01b      	b.n	8002bda <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ba2:	4b8a      	ldr	r3, [pc, #552]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002ba4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ba8:	4a88      	ldr	r2, [pc, #544]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002baa:	f023 0301 	bic.w	r3, r3, #1
 8002bae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb2:	f7fe fb97 	bl	80012e4 <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bba:	f7fe fb93 	bl	80012e4 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e0fb      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002bcc:	4b7f      	ldr	r3, [pc, #508]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002bce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1ef      	bne.n	8002bba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 80ef 	beq.w	8002dc2 <HAL_RCC_OscConfig+0x80e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	f040 80c5 	bne.w	8002d78 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002bee:	4b77      	ldr	r3, [pc, #476]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f003 0203 	and.w	r2, r3, #3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d12c      	bne.n	8002c5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d123      	bne.n	8002c5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c1e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d11b      	bne.n	8002c5c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c2e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d113      	bne.n	8002c5c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c3e:	085b      	lsrs	r3, r3, #1
 8002c40:	3b01      	subs	r3, #1
 8002c42:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d109      	bne.n	8002c5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c52:	085b      	lsrs	r3, r3, #1
 8002c54:	3b01      	subs	r3, #1
 8002c56:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d067      	beq.n	8002d2c <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	2b0c      	cmp	r3, #12
 8002c60:	d062      	beq.n	8002d28 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c62:	4b5a      	ldr	r3, [pc, #360]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e0a8      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c72:	4b56      	ldr	r3, [pc, #344]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a55      	ldr	r2, [pc, #340]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002c78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c7c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c7e:	f7fe fb31 	bl	80012e4 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c84:	e008      	b.n	8002c98 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c86:	f7fe fb2d 	bl	80012e4 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e095      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c98:	4b4c      	ldr	r3, [pc, #304]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d1f0      	bne.n	8002c86 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ca4:	4b49      	ldr	r3, [pc, #292]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002ca6:	68da      	ldr	r2, [r3, #12]
 8002ca8:	4b49      	ldr	r3, [pc, #292]	; (8002dd0 <HAL_RCC_OscConfig+0x81c>)
 8002caa:	4013      	ands	r3, r2
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cb4:	3a01      	subs	r2, #1
 8002cb6:	0112      	lsls	r2, r2, #4
 8002cb8:	4311      	orrs	r1, r2
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002cbe:	0212      	lsls	r2, r2, #8
 8002cc0:	4311      	orrs	r1, r2
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002cc6:	0852      	lsrs	r2, r2, #1
 8002cc8:	3a01      	subs	r2, #1
 8002cca:	0552      	lsls	r2, r2, #21
 8002ccc:	4311      	orrs	r1, r2
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002cd2:	0852      	lsrs	r2, r2, #1
 8002cd4:	3a01      	subs	r2, #1
 8002cd6:	0652      	lsls	r2, r2, #25
 8002cd8:	4311      	orrs	r1, r2
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002cde:	06d2      	lsls	r2, r2, #27
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	493a      	ldr	r1, [pc, #232]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ce8:	4b38      	ldr	r3, [pc, #224]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a37      	ldr	r2, [pc, #220]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002cee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cf2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cf4:	4b35      	ldr	r3, [pc, #212]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	4a34      	ldr	r2, [pc, #208]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002cfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cfe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d00:	f7fe faf0 	bl	80012e4 <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d08:	f7fe faec 	bl	80012e4 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e054      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d1a:	4b2c      	ldr	r3, [pc, #176]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f0      	beq.n	8002d08 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d26:	e04c      	b.n	8002dc2 <HAL_RCC_OscConfig+0x80e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e04b      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d2c:	4b27      	ldr	r3, [pc, #156]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d144      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x80e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d38:	4b24      	ldr	r3, [pc, #144]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a23      	ldr	r2, [pc, #140]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002d3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d42:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d44:	4b21      	ldr	r3, [pc, #132]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	4a20      	ldr	r2, [pc, #128]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002d4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d50:	f7fe fac8 	bl	80012e4 <HAL_GetTick>
 8002d54:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d56:	e008      	b.n	8002d6a <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d58:	f7fe fac4 	bl	80012e4 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e02c      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d6a:	4b18      	ldr	r3, [pc, #96]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d0f0      	beq.n	8002d58 <HAL_RCC_OscConfig+0x7a4>
 8002d76:	e024      	b.n	8002dc2 <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	2b0c      	cmp	r3, #12
 8002d7c:	d01f      	beq.n	8002dbe <HAL_RCC_OscConfig+0x80a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d7e:	4b13      	ldr	r3, [pc, #76]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a12      	ldr	r2, [pc, #72]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002d84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8a:	f7fe faab 	bl	80012e4 <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d90:	e008      	b.n	8002da4 <HAL_RCC_OscConfig+0x7f0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d92:	f7fe faa7 	bl	80012e4 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e00f      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002da4:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d1f0      	bne.n	8002d92 <HAL_RCC_OscConfig+0x7de>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002db0:	4b06      	ldr	r3, [pc, #24]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002db2:	68da      	ldr	r2, [r3, #12]
 8002db4:	4905      	ldr	r1, [pc, #20]	; (8002dcc <HAL_RCC_OscConfig+0x818>)
 8002db6:	4b07      	ldr	r3, [pc, #28]	; (8002dd4 <HAL_RCC_OscConfig+0x820>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	60cb      	str	r3, [r1, #12]
 8002dbc:	e001      	b.n	8002dc2 <HAL_RCC_OscConfig+0x80e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e000      	b.n	8002dc4 <HAL_RCC_OscConfig+0x810>
      }
    }
  }
  return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3720      	adds	r7, #32
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	019d808c 	.word	0x019d808c
 8002dd4:	feeefffc 	.word	0xfeeefffc

08002dd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d101      	bne.n	8002dec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e0e7      	b.n	8002fbc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dec:	4b75      	ldr	r3, [pc, #468]	; (8002fc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d910      	bls.n	8002e1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dfa:	4b72      	ldr	r3, [pc, #456]	; (8002fc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f023 0207 	bic.w	r2, r3, #7
 8002e02:	4970      	ldr	r1, [pc, #448]	; (8002fc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e0a:	4b6e      	ldr	r3, [pc, #440]	; (8002fc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0307 	and.w	r3, r3, #7
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d001      	beq.n	8002e1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e0cf      	b.n	8002fbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d010      	beq.n	8002e4a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	4b66      	ldr	r3, [pc, #408]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d908      	bls.n	8002e4a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e38:	4b63      	ldr	r3, [pc, #396]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	4960      	ldr	r1, [pc, #384]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d04c      	beq.n	8002ef0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	2b03      	cmp	r3, #3
 8002e5c:	d107      	bne.n	8002e6e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e5e:	4b5a      	ldr	r3, [pc, #360]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d121      	bne.n	8002eae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e0a6      	b.n	8002fbc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d107      	bne.n	8002e86 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e76:	4b54      	ldr	r3, [pc, #336]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d115      	bne.n	8002eae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e09a      	b.n	8002fbc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d107      	bne.n	8002e9e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e8e:	4b4e      	ldr	r3, [pc, #312]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d109      	bne.n	8002eae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e08e      	b.n	8002fbc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e9e:	4b4a      	ldr	r3, [pc, #296]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e086      	b.n	8002fbc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002eae:	4b46      	ldr	r3, [pc, #280]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f023 0203 	bic.w	r2, r3, #3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	4943      	ldr	r1, [pc, #268]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ec0:	f7fe fa10 	bl	80012e4 <HAL_GetTick>
 8002ec4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ec6:	e00a      	b.n	8002ede <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ec8:	f7fe fa0c 	bl	80012e4 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e06e      	b.n	8002fbc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ede:	4b3a      	ldr	r3, [pc, #232]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f003 020c 	and.w	r2, r3, #12
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d1eb      	bne.n	8002ec8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d010      	beq.n	8002f1e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	4b31      	ldr	r3, [pc, #196]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d208      	bcs.n	8002f1e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f0c:	4b2e      	ldr	r3, [pc, #184]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	492b      	ldr	r1, [pc, #172]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f1e:	4b29      	ldr	r3, [pc, #164]	; (8002fc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0307 	and.w	r3, r3, #7
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d210      	bcs.n	8002f4e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2c:	4b25      	ldr	r3, [pc, #148]	; (8002fc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f023 0207 	bic.w	r2, r3, #7
 8002f34:	4923      	ldr	r1, [pc, #140]	; (8002fc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3c:	4b21      	ldr	r3, [pc, #132]	; (8002fc4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	683a      	ldr	r2, [r7, #0]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d001      	beq.n	8002f4e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e036      	b.n	8002fbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0304 	and.w	r3, r3, #4
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d008      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f5a:	4b1b      	ldr	r3, [pc, #108]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	4918      	ldr	r1, [pc, #96]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0308 	and.w	r3, r3, #8
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d009      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f78:	4b13      	ldr	r3, [pc, #76]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	4910      	ldr	r1, [pc, #64]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f8c:	f000 f824 	bl	8002fd8 <HAL_RCC_GetSysClockFreq>
 8002f90:	4602      	mov	r2, r0
 8002f92:	4b0d      	ldr	r3, [pc, #52]	; (8002fc8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	091b      	lsrs	r3, r3, #4
 8002f98:	f003 030f 	and.w	r3, r3, #15
 8002f9c:	490b      	ldr	r1, [pc, #44]	; (8002fcc <HAL_RCC_ClockConfig+0x1f4>)
 8002f9e:	5ccb      	ldrb	r3, [r1, r3]
 8002fa0:	f003 031f 	and.w	r3, r3, #31
 8002fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8002fa8:	4a09      	ldr	r2, [pc, #36]	; (8002fd0 <HAL_RCC_ClockConfig+0x1f8>)
 8002faa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002fac:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <HAL_RCC_ClockConfig+0x1fc>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7fe f947 	bl	8001244 <HAL_InitTick>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	72fb      	strb	r3, [r7, #11]

  return status;
 8002fba:	7afb      	ldrb	r3, [r7, #11]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	40022000 	.word	0x40022000
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	08007abc 	.word	0x08007abc
 8002fd0:	20000000 	.word	0x20000000
 8002fd4:	20000004 	.word	0x20000004

08002fd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b089      	sub	sp, #36	; 0x24
 8002fdc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	61fb      	str	r3, [r7, #28]
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fe6:	4b3e      	ldr	r3, [pc, #248]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 030c 	and.w	r3, r3, #12
 8002fee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ff0:	4b3b      	ldr	r3, [pc, #236]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	f003 0303 	and.w	r3, r3, #3
 8002ff8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d005      	beq.n	800300c <HAL_RCC_GetSysClockFreq+0x34>
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	2b0c      	cmp	r3, #12
 8003004:	d121      	bne.n	800304a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d11e      	bne.n	800304a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800300c:	4b34      	ldr	r3, [pc, #208]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0308 	and.w	r3, r3, #8
 8003014:	2b00      	cmp	r3, #0
 8003016:	d107      	bne.n	8003028 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003018:	4b31      	ldr	r3, [pc, #196]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800301a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800301e:	0a1b      	lsrs	r3, r3, #8
 8003020:	f003 030f 	and.w	r3, r3, #15
 8003024:	61fb      	str	r3, [r7, #28]
 8003026:	e005      	b.n	8003034 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003028:	4b2d      	ldr	r3, [pc, #180]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	091b      	lsrs	r3, r3, #4
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003034:	4a2b      	ldr	r2, [pc, #172]	; (80030e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800303c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10d      	bne.n	8003060 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003048:	e00a      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	2b04      	cmp	r3, #4
 800304e:	d102      	bne.n	8003056 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003050:	4b25      	ldr	r3, [pc, #148]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003052:	61bb      	str	r3, [r7, #24]
 8003054:	e004      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	2b08      	cmp	r3, #8
 800305a:	d101      	bne.n	8003060 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800305c:	4b23      	ldr	r3, [pc, #140]	; (80030ec <HAL_RCC_GetSysClockFreq+0x114>)
 800305e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	2b0c      	cmp	r3, #12
 8003064:	d134      	bne.n	80030d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003066:	4b1e      	ldr	r3, [pc, #120]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	2b02      	cmp	r3, #2
 8003074:	d003      	beq.n	800307e <HAL_RCC_GetSysClockFreq+0xa6>
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	2b03      	cmp	r3, #3
 800307a:	d003      	beq.n	8003084 <HAL_RCC_GetSysClockFreq+0xac>
 800307c:	e005      	b.n	800308a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800307e:	4b1a      	ldr	r3, [pc, #104]	; (80030e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003080:	617b      	str	r3, [r7, #20]
      break;
 8003082:	e005      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003084:	4b19      	ldr	r3, [pc, #100]	; (80030ec <HAL_RCC_GetSysClockFreq+0x114>)
 8003086:	617b      	str	r3, [r7, #20]
      break;
 8003088:	e002      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	617b      	str	r3, [r7, #20]
      break;
 800308e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003090:	4b13      	ldr	r3, [pc, #76]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	091b      	lsrs	r3, r3, #4
 8003096:	f003 0307 	and.w	r3, r3, #7
 800309a:	3301      	adds	r3, #1
 800309c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800309e:	4b10      	ldr	r3, [pc, #64]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	0a1b      	lsrs	r3, r3, #8
 80030a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	fb02 f203 	mul.w	r2, r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030b6:	4b0a      	ldr	r3, [pc, #40]	; (80030e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	0e5b      	lsrs	r3, r3, #25
 80030bc:	f003 0303 	and.w	r3, r3, #3
 80030c0:	3301      	adds	r3, #1
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030d0:	69bb      	ldr	r3, [r7, #24]
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3724      	adds	r7, #36	; 0x24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	40021000 	.word	0x40021000
 80030e4:	08007ad4 	.word	0x08007ad4
 80030e8:	00f42400 	.word	0x00f42400
 80030ec:	007a1200 	.word	0x007a1200

080030f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030f4:	4b03      	ldr	r3, [pc, #12]	; (8003104 <HAL_RCC_GetHCLKFreq+0x14>)
 80030f6:	681b      	ldr	r3, [r3, #0]
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	20000000 	.word	0x20000000

08003108 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800310c:	f7ff fff0 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 8003110:	4602      	mov	r2, r0
 8003112:	4b06      	ldr	r3, [pc, #24]	; (800312c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	0a1b      	lsrs	r3, r3, #8
 8003118:	f003 0307 	and.w	r3, r3, #7
 800311c:	4904      	ldr	r1, [pc, #16]	; (8003130 <HAL_RCC_GetPCLK1Freq+0x28>)
 800311e:	5ccb      	ldrb	r3, [r1, r3]
 8003120:	f003 031f 	and.w	r3, r3, #31
 8003124:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003128:	4618      	mov	r0, r3
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40021000 	.word	0x40021000
 8003130:	08007acc 	.word	0x08007acc

08003134 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003138:	f7ff ffda 	bl	80030f0 <HAL_RCC_GetHCLKFreq>
 800313c:	4602      	mov	r2, r0
 800313e:	4b06      	ldr	r3, [pc, #24]	; (8003158 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	0adb      	lsrs	r3, r3, #11
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	4904      	ldr	r1, [pc, #16]	; (800315c <HAL_RCC_GetPCLK2Freq+0x28>)
 800314a:	5ccb      	ldrb	r3, [r1, r3]
 800314c:	f003 031f 	and.w	r3, r3, #31
 8003150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40021000 	.word	0x40021000
 800315c:	08007acc 	.word	0x08007acc

08003160 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003168:	2300      	movs	r3, #0
 800316a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800316c:	4b2a      	ldr	r3, [pc, #168]	; (8003218 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800316e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003178:	f7ff f9b8 	bl	80024ec <HAL_PWREx_GetVoltageRange>
 800317c:	6178      	str	r0, [r7, #20]
 800317e:	e014      	b.n	80031aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003180:	4b25      	ldr	r3, [pc, #148]	; (8003218 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003184:	4a24      	ldr	r2, [pc, #144]	; (8003218 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003186:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800318a:	6593      	str	r3, [r2, #88]	; 0x58
 800318c:	4b22      	ldr	r3, [pc, #136]	; (8003218 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800318e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003194:	60fb      	str	r3, [r7, #12]
 8003196:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003198:	f7ff f9a8 	bl	80024ec <HAL_PWREx_GetVoltageRange>
 800319c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800319e:	4b1e      	ldr	r3, [pc, #120]	; (8003218 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a2:	4a1d      	ldr	r2, [pc, #116]	; (8003218 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031b0:	d10b      	bne.n	80031ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2b80      	cmp	r3, #128	; 0x80
 80031b6:	d919      	bls.n	80031ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2ba0      	cmp	r3, #160	; 0xa0
 80031bc:	d902      	bls.n	80031c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80031be:	2302      	movs	r3, #2
 80031c0:	613b      	str	r3, [r7, #16]
 80031c2:	e013      	b.n	80031ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031c4:	2301      	movs	r3, #1
 80031c6:	613b      	str	r3, [r7, #16]
 80031c8:	e010      	b.n	80031ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b80      	cmp	r3, #128	; 0x80
 80031ce:	d902      	bls.n	80031d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80031d0:	2303      	movs	r3, #3
 80031d2:	613b      	str	r3, [r7, #16]
 80031d4:	e00a      	b.n	80031ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b80      	cmp	r3, #128	; 0x80
 80031da:	d102      	bne.n	80031e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80031dc:	2302      	movs	r3, #2
 80031de:	613b      	str	r3, [r7, #16]
 80031e0:	e004      	b.n	80031ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b70      	cmp	r3, #112	; 0x70
 80031e6:	d101      	bne.n	80031ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031e8:	2301      	movs	r3, #1
 80031ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031ec:	4b0b      	ldr	r3, [pc, #44]	; (800321c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f023 0207 	bic.w	r2, r3, #7
 80031f4:	4909      	ldr	r1, [pc, #36]	; (800321c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031fc:	4b07      	ldr	r3, [pc, #28]	; (800321c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	429a      	cmp	r2, r3
 8003208:	d001      	beq.n	800320e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e000      	b.n	8003210 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800320e:	2300      	movs	r3, #0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3718      	adds	r7, #24
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	40021000 	.word	0x40021000
 800321c:	40022000 	.word	0x40022000

08003220 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b086      	sub	sp, #24
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003228:	2300      	movs	r3, #0
 800322a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800322c:	2300      	movs	r3, #0
 800322e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003238:	2b00      	cmp	r3, #0
 800323a:	d031      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003240:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003244:	d01a      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003246:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800324a:	d814      	bhi.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800324c:	2b00      	cmp	r3, #0
 800324e:	d009      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003250:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003254:	d10f      	bne.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003256:	4bac      	ldr	r3, [pc, #688]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	4aab      	ldr	r2, [pc, #684]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800325c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003260:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003262:	e00c      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3304      	adds	r3, #4
 8003268:	2100      	movs	r1, #0
 800326a:	4618      	mov	r0, r3
 800326c:	f000 f9cc 	bl	8003608 <RCCEx_PLLSAI1_Config>
 8003270:	4603      	mov	r3, r0
 8003272:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003274:	e003      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	74fb      	strb	r3, [r7, #19]
      break;
 800327a:	e000      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800327c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800327e:	7cfb      	ldrb	r3, [r7, #19]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d10b      	bne.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003284:	4ba0      	ldr	r3, [pc, #640]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003292:	499d      	ldr	r1, [pc, #628]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003294:	4313      	orrs	r3, r2
 8003296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800329a:	e001      	b.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800329c:	7cfb      	ldrb	r3, [r7, #19]
 800329e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 8099 	beq.w	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ae:	2300      	movs	r3, #0
 80032b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032b2:	4b95      	ldr	r3, [pc, #596]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80032b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80032be:	2301      	movs	r3, #1
 80032c0:	e000      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80032c2:	2300      	movs	r3, #0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d00d      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032c8:	4b8f      	ldr	r3, [pc, #572]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80032ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032cc:	4a8e      	ldr	r2, [pc, #568]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80032ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032d2:	6593      	str	r3, [r2, #88]	; 0x58
 80032d4:	4b8c      	ldr	r3, [pc, #560]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80032d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032e0:	2301      	movs	r3, #1
 80032e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032e4:	4b89      	ldr	r3, [pc, #548]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a88      	ldr	r2, [pc, #544]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80032ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032f0:	f7fd fff8 	bl	80012e4 <HAL_GetTick>
 80032f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032f6:	e009      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032f8:	f7fd fff4 	bl	80012e4 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d902      	bls.n	800330c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	74fb      	strb	r3, [r7, #19]
        break;
 800330a:	e005      	b.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800330c:	4b7f      	ldr	r3, [pc, #508]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003314:	2b00      	cmp	r3, #0
 8003316:	d0ef      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003318:	7cfb      	ldrb	r3, [r7, #19]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d155      	bne.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800331e:	4b7a      	ldr	r3, [pc, #488]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003320:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003324:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003328:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d01e      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003334:	697a      	ldr	r2, [r7, #20]
 8003336:	429a      	cmp	r2, r3
 8003338:	d019      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800333a:	4b73      	ldr	r3, [pc, #460]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800333c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003340:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003344:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003346:	4b70      	ldr	r3, [pc, #448]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003348:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800334c:	4a6e      	ldr	r2, [pc, #440]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800334e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003352:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003356:	4b6c      	ldr	r3, [pc, #432]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335c:	4a6a      	ldr	r2, [pc, #424]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800335e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003362:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003366:	4a68      	ldr	r2, [pc, #416]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f003 0301 	and.w	r3, r3, #1
 8003374:	2b00      	cmp	r3, #0
 8003376:	d016      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003378:	f7fd ffb4 	bl	80012e4 <HAL_GetTick>
 800337c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800337e:	e00b      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003380:	f7fd ffb0 	bl	80012e4 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	f241 3288 	movw	r2, #5000	; 0x1388
 800338e:	4293      	cmp	r3, r2
 8003390:	d902      	bls.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	74fb      	strb	r3, [r7, #19]
            break;
 8003396:	e006      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003398:	4b5b      	ldr	r3, [pc, #364]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800339a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800339e:	f003 0302 	and.w	r3, r3, #2
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d0ec      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80033a6:	7cfb      	ldrb	r3, [r7, #19]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10b      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033ac:	4b56      	ldr	r3, [pc, #344]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80033ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033ba:	4953      	ldr	r1, [pc, #332]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80033c2:	e004      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033c4:	7cfb      	ldrb	r3, [r7, #19]
 80033c6:	74bb      	strb	r3, [r7, #18]
 80033c8:	e001      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ca:	7cfb      	ldrb	r3, [r7, #19]
 80033cc:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033ce:	7c7b      	ldrb	r3, [r7, #17]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d105      	bne.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033d4:	4b4c      	ldr	r3, [pc, #304]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80033d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d8:	4a4b      	ldr	r2, [pc, #300]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80033da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033de:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00a      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033ec:	4b46      	ldr	r3, [pc, #280]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80033ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033f2:	f023 0203 	bic.w	r2, r3, #3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a1b      	ldr	r3, [r3, #32]
 80033fa:	4943      	ldr	r1, [pc, #268]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00a      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800340e:	4b3e      	ldr	r3, [pc, #248]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003414:	f023 020c 	bic.w	r2, r3, #12
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341c:	493a      	ldr	r1, [pc, #232]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800341e:	4313      	orrs	r3, r2
 8003420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0320 	and.w	r3, r3, #32
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00a      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003430:	4b35      	ldr	r3, [pc, #212]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003436:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343e:	4932      	ldr	r1, [pc, #200]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003440:	4313      	orrs	r3, r2
 8003442:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00a      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003452:	4b2d      	ldr	r3, [pc, #180]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003458:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003460:	4929      	ldr	r1, [pc, #164]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003462:	4313      	orrs	r3, r2
 8003464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003474:	4b24      	ldr	r3, [pc, #144]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800347a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003482:	4921      	ldr	r1, [pc, #132]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00a      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003496:	4b1c      	ldr	r3, [pc, #112]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800349c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a4:	4918      	ldr	r1, [pc, #96]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00a      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80034b8:	4b13      	ldr	r3, [pc, #76]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034be:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c6:	4910      	ldr	r1, [pc, #64]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d02c      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034da:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e8:	4907      	ldr	r1, [pc, #28]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034f8:	d10a      	bne.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034fa:	4b03      	ldr	r3, [pc, #12]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	4a02      	ldr	r2, [pc, #8]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003504:	60d3      	str	r3, [r2, #12]
 8003506:	e015      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003508:	40021000 	.word	0x40021000
 800350c:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003514:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003518:	d10c      	bne.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	3304      	adds	r3, #4
 800351e:	2101      	movs	r1, #1
 8003520:	4618      	mov	r0, r3
 8003522:	f000 f871 	bl	8003608 <RCCEx_PLLSAI1_Config>
 8003526:	4603      	mov	r3, r0
 8003528:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800352a:	7cfb      	ldrb	r3, [r7, #19]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 8003530:	7cfb      	ldrb	r3, [r7, #19]
 8003532:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d028      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003540:	4b30      	ldr	r3, [pc, #192]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003546:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800354e:	492d      	ldr	r1, [pc, #180]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003550:	4313      	orrs	r3, r2
 8003552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800355e:	d106      	bne.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003560:	4b28      	ldr	r3, [pc, #160]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	4a27      	ldr	r2, [pc, #156]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003566:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800356a:	60d3      	str	r3, [r2, #12]
 800356c:	e011      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003572:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003576:	d10c      	bne.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3304      	adds	r3, #4
 800357c:	2101      	movs	r1, #1
 800357e:	4618      	mov	r0, r3
 8003580:	f000 f842 	bl	8003608 <RCCEx_PLLSAI1_Config>
 8003584:	4603      	mov	r3, r0
 8003586:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003588:	7cfb      	ldrb	r3, [r7, #19]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 800358e:	7cfb      	ldrb	r3, [r7, #19]
 8003590:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d01c      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800359e:	4b19      	ldr	r3, [pc, #100]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ac:	4915      	ldr	r1, [pc, #84]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80035bc:	d10c      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3304      	adds	r3, #4
 80035c2:	2102      	movs	r1, #2
 80035c4:	4618      	mov	r0, r3
 80035c6:	f000 f81f 	bl	8003608 <RCCEx_PLLSAI1_Config>
 80035ca:	4603      	mov	r3, r0
 80035cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035ce:	7cfb      	ldrb	r3, [r7, #19]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d001      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80035d4:	7cfb      	ldrb	r3, [r7, #19]
 80035d6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00a      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80035e4:	4b07      	ldr	r3, [pc, #28]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ea:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035f2:	4904      	ldr	r1, [pc, #16]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80035fa:	7cbb      	ldrb	r3, [r7, #18]
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40021000 	.word	0x40021000

08003608 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003612:	2300      	movs	r3, #0
 8003614:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003616:	4b74      	ldr	r3, [pc, #464]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	f003 0303 	and.w	r3, r3, #3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d018      	beq.n	8003654 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003622:	4b71      	ldr	r3, [pc, #452]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	f003 0203 	and.w	r2, r3, #3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	429a      	cmp	r2, r3
 8003630:	d10d      	bne.n	800364e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
       ||
 8003636:	2b00      	cmp	r3, #0
 8003638:	d009      	beq.n	800364e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800363a:	4b6b      	ldr	r3, [pc, #428]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	091b      	lsrs	r3, r3, #4
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	1c5a      	adds	r2, r3, #1
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
       ||
 800364a:	429a      	cmp	r2, r3
 800364c:	d047      	beq.n	80036de <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	73fb      	strb	r3, [r7, #15]
 8003652:	e044      	b.n	80036de <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2b03      	cmp	r3, #3
 800365a:	d018      	beq.n	800368e <RCCEx_PLLSAI1_Config+0x86>
 800365c:	2b03      	cmp	r3, #3
 800365e:	d825      	bhi.n	80036ac <RCCEx_PLLSAI1_Config+0xa4>
 8003660:	2b01      	cmp	r3, #1
 8003662:	d002      	beq.n	800366a <RCCEx_PLLSAI1_Config+0x62>
 8003664:	2b02      	cmp	r3, #2
 8003666:	d009      	beq.n	800367c <RCCEx_PLLSAI1_Config+0x74>
 8003668:	e020      	b.n	80036ac <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800366a:	4b5f      	ldr	r3, [pc, #380]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d11d      	bne.n	80036b2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800367a:	e01a      	b.n	80036b2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800367c:	4b5a      	ldr	r3, [pc, #360]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003684:	2b00      	cmp	r3, #0
 8003686:	d116      	bne.n	80036b6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800368c:	e013      	b.n	80036b6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800368e:	4b56      	ldr	r3, [pc, #344]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d10f      	bne.n	80036ba <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800369a:	4b53      	ldr	r3, [pc, #332]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d109      	bne.n	80036ba <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80036aa:	e006      	b.n	80036ba <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	73fb      	strb	r3, [r7, #15]
      break;
 80036b0:	e004      	b.n	80036bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80036b2:	bf00      	nop
 80036b4:	e002      	b.n	80036bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80036b6:	bf00      	nop
 80036b8:	e000      	b.n	80036bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80036ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10d      	bne.n	80036de <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80036c2:	4b49      	ldr	r3, [pc, #292]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6819      	ldr	r1, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	430b      	orrs	r3, r1
 80036d8:	4943      	ldr	r1, [pc, #268]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80036de:	7bfb      	ldrb	r3, [r7, #15]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d17c      	bne.n	80037de <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80036e4:	4b40      	ldr	r3, [pc, #256]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a3f      	ldr	r2, [pc, #252]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036ea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80036ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036f0:	f7fd fdf8 	bl	80012e4 <HAL_GetTick>
 80036f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80036f6:	e009      	b.n	800370c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036f8:	f7fd fdf4 	bl	80012e4 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d902      	bls.n	800370c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	73fb      	strb	r3, [r7, #15]
        break;
 800370a:	e005      	b.n	8003718 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800370c:	4b36      	ldr	r3, [pc, #216]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1ef      	bne.n	80036f8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003718:	7bfb      	ldrb	r3, [r7, #15]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d15f      	bne.n	80037de <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d110      	bne.n	8003746 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003724:	4b30      	ldr	r3, [pc, #192]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800372c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	6892      	ldr	r2, [r2, #8]
 8003734:	0211      	lsls	r1, r2, #8
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	68d2      	ldr	r2, [r2, #12]
 800373a:	06d2      	lsls	r2, r2, #27
 800373c:	430a      	orrs	r2, r1
 800373e:	492a      	ldr	r1, [pc, #168]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003740:	4313      	orrs	r3, r2
 8003742:	610b      	str	r3, [r1, #16]
 8003744:	e027      	b.n	8003796 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	2b01      	cmp	r3, #1
 800374a:	d112      	bne.n	8003772 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800374c:	4b26      	ldr	r3, [pc, #152]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800374e:	691b      	ldr	r3, [r3, #16]
 8003750:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003754:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6892      	ldr	r2, [r2, #8]
 800375c:	0211      	lsls	r1, r2, #8
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6912      	ldr	r2, [r2, #16]
 8003762:	0852      	lsrs	r2, r2, #1
 8003764:	3a01      	subs	r2, #1
 8003766:	0552      	lsls	r2, r2, #21
 8003768:	430a      	orrs	r2, r1
 800376a:	491f      	ldr	r1, [pc, #124]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800376c:	4313      	orrs	r3, r2
 800376e:	610b      	str	r3, [r1, #16]
 8003770:	e011      	b.n	8003796 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003772:	4b1d      	ldr	r3, [pc, #116]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800377a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	6892      	ldr	r2, [r2, #8]
 8003782:	0211      	lsls	r1, r2, #8
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	6952      	ldr	r2, [r2, #20]
 8003788:	0852      	lsrs	r2, r2, #1
 800378a:	3a01      	subs	r2, #1
 800378c:	0652      	lsls	r2, r2, #25
 800378e:	430a      	orrs	r2, r1
 8003790:	4915      	ldr	r1, [pc, #84]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003792:	4313      	orrs	r3, r2
 8003794:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003796:	4b14      	ldr	r3, [pc, #80]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a13      	ldr	r2, [pc, #76]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800379c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80037a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a2:	f7fd fd9f 	bl	80012e4 <HAL_GetTick>
 80037a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80037a8:	e009      	b.n	80037be <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037aa:	f7fd fd9b 	bl	80012e4 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d902      	bls.n	80037be <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	73fb      	strb	r3, [r7, #15]
          break;
 80037bc:	e005      	b.n	80037ca <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80037be:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d0ef      	beq.n	80037aa <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80037ca:	7bfb      	ldrb	r3, [r7, #15]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d106      	bne.n	80037de <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80037d0:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037d2:	691a      	ldr	r2, [r3, #16]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	4903      	ldr	r1, [pc, #12]	; (80037e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80037de:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	40021000 	.word	0x40021000

080037ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e049      	b.n	8003892 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d106      	bne.n	8003818 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7fd fa94 	bl	8000d40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2202      	movs	r2, #2
 800381c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3304      	adds	r3, #4
 8003828:	4619      	mov	r1, r3
 800382a:	4610      	mov	r0, r2
 800382c:	f000 f94c 	bl	8003ac8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
	...

0800389c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d001      	beq.n	80038b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e033      	b.n	800391c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2202      	movs	r2, #2
 80038b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a19      	ldr	r2, [pc, #100]	; (8003928 <HAL_TIM_Base_Start+0x8c>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d009      	beq.n	80038da <HAL_TIM_Base_Start+0x3e>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038ce:	d004      	beq.n	80038da <HAL_TIM_Base_Start+0x3e>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a15      	ldr	r2, [pc, #84]	; (800392c <HAL_TIM_Base_Start+0x90>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d115      	bne.n	8003906 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689a      	ldr	r2, [r3, #8]
 80038e0:	4b13      	ldr	r3, [pc, #76]	; (8003930 <HAL_TIM_Base_Start+0x94>)
 80038e2:	4013      	ands	r3, r2
 80038e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2b06      	cmp	r3, #6
 80038ea:	d015      	beq.n	8003918 <HAL_TIM_Base_Start+0x7c>
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038f2:	d011      	beq.n	8003918 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 0201 	orr.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003904:	e008      	b.n	8003918 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f042 0201 	orr.w	r2, r2, #1
 8003914:	601a      	str	r2, [r3, #0]
 8003916:	e000      	b.n	800391a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003918:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	40012c00 	.word	0x40012c00
 800392c:	40014000 	.word	0x40014000
 8003930:	00010007 	.word	0x00010007

08003934 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800393e:	2300      	movs	r3, #0
 8003940:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003948:	2b01      	cmp	r3, #1
 800394a:	d101      	bne.n	8003950 <HAL_TIM_ConfigClockSource+0x1c>
 800394c:	2302      	movs	r3, #2
 800394e:	e0b6      	b.n	8003abe <HAL_TIM_ConfigClockSource+0x18a>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2202      	movs	r2, #2
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800396e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003972:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800397a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800398c:	d03e      	beq.n	8003a0c <HAL_TIM_ConfigClockSource+0xd8>
 800398e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003992:	f200 8087 	bhi.w	8003aa4 <HAL_TIM_ConfigClockSource+0x170>
 8003996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800399a:	f000 8086 	beq.w	8003aaa <HAL_TIM_ConfigClockSource+0x176>
 800399e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039a2:	d87f      	bhi.n	8003aa4 <HAL_TIM_ConfigClockSource+0x170>
 80039a4:	2b70      	cmp	r3, #112	; 0x70
 80039a6:	d01a      	beq.n	80039de <HAL_TIM_ConfigClockSource+0xaa>
 80039a8:	2b70      	cmp	r3, #112	; 0x70
 80039aa:	d87b      	bhi.n	8003aa4 <HAL_TIM_ConfigClockSource+0x170>
 80039ac:	2b60      	cmp	r3, #96	; 0x60
 80039ae:	d050      	beq.n	8003a52 <HAL_TIM_ConfigClockSource+0x11e>
 80039b0:	2b60      	cmp	r3, #96	; 0x60
 80039b2:	d877      	bhi.n	8003aa4 <HAL_TIM_ConfigClockSource+0x170>
 80039b4:	2b50      	cmp	r3, #80	; 0x50
 80039b6:	d03c      	beq.n	8003a32 <HAL_TIM_ConfigClockSource+0xfe>
 80039b8:	2b50      	cmp	r3, #80	; 0x50
 80039ba:	d873      	bhi.n	8003aa4 <HAL_TIM_ConfigClockSource+0x170>
 80039bc:	2b40      	cmp	r3, #64	; 0x40
 80039be:	d058      	beq.n	8003a72 <HAL_TIM_ConfigClockSource+0x13e>
 80039c0:	2b40      	cmp	r3, #64	; 0x40
 80039c2:	d86f      	bhi.n	8003aa4 <HAL_TIM_ConfigClockSource+0x170>
 80039c4:	2b30      	cmp	r3, #48	; 0x30
 80039c6:	d064      	beq.n	8003a92 <HAL_TIM_ConfigClockSource+0x15e>
 80039c8:	2b30      	cmp	r3, #48	; 0x30
 80039ca:	d86b      	bhi.n	8003aa4 <HAL_TIM_ConfigClockSource+0x170>
 80039cc:	2b20      	cmp	r3, #32
 80039ce:	d060      	beq.n	8003a92 <HAL_TIM_ConfigClockSource+0x15e>
 80039d0:	2b20      	cmp	r3, #32
 80039d2:	d867      	bhi.n	8003aa4 <HAL_TIM_ConfigClockSource+0x170>
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d05c      	beq.n	8003a92 <HAL_TIM_ConfigClockSource+0x15e>
 80039d8:	2b10      	cmp	r3, #16
 80039da:	d05a      	beq.n	8003a92 <HAL_TIM_ConfigClockSource+0x15e>
 80039dc:	e062      	b.n	8003aa4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6818      	ldr	r0, [r3, #0]
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	6899      	ldr	r1, [r3, #8]
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	f000 f949 	bl	8003c84 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003a00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	609a      	str	r2, [r3, #8]
      break;
 8003a0a:	e04f      	b.n	8003aac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6818      	ldr	r0, [r3, #0]
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	6899      	ldr	r1, [r3, #8]
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f000 f932 	bl	8003c84 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	689a      	ldr	r2, [r3, #8]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a2e:	609a      	str	r2, [r3, #8]
      break;
 8003a30:	e03c      	b.n	8003aac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6818      	ldr	r0, [r3, #0]
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	6859      	ldr	r1, [r3, #4]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	f000 f8a6 	bl	8003b90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2150      	movs	r1, #80	; 0x50
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 f8ff 	bl	8003c4e <TIM_ITRx_SetConfig>
      break;
 8003a50:	e02c      	b.n	8003aac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6818      	ldr	r0, [r3, #0]
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	6859      	ldr	r1, [r3, #4]
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	461a      	mov	r2, r3
 8003a60:	f000 f8c5 	bl	8003bee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2160      	movs	r1, #96	; 0x60
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f000 f8ef 	bl	8003c4e <TIM_ITRx_SetConfig>
      break;
 8003a70:	e01c      	b.n	8003aac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6818      	ldr	r0, [r3, #0]
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	6859      	ldr	r1, [r3, #4]
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	f000 f886 	bl	8003b90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2140      	movs	r1, #64	; 0x40
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 f8df 	bl	8003c4e <TIM_ITRx_SetConfig>
      break;
 8003a90:	e00c      	b.n	8003aac <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	4610      	mov	r0, r2
 8003a9e:	f000 f8d6 	bl	8003c4e <TIM_ITRx_SetConfig>
      break;
 8003aa2:	e003      	b.n	8003aac <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8003aa8:	e000      	b.n	8003aac <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003aaa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3710      	adds	r7, #16
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
	...

08003ac8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a2a      	ldr	r2, [pc, #168]	; (8003b84 <TIM_Base_SetConfig+0xbc>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d003      	beq.n	8003ae8 <TIM_Base_SetConfig+0x20>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ae6:	d108      	bne.n	8003afa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a21      	ldr	r2, [pc, #132]	; (8003b84 <TIM_Base_SetConfig+0xbc>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d00b      	beq.n	8003b1a <TIM_Base_SetConfig+0x52>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b08:	d007      	beq.n	8003b1a <TIM_Base_SetConfig+0x52>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a1e      	ldr	r2, [pc, #120]	; (8003b88 <TIM_Base_SetConfig+0xc0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d003      	beq.n	8003b1a <TIM_Base_SetConfig+0x52>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a1d      	ldr	r2, [pc, #116]	; (8003b8c <TIM_Base_SetConfig+0xc4>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d108      	bne.n	8003b2c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4a0c      	ldr	r2, [pc, #48]	; (8003b84 <TIM_Base_SetConfig+0xbc>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d007      	beq.n	8003b68 <TIM_Base_SetConfig+0xa0>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a0b      	ldr	r2, [pc, #44]	; (8003b88 <TIM_Base_SetConfig+0xc0>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d003      	beq.n	8003b68 <TIM_Base_SetConfig+0xa0>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a0a      	ldr	r2, [pc, #40]	; (8003b8c <TIM_Base_SetConfig+0xc4>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d103      	bne.n	8003b70 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	691a      	ldr	r2, [r3, #16]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	615a      	str	r2, [r3, #20]
}
 8003b76:	bf00      	nop
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40012c00 	.word	0x40012c00
 8003b88:	40014000 	.word	0x40014000
 8003b8c:	40014400 	.word	0x40014400

08003b90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b087      	sub	sp, #28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	f023 0201 	bic.w	r2, r3, #1
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f023 030a 	bic.w	r3, r3, #10
 8003bcc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	621a      	str	r2, [r3, #32]
}
 8003be2:	bf00      	nop
 8003be4:	371c      	adds	r7, #28
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr

08003bee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b087      	sub	sp, #28
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	60b9      	str	r1, [r7, #8]
 8003bf8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	f023 0210 	bic.w	r2, r3, #16
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	031b      	lsls	r3, r3, #12
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	011b      	lsls	r3, r3, #4
 8003c30:	693a      	ldr	r2, [r7, #16]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	697a      	ldr	r2, [r7, #20]
 8003c3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	621a      	str	r2, [r3, #32]
}
 8003c42:	bf00      	nop
 8003c44:	371c      	adds	r7, #28
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	b085      	sub	sp, #20
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
 8003c56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c66:	683a      	ldr	r2, [r7, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	f043 0307 	orr.w	r3, r3, #7
 8003c70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	609a      	str	r2, [r3, #8]
}
 8003c78:	bf00      	nop
 8003c7a:	3714      	adds	r7, #20
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b087      	sub	sp, #28
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	60b9      	str	r1, [r7, #8]
 8003c8e:	607a      	str	r2, [r7, #4]
 8003c90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	021a      	lsls	r2, r3, #8
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	609a      	str	r2, [r3, #8]
}
 8003cb8:	bf00      	nop
 8003cba:	371c      	adds	r7, #28
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d101      	bne.n	8003cdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cd8:	2302      	movs	r3, #2
 8003cda:	e04f      	b.n	8003d7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2202      	movs	r2, #2
 8003ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a21      	ldr	r2, [pc, #132]	; (8003d88 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d108      	bne.n	8003d18 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003d0c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68fa      	ldr	r2, [r7, #12]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a14      	ldr	r2, [pc, #80]	; (8003d88 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d009      	beq.n	8003d50 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d44:	d004      	beq.n	8003d50 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a10      	ldr	r2, [pc, #64]	; (8003d8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d10c      	bne.n	8003d6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d56:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3714      	adds	r7, #20
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	40012c00 	.word	0x40012c00
 8003d8c:	40014000 	.word	0x40014000

08003d90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e040      	b.n	8003e24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d106      	bne.n	8003db8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7fd f836 	bl	8000e24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2224      	movs	r2, #36	; 0x24
 8003dbc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0201 	bic.w	r2, r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 fcb2 	bl	8004738 <UART_SetConfig>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d101      	bne.n	8003dde <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e022      	b.n	8003e24 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d002      	beq.n	8003dec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 feb0 	bl	8004b4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0201 	orr.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 ff37 	bl	8004c90 <UART_CheckIdleState>
 8003e22:	4603      	mov	r3, r0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e02b      	b.n	8003e96 <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2224      	movs	r2, #36	; 0x24
 8003e42:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f022 0201 	bic.w	r2, r2, #1
 8003e52:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2200      	movs	r2, #0
 8003e62:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f7fd f895 	bl	8000f9c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b08a      	sub	sp, #40	; 0x28
 8003ea2:	af02      	add	r7, sp, #8
 8003ea4:	60f8      	str	r0, [r7, #12]
 8003ea6:	60b9      	str	r1, [r7, #8]
 8003ea8:	603b      	str	r3, [r7, #0]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003eb2:	2b20      	cmp	r3, #32
 8003eb4:	f040 8082 	bne.w	8003fbc <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d002      	beq.n	8003ec4 <HAL_UART_Transmit+0x26>
 8003ebe:	88fb      	ldrh	r3, [r7, #6]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e07a      	b.n	8003fbe <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d101      	bne.n	8003ed6 <HAL_UART_Transmit+0x38>
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	e073      	b.n	8003fbe <HAL_UART_Transmit+0x120>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2221      	movs	r2, #33	; 0x21
 8003eea:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003eec:	f7fd f9fa 	bl	80012e4 <HAL_GetTick>
 8003ef0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	88fa      	ldrh	r2, [r7, #6]
 8003ef6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	88fa      	ldrh	r2, [r7, #6]
 8003efe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f0a:	d108      	bne.n	8003f1e <HAL_UART_Transmit+0x80>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d104      	bne.n	8003f1e <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	61bb      	str	r3, [r7, #24]
 8003f1c:	e003      	b.n	8003f26 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f22:	2300      	movs	r3, #0
 8003f24:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003f2e:	e02d      	b.n	8003f8c <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	9300      	str	r3, [sp, #0]
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	2200      	movs	r2, #0
 8003f38:	2180      	movs	r1, #128	; 0x80
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 fef1 	bl	8004d22 <UART_WaitOnFlagUntilTimeout>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e039      	b.n	8003fbe <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10b      	bne.n	8003f68 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	881a      	ldrh	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f5c:	b292      	uxth	r2, r2
 8003f5e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	3302      	adds	r3, #2
 8003f64:	61bb      	str	r3, [r7, #24]
 8003f66:	e008      	b.n	8003f7a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	781a      	ldrb	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	b292      	uxth	r2, r2
 8003f72:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	3301      	adds	r3, #1
 8003f78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1cb      	bne.n	8003f30 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	2140      	movs	r1, #64	; 0x40
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f000 febd 	bl	8004d22 <UART_WaitOnFlagUntilTimeout>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d001      	beq.n	8003fb2 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e005      	b.n	8003fbe <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	e000      	b.n	8003fbe <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003fbc:	2302      	movs	r3, #2
  }
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3720      	adds	r7, #32
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
	...

08003fc8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b08a      	sub	sp, #40	; 0x28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fda:	2b20      	cmp	r3, #32
 8003fdc:	d142      	bne.n	8004064 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d002      	beq.n	8003fea <HAL_UART_Receive_IT+0x22>
 8003fe4:	88fb      	ldrh	r3, [r7, #6]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e03b      	b.n	8004066 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d101      	bne.n	8003ffc <HAL_UART_Receive_IT+0x34>
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	e034      	b.n	8004066 <HAL_UART_Receive_IT+0x9e>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a18      	ldr	r2, [pc, #96]	; (8004070 <HAL_UART_Receive_IT+0xa8>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d01f      	beq.n	8004054 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d018      	beq.n	8004054 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	e853 3f00 	ldrex	r3, [r3]
 800402e:	613b      	str	r3, [r7, #16]
   return(result);
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004036:	627b      	str	r3, [r7, #36]	; 0x24
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	461a      	mov	r2, r3
 800403e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004040:	623b      	str	r3, [r7, #32]
 8004042:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004044:	69f9      	ldr	r1, [r7, #28]
 8004046:	6a3a      	ldr	r2, [r7, #32]
 8004048:	e841 2300 	strex	r3, r2, [r1]
 800404c:	61bb      	str	r3, [r7, #24]
   return(result);
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1e6      	bne.n	8004022 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004054:	88fb      	ldrh	r3, [r7, #6]
 8004056:	461a      	mov	r2, r3
 8004058:	68b9      	ldr	r1, [r7, #8]
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f000 ff26 	bl	8004eac <UART_Start_Receive_IT>
 8004060:	4603      	mov	r3, r0
 8004062:	e000      	b.n	8004066 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004064:	2302      	movs	r3, #2
  }
}
 8004066:	4618      	mov	r0, r3
 8004068:	3728      	adds	r7, #40	; 0x28
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	40008000 	.word	0x40008000

08004074 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b08a      	sub	sp, #40	; 0x28
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	4613      	mov	r3, r2
 8004080:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004086:	2b20      	cmp	r3, #32
 8004088:	d142      	bne.n	8004110 <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <HAL_UART_Receive_DMA+0x22>
 8004090:	88fb      	ldrh	r3, [r7, #6]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e03b      	b.n	8004112 <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d101      	bne.n	80040a8 <HAL_UART_Receive_DMA+0x34>
 80040a4:	2302      	movs	r3, #2
 80040a6:	e034      	b.n	8004112 <HAL_UART_Receive_DMA+0x9e>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a18      	ldr	r2, [pc, #96]	; (800411c <HAL_UART_Receive_DMA+0xa8>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d01f      	beq.n	8004100 <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d018      	beq.n	8004100 <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	e853 3f00 	ldrex	r3, [r3]
 80040da:	613b      	str	r3, [r7, #16]
   return(result);
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040e2:	627b      	str	r3, [r7, #36]	; 0x24
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	461a      	mov	r2, r3
 80040ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ec:	623b      	str	r3, [r7, #32]
 80040ee:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f0:	69f9      	ldr	r1, [r7, #28]
 80040f2:	6a3a      	ldr	r2, [r7, #32]
 80040f4:	e841 2300 	strex	r3, r2, [r1]
 80040f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1e6      	bne.n	80040ce <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004100:	88fb      	ldrh	r3, [r7, #6]
 8004102:	461a      	mov	r2, r3
 8004104:	68b9      	ldr	r1, [r7, #8]
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 ff9a 	bl	8005040 <UART_Start_Receive_DMA>
 800410c:	4603      	mov	r3, r0
 800410e:	e000      	b.n	8004112 <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004110:	2302      	movs	r3, #2
  }
}
 8004112:	4618      	mov	r0, r3
 8004114:	3728      	adds	r7, #40	; 0x28
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	40008000 	.word	0x40008000

08004120 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b0ba      	sub	sp, #232	; 0xe8
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004146:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800414a:	f640 030f 	movw	r3, #2063	; 0x80f
 800414e:	4013      	ands	r3, r2
 8004150:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004154:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004158:	2b00      	cmp	r3, #0
 800415a:	d115      	bne.n	8004188 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800415c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004160:	f003 0320 	and.w	r3, r3, #32
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00f      	beq.n	8004188 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800416c:	f003 0320 	and.w	r3, r3, #32
 8004170:	2b00      	cmp	r3, #0
 8004172:	d009      	beq.n	8004188 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 82a6 	beq.w	80046ca <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	4798      	blx	r3
      }
      return;
 8004186:	e2a0      	b.n	80046ca <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004188:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800418c:	2b00      	cmp	r3, #0
 800418e:	f000 8117 	beq.w	80043c0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	d106      	bne.n	80041ac <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800419e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80041a2:	4b85      	ldr	r3, [pc, #532]	; (80043b8 <HAL_UART_IRQHandler+0x298>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f000 810a 	beq.w	80043c0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80041ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d011      	beq.n	80041dc <HAL_UART_IRQHandler+0xbc>
 80041b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d00b      	beq.n	80041dc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2201      	movs	r2, #1
 80041ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041d2:	f043 0201 	orr.w	r2, r3, #1
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d011      	beq.n	800420c <HAL_UART_IRQHandler+0xec>
 80041e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d00b      	beq.n	800420c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2202      	movs	r2, #2
 80041fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004202:	f043 0204 	orr.w	r2, r3, #4
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800420c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004210:	f003 0304 	and.w	r3, r3, #4
 8004214:	2b00      	cmp	r3, #0
 8004216:	d011      	beq.n	800423c <HAL_UART_IRQHandler+0x11c>
 8004218:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800421c:	f003 0301 	and.w	r3, r3, #1
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00b      	beq.n	800423c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2204      	movs	r2, #4
 800422a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004232:	f043 0202 	orr.w	r2, r3, #2
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800423c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004240:	f003 0308 	and.w	r3, r3, #8
 8004244:	2b00      	cmp	r3, #0
 8004246:	d017      	beq.n	8004278 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800424c:	f003 0320 	and.w	r3, r3, #32
 8004250:	2b00      	cmp	r3, #0
 8004252:	d105      	bne.n	8004260 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004254:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004258:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00b      	beq.n	8004278 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2208      	movs	r2, #8
 8004266:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800426e:	f043 0208 	orr.w	r2, r3, #8
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800427c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004280:	2b00      	cmp	r3, #0
 8004282:	d012      	beq.n	80042aa <HAL_UART_IRQHandler+0x18a>
 8004284:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004288:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00c      	beq.n	80042aa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004298:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042a0:	f043 0220 	orr.w	r2, r3, #32
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f000 820c 	beq.w	80046ce <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80042b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042ba:	f003 0320 	and.w	r3, r3, #32
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00d      	beq.n	80042de <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042c6:	f003 0320 	and.w	r3, r3, #32
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d007      	beq.n	80042de <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d003      	beq.n	80042de <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042e4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f2:	2b40      	cmp	r3, #64	; 0x40
 80042f4:	d005      	beq.n	8004302 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80042f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80042fa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d04f      	beq.n	80043a2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 ff68 	bl	80051d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004312:	2b40      	cmp	r3, #64	; 0x40
 8004314:	d141      	bne.n	800439a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	3308      	adds	r3, #8
 800431c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004320:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004324:	e853 3f00 	ldrex	r3, [r3]
 8004328:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800432c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004330:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004334:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	3308      	adds	r3, #8
 800433e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004342:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004346:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800434e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004352:	e841 2300 	strex	r3, r2, [r1]
 8004356:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800435a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1d9      	bne.n	8004316 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004366:	2b00      	cmp	r3, #0
 8004368:	d013      	beq.n	8004392 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436e:	4a13      	ldr	r2, [pc, #76]	; (80043bc <HAL_UART_IRQHandler+0x29c>)
 8004370:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004376:	4618      	mov	r0, r3
 8004378:	f7fd fb10 	bl	800199c <HAL_DMA_Abort_IT>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d017      	beq.n	80043b2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800438c:	4610      	mov	r0, r2
 800438e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004390:	e00f      	b.n	80043b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f001 fce2 	bl	8005d5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004398:	e00b      	b.n	80043b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f001 fcde 	bl	8005d5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043a0:	e007      	b.n	80043b2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f001 fcda 	bl	8005d5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80043b0:	e18d      	b.n	80046ce <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b2:	bf00      	nop
    return;
 80043b4:	e18b      	b.n	80046ce <HAL_UART_IRQHandler+0x5ae>
 80043b6:	bf00      	nop
 80043b8:	04000120 	.word	0x04000120
 80043bc:	08005477 	.word	0x08005477

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	f040 8146 	bne.w	8004656 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80043ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ce:	f003 0310 	and.w	r3, r3, #16
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	f000 813f 	beq.w	8004656 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80043d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043dc:	f003 0310 	and.w	r3, r3, #16
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 8138 	beq.w	8004656 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2210      	movs	r2, #16
 80043ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f8:	2b40      	cmp	r3, #64	; 0x40
 80043fa:	f040 80b4 	bne.w	8004566 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800440a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 815f 	beq.w	80046d2 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800441a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800441e:	429a      	cmp	r2, r3
 8004420:	f080 8157 	bcs.w	80046d2 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800442a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0320 	and.w	r3, r3, #32
 800443a:	2b00      	cmp	r3, #0
 800443c:	f040 8085 	bne.w	800454a <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004448:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800444c:	e853 3f00 	ldrex	r3, [r3]
 8004450:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004454:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800445c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	461a      	mov	r2, r3
 8004466:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800446a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800446e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004472:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004476:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800447a:	e841 2300 	strex	r3, r2, [r1]
 800447e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004482:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1da      	bne.n	8004440 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	3308      	adds	r3, #8
 8004490:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004492:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004494:	e853 3f00 	ldrex	r3, [r3]
 8004498:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800449a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800449c:	f023 0301 	bic.w	r3, r3, #1
 80044a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3308      	adds	r3, #8
 80044aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80044ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80044b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80044b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80044ba:	e841 2300 	strex	r3, r2, [r1]
 80044be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80044c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1e1      	bne.n	800448a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3308      	adds	r3, #8
 80044cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044d0:	e853 3f00 	ldrex	r3, [r3]
 80044d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80044d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	3308      	adds	r3, #8
 80044e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80044ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80044ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80044f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80044f2:	e841 2300 	strex	r3, r2, [r1]
 80044f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80044f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1e3      	bne.n	80044c6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2220      	movs	r2, #32
 8004502:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004510:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004512:	e853 3f00 	ldrex	r3, [r3]
 8004516:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004518:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800451a:	f023 0310 	bic.w	r3, r3, #16
 800451e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	461a      	mov	r2, r3
 8004528:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800452c:	65bb      	str	r3, [r7, #88]	; 0x58
 800452e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004530:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004532:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004534:	e841 2300 	strex	r3, r2, [r1]
 8004538:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800453a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1e4      	bne.n	800450a <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004544:	4618      	mov	r0, r3
 8004546:	f7fd f9eb 	bl	8001920 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004556:	b29b      	uxth	r3, r3
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	b29b      	uxth	r3, r3
 800455c:	4619      	mov	r1, r3
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 f8de 	bl	8004720 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004564:	e0b5      	b.n	80046d2 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004572:	b29b      	uxth	r3, r3
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	f000 80a7 	beq.w	80046d6 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8004588:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 80a2 	beq.w	80046d6 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800459a:	e853 3f00 	ldrex	r3, [r3]
 800459e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80045a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	461a      	mov	r2, r3
 80045b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80045b4:	647b      	str	r3, [r7, #68]	; 0x44
 80045b6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80045ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045bc:	e841 2300 	strex	r3, r2, [r1]
 80045c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80045c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1e4      	bne.n	8004592 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	3308      	adds	r3, #8
 80045ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	e853 3f00 	ldrex	r3, [r3]
 80045d6:	623b      	str	r3, [r7, #32]
   return(result);
 80045d8:	6a3b      	ldr	r3, [r7, #32]
 80045da:	f023 0301 	bic.w	r3, r3, #1
 80045de:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	3308      	adds	r3, #8
 80045e8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80045ec:	633a      	str	r2, [r7, #48]	; 0x30
 80045ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045f4:	e841 2300 	strex	r3, r2, [r1]
 80045f8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80045fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1e3      	bne.n	80045c8 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2220      	movs	r2, #32
 8004604:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	e853 3f00 	ldrex	r3, [r3]
 800461e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f023 0310 	bic.w	r3, r3, #16
 8004626:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	461a      	mov	r2, r3
 8004630:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004634:	61fb      	str	r3, [r7, #28]
 8004636:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004638:	69b9      	ldr	r1, [r7, #24]
 800463a:	69fa      	ldr	r2, [r7, #28]
 800463c:	e841 2300 	strex	r3, r2, [r1]
 8004640:	617b      	str	r3, [r7, #20]
   return(result);
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1e4      	bne.n	8004612 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004648:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800464c:	4619      	mov	r1, r3
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 f866 	bl	8004720 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004654:	e03f      	b.n	80046d6 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800465a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00e      	beq.n	8004680 <HAL_UART_IRQHandler+0x560>
 8004662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d008      	beq.n	8004680 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004676:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f001 f89c 	bl	80057b6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800467e:	e02d      	b.n	80046dc <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00e      	beq.n	80046aa <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800468c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004690:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004694:	2b00      	cmp	r3, #0
 8004696:	d008      	beq.n	80046aa <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800469c:	2b00      	cmp	r3, #0
 800469e:	d01c      	beq.n	80046da <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	4798      	blx	r3
    }
    return;
 80046a8:	e017      	b.n	80046da <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d012      	beq.n	80046dc <HAL_UART_IRQHandler+0x5bc>
 80046b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00c      	beq.n	80046dc <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 feed 	bl	80054a2 <UART_EndTransmit_IT>
    return;
 80046c8:	e008      	b.n	80046dc <HAL_UART_IRQHandler+0x5bc>
      return;
 80046ca:	bf00      	nop
 80046cc:	e006      	b.n	80046dc <HAL_UART_IRQHandler+0x5bc>
    return;
 80046ce:	bf00      	nop
 80046d0:	e004      	b.n	80046dc <HAL_UART_IRQHandler+0x5bc>
      return;
 80046d2:	bf00      	nop
 80046d4:	e002      	b.n	80046dc <HAL_UART_IRQHandler+0x5bc>
      return;
 80046d6:	bf00      	nop
 80046d8:	e000      	b.n	80046dc <HAL_UART_IRQHandler+0x5bc>
    return;
 80046da:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80046dc:	37e8      	adds	r7, #232	; 0xe8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop

080046e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	460b      	mov	r3, r1
 800472a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004738:	b5b0      	push	{r4, r5, r7, lr}
 800473a:	b088      	sub	sp, #32
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	431a      	orrs	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	431a      	orrs	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	4313      	orrs	r3, r2
 800475a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	4baf      	ldr	r3, [pc, #700]	; (8004a20 <UART_SetConfig+0x2e8>)
 8004764:	4013      	ands	r3, r2
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6812      	ldr	r2, [r2, #0]
 800476a:	69f9      	ldr	r1, [r7, #28]
 800476c:	430b      	orrs	r3, r1
 800476e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68da      	ldr	r2, [r3, #12]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4aa4      	ldr	r2, [pc, #656]	; (8004a24 <UART_SetConfig+0x2ec>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d004      	beq.n	80047a0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	69fa      	ldr	r2, [r7, #28]
 800479c:	4313      	orrs	r3, r2
 800479e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	69fa      	ldr	r2, [r7, #28]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a9b      	ldr	r2, [pc, #620]	; (8004a28 <UART_SetConfig+0x2f0>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d121      	bne.n	8004802 <UART_SetConfig+0xca>
 80047be:	4b9b      	ldr	r3, [pc, #620]	; (8004a2c <UART_SetConfig+0x2f4>)
 80047c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047c4:	f003 0303 	and.w	r3, r3, #3
 80047c8:	2b03      	cmp	r3, #3
 80047ca:	d817      	bhi.n	80047fc <UART_SetConfig+0xc4>
 80047cc:	a201      	add	r2, pc, #4	; (adr r2, 80047d4 <UART_SetConfig+0x9c>)
 80047ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d2:	bf00      	nop
 80047d4:	080047e5 	.word	0x080047e5
 80047d8:	080047f1 	.word	0x080047f1
 80047dc:	080047eb 	.word	0x080047eb
 80047e0:	080047f7 	.word	0x080047f7
 80047e4:	2301      	movs	r3, #1
 80047e6:	76fb      	strb	r3, [r7, #27]
 80047e8:	e070      	b.n	80048cc <UART_SetConfig+0x194>
 80047ea:	2302      	movs	r3, #2
 80047ec:	76fb      	strb	r3, [r7, #27]
 80047ee:	e06d      	b.n	80048cc <UART_SetConfig+0x194>
 80047f0:	2304      	movs	r3, #4
 80047f2:	76fb      	strb	r3, [r7, #27]
 80047f4:	e06a      	b.n	80048cc <UART_SetConfig+0x194>
 80047f6:	2308      	movs	r3, #8
 80047f8:	76fb      	strb	r3, [r7, #27]
 80047fa:	e067      	b.n	80048cc <UART_SetConfig+0x194>
 80047fc:	2310      	movs	r3, #16
 80047fe:	76fb      	strb	r3, [r7, #27]
 8004800:	e064      	b.n	80048cc <UART_SetConfig+0x194>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a8a      	ldr	r2, [pc, #552]	; (8004a30 <UART_SetConfig+0x2f8>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d132      	bne.n	8004872 <UART_SetConfig+0x13a>
 800480c:	4b87      	ldr	r3, [pc, #540]	; (8004a2c <UART_SetConfig+0x2f4>)
 800480e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004812:	f003 030c 	and.w	r3, r3, #12
 8004816:	2b0c      	cmp	r3, #12
 8004818:	d828      	bhi.n	800486c <UART_SetConfig+0x134>
 800481a:	a201      	add	r2, pc, #4	; (adr r2, 8004820 <UART_SetConfig+0xe8>)
 800481c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004820:	08004855 	.word	0x08004855
 8004824:	0800486d 	.word	0x0800486d
 8004828:	0800486d 	.word	0x0800486d
 800482c:	0800486d 	.word	0x0800486d
 8004830:	08004861 	.word	0x08004861
 8004834:	0800486d 	.word	0x0800486d
 8004838:	0800486d 	.word	0x0800486d
 800483c:	0800486d 	.word	0x0800486d
 8004840:	0800485b 	.word	0x0800485b
 8004844:	0800486d 	.word	0x0800486d
 8004848:	0800486d 	.word	0x0800486d
 800484c:	0800486d 	.word	0x0800486d
 8004850:	08004867 	.word	0x08004867
 8004854:	2300      	movs	r3, #0
 8004856:	76fb      	strb	r3, [r7, #27]
 8004858:	e038      	b.n	80048cc <UART_SetConfig+0x194>
 800485a:	2302      	movs	r3, #2
 800485c:	76fb      	strb	r3, [r7, #27]
 800485e:	e035      	b.n	80048cc <UART_SetConfig+0x194>
 8004860:	2304      	movs	r3, #4
 8004862:	76fb      	strb	r3, [r7, #27]
 8004864:	e032      	b.n	80048cc <UART_SetConfig+0x194>
 8004866:	2308      	movs	r3, #8
 8004868:	76fb      	strb	r3, [r7, #27]
 800486a:	e02f      	b.n	80048cc <UART_SetConfig+0x194>
 800486c:	2310      	movs	r3, #16
 800486e:	76fb      	strb	r3, [r7, #27]
 8004870:	e02c      	b.n	80048cc <UART_SetConfig+0x194>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a6b      	ldr	r2, [pc, #428]	; (8004a24 <UART_SetConfig+0x2ec>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d125      	bne.n	80048c8 <UART_SetConfig+0x190>
 800487c:	4b6b      	ldr	r3, [pc, #428]	; (8004a2c <UART_SetConfig+0x2f4>)
 800487e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004882:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004886:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800488a:	d017      	beq.n	80048bc <UART_SetConfig+0x184>
 800488c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004890:	d817      	bhi.n	80048c2 <UART_SetConfig+0x18a>
 8004892:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004896:	d00b      	beq.n	80048b0 <UART_SetConfig+0x178>
 8004898:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800489c:	d811      	bhi.n	80048c2 <UART_SetConfig+0x18a>
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d003      	beq.n	80048aa <UART_SetConfig+0x172>
 80048a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048a6:	d006      	beq.n	80048b6 <UART_SetConfig+0x17e>
 80048a8:	e00b      	b.n	80048c2 <UART_SetConfig+0x18a>
 80048aa:	2300      	movs	r3, #0
 80048ac:	76fb      	strb	r3, [r7, #27]
 80048ae:	e00d      	b.n	80048cc <UART_SetConfig+0x194>
 80048b0:	2302      	movs	r3, #2
 80048b2:	76fb      	strb	r3, [r7, #27]
 80048b4:	e00a      	b.n	80048cc <UART_SetConfig+0x194>
 80048b6:	2304      	movs	r3, #4
 80048b8:	76fb      	strb	r3, [r7, #27]
 80048ba:	e007      	b.n	80048cc <UART_SetConfig+0x194>
 80048bc:	2308      	movs	r3, #8
 80048be:	76fb      	strb	r3, [r7, #27]
 80048c0:	e004      	b.n	80048cc <UART_SetConfig+0x194>
 80048c2:	2310      	movs	r3, #16
 80048c4:	76fb      	strb	r3, [r7, #27]
 80048c6:	e001      	b.n	80048cc <UART_SetConfig+0x194>
 80048c8:	2310      	movs	r3, #16
 80048ca:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a54      	ldr	r2, [pc, #336]	; (8004a24 <UART_SetConfig+0x2ec>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d173      	bne.n	80049be <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80048d6:	7efb      	ldrb	r3, [r7, #27]
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d824      	bhi.n	8004926 <UART_SetConfig+0x1ee>
 80048dc:	a201      	add	r2, pc, #4	; (adr r2, 80048e4 <UART_SetConfig+0x1ac>)
 80048de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e2:	bf00      	nop
 80048e4:	08004909 	.word	0x08004909
 80048e8:	08004927 	.word	0x08004927
 80048ec:	08004911 	.word	0x08004911
 80048f0:	08004927 	.word	0x08004927
 80048f4:	08004917 	.word	0x08004917
 80048f8:	08004927 	.word	0x08004927
 80048fc:	08004927 	.word	0x08004927
 8004900:	08004927 	.word	0x08004927
 8004904:	0800491f 	.word	0x0800491f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004908:	f7fe fbfe 	bl	8003108 <HAL_RCC_GetPCLK1Freq>
 800490c:	6178      	str	r0, [r7, #20]
        break;
 800490e:	e00f      	b.n	8004930 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004910:	4b48      	ldr	r3, [pc, #288]	; (8004a34 <UART_SetConfig+0x2fc>)
 8004912:	617b      	str	r3, [r7, #20]
        break;
 8004914:	e00c      	b.n	8004930 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004916:	f7fe fb5f 	bl	8002fd8 <HAL_RCC_GetSysClockFreq>
 800491a:	6178      	str	r0, [r7, #20]
        break;
 800491c:	e008      	b.n	8004930 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800491e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004922:	617b      	str	r3, [r7, #20]
        break;
 8004924:	e004      	b.n	8004930 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 8004926:	2300      	movs	r3, #0
 8004928:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	76bb      	strb	r3, [r7, #26]
        break;
 800492e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	2b00      	cmp	r3, #0
 8004934:	f000 80fc 	beq.w	8004b30 <UART_SetConfig+0x3f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	4613      	mov	r3, r2
 800493e:	005b      	lsls	r3, r3, #1
 8004940:	4413      	add	r3, r2
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	429a      	cmp	r2, r3
 8004946:	d305      	bcc.n	8004954 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	429a      	cmp	r2, r3
 8004952:	d902      	bls.n	800495a <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	76bb      	strb	r3, [r7, #26]
 8004958:	e0ea      	b.n	8004b30 <UART_SetConfig+0x3f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	4618      	mov	r0, r3
 800495e:	f04f 0100 	mov.w	r1, #0
 8004962:	f04f 0200 	mov.w	r2, #0
 8004966:	f04f 0300 	mov.w	r3, #0
 800496a:	020b      	lsls	r3, r1, #8
 800496c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004970:	0202      	lsls	r2, r0, #8
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	6849      	ldr	r1, [r1, #4]
 8004976:	0849      	lsrs	r1, r1, #1
 8004978:	4608      	mov	r0, r1
 800497a:	f04f 0100 	mov.w	r1, #0
 800497e:	1814      	adds	r4, r2, r0
 8004980:	eb43 0501 	adc.w	r5, r3, r1
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	461a      	mov	r2, r3
 800498a:	f04f 0300 	mov.w	r3, #0
 800498e:	4620      	mov	r0, r4
 8004990:	4629      	mov	r1, r5
 8004992:	f7fb fc75 	bl	8000280 <__aeabi_uldivmod>
 8004996:	4602      	mov	r2, r0
 8004998:	460b      	mov	r3, r1
 800499a:	4613      	mov	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80049a4:	d308      	bcc.n	80049b8 <UART_SetConfig+0x280>
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049ac:	d204      	bcs.n	80049b8 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	693a      	ldr	r2, [r7, #16]
 80049b4:	60da      	str	r2, [r3, #12]
 80049b6:	e0bb      	b.n	8004b30 <UART_SetConfig+0x3f8>
        }
        else
        {
          ret = HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	76bb      	strb	r3, [r7, #26]
 80049bc:	e0b8      	b.n	8004b30 <UART_SetConfig+0x3f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	69db      	ldr	r3, [r3, #28]
 80049c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049c6:	d167      	bne.n	8004a98 <UART_SetConfig+0x360>
  {
    switch (clocksource)
 80049c8:	7efb      	ldrb	r3, [r7, #27]
 80049ca:	2b08      	cmp	r3, #8
 80049cc:	d834      	bhi.n	8004a38 <UART_SetConfig+0x300>
 80049ce:	a201      	add	r2, pc, #4	; (adr r2, 80049d4 <UART_SetConfig+0x29c>)
 80049d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d4:	080049f9 	.word	0x080049f9
 80049d8:	08004a01 	.word	0x08004a01
 80049dc:	08004a09 	.word	0x08004a09
 80049e0:	08004a39 	.word	0x08004a39
 80049e4:	08004a0f 	.word	0x08004a0f
 80049e8:	08004a39 	.word	0x08004a39
 80049ec:	08004a39 	.word	0x08004a39
 80049f0:	08004a39 	.word	0x08004a39
 80049f4:	08004a17 	.word	0x08004a17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049f8:	f7fe fb86 	bl	8003108 <HAL_RCC_GetPCLK1Freq>
 80049fc:	6178      	str	r0, [r7, #20]
        break;
 80049fe:	e020      	b.n	8004a42 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a00:	f7fe fb98 	bl	8003134 <HAL_RCC_GetPCLK2Freq>
 8004a04:	6178      	str	r0, [r7, #20]
        break;
 8004a06:	e01c      	b.n	8004a42 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a08:	4b0a      	ldr	r3, [pc, #40]	; (8004a34 <UART_SetConfig+0x2fc>)
 8004a0a:	617b      	str	r3, [r7, #20]
        break;
 8004a0c:	e019      	b.n	8004a42 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a0e:	f7fe fae3 	bl	8002fd8 <HAL_RCC_GetSysClockFreq>
 8004a12:	6178      	str	r0, [r7, #20]
        break;
 8004a14:	e015      	b.n	8004a42 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a1a:	617b      	str	r3, [r7, #20]
        break;
 8004a1c:	e011      	b.n	8004a42 <UART_SetConfig+0x30a>
 8004a1e:	bf00      	nop
 8004a20:	efff69f3 	.word	0xefff69f3
 8004a24:	40008000 	.word	0x40008000
 8004a28:	40013800 	.word	0x40013800
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	40004400 	.word	0x40004400
 8004a34:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	76bb      	strb	r3, [r7, #26]
        break;
 8004a40:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d073      	beq.n	8004b30 <UART_SetConfig+0x3f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	005a      	lsls	r2, r3, #1
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	085b      	lsrs	r3, r3, #1
 8004a52:	441a      	add	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	2b0f      	cmp	r3, #15
 8004a62:	d916      	bls.n	8004a92 <UART_SetConfig+0x35a>
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a6a:	d212      	bcs.n	8004a92 <UART_SetConfig+0x35a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	f023 030f 	bic.w	r3, r3, #15
 8004a74:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	085b      	lsrs	r3, r3, #1
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	f003 0307 	and.w	r3, r3, #7
 8004a80:	b29a      	uxth	r2, r3
 8004a82:	89fb      	ldrh	r3, [r7, #14]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	89fa      	ldrh	r2, [r7, #14]
 8004a8e:	60da      	str	r2, [r3, #12]
 8004a90:	e04e      	b.n	8004b30 <UART_SetConfig+0x3f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	76bb      	strb	r3, [r7, #26]
 8004a96:	e04b      	b.n	8004b30 <UART_SetConfig+0x3f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a98:	7efb      	ldrb	r3, [r7, #27]
 8004a9a:	2b08      	cmp	r3, #8
 8004a9c:	d827      	bhi.n	8004aee <UART_SetConfig+0x3b6>
 8004a9e:	a201      	add	r2, pc, #4	; (adr r2, 8004aa4 <UART_SetConfig+0x36c>)
 8004aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa4:	08004ac9 	.word	0x08004ac9
 8004aa8:	08004ad1 	.word	0x08004ad1
 8004aac:	08004ad9 	.word	0x08004ad9
 8004ab0:	08004aef 	.word	0x08004aef
 8004ab4:	08004adf 	.word	0x08004adf
 8004ab8:	08004aef 	.word	0x08004aef
 8004abc:	08004aef 	.word	0x08004aef
 8004ac0:	08004aef 	.word	0x08004aef
 8004ac4:	08004ae7 	.word	0x08004ae7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ac8:	f7fe fb1e 	bl	8003108 <HAL_RCC_GetPCLK1Freq>
 8004acc:	6178      	str	r0, [r7, #20]
        break;
 8004ace:	e013      	b.n	8004af8 <UART_SetConfig+0x3c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ad0:	f7fe fb30 	bl	8003134 <HAL_RCC_GetPCLK2Freq>
 8004ad4:	6178      	str	r0, [r7, #20]
        break;
 8004ad6:	e00f      	b.n	8004af8 <UART_SetConfig+0x3c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ad8:	4b1b      	ldr	r3, [pc, #108]	; (8004b48 <UART_SetConfig+0x410>)
 8004ada:	617b      	str	r3, [r7, #20]
        break;
 8004adc:	e00c      	b.n	8004af8 <UART_SetConfig+0x3c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ade:	f7fe fa7b 	bl	8002fd8 <HAL_RCC_GetSysClockFreq>
 8004ae2:	6178      	str	r0, [r7, #20]
        break;
 8004ae4:	e008      	b.n	8004af8 <UART_SetConfig+0x3c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ae6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aea:	617b      	str	r3, [r7, #20]
        break;
 8004aec:	e004      	b.n	8004af8 <UART_SetConfig+0x3c0>
      default:
        pclk = 0U;
 8004aee:	2300      	movs	r3, #0
 8004af0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	76bb      	strb	r3, [r7, #26]
        break;
 8004af6:	bf00      	nop
    }

    if (pclk != 0U)
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d018      	beq.n	8004b30 <UART_SetConfig+0x3f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	085a      	lsrs	r2, r3, #1
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	441a      	add	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b10:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	2b0f      	cmp	r3, #15
 8004b16:	d909      	bls.n	8004b2c <UART_SetConfig+0x3f4>
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b1e:	d205      	bcs.n	8004b2c <UART_SetConfig+0x3f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	b29a      	uxth	r2, r3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	60da      	str	r2, [r3, #12]
 8004b2a:	e001      	b.n	8004b30 <UART_SetConfig+0x3f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004b3c:	7ebb      	ldrb	r3, [r7, #26]
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3720      	adds	r7, #32
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bdb0      	pop	{r4, r5, r7, pc}
 8004b46:	bf00      	nop
 8004b48:	00f42400 	.word	0x00f42400

08004b4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b58:	f003 0301 	and.w	r3, r3, #1
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00a      	beq.n	8004b76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00a      	beq.n	8004b98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	430a      	orrs	r2, r1
 8004b96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00a      	beq.n	8004bba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bbe:	f003 0308 	and.w	r3, r3, #8
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00a      	beq.n	8004bdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be0:	f003 0310 	and.w	r3, r3, #16
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00a      	beq.n	8004bfe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00a      	beq.n	8004c20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d01a      	beq.n	8004c62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c4a:	d10a      	bne.n	8004c62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00a      	beq.n	8004c84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	430a      	orrs	r2, r1
 8004c82:	605a      	str	r2, [r3, #4]
  }
}
 8004c84:	bf00      	nop
 8004c86:	370c      	adds	r7, #12
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr

08004c90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af02      	add	r7, sp, #8
 8004c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ca0:	f7fc fb20 	bl	80012e4 <HAL_GetTick>
 8004ca4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	d10e      	bne.n	8004cd2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f82d 	bl	8004d22 <UART_WaitOnFlagUntilTimeout>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e023      	b.n	8004d1a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0304 	and.w	r3, r3, #4
 8004cdc:	2b04      	cmp	r3, #4
 8004cde:	d10e      	bne.n	8004cfe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ce0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 f817 	bl	8004d22 <UART_WaitOnFlagUntilTimeout>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e00d      	b.n	8004d1a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2220      	movs	r2, #32
 8004d02:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2220      	movs	r2, #32
 8004d08:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3710      	adds	r7, #16
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}

08004d22 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	b09c      	sub	sp, #112	; 0x70
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	60f8      	str	r0, [r7, #12]
 8004d2a:	60b9      	str	r1, [r7, #8]
 8004d2c:	603b      	str	r3, [r7, #0]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d32:	e0a5      	b.n	8004e80 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3a:	f000 80a1 	beq.w	8004e80 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d3e:	f7fc fad1 	bl	80012e4 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d302      	bcc.n	8004d54 <UART_WaitOnFlagUntilTimeout+0x32>
 8004d4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d13e      	bne.n	8004dd2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d5c:	e853 3f00 	ldrex	r3, [r3]
 8004d60:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004d62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d64:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d68:	667b      	str	r3, [r7, #100]	; 0x64
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	461a      	mov	r2, r3
 8004d70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d74:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d76:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004d78:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d7a:	e841 2300 	strex	r3, r2, [r1]
 8004d7e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004d80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1e6      	bne.n	8004d54 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3308      	adds	r3, #8
 8004d8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d90:	e853 3f00 	ldrex	r3, [r3]
 8004d94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d98:	f023 0301 	bic.w	r3, r3, #1
 8004d9c:	663b      	str	r3, [r7, #96]	; 0x60
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	3308      	adds	r3, #8
 8004da4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004da6:	64ba      	str	r2, [r7, #72]	; 0x48
 8004da8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004daa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004dac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004dae:	e841 2300 	strex	r3, r2, [r1]
 8004db2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004db4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1e5      	bne.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2220      	movs	r2, #32
 8004dbe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2220      	movs	r2, #32
 8004dc4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e067      	b.n	8004ea2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0304 	and.w	r3, r3, #4
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d04f      	beq.n	8004e80 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	69db      	ldr	r3, [r3, #28]
 8004de6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dee:	d147      	bne.n	8004e80 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004df8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e0e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	461a      	mov	r2, r3
 8004e16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e18:	637b      	str	r3, [r7, #52]	; 0x34
 8004e1a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e20:	e841 2300 	strex	r3, r2, [r1]
 8004e24:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1e6      	bne.n	8004dfa <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3308      	adds	r3, #8
 8004e32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	e853 3f00 	ldrex	r3, [r3]
 8004e3a:	613b      	str	r3, [r7, #16]
   return(result);
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	f023 0301 	bic.w	r3, r3, #1
 8004e42:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3308      	adds	r3, #8
 8004e4a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004e4c:	623a      	str	r2, [r7, #32]
 8004e4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e50:	69f9      	ldr	r1, [r7, #28]
 8004e52:	6a3a      	ldr	r2, [r7, #32]
 8004e54:	e841 2300 	strex	r3, r2, [r1]
 8004e58:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1e5      	bne.n	8004e2c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2220      	movs	r2, #32
 8004e64:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2220      	movs	r2, #32
 8004e6a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2220      	movs	r2, #32
 8004e70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e010      	b.n	8004ea2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	69da      	ldr	r2, [r3, #28]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	68ba      	ldr	r2, [r7, #8]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	bf0c      	ite	eq
 8004e90:	2301      	moveq	r3, #1
 8004e92:	2300      	movne	r3, #0
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	461a      	mov	r2, r3
 8004e98:	79fb      	ldrb	r3, [r7, #7]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	f43f af4a 	beq.w	8004d34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3770      	adds	r7, #112	; 0x70
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
	...

08004eac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b097      	sub	sp, #92	; 0x5c
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	68ba      	ldr	r2, [r7, #8]
 8004ebe:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	88fa      	ldrh	r2, [r7, #6]
 8004ec4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	88fa      	ldrh	r2, [r7, #6]
 8004ecc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ede:	d10e      	bne.n	8004efe <UART_Start_Receive_IT+0x52>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d105      	bne.n	8004ef4 <UART_Start_Receive_IT+0x48>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004eee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004ef2:	e02d      	b.n	8004f50 <UART_Start_Receive_IT+0xa4>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	22ff      	movs	r2, #255	; 0xff
 8004ef8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004efc:	e028      	b.n	8004f50 <UART_Start_Receive_IT+0xa4>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10d      	bne.n	8004f22 <UART_Start_Receive_IT+0x76>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d104      	bne.n	8004f18 <UART_Start_Receive_IT+0x6c>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	22ff      	movs	r2, #255	; 0xff
 8004f12:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f16:	e01b      	b.n	8004f50 <UART_Start_Receive_IT+0xa4>
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	227f      	movs	r2, #127	; 0x7f
 8004f1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f20:	e016      	b.n	8004f50 <UART_Start_Receive_IT+0xa4>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f2a:	d10d      	bne.n	8004f48 <UART_Start_Receive_IT+0x9c>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d104      	bne.n	8004f3e <UART_Start_Receive_IT+0x92>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	227f      	movs	r2, #127	; 0x7f
 8004f38:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f3c:	e008      	b.n	8004f50 <UART_Start_Receive_IT+0xa4>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	223f      	movs	r2, #63	; 0x3f
 8004f42:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004f46:	e003      	b.n	8004f50 <UART_Start_Receive_IT+0xa4>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2222      	movs	r2, #34	; 0x22
 8004f5c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	3308      	adds	r3, #8
 8004f64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f68:	e853 3f00 	ldrex	r3, [r3]
 8004f6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f70:	f043 0301 	orr.w	r3, r3, #1
 8004f74:	657b      	str	r3, [r7, #84]	; 0x54
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	3308      	adds	r3, #8
 8004f7c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004f7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004f80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004f84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f86:	e841 2300 	strex	r3, r2, [r1]
 8004f8a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004f8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1e5      	bne.n	8004f5e <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f9a:	d107      	bne.n	8004fac <UART_Start_Receive_IT+0x100>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d103      	bne.n	8004fac <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4a24      	ldr	r2, [pc, #144]	; (8005038 <UART_Start_Receive_IT+0x18c>)
 8004fa8:	665a      	str	r2, [r3, #100]	; 0x64
 8004faa:	e002      	b.n	8004fb2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	4a23      	ldr	r2, [pc, #140]	; (800503c <UART_Start_Receive_IT+0x190>)
 8004fb0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d019      	beq.n	8004ff6 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fca:	e853 3f00 	ldrex	r3, [r3]
 8004fce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	461a      	mov	r2, r3
 8004fde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fe0:	637b      	str	r3, [r7, #52]	; 0x34
 8004fe2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004fe6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004fe8:	e841 2300 	strex	r3, r2, [r1]
 8004fec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d1e6      	bne.n	8004fc2 <UART_Start_Receive_IT+0x116>
 8004ff4:	e018      	b.n	8005028 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	e853 3f00 	ldrex	r3, [r3]
 8005002:	613b      	str	r3, [r7, #16]
   return(result);
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	f043 0320 	orr.w	r3, r3, #32
 800500a:	653b      	str	r3, [r7, #80]	; 0x50
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	461a      	mov	r2, r3
 8005012:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005014:	623b      	str	r3, [r7, #32]
 8005016:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005018:	69f9      	ldr	r1, [r7, #28]
 800501a:	6a3a      	ldr	r2, [r7, #32]
 800501c:	e841 2300 	strex	r3, r2, [r1]
 8005020:	61bb      	str	r3, [r7, #24]
   return(result);
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d1e6      	bne.n	8004ff6 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005028:	2300      	movs	r3, #0
}
 800502a:	4618      	mov	r0, r3
 800502c:	375c      	adds	r7, #92	; 0x5c
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr
 8005036:	bf00      	nop
 8005038:	08005657 	.word	0x08005657
 800503c:	080054f7 	.word	0x080054f7

08005040 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b096      	sub	sp, #88	; 0x58
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	4613      	mov	r3, r2
 800504c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	68ba      	ldr	r2, [r7, #8]
 8005052:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	88fa      	ldrh	r2, [r7, #6]
 8005058:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2222      	movs	r2, #34	; 0x22
 8005068:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800506e:	2b00      	cmp	r3, #0
 8005070:	d02b      	beq.n	80050ca <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005076:	4a42      	ldr	r2, [pc, #264]	; (8005180 <UART_Start_Receive_DMA+0x140>)
 8005078:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800507e:	4a41      	ldr	r2, [pc, #260]	; (8005184 <UART_Start_Receive_DMA+0x144>)
 8005080:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005086:	4a40      	ldr	r2, [pc, #256]	; (8005188 <UART_Start_Receive_DMA+0x148>)
 8005088:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800508e:	2200      	movs	r2, #0
 8005090:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	3324      	adds	r3, #36	; 0x24
 800509c:	4619      	mov	r1, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050a2:	461a      	mov	r2, r3
 80050a4:	88fb      	ldrh	r3, [r7, #6]
 80050a6:	f7fc fbdb 	bl	8001860 <HAL_DMA_Start_IT>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00c      	beq.n	80050ca <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2210      	movs	r2, #16
 80050b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e055      	b.n	8005176 <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d018      	beq.n	800510c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050e2:	e853 3f00 	ldrex	r3, [r3]
 80050e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80050e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ee:	657b      	str	r3, [r7, #84]	; 0x54
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	461a      	mov	r2, r3
 80050f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80050fa:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80050fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005100:	e841 2300 	strex	r3, r2, [r1]
 8005104:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005106:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1e6      	bne.n	80050da <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	3308      	adds	r3, #8
 8005112:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005116:	e853 3f00 	ldrex	r3, [r3]
 800511a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800511c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511e:	f043 0301 	orr.w	r3, r3, #1
 8005122:	653b      	str	r3, [r7, #80]	; 0x50
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	3308      	adds	r3, #8
 800512a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800512c:	637a      	str	r2, [r7, #52]	; 0x34
 800512e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005130:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005132:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005134:	e841 2300 	strex	r3, r2, [r1]
 8005138:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800513a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1e5      	bne.n	800510c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	3308      	adds	r3, #8
 8005146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	e853 3f00 	ldrex	r3, [r3]
 800514e:	613b      	str	r3, [r7, #16]
   return(result);
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005156:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	3308      	adds	r3, #8
 800515e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005160:	623a      	str	r2, [r7, #32]
 8005162:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005164:	69f9      	ldr	r1, [r7, #28]
 8005166:	6a3a      	ldr	r2, [r7, #32]
 8005168:	e841 2300 	strex	r3, r2, [r1]
 800516c:	61bb      	str	r3, [r7, #24]
   return(result);
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1e5      	bne.n	8005140 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3758      	adds	r7, #88	; 0x58
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	0800529f 	.word	0x0800529f
 8005184:	080053c3 	.word	0x080053c3
 8005188:	080053fb 	.word	0x080053fb

0800518c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800518c:	b480      	push	{r7}
 800518e:	b089      	sub	sp, #36	; 0x24
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	e853 3f00 	ldrex	r3, [r3]
 80051a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80051a8:	61fb      	str	r3, [r7, #28]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	461a      	mov	r2, r3
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	61bb      	str	r3, [r7, #24]
 80051b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b6:	6979      	ldr	r1, [r7, #20]
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	e841 2300 	strex	r3, r2, [r1]
 80051be:	613b      	str	r3, [r7, #16]
   return(result);
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1e6      	bne.n	8005194 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2220      	movs	r2, #32
 80051ca:	679a      	str	r2, [r3, #120]	; 0x78
}
 80051cc:	bf00      	nop
 80051ce:	3724      	adds	r7, #36	; 0x24
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051d8:	b480      	push	{r7}
 80051da:	b095      	sub	sp, #84	; 0x54
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051e8:	e853 3f00 	ldrex	r3, [r3]
 80051ec:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80051ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	461a      	mov	r2, r3
 80051fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051fe:	643b      	str	r3, [r7, #64]	; 0x40
 8005200:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005202:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005204:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005206:	e841 2300 	strex	r3, r2, [r1]
 800520a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800520c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1e6      	bne.n	80051e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	3308      	adds	r3, #8
 8005218:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521a:	6a3b      	ldr	r3, [r7, #32]
 800521c:	e853 3f00 	ldrex	r3, [r3]
 8005220:	61fb      	str	r3, [r7, #28]
   return(result);
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	f023 0301 	bic.w	r3, r3, #1
 8005228:	64bb      	str	r3, [r7, #72]	; 0x48
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3308      	adds	r3, #8
 8005230:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005232:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005234:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005236:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005238:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800523a:	e841 2300 	strex	r3, r2, [r1]
 800523e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1e5      	bne.n	8005212 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800524a:	2b01      	cmp	r3, #1
 800524c:	d118      	bne.n	8005280 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	e853 3f00 	ldrex	r3, [r3]
 800525a:	60bb      	str	r3, [r7, #8]
   return(result);
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	f023 0310 	bic.w	r3, r3, #16
 8005262:	647b      	str	r3, [r7, #68]	; 0x44
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	461a      	mov	r2, r3
 800526a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800526c:	61bb      	str	r3, [r7, #24]
 800526e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005270:	6979      	ldr	r1, [r7, #20]
 8005272:	69ba      	ldr	r2, [r7, #24]
 8005274:	e841 2300 	strex	r3, r2, [r1]
 8005278:	613b      	str	r3, [r7, #16]
   return(result);
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1e6      	bne.n	800524e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2220      	movs	r2, #32
 8005284:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005292:	bf00      	nop
 8005294:	3754      	adds	r7, #84	; 0x54
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr

0800529e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b09c      	sub	sp, #112	; 0x70
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052aa:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0320 	and.w	r3, r3, #32
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d170      	bne.n	800539c <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 80052ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052bc:	2200      	movs	r2, #0
 80052be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052ca:	e853 3f00 	ldrex	r3, [r3]
 80052ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80052d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052d6:	66bb      	str	r3, [r7, #104]	; 0x68
 80052d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	461a      	mov	r2, r3
 80052de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80052e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80052e2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80052e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80052e8:	e841 2300 	strex	r3, r2, [r1]
 80052ec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80052ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1e6      	bne.n	80052c2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	3308      	adds	r3, #8
 80052fa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fe:	e853 3f00 	ldrex	r3, [r3]
 8005302:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005306:	f023 0301 	bic.w	r3, r3, #1
 800530a:	667b      	str	r3, [r7, #100]	; 0x64
 800530c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	3308      	adds	r3, #8
 8005312:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005314:	647a      	str	r2, [r7, #68]	; 0x44
 8005316:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005318:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800531a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800531c:	e841 2300 	strex	r3, r2, [r1]
 8005320:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005322:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1e5      	bne.n	80052f4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005328:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	3308      	adds	r3, #8
 800532e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005332:	e853 3f00 	ldrex	r3, [r3]
 8005336:	623b      	str	r3, [r7, #32]
   return(result);
 8005338:	6a3b      	ldr	r3, [r7, #32]
 800533a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800533e:	663b      	str	r3, [r7, #96]	; 0x60
 8005340:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	3308      	adds	r3, #8
 8005346:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005348:	633a      	str	r2, [r7, #48]	; 0x30
 800534a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800534e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005350:	e841 2300 	strex	r3, r2, [r1]
 8005354:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1e5      	bne.n	8005328 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800535c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800535e:	2220      	movs	r2, #32
 8005360:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005362:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005366:	2b01      	cmp	r3, #1
 8005368:	d118      	bne.n	800539c <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800536a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	e853 3f00 	ldrex	r3, [r3]
 8005376:	60fb      	str	r3, [r7, #12]
   return(result);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f023 0310 	bic.w	r3, r3, #16
 800537e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005380:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	461a      	mov	r2, r3
 8005386:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005388:	61fb      	str	r3, [r7, #28]
 800538a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800538c:	69b9      	ldr	r1, [r7, #24]
 800538e:	69fa      	ldr	r2, [r7, #28]
 8005390:	e841 2300 	strex	r3, r2, [r1]
 8005394:	617b      	str	r3, [r7, #20]
   return(result);
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1e6      	bne.n	800536a <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800539c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800539e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d107      	bne.n	80053b4 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80053aa:	4619      	mov	r1, r3
 80053ac:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80053ae:	f7ff f9b7 	bl	8004720 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80053b2:	e002      	b.n	80053ba <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 80053b4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80053b6:	f7ff f99f 	bl	80046f8 <HAL_UART_RxCpltCallback>
}
 80053ba:	bf00      	nop
 80053bc:	3770      	adds	r7, #112	; 0x70
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b084      	sub	sp, #16
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d109      	bne.n	80053ec <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80053de:	085b      	lsrs	r3, r3, #1
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	4619      	mov	r1, r3
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f7ff f99b 	bl	8004720 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80053ea:	e002      	b.n	80053f2 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f7ff f98d 	bl	800470c <HAL_UART_RxHalfCpltCallback>
}
 80053f2:	bf00      	nop
 80053f4:	3710      	adds	r7, #16
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b086      	sub	sp, #24
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005406:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800540c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005412:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800541e:	2b80      	cmp	r3, #128	; 0x80
 8005420:	d109      	bne.n	8005436 <UART_DMAError+0x3c>
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	2b21      	cmp	r3, #33	; 0x21
 8005426:	d106      	bne.n	8005436 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	2200      	movs	r2, #0
 800542c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8005430:	6978      	ldr	r0, [r7, #20]
 8005432:	f7ff feab 	bl	800518c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005440:	2b40      	cmp	r3, #64	; 0x40
 8005442:	d109      	bne.n	8005458 <UART_DMAError+0x5e>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2b22      	cmp	r3, #34	; 0x22
 8005448:	d106      	bne.n	8005458 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	2200      	movs	r2, #0
 800544e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8005452:	6978      	ldr	r0, [r7, #20]
 8005454:	f7ff fec0 	bl	80051d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800545e:	f043 0210 	orr.w	r2, r3, #16
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005468:	6978      	ldr	r0, [r7, #20]
 800546a:	f000 fc77 	bl	8005d5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800546e:	bf00      	nop
 8005470:	3718      	adds	r7, #24
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b084      	sub	sp, #16
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005482:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f000 fc61 	bl	8005d5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800549a:	bf00      	nop
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b088      	sub	sp, #32
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	e853 3f00 	ldrex	r3, [r3]
 80054b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054be:	61fb      	str	r3, [r7, #28]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	461a      	mov	r2, r3
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	61bb      	str	r3, [r7, #24]
 80054ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054cc:	6979      	ldr	r1, [r7, #20]
 80054ce:	69ba      	ldr	r2, [r7, #24]
 80054d0:	e841 2300 	strex	r3, r2, [r1]
 80054d4:	613b      	str	r3, [r7, #16]
   return(result);
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1e6      	bne.n	80054aa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2220      	movs	r2, #32
 80054e0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f7ff f8fb 	bl	80046e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054ee:	bf00      	nop
 80054f0:	3720      	adds	r7, #32
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80054f6:	b580      	push	{r7, lr}
 80054f8:	b096      	sub	sp, #88	; 0x58
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005504:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800550c:	2b22      	cmp	r3, #34	; 0x22
 800550e:	f040 8094 	bne.w	800563a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005518:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800551c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005520:	b2d9      	uxtb	r1, r3
 8005522:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005526:	b2da      	uxtb	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800552c:	400a      	ands	r2, r1
 800552e:	b2d2      	uxtb	r2, r2
 8005530:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005536:	1c5a      	adds	r2, r3, #1
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005542:	b29b      	uxth	r3, r3
 8005544:	3b01      	subs	r3, #1
 8005546:	b29a      	uxth	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005554:	b29b      	uxth	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d179      	bne.n	800564e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005562:	e853 3f00 	ldrex	r3, [r3]
 8005566:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800556a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800556e:	653b      	str	r3, [r7, #80]	; 0x50
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	461a      	mov	r2, r3
 8005576:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005578:	647b      	str	r3, [r7, #68]	; 0x44
 800557a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800557e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005580:	e841 2300 	strex	r3, r2, [r1]
 8005584:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005586:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1e6      	bne.n	800555a <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	3308      	adds	r3, #8
 8005592:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005596:	e853 3f00 	ldrex	r3, [r3]
 800559a:	623b      	str	r3, [r7, #32]
   return(result);
 800559c:	6a3b      	ldr	r3, [r7, #32]
 800559e:	f023 0301 	bic.w	r3, r3, #1
 80055a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	3308      	adds	r3, #8
 80055aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80055ac:	633a      	str	r2, [r7, #48]	; 0x30
 80055ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80055b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055b4:	e841 2300 	strex	r3, r2, [r1]
 80055b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80055ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1e5      	bne.n	800558c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2220      	movs	r2, #32
 80055c4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d12e      	bne.n	8005632 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	e853 3f00 	ldrex	r3, [r3]
 80055e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f023 0310 	bic.w	r3, r3, #16
 80055ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	461a      	mov	r2, r3
 80055f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055f8:	61fb      	str	r3, [r7, #28]
 80055fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fc:	69b9      	ldr	r1, [r7, #24]
 80055fe:	69fa      	ldr	r2, [r7, #28]
 8005600:	e841 2300 	strex	r3, r2, [r1]
 8005604:	617b      	str	r3, [r7, #20]
   return(result);
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1e6      	bne.n	80055da <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	69db      	ldr	r3, [r3, #28]
 8005612:	f003 0310 	and.w	r3, r3, #16
 8005616:	2b10      	cmp	r3, #16
 8005618:	d103      	bne.n	8005622 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2210      	movs	r2, #16
 8005620:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005628:	4619      	mov	r1, r3
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f7ff f878 	bl	8004720 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005630:	e00d      	b.n	800564e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7ff f860 	bl	80046f8 <HAL_UART_RxCpltCallback>
}
 8005638:	e009      	b.n	800564e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	8b1b      	ldrh	r3, [r3, #24]
 8005640:	b29a      	uxth	r2, r3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0208 	orr.w	r2, r2, #8
 800564a:	b292      	uxth	r2, r2
 800564c:	831a      	strh	r2, [r3, #24]
}
 800564e:	bf00      	nop
 8005650:	3758      	adds	r7, #88	; 0x58
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005656:	b580      	push	{r7, lr}
 8005658:	b096      	sub	sp, #88	; 0x58
 800565a:	af00      	add	r7, sp, #0
 800565c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005664:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800566c:	2b22      	cmp	r3, #34	; 0x22
 800566e:	f040 8094 	bne.w	800579a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005678:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005680:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005682:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005686:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800568a:	4013      	ands	r3, r2
 800568c:	b29a      	uxth	r2, r3
 800568e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005690:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005696:	1c9a      	adds	r2, r3, #2
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	3b01      	subs	r3, #1
 80056a6:	b29a      	uxth	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d179      	bne.n	80057ae <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056c2:	e853 3f00 	ldrex	r3, [r3]
 80056c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80056ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	461a      	mov	r2, r3
 80056d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056d8:	643b      	str	r3, [r7, #64]	; 0x40
 80056da:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80056de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80056e0:	e841 2300 	strex	r3, r2, [r1]
 80056e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80056e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1e6      	bne.n	80056ba <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	3308      	adds	r3, #8
 80056f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f4:	6a3b      	ldr	r3, [r7, #32]
 80056f6:	e853 3f00 	ldrex	r3, [r3]
 80056fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	f023 0301 	bic.w	r3, r3, #1
 8005702:	64bb      	str	r3, [r7, #72]	; 0x48
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3308      	adds	r3, #8
 800570a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800570c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800570e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005710:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005712:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005714:	e841 2300 	strex	r3, r2, [r1]
 8005718:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800571a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1e5      	bne.n	80056ec <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2220      	movs	r2, #32
 8005724:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005730:	2b01      	cmp	r3, #1
 8005732:	d12e      	bne.n	8005792 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	e853 3f00 	ldrex	r3, [r3]
 8005746:	60bb      	str	r3, [r7, #8]
   return(result);
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	f023 0310 	bic.w	r3, r3, #16
 800574e:	647b      	str	r3, [r7, #68]	; 0x44
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	461a      	mov	r2, r3
 8005756:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005758:	61bb      	str	r3, [r7, #24]
 800575a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575c:	6979      	ldr	r1, [r7, #20]
 800575e:	69ba      	ldr	r2, [r7, #24]
 8005760:	e841 2300 	strex	r3, r2, [r1]
 8005764:	613b      	str	r3, [r7, #16]
   return(result);
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1e6      	bne.n	800573a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	69db      	ldr	r3, [r3, #28]
 8005772:	f003 0310 	and.w	r3, r3, #16
 8005776:	2b10      	cmp	r3, #16
 8005778:	d103      	bne.n	8005782 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2210      	movs	r2, #16
 8005780:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005788:	4619      	mov	r1, r3
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7fe ffc8 	bl	8004720 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005790:	e00d      	b.n	80057ae <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f7fe ffb0 	bl	80046f8 <HAL_UART_RxCpltCallback>
}
 8005798:	e009      	b.n	80057ae <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	8b1b      	ldrh	r3, [r3, #24]
 80057a0:	b29a      	uxth	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f042 0208 	orr.w	r2, r2, #8
 80057aa:	b292      	uxth	r2, r2
 80057ac:	831a      	strh	r2, [r3, #24]
}
 80057ae:	bf00      	nop
 80057b0:	3758      	adds	r7, #88	; 0x58
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80057b6:	b480      	push	{r7}
 80057b8:	b083      	sub	sp, #12
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80057be:	bf00      	nop
 80057c0:	370c      	adds	r7, #12
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr
	...

080057cc <delay_us>:
// RS : A1

//#define delay_us(x) HAL_Delay(1)
extern TIM_HandleTypeDef htim1;
void delay_us(uint32_t us)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
	uint16_t s;
	s = htim1.Instance->CNT;
 80057d4:	4b0b      	ldr	r3, [pc, #44]	; (8005804 <delay_us+0x38>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057da:	81fb      	strh	r3, [r7, #14]
	while((uint16_t)(htim1.Instance->CNT - s) <= us);
 80057dc:	bf00      	nop
 80057de:	4b09      	ldr	r3, [pc, #36]	; (8005804 <delay_us+0x38>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	89fb      	ldrh	r3, [r7, #14]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	461a      	mov	r2, r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d2f4      	bcs.n	80057de <delay_us+0x12>
}
 80057f4:	bf00      	nop
 80057f6:	bf00      	nop
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	20000284 	.word	0x20000284

08005808 <CLCD_cmd>:
	}
}
//extern void delay_us();
void(*polling_fn)() = (void (*)())0;
void CLCD_cmd(uint8_t cmd)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	4603      	mov	r3, r0
 8005810:	71fb      	strb	r3, [r7, #7]
	RS_LOW;// RS = 0
 8005812:	4b1c      	ldr	r3, [pc, #112]	; (8005884 <CLCD_cmd+0x7c>)
 8005814:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005818:	619a      	str	r2, [r3, #24]
//	HAL_Delay(10);

	GPIOB->ODR = (GPIOB->ODR & 0xf) | (cmd & 0xf0);
 800581a:	4b1b      	ldr	r3, [pc, #108]	; (8005888 <CLCD_cmd+0x80>)
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	f003 020f 	and.w	r2, r3, #15
 8005822:	79fb      	ldrb	r3, [r7, #7]
 8005824:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005828:	4917      	ldr	r1, [pc, #92]	; (8005888 <CLCD_cmd+0x80>)
 800582a:	4313      	orrs	r3, r2
 800582c:	614b      	str	r3, [r1, #20]
	E_PULSE;
 800582e:	4b16      	ldr	r3, [pc, #88]	; (8005888 <CLCD_cmd+0x80>)
 8005830:	2208      	movs	r2, #8
 8005832:	619a      	str	r2, [r3, #24]
 8005834:	2001      	movs	r0, #1
 8005836:	f7ff ffc9 	bl	80057cc <delay_us>
 800583a:	4b13      	ldr	r3, [pc, #76]	; (8005888 <CLCD_cmd+0x80>)
 800583c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005840:	619a      	str	r2, [r3, #24]
 8005842:	2009      	movs	r0, #9
 8005844:	f7ff ffc2 	bl	80057cc <delay_us>
	GPIOB->ODR = (GPIOB->ODR & 0xf) | ((cmd & 0x0f) << 4);
 8005848:	4b0f      	ldr	r3, [pc, #60]	; (8005888 <CLCD_cmd+0x80>)
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	f003 020f 	and.w	r2, r3, #15
 8005850:	79fb      	ldrb	r3, [r7, #7]
 8005852:	011b      	lsls	r3, r3, #4
 8005854:	b2db      	uxtb	r3, r3
 8005856:	490c      	ldr	r1, [pc, #48]	; (8005888 <CLCD_cmd+0x80>)
 8005858:	4313      	orrs	r3, r2
 800585a:	614b      	str	r3, [r1, #20]
	E_PULSE;
 800585c:	4b0a      	ldr	r3, [pc, #40]	; (8005888 <CLCD_cmd+0x80>)
 800585e:	2208      	movs	r2, #8
 8005860:	619a      	str	r2, [r3, #24]
 8005862:	2001      	movs	r0, #1
 8005864:	f7ff ffb2 	bl	80057cc <delay_us>
 8005868:	4b07      	ldr	r3, [pc, #28]	; (8005888 <CLCD_cmd+0x80>)
 800586a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800586e:	619a      	str	r2, [r3, #24]
 8005870:	2009      	movs	r0, #9
 8005872:	f7ff ffab 	bl	80057cc <delay_us>
	HAL_Delay(10);
 8005876:	200a      	movs	r0, #10
 8005878:	f7fb fd40 	bl	80012fc <HAL_Delay>
}
 800587c:	bf00      	nop
 800587e:	3708      	adds	r7, #8
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	48000800 	.word	0x48000800
 8005888:	48000400 	.word	0x48000400

0800588c <CLCD_data>:
	E_PULSE;
	HAL_Delay(1);
}

void CLCD_data(uint8_t data)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	4603      	mov	r3, r0
 8005894:	71fb      	strb	r3, [r7, #7]
	RS_HIGH; // RS = 1
 8005896:	4b1e      	ldr	r3, [pc, #120]	; (8005910 <CLCD_data+0x84>)
 8005898:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800589c:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 800589e:	2001      	movs	r0, #1
 80058a0:	f7fb fd2c 	bl	80012fc <HAL_Delay>

	GPIOB->ODR = (GPIOB->ODR & 0xf) | (data & 0xf0);
 80058a4:	4b1b      	ldr	r3, [pc, #108]	; (8005914 <CLCD_data+0x88>)
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	f003 020f 	and.w	r2, r3, #15
 80058ac:	79fb      	ldrb	r3, [r7, #7]
 80058ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058b2:	4918      	ldr	r1, [pc, #96]	; (8005914 <CLCD_data+0x88>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	614b      	str	r3, [r1, #20]
	E_PULSE;
 80058b8:	4b16      	ldr	r3, [pc, #88]	; (8005914 <CLCD_data+0x88>)
 80058ba:	2208      	movs	r2, #8
 80058bc:	619a      	str	r2, [r3, #24]
 80058be:	2001      	movs	r0, #1
 80058c0:	f7ff ff84 	bl	80057cc <delay_us>
 80058c4:	4b13      	ldr	r3, [pc, #76]	; (8005914 <CLCD_data+0x88>)
 80058c6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80058ca:	619a      	str	r2, [r3, #24]
 80058cc:	2009      	movs	r0, #9
 80058ce:	f7ff ff7d 	bl	80057cc <delay_us>
	GPIOB->ODR = (GPIOB->ODR & 0xf) | ((data & 0x0f) << 4);
 80058d2:	4b10      	ldr	r3, [pc, #64]	; (8005914 <CLCD_data+0x88>)
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	f003 020f 	and.w	r2, r3, #15
 80058da:	79fb      	ldrb	r3, [r7, #7]
 80058dc:	011b      	lsls	r3, r3, #4
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	490c      	ldr	r1, [pc, #48]	; (8005914 <CLCD_data+0x88>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	614b      	str	r3, [r1, #20]

	E_PULSE;
 80058e6:	4b0b      	ldr	r3, [pc, #44]	; (8005914 <CLCD_data+0x88>)
 80058e8:	2208      	movs	r2, #8
 80058ea:	619a      	str	r2, [r3, #24]
 80058ec:	2001      	movs	r0, #1
 80058ee:	f7ff ff6d 	bl	80057cc <delay_us>
 80058f2:	4b08      	ldr	r3, [pc, #32]	; (8005914 <CLCD_data+0x88>)
 80058f4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80058f8:	619a      	str	r2, [r3, #24]
 80058fa:	2009      	movs	r0, #9
 80058fc:	f7ff ff66 	bl	80057cc <delay_us>
	HAL_Delay(1);
 8005900:	2001      	movs	r0, #1
 8005902:	f7fb fcfb 	bl	80012fc <HAL_Delay>
}
 8005906:	bf00      	nop
 8005908:	3708      	adds	r7, #8
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	48000800 	.word	0x48000800
 8005914:	48000400 	.word	0x48000400

08005918 <CLCD_puts_fill>:
void CLCD_puts_fill(uint8_t *str)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
	int cnt = 0;
 8005920:	2300      	movs	r3, #0
 8005922:	60fb      	str	r3, [r7, #12]
	while(*str) {
 8005924:	e009      	b.n	800593a <CLCD_puts_fill+0x22>
		CLCD_data(*str++);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	1c5a      	adds	r2, r3, #1
 800592a:	607a      	str	r2, [r7, #4]
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	4618      	mov	r0, r3
 8005930:	f7ff ffac 	bl	800588c <CLCD_data>
		cnt ++;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	3301      	adds	r3, #1
 8005938:	60fb      	str	r3, [r7, #12]
	while(*str) {
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1f1      	bne.n	8005926 <CLCD_puts_fill+0xe>
//		if(polling_fn) (*polling_fn)();
//		HAL_Delay(5);
	}
	while(cnt++ < 16) CLCD_data(' ');
 8005942:	e002      	b.n	800594a <CLCD_puts_fill+0x32>
 8005944:	2020      	movs	r0, #32
 8005946:	f7ff ffa1 	bl	800588c <CLCD_data>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	1c5a      	adds	r2, r3, #1
 800594e:	60fa      	str	r2, [r7, #12]
 8005950:	2b0f      	cmp	r3, #15
 8005952:	ddf7      	ble.n	8005944 <CLCD_puts_fill+0x2c>
}
 8005954:	bf00      	nop
 8005956:	bf00      	nop
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
	...

08005960 <to_lcd_string>:
	sprintf(buf,"IDLE%5d/%6d", v, idle_seconds);
	CLCD_puts_fill(buf);
#endif
}
char *to_lcd_string(uint32_t v)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af02      	add	r7, sp, #8
 8005966:	6078      	str	r0, [r7, #4]
        int remain1,remain2;
        static char buf[36];
        remain1 = v % 1000;
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	4b28      	ldr	r3, [pc, #160]	; (8005a0c <to_lcd_string+0xac>)
 800596c:	fba3 1302 	umull	r1, r3, r3, r2
 8005970:	099b      	lsrs	r3, r3, #6
 8005972:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005976:	fb01 f303 	mul.w	r3, r1, r3
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	60fb      	str	r3, [r7, #12]
        v /= 1000;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a22      	ldr	r2, [pc, #136]	; (8005a0c <to_lcd_string+0xac>)
 8005982:	fba2 2303 	umull	r2, r3, r2, r3
 8005986:	099b      	lsrs	r3, r3, #6
 8005988:	607b      	str	r3, [r7, #4]
        remain2 = v % 1000;
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	4b1f      	ldr	r3, [pc, #124]	; (8005a0c <to_lcd_string+0xac>)
 800598e:	fba3 1302 	umull	r1, r3, r3, r2
 8005992:	099b      	lsrs	r3, r3, #6
 8005994:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005998:	fb01 f303 	mul.w	r3, r1, r3
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	60bb      	str	r3, [r7, #8]
        v /= 1000;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a1a      	ldr	r2, [pc, #104]	; (8005a0c <to_lcd_string+0xac>)
 80059a4:	fba2 2303 	umull	r2, r3, r2, r3
 80059a8:	099b      	lsrs	r3, r3, #6
 80059aa:	607b      	str	r3, [r7, #4]
        if(v) {
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d008      	beq.n	80059c4 <to_lcd_string+0x64>
                sprintf(buf,"%3d,%03d,%03d",v,remain2,remain1);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	9300      	str	r3, [sp, #0]
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	4915      	ldr	r1, [pc, #84]	; (8005a10 <to_lcd_string+0xb0>)
 80059bc:	4815      	ldr	r0, [pc, #84]	; (8005a14 <to_lcd_string+0xb4>)
 80059be:	f000 fb7b 	bl	80060b8 <siprintf>
 80059c2:	e01d      	b.n	8005a00 <to_lcd_string+0xa0>

        }
        else {
                sprintf(buf,"    ");
 80059c4:	4914      	ldr	r1, [pc, #80]	; (8005a18 <to_lcd_string+0xb8>)
 80059c6:	4813      	ldr	r0, [pc, #76]	; (8005a14 <to_lcd_string+0xb4>)
 80059c8:	f000 fb76 	bl	80060b8 <siprintf>
                if(remain2) {
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d00b      	beq.n	80059ea <to_lcd_string+0x8a>
                        sprintf(buf+strlen(buf),"%3d,%03d",remain2,remain1);
 80059d2:	4810      	ldr	r0, [pc, #64]	; (8005a14 <to_lcd_string+0xb4>)
 80059d4:	f7fa fbfc 	bl	80001d0 <strlen>
 80059d8:	4603      	mov	r3, r0
 80059da:	4a0e      	ldr	r2, [pc, #56]	; (8005a14 <to_lcd_string+0xb4>)
 80059dc:	1898      	adds	r0, r3, r2
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	490e      	ldr	r1, [pc, #56]	; (8005a1c <to_lcd_string+0xbc>)
 80059e4:	f000 fb68 	bl	80060b8 <siprintf>
 80059e8:	e00a      	b.n	8005a00 <to_lcd_string+0xa0>
                }
                else
                {
                        sprintf(buf+strlen(buf),"    %3d",remain1);
 80059ea:	480a      	ldr	r0, [pc, #40]	; (8005a14 <to_lcd_string+0xb4>)
 80059ec:	f7fa fbf0 	bl	80001d0 <strlen>
 80059f0:	4603      	mov	r3, r0
 80059f2:	4a08      	ldr	r2, [pc, #32]	; (8005a14 <to_lcd_string+0xb4>)
 80059f4:	4413      	add	r3, r2
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	4909      	ldr	r1, [pc, #36]	; (8005a20 <to_lcd_string+0xc0>)
 80059fa:	4618      	mov	r0, r3
 80059fc:	f000 fb5c 	bl	80060b8 <siprintf>
                }
        }
  //      printf("val = %08d %s\n",v,buf);
        return buf;
 8005a00:	4b04      	ldr	r3, [pc, #16]	; (8005a14 <to_lcd_string+0xb4>)
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	10624dd3 	.word	0x10624dd3
 8005a10:	08007a10 	.word	0x08007a10
 8005a14:	200000a0 	.word	0x200000a0
 8005a18:	08007a20 	.word	0x08007a20
 8005a1c:	08007a28 	.word	0x08007a28
 8005a20:	08007a34 	.word	0x08007a34

08005a24 <display_run>:
static int turn = 0;
void display_run(uint32_t min, uint32_t max, uint32_t cur, uint32_t remain_time)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b08a      	sub	sp, #40	; 0x28
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	607a      	str	r2, [r7, #4]
 8005a30:	603b      	str	r3, [r7, #0]
	char buf[20];
	int ok;
	CLCD_cmd(CUR1LINE);
 8005a32:	2080      	movs	r0, #128	; 0x80
 8005a34:	f7ff fee8 	bl	8005808 <CLCD_cmd>
	if(turn == 0)
 8005a38:	4b1d      	ldr	r3, [pc, #116]	; (8005ab0 <display_run+0x8c>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10a      	bne.n	8005a56 <display_run+0x32>
		sprintf(buf,"Min =%s", to_lcd_string(min));
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	f7ff ff8d 	bl	8005960 <to_lcd_string>
 8005a46:	4602      	mov	r2, r0
 8005a48:	f107 0314 	add.w	r3, r7, #20
 8005a4c:	4919      	ldr	r1, [pc, #100]	; (8005ab4 <display_run+0x90>)
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 fb32 	bl	80060b8 <siprintf>
 8005a54:	e009      	b.n	8005a6a <display_run+0x46>
	else
		sprintf(buf,"Max =%s",to_lcd_string(max));
 8005a56:	68b8      	ldr	r0, [r7, #8]
 8005a58:	f7ff ff82 	bl	8005960 <to_lcd_string>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	f107 0314 	add.w	r3, r7, #20
 8005a62:	4915      	ldr	r1, [pc, #84]	; (8005ab8 <display_run+0x94>)
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 fb27 	bl	80060b8 <siprintf>
	turn = !turn;
 8005a6a:	4b11      	ldr	r3, [pc, #68]	; (8005ab0 <display_run+0x8c>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	bf0c      	ite	eq
 8005a72:	2301      	moveq	r3, #1
 8005a74:	2300      	movne	r3, #0
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	461a      	mov	r2, r3
 8005a7a:	4b0d      	ldr	r3, [pc, #52]	; (8005ab0 <display_run+0x8c>)
 8005a7c:	601a      	str	r2, [r3, #0]
	CLCD_puts_fill(buf);
 8005a7e:	f107 0314 	add.w	r3, r7, #20
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7ff ff48 	bl	8005918 <CLCD_puts_fill>
	CLCD_cmd(CUR2LINE);
 8005a88:	20c0      	movs	r0, #192	; 0xc0
 8005a8a:	f7ff febd 	bl	8005808 <CLCD_cmd>

	sprintf(buf," %08d/%05d ",cur,remain_time);
 8005a8e:	f107 0014 	add.w	r0, r7, #20
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	4909      	ldr	r1, [pc, #36]	; (8005abc <display_run+0x98>)
 8005a98:	f000 fb0e 	bl	80060b8 <siprintf>
	CLCD_puts_fill(buf);
 8005a9c:	f107 0314 	add.w	r3, r7, #20
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7ff ff39 	bl	8005918 <CLCD_puts_fill>
}
 8005aa6:	bf00      	nop
 8005aa8:	3728      	adds	r7, #40	; 0x28
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	2000009c 	.word	0x2000009c
 8005ab4:	08007a3c 	.word	0x08007a3c
 8005ab8:	08007a44 	.word	0x08007a44
 8005abc:	08007a4c 	.word	0x08007a4c

08005ac0 <display_run_done>:
extern uint32_t idle_seconds;
void display_run_done(uint32_t min, uint32_t max, uint32_t cur)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b08a      	sub	sp, #40	; 0x28
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
	char buf[20];
	int ok;
	CLCD_cmd(CUR1LINE);
 8005acc:	2080      	movs	r0, #128	; 0x80
 8005ace:	f7ff fe9b 	bl	8005808 <CLCD_cmd>
//	sprintf(buf," %6Xh<>%6Xh", min,max);
	if(min >= cur)
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d306      	bcc.n	8005ae8 <display_run_done+0x28>
	{
		sprintf(buf,"FAIL :LOW");
 8005ada:	f107 0314 	add.w	r3, r7, #20
 8005ade:	4918      	ldr	r1, [pc, #96]	; (8005b40 <display_run_done+0x80>)
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f000 fae9 	bl	80060b8 <siprintf>
 8005ae6:	e010      	b.n	8005b0a <display_run_done+0x4a>
	}
	else if(max <= cur)
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d806      	bhi.n	8005afe <display_run_done+0x3e>
	{
		sprintf(buf,"FAIL :HIGH");
 8005af0:	f107 0314 	add.w	r3, r7, #20
 8005af4:	4913      	ldr	r1, [pc, #76]	; (8005b44 <display_run_done+0x84>)
 8005af6:	4618      	mov	r0, r3
 8005af8:	f000 fade 	bl	80060b8 <siprintf>
 8005afc:	e005      	b.n	8005b0a <display_run_done+0x4a>
	}
	else
	{
		sprintf(buf,"PASS            ");
 8005afe:	f107 0314 	add.w	r3, r7, #20
 8005b02:	4911      	ldr	r1, [pc, #68]	; (8005b48 <display_run_done+0x88>)
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 fad7 	bl	80060b8 <siprintf>
	}
	CLCD_puts_fill(buf);
 8005b0a:	f107 0314 	add.w	r3, r7, #20
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7ff ff02 	bl	8005918 <CLCD_puts_fill>
	CLCD_cmd(CUR2LINE);
 8005b14:	20c0      	movs	r0, #192	; 0xc0
 8005b16:	f7ff fe77 	bl	8005808 <CLCD_cmd>
	sprintf(buf," %08d/%05d ",cur,0);
 8005b1a:	f107 0014 	add.w	r0, r7, #20
 8005b1e:	2300      	movs	r3, #0
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	490a      	ldr	r1, [pc, #40]	; (8005b4c <display_run_done+0x8c>)
 8005b24:	f000 fac8 	bl	80060b8 <siprintf>
	CLCD_puts_fill(buf);
 8005b28:	f107 0314 	add.w	r3, r7, #20
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7ff fef3 	bl	8005918 <CLCD_puts_fill>
	idle_seconds = 0;
 8005b32:	4b07      	ldr	r3, [pc, #28]	; (8005b50 <display_run_done+0x90>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	601a      	str	r2, [r3, #0]
}
 8005b38:	bf00      	nop
 8005b3a:	3728      	adds	r7, #40	; 0x28
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	08007a58 	.word	0x08007a58
 8005b44:	08007a64 	.word	0x08007a64
 8005b48:	08007a70 	.word	0x08007a70
 8005b4c:	08007a4c 	.word	0x08007a4c
 8005b50:	200000cc 	.word	0x200000cc

08005b54 <counter_task>:
#include <stdio.h>
__IO uint32_t idle_counter_prev = 0;
uint8_t ack_buf[128];
extern void display_run(uint32_t min, uint32_t max, uint32_t cur, uint32_t remain_time);
void counter_task()
{
 8005b54:	b598      	push	{r3, r4, r7, lr}
 8005b56:	af00      	add	r7, sp, #0
	if(S_run_flag)
 8005b58:	4b1b      	ldr	r3, [pc, #108]	; (8005bc8 <counter_task+0x74>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d01e      	beq.n	8005b9e <counter_task+0x4a>
	{
		if(S_run_display_flag)
 8005b60:	4b1a      	ldr	r3, [pc, #104]	; (8005bcc <counter_task+0x78>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d01a      	beq.n	8005b9e <counter_task+0x4a>
		{
			S_run_display_flag = 0;
 8005b68:	4b18      	ldr	r3, [pc, #96]	; (8005bcc <counter_task+0x78>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	601a      	str	r2, [r3, #0]
			display_run(
 8005b6e:	4b18      	ldr	r3, [pc, #96]	; (8005bd0 <counter_task+0x7c>)
 8005b70:	6818      	ldr	r0, [r3, #0]
 8005b72:	4b18      	ldr	r3, [pc, #96]	; (8005bd4 <counter_task+0x80>)
 8005b74:	6819      	ldr	r1, [r3, #0]
					S_counter_l_limit,
					S_counter_h_limit,
					GET_COUNT() - S_counter_start,
 8005b76:	4b18      	ldr	r3, [pc, #96]	; (8005bd8 <counter_task+0x84>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
			display_run(
 8005b7c:	4b17      	ldr	r3, [pc, #92]	; (8005bdc <counter_task+0x88>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	1ad2      	subs	r2, r2, r3
 8005b82:	4b17      	ldr	r3, [pc, #92]	; (8005be0 <counter_task+0x8c>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4c17      	ldr	r4, [pc, #92]	; (8005be4 <counter_task+0x90>)
 8005b88:	fba4 4303 	umull	r4, r3, r4, r3
 8005b8c:	099b      	lsrs	r3, r3, #6
 8005b8e:	f7ff ff49 	bl	8005a24 <display_run>
					S_run_time/1000
			);
			GPIOB->ODR ^= HB_LED_Pin;
 8005b92:	4b15      	ldr	r3, [pc, #84]	; (8005be8 <counter_task+0x94>)
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	4a14      	ldr	r2, [pc, #80]	; (8005be8 <counter_task+0x94>)
 8005b98:	f083 0301 	eor.w	r3, r3, #1
 8005b9c:	6153      	str	r3, [r2, #20]
		}
	}
	if(S_done_flag)
 8005b9e:	4b13      	ldr	r3, [pc, #76]	; (8005bec <counter_task+0x98>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00e      	beq.n	8005bc4 <counter_task+0x70>
	{
		extern void display_run_done(uint32_t min, uint32_t max, uint32_t cur);
		display_run_done(
 8005ba6:	4b0a      	ldr	r3, [pc, #40]	; (8005bd0 <counter_task+0x7c>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a0a      	ldr	r2, [pc, #40]	; (8005bd4 <counter_task+0x80>)
 8005bac:	6811      	ldr	r1, [r2, #0]
 8005bae:	4a10      	ldr	r2, [pc, #64]	; (8005bf0 <counter_task+0x9c>)
 8005bb0:	6812      	ldr	r2, [r2, #0]
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7ff ff84 	bl	8005ac0 <display_run_done>
		}

		_write(0, ack_buf,strlen(ack_buf));
#else
#endif
		S_done_flag = 0;
 8005bb8:	4b0c      	ldr	r3, [pc, #48]	; (8005bec <counter_task+0x98>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	601a      	str	r2, [r3, #0]
		S_done_lead_time = 3;
 8005bbe:	4b0d      	ldr	r3, [pc, #52]	; (8005bf4 <counter_task+0xa0>)
 8005bc0:	2203      	movs	r2, #3
 8005bc2:	601a      	str	r2, [r3, #0]

	}
}
 8005bc4:	bf00      	nop
 8005bc6:	bd98      	pop	{r3, r4, r7, pc}
 8005bc8:	20000434 	.word	0x20000434
 8005bcc:	2000042c 	.word	0x2000042c
 8005bd0:	20000440 	.word	0x20000440
 8005bd4:	20000424 	.word	0x20000424
 8005bd8:	200002d0 	.word	0x200002d0
 8005bdc:	20000438 	.word	0x20000438
 8005be0:	20000430 	.word	0x20000430
 8005be4:	10624dd3 	.word	0x10624dd3
 8005be8:	48000400 	.word	0x48000400
 8005bec:	2000043c 	.word	0x2000043c
 8005bf0:	20000428 	.word	0x20000428
 8005bf4:	200000c8 	.word	0x200000c8

08005bf8 <process_cmd>:



//#define PROTOCOL_DEBUG
void process_cmd()
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
	uint32_t run_time, counter_h_limit, counter_l_limit;
	uint8_t save_ch;
	save_ch = rx_cmd_buf[4];
 8005bfe:	4b25      	ldr	r3, [pc, #148]	; (8005c94 <process_cmd+0x9c>)
 8005c00:	791b      	ldrb	r3, [r3, #4]
 8005c02:	73fb      	strb	r3, [r7, #15]
	rx_cmd_buf[4] = 0;
 8005c04:	4b23      	ldr	r3, [pc, #140]	; (8005c94 <process_cmd+0x9c>)
 8005c06:	2200      	movs	r2, #0
 8005c08:	711a      	strb	r2, [r3, #4]
	sscanf((char *)rx_cmd_buf,"%x",(unsigned int*)&run_time);
 8005c0a:	f107 0308 	add.w	r3, r7, #8
 8005c0e:	461a      	mov	r2, r3
 8005c10:	4921      	ldr	r1, [pc, #132]	; (8005c98 <process_cmd+0xa0>)
 8005c12:	4820      	ldr	r0, [pc, #128]	; (8005c94 <process_cmd+0x9c>)
 8005c14:	f000 fa70 	bl	80060f8 <siscanf>
	rx_cmd_buf[4] = save_ch;
 8005c18:	4a1e      	ldr	r2, [pc, #120]	; (8005c94 <process_cmd+0x9c>)
 8005c1a:	7bfb      	ldrb	r3, [r7, #15]
 8005c1c:	7113      	strb	r3, [r2, #4]

	save_ch = rx_cmd_buf[ 4 + 6];
 8005c1e:	4b1d      	ldr	r3, [pc, #116]	; (8005c94 <process_cmd+0x9c>)
 8005c20:	7a9b      	ldrb	r3, [r3, #10]
 8005c22:	73fb      	strb	r3, [r7, #15]
	rx_cmd_buf[4 + 6] = 0;
 8005c24:	4b1b      	ldr	r3, [pc, #108]	; (8005c94 <process_cmd+0x9c>)
 8005c26:	2200      	movs	r2, #0
 8005c28:	729a      	strb	r2, [r3, #10]
	sscanf((char *)rx_cmd_buf + 4,"%x",(unsigned int*)&counter_h_limit);
 8005c2a:	481c      	ldr	r0, [pc, #112]	; (8005c9c <process_cmd+0xa4>)
 8005c2c:	1d3b      	adds	r3, r7, #4
 8005c2e:	461a      	mov	r2, r3
 8005c30:	4919      	ldr	r1, [pc, #100]	; (8005c98 <process_cmd+0xa0>)
 8005c32:	f000 fa61 	bl	80060f8 <siscanf>
	rx_cmd_buf[ 4 + 6] = save_ch;
 8005c36:	4a17      	ldr	r2, [pc, #92]	; (8005c94 <process_cmd+0x9c>)
 8005c38:	7bfb      	ldrb	r3, [r7, #15]
 8005c3a:	7293      	strb	r3, [r2, #10]

	save_ch = rx_cmd_buf[4+6+6];
 8005c3c:	4b15      	ldr	r3, [pc, #84]	; (8005c94 <process_cmd+0x9c>)
 8005c3e:	7c1b      	ldrb	r3, [r3, #16]
 8005c40:	73fb      	strb	r3, [r7, #15]
	rx_cmd_buf[4 + 6 + 6] = 0;
 8005c42:	4b14      	ldr	r3, [pc, #80]	; (8005c94 <process_cmd+0x9c>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	741a      	strb	r2, [r3, #16]
	sscanf((char *)rx_cmd_buf + 4 + 6,"%x",(unsigned int*)&counter_l_limit);
 8005c48:	4815      	ldr	r0, [pc, #84]	; (8005ca0 <process_cmd+0xa8>)
 8005c4a:	463b      	mov	r3, r7
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	4912      	ldr	r1, [pc, #72]	; (8005c98 <process_cmd+0xa0>)
 8005c50:	f000 fa52 	bl	80060f8 <siscanf>
	rx_cmd_buf[4 + 6 + 6] = save_ch;
 8005c54:	4a0f      	ldr	r2, [pc, #60]	; (8005c94 <process_cmd+0x9c>)
 8005c56:	7bfb      	ldrb	r3, [r7, #15]
 8005c58:	7413      	strb	r3, [r2, #16]
#ifdef PROTOCOL_DEBUG
	printf("RUN_TIME=%x, U_LIMIT=%06x, L_LIMIT=%06x\n",
			run_time, counter_h_limit, counter_l_limit);
#endif
	S_counter_h_limit = counter_h_limit;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a11      	ldr	r2, [pc, #68]	; (8005ca4 <process_cmd+0xac>)
 8005c5e:	6013      	str	r3, [r2, #0]
	S_counter_l_limit = counter_l_limit;
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	4a11      	ldr	r2, [pc, #68]	; (8005ca8 <process_cmd+0xb0>)
 8005c64:	6013      	str	r3, [r2, #0]
	S_run_time = run_time;
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	4a10      	ldr	r2, [pc, #64]	; (8005cac <process_cmd+0xb4>)
 8005c6a:	6013      	str	r3, [r2, #0]
	S_counter_current = 0;
 8005c6c:	4b10      	ldr	r3, [pc, #64]	; (8005cb0 <process_cmd+0xb8>)
 8005c6e:	2200      	movs	r2, #0
 8005c70:	601a      	str	r2, [r3, #0]
	S_counter_start = GET_COUNT();
 8005c72:	4b10      	ldr	r3, [pc, #64]	; (8005cb4 <process_cmd+0xbc>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c78:	4a0f      	ldr	r2, [pc, #60]	; (8005cb8 <process_cmd+0xc0>)
 8005c7a:	6013      	str	r3, [r2, #0]
	S_run_flag = 1;
 8005c7c:	4b0f      	ldr	r3, [pc, #60]	; (8005cbc <process_cmd+0xc4>)
 8005c7e:	2201      	movs	r2, #1
 8005c80:	601a      	str	r2, [r3, #0]
	S_counter_display_tick = 1000; // 1 seconds display
 8005c82:	4b0f      	ldr	r3, [pc, #60]	; (8005cc0 <process_cmd+0xc8>)
 8005c84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005c88:	601a      	str	r2, [r3, #0]

//	GPIOA->BSRR = (HB_LED_Pin | SUCC_LED_Pin | FAIL_LED_Pin) << 16;
}
 8005c8a:	bf00      	nop
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	20000444 	.word	0x20000444
 8005c98:	08007a84 	.word	0x08007a84
 8005c9c:	20000448 	.word	0x20000448
 8005ca0:	2000044e 	.word	0x2000044e
 8005ca4:	20000424 	.word	0x20000424
 8005ca8:	20000440 	.word	0x20000440
 8005cac:	20000430 	.word	0x20000430
 8005cb0:	20000428 	.word	0x20000428
 8005cb4:	200002d0 	.word	0x200002d0
 8005cb8:	20000438 	.word	0x20000438
 8005cbc:	20000434 	.word	0x20000434
 8005cc0:	200004c4 	.word	0x200004c4

08005cc4 <_write>:
#include <stdio.h>
extern UART_HandleTypeDef huart2;
extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim2;
int _write(int file, char *data, int len)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b086      	sub	sp, #24
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
    int bytes_written;
    HAL_UART_Transmit(&huart2,(uint8_t *)data, len, 1000);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005cd8:	68b9      	ldr	r1, [r7, #8]
 8005cda:	4805      	ldr	r0, [pc, #20]	; (8005cf0 <_write+0x2c>)
 8005cdc:	f7fe f8df 	bl	8003e9e <HAL_UART_Transmit>
    bytes_written = len;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	617b      	str	r3, [r7, #20]
    return bytes_written;
 8005ce4:	697b      	ldr	r3, [r7, #20]
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3718      	adds	r7, #24
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	2000031c 	.word	0x2000031c

08005cf4 <my_loop>:
		10*10, // 100 mili
		10 , // 1/100 * 10 = 0.1 seconds = 100 mili
};

void my_loop()
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
	uint32_t cur_tick,pre_tick;
	uint32_t elapsed_tick = 0;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	60fb      	str	r3, [r7, #12]
	pre_tick = htim1.Instance->CNT;
 8005cfe:	4b12      	ldr	r3, [pc, #72]	; (8005d48 <my_loop+0x54>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d04:	60bb      	str	r3, [r7, #8]
	while(1)
	{
//		printf("HI ~ isjeon \n");
//		HAL_Delay(1000);

		counter_task();
 8005d06:	f7ff ff25 	bl	8005b54 <counter_task>
		uart_loop();
 8005d0a:	f000 f905 	bl	8005f18 <uart_loop>
		if(S_run_flag == 0)
 8005d0e:	4b0f      	ldr	r3, [pc, #60]	; (8005d4c <my_loop+0x58>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1f7      	bne.n	8005d06 <my_loop+0x12>
		{
			cur_tick = HAL_GetTick();
 8005d16:	f7fb fae5 	bl	80012e4 <HAL_GetTick>
 8005d1a:	6078      	str	r0, [r7, #4]
					display_idle(g_idle_acc_cnt - idle_counter_prev ,idle_seconds);
					idle_counter_prev = g_idle_acc_cnt;
				}
			}
#else
			if(cur_tick - sys_param.tx_last_tick >= sys_param.tx_period_ms)
 8005d1c:	4b0c      	ldr	r3, [pc, #48]	; (8005d50 <my_loop+0x5c>)
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	1ad2      	subs	r2, r2, r3
 8005d24:	4b0a      	ldr	r3, [pc, #40]	; (8005d50 <my_loop+0x5c>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d3ec      	bcc.n	8005d06 <my_loop+0x12>
			{
				sys_param.tx_last_tick = cur_tick;
 8005d2c:	4a08      	ldr	r2, [pc, #32]	; (8005d50 <my_loop+0x5c>)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6093      	str	r3, [r2, #8]
				printf("Tx..\n");
 8005d32:	4808      	ldr	r0, [pc, #32]	; (8005d54 <my_loop+0x60>)
 8005d34:	f000 f9b8 	bl	80060a8 <puts>
				GPIOB->ODR ^= LD3_Pin;
 8005d38:	4b07      	ldr	r3, [pc, #28]	; (8005d58 <my_loop+0x64>)
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	4a06      	ldr	r2, [pc, #24]	; (8005d58 <my_loop+0x64>)
 8005d3e:	f083 0308 	eor.w	r3, r3, #8
 8005d42:	6153      	str	r3, [r2, #20]
		counter_task();
 8005d44:	e7df      	b.n	8005d06 <my_loop+0x12>
 8005d46:	bf00      	nop
 8005d48:	20000284 	.word	0x20000284
 8005d4c:	20000434 	.word	0x20000434
 8005d50:	2000000c 	.word	0x2000000c
 8005d54:	08007a88 	.word	0x08007a88
 8005d58:	48000400 	.word	0x48000400

08005d5c <HAL_UART_ErrorCallback>:
extern UART_HandleTypeDef huart1;
extern DMA_HandleTypeDef hdma_usart1_rx;

__IO uint32_t reinit_flag_1,reinit_flag_2;
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]

    if(huart == &huart1)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a09      	ldr	r2, [pc, #36]	; (8005d8c <HAL_UART_ErrorCallback+0x30>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d102      	bne.n	8005d72 <HAL_UART_ErrorCallback+0x16>
    {

    	reinit_flag_1 = 1;
 8005d6c:	4b08      	ldr	r3, [pc, #32]	; (8005d90 <HAL_UART_ErrorCallback+0x34>)
 8005d6e:	2201      	movs	r2, #1
 8005d70:	601a      	str	r2, [r3, #0]
//              printf("Usart5 Uart error !!\n");
    }

    if(huart == &huart2)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a07      	ldr	r2, [pc, #28]	; (8005d94 <HAL_UART_ErrorCallback+0x38>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d102      	bne.n	8005d80 <HAL_UART_ErrorCallback+0x24>
    {

    	reinit_flag_2 = 1;
 8005d7a:	4b07      	ldr	r3, [pc, #28]	; (8005d98 <HAL_UART_ErrorCallback+0x3c>)
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]
//              printf("Usart5 Uart error !!\n");
     }
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr
 8005d8c:	200001b0 	.word	0x200001b0
 8005d90:	200004d0 	.word	0x200004d0
 8005d94:	2000031c 	.word	0x2000031c
 8005d98:	200004c8 	.word	0x200004c8

08005d9c <reinit_uart>:
extern void MX_USART2_UART_Init(void);
void reinit_uart(int ch)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
	extern void JCNET_USART1_UART_Init(void);
	extern void JCNET_USART2_UART_Init(void);
    if(ch == 1)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d10a      	bne.n	8005dc0 <reinit_uart+0x24>
    {
          HAL_UART_DeInit(&huart1);
 8005daa:	480b      	ldr	r0, [pc, #44]	; (8005dd8 <reinit_uart+0x3c>)
 8005dac:	f7fe f83e 	bl	8003e2c <HAL_UART_DeInit>
          JCNET_USART1_UART_Init();
 8005db0:	f7fa fed8 	bl	8000b64 <JCNET_USART1_UART_Init>
          HAL_UART_Receive_DMA(&huart1,uart1_rx_buf,UART1_DMA_BUF_SZ);
 8005db4:	2212      	movs	r2, #18
 8005db6:	4909      	ldr	r1, [pc, #36]	; (8005ddc <reinit_uart+0x40>)
 8005db8:	4807      	ldr	r0, [pc, #28]	; (8005dd8 <reinit_uart+0x3c>)
 8005dba:	f7fe f95b 	bl	8004074 <HAL_UART_Receive_DMA>
          return;
 8005dbe:	e007      	b.n	8005dd0 <reinit_uart+0x34>
    }
    if(ch == 2)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d104      	bne.n	8005dd0 <reinit_uart+0x34>
    {
            HAL_UART_DeInit(&huart2);
 8005dc6:	4806      	ldr	r0, [pc, #24]	; (8005de0 <reinit_uart+0x44>)
 8005dc8:	f7fe f830 	bl	8003e2c <HAL_UART_DeInit>
        	JCNET_USART2_UART_Init();
 8005dcc:	f7fa fed0 	bl	8000b70 <JCNET_USART2_UART_Init>
    }
}
 8005dd0:	3708      	adds	r7, #8
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	bf00      	nop
 8005dd8:	200001b0 	.word	0x200001b0
 8005ddc:	20000270 	.word	0x20000270
 8005de0:	2000031c 	.word	0x2000031c

08005de4 <uart_rx_char>:
	return val;
}

static int state = 0;
void uart_rx_char(uint8_t ch)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	4603      	mov	r3, r0
 8005dec:	71fb      	strb	r3, [r7, #7]
	else if(rx_cmd_idx && rx_cmd_idx < 127)
	{
		rx_cmd_buf[rx_cmd_idx++] = ch;
	}
#else
	switch(state)
 8005dee:	4b2a      	ldr	r3, [pc, #168]	; (8005e98 <uart_rx_char+0xb4>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2b03      	cmp	r3, #3
 8005df4:	d84c      	bhi.n	8005e90 <uart_rx_char+0xac>
 8005df6:	a201      	add	r2, pc, #4	; (adr r2, 8005dfc <uart_rx_char+0x18>)
 8005df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dfc:	08005e0d 	.word	0x08005e0d
 8005e00:	08005e1b 	.word	0x08005e1b
 8005e04:	08005e37 	.word	0x08005e37
 8005e08:	08005e5f 	.word	0x08005e5f
	{
	case 0 :
		if(ch == 'S') {
 8005e0c:	79fb      	ldrb	r3, [r7, #7]
 8005e0e:	2b53      	cmp	r3, #83	; 0x53
 8005e10:	d13a      	bne.n	8005e88 <uart_rx_char+0xa4>
			state = 1;
 8005e12:	4b21      	ldr	r3, [pc, #132]	; (8005e98 <uart_rx_char+0xb4>)
 8005e14:	2201      	movs	r2, #1
 8005e16:	601a      	str	r2, [r3, #0]
		}
		break;
 8005e18:	e036      	b.n	8005e88 <uart_rx_char+0xa4>
	case 1 :
		if(ch == 'T') {
 8005e1a:	79fb      	ldrb	r3, [r7, #7]
 8005e1c:	2b54      	cmp	r3, #84	; 0x54
 8005e1e:	d106      	bne.n	8005e2e <uart_rx_char+0x4a>
			state = 2;
 8005e20:	4b1d      	ldr	r3, [pc, #116]	; (8005e98 <uart_rx_char+0xb4>)
 8005e22:	2202      	movs	r2, #2
 8005e24:	601a      	str	r2, [r3, #0]
			rx_cmd_idx = 0;
 8005e26:	4b1d      	ldr	r3, [pc, #116]	; (8005e9c <uart_rx_char+0xb8>)
 8005e28:	2200      	movs	r2, #0
 8005e2a:	601a      	str	r2, [r3, #0]
		}
		else
		{
			state = 0;
		}
		break;
 8005e2c:	e02f      	b.n	8005e8e <uart_rx_char+0xaa>
			state = 0;
 8005e2e:	4b1a      	ldr	r3, [pc, #104]	; (8005e98 <uart_rx_char+0xb4>)
 8005e30:	2200      	movs	r2, #0
 8005e32:	601a      	str	r2, [r3, #0]
		break;
 8005e34:	e02b      	b.n	8005e8e <uart_rx_char+0xaa>
	case 2 :
		if(ch == '\n')
 8005e36:	79fb      	ldrb	r3, [r7, #7]
 8005e38:	2b0a      	cmp	r3, #10
 8005e3a:	d103      	bne.n	8005e44 <uart_rx_char+0x60>
		{
			state = 3;
 8005e3c:	4b16      	ldr	r3, [pc, #88]	; (8005e98 <uart_rx_char+0xb4>)
 8005e3e:	2203      	movs	r2, #3
 8005e40:	601a      	str	r2, [r3, #0]
			else
			{
				; // too long message
			}
		}
		break;
 8005e42:	e023      	b.n	8005e8c <uart_rx_char+0xa8>
			if(rx_cmd_idx < 30)
 8005e44:	4b15      	ldr	r3, [pc, #84]	; (8005e9c <uart_rx_char+0xb8>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2b1d      	cmp	r3, #29
 8005e4a:	dc1f      	bgt.n	8005e8c <uart_rx_char+0xa8>
				rx_cmd_buf[rx_cmd_idx++] = ch;
 8005e4c:	4b13      	ldr	r3, [pc, #76]	; (8005e9c <uart_rx_char+0xb8>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	1c5a      	adds	r2, r3, #1
 8005e52:	4912      	ldr	r1, [pc, #72]	; (8005e9c <uart_rx_char+0xb8>)
 8005e54:	600a      	str	r2, [r1, #0]
 8005e56:	4912      	ldr	r1, [pc, #72]	; (8005ea0 <uart_rx_char+0xbc>)
 8005e58:	79fa      	ldrb	r2, [r7, #7]
 8005e5a:	54ca      	strb	r2, [r1, r3]
		break;
 8005e5c:	e016      	b.n	8005e8c <uart_rx_char+0xa8>
	case 3:
		if(ch == '\n')
 8005e5e:	79fb      	ldrb	r3, [r7, #7]
 8005e60:	2b0a      	cmp	r3, #10
 8005e62:	d10d      	bne.n	8005e80 <uart_rx_char+0x9c>
		{
			state = 0;
 8005e64:	4b0c      	ldr	r3, [pc, #48]	; (8005e98 <uart_rx_char+0xb4>)
 8005e66:	2200      	movs	r2, #0
 8005e68:	601a      	str	r2, [r3, #0]
			rx_cmd_buf[rx_cmd_idx ++] = '\0'; // null terminated string
 8005e6a:	4b0c      	ldr	r3, [pc, #48]	; (8005e9c <uart_rx_char+0xb8>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	1c5a      	adds	r2, r3, #1
 8005e70:	490a      	ldr	r1, [pc, #40]	; (8005e9c <uart_rx_char+0xb8>)
 8005e72:	600a      	str	r2, [r1, #0]
 8005e74:	4a0a      	ldr	r2, [pc, #40]	; (8005ea0 <uart_rx_char+0xbc>)
 8005e76:	2100      	movs	r1, #0
 8005e78:	54d1      	strb	r1, [r2, r3]
			process_cmd();
 8005e7a:	f7ff febd 	bl	8005bf8 <process_cmd>
		}
		else
		{
			state = 0; // illegal message
		}
		break;
 8005e7e:	e006      	b.n	8005e8e <uart_rx_char+0xaa>
			state = 0; // illegal message
 8005e80:	4b05      	ldr	r3, [pc, #20]	; (8005e98 <uart_rx_char+0xb4>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	601a      	str	r2, [r3, #0]
		break;
 8005e86:	e002      	b.n	8005e8e <uart_rx_char+0xaa>
		break;
 8005e88:	bf00      	nop
 8005e8a:	e000      	b.n	8005e8e <uart_rx_char+0xaa>
		break;
 8005e8c:	bf00      	nop
	}
#endif
	return;
 8005e8e:	bf00      	nop
 8005e90:	bf00      	nop
}
 8005e92:	3708      	adds	r7, #8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	200000d0 	.word	0x200000d0
 8005e9c:	200000c4 	.word	0x200000c4
 8005ea0:	20000444 	.word	0x20000444

08005ea4 <rx_dma_process>:

int uart1_rx_ptr;
void rx_dma_process()
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
	uint32_t wr_ptr;
	wr_ptr = UART1_DMA_BUF_SZ - hdma_usart1_rx.Instance->CNDTR;
 8005eaa:	4b17      	ldr	r3, [pc, #92]	; (8005f08 <rx_dma_process+0x64>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	f1c3 0312 	rsb	r3, r3, #18
 8005eb4:	607b      	str	r3, [r7, #4]
	while(wr_ptr != uart1_rx_ptr)
 8005eb6:	e01c      	b.n	8005ef2 <rx_dma_process+0x4e>
	{
		uart_rx_char(uart1_rx_buf[uart1_rx_ptr]);
 8005eb8:	4b14      	ldr	r3, [pc, #80]	; (8005f0c <rx_dma_process+0x68>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a14      	ldr	r2, [pc, #80]	; (8005f10 <rx_dma_process+0x6c>)
 8005ebe:	5cd3      	ldrb	r3, [r2, r3]
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7ff ff8f 	bl	8005de4 <uart_rx_char>
		uart1_rx_ptr = (uart1_rx_ptr + 1) % UART1_DMA_BUF_SZ;
 8005ec6:	4b11      	ldr	r3, [pc, #68]	; (8005f0c <rx_dma_process+0x68>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	1c59      	adds	r1, r3, #1
 8005ecc:	4b11      	ldr	r3, [pc, #68]	; (8005f14 <rx_dma_process+0x70>)
 8005ece:	fb83 2301 	smull	r2, r3, r3, r1
 8005ed2:	109a      	asrs	r2, r3, #2
 8005ed4:	17cb      	asrs	r3, r1, #31
 8005ed6:	1ad2      	subs	r2, r2, r3
 8005ed8:	4613      	mov	r3, r2
 8005eda:	00db      	lsls	r3, r3, #3
 8005edc:	4413      	add	r3, r2
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	1aca      	subs	r2, r1, r3
 8005ee2:	4b0a      	ldr	r3, [pc, #40]	; (8005f0c <rx_dma_process+0x68>)
 8005ee4:	601a      	str	r2, [r3, #0]
		wr_ptr = UART1_DMA_BUF_SZ - hdma_usart1_rx.Instance->CNDTR;
 8005ee6:	4b08      	ldr	r3, [pc, #32]	; (8005f08 <rx_dma_process+0x64>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	f1c3 0312 	rsb	r3, r3, #18
 8005ef0:	607b      	str	r3, [r7, #4]
	while(wr_ptr != uart1_rx_ptr)
 8005ef2:	4b06      	ldr	r3, [pc, #24]	; (8005f0c <rx_dma_process+0x68>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d1dc      	bne.n	8005eb8 <rx_dma_process+0x14>
	}
}
 8005efe:	bf00      	nop
 8005f00:	bf00      	nop
 8005f02:	3708      	adds	r7, #8
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	20000130 	.word	0x20000130
 8005f0c:	200004cc 	.word	0x200004cc
 8005f10:	20000270 	.word	0x20000270
 8005f14:	38e38e39 	.word	0x38e38e39

08005f18 <uart_loop>:
void uart_loop()
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	af00      	add	r7, sp, #0
	rx_dma_process();
 8005f1c:	f7ff ffc2 	bl	8005ea4 <rx_dma_process>

	if(reinit_flag_1)
 8005f20:	4b0d      	ldr	r3, [pc, #52]	; (8005f58 <uart_loop+0x40>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d008      	beq.n	8005f3a <uart_loop+0x22>
	{
      reinit_flag_1 = 0;
 8005f28:	4b0b      	ldr	r3, [pc, #44]	; (8005f58 <uart_loop+0x40>)
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	601a      	str	r2, [r3, #0]
      reinit_uart(1);
 8005f2e:	2001      	movs	r0, #1
 8005f30:	f7ff ff34 	bl	8005d9c <reinit_uart>
      printf("UART1 reinit\n");
 8005f34:	4809      	ldr	r0, [pc, #36]	; (8005f5c <uart_loop+0x44>)
 8005f36:	f000 f8b7 	bl	80060a8 <puts>
	}

	if(reinit_flag_2)
 8005f3a:	4b09      	ldr	r3, [pc, #36]	; (8005f60 <uart_loop+0x48>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d008      	beq.n	8005f54 <uart_loop+0x3c>
	{
      reinit_flag_2 = 0;
 8005f42:	4b07      	ldr	r3, [pc, #28]	; (8005f60 <uart_loop+0x48>)
 8005f44:	2200      	movs	r2, #0
 8005f46:	601a      	str	r2, [r3, #0]
      reinit_uart(2);
 8005f48:	2002      	movs	r0, #2
 8005f4a:	f7ff ff27 	bl	8005d9c <reinit_uart>
      printf("UART2 reinit\n");
 8005f4e:	4805      	ldr	r0, [pc, #20]	; (8005f64 <uart_loop+0x4c>)
 8005f50:	f000 f8aa 	bl	80060a8 <puts>
	}
}
 8005f54:	bf00      	nop
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	200004d0 	.word	0x200004d0
 8005f5c:	08007a90 	.word	0x08007a90
 8005f60:	200004c8 	.word	0x200004c8
 8005f64:	08007aa0 	.word	0x08007aa0

08005f68 <__errno>:
 8005f68:	4b01      	ldr	r3, [pc, #4]	; (8005f70 <__errno+0x8>)
 8005f6a:	6818      	ldr	r0, [r3, #0]
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	20000018 	.word	0x20000018

08005f74 <__libc_init_array>:
 8005f74:	b570      	push	{r4, r5, r6, lr}
 8005f76:	4d0d      	ldr	r5, [pc, #52]	; (8005fac <__libc_init_array+0x38>)
 8005f78:	4c0d      	ldr	r4, [pc, #52]	; (8005fb0 <__libc_init_array+0x3c>)
 8005f7a:	1b64      	subs	r4, r4, r5
 8005f7c:	10a4      	asrs	r4, r4, #2
 8005f7e:	2600      	movs	r6, #0
 8005f80:	42a6      	cmp	r6, r4
 8005f82:	d109      	bne.n	8005f98 <__libc_init_array+0x24>
 8005f84:	4d0b      	ldr	r5, [pc, #44]	; (8005fb4 <__libc_init_array+0x40>)
 8005f86:	4c0c      	ldr	r4, [pc, #48]	; (8005fb8 <__libc_init_array+0x44>)
 8005f88:	f001 fd10 	bl	80079ac <_init>
 8005f8c:	1b64      	subs	r4, r4, r5
 8005f8e:	10a4      	asrs	r4, r4, #2
 8005f90:	2600      	movs	r6, #0
 8005f92:	42a6      	cmp	r6, r4
 8005f94:	d105      	bne.n	8005fa2 <__libc_init_array+0x2e>
 8005f96:	bd70      	pop	{r4, r5, r6, pc}
 8005f98:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f9c:	4798      	blx	r3
 8005f9e:	3601      	adds	r6, #1
 8005fa0:	e7ee      	b.n	8005f80 <__libc_init_array+0xc>
 8005fa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fa6:	4798      	blx	r3
 8005fa8:	3601      	adds	r6, #1
 8005faa:	e7f2      	b.n	8005f92 <__libc_init_array+0x1e>
 8005fac:	08007cc0 	.word	0x08007cc0
 8005fb0:	08007cc0 	.word	0x08007cc0
 8005fb4:	08007cc0 	.word	0x08007cc0
 8005fb8:	08007cc4 	.word	0x08007cc4

08005fbc <memset>:
 8005fbc:	4402      	add	r2, r0
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d100      	bne.n	8005fc6 <memset+0xa>
 8005fc4:	4770      	bx	lr
 8005fc6:	f803 1b01 	strb.w	r1, [r3], #1
 8005fca:	e7f9      	b.n	8005fc0 <memset+0x4>

08005fcc <_puts_r>:
 8005fcc:	b570      	push	{r4, r5, r6, lr}
 8005fce:	460e      	mov	r6, r1
 8005fd0:	4605      	mov	r5, r0
 8005fd2:	b118      	cbz	r0, 8005fdc <_puts_r+0x10>
 8005fd4:	6983      	ldr	r3, [r0, #24]
 8005fd6:	b90b      	cbnz	r3, 8005fdc <_puts_r+0x10>
 8005fd8:	f000 fafc 	bl	80065d4 <__sinit>
 8005fdc:	69ab      	ldr	r3, [r5, #24]
 8005fde:	68ac      	ldr	r4, [r5, #8]
 8005fe0:	b913      	cbnz	r3, 8005fe8 <_puts_r+0x1c>
 8005fe2:	4628      	mov	r0, r5
 8005fe4:	f000 faf6 	bl	80065d4 <__sinit>
 8005fe8:	4b2c      	ldr	r3, [pc, #176]	; (800609c <_puts_r+0xd0>)
 8005fea:	429c      	cmp	r4, r3
 8005fec:	d120      	bne.n	8006030 <_puts_r+0x64>
 8005fee:	686c      	ldr	r4, [r5, #4]
 8005ff0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ff2:	07db      	lsls	r3, r3, #31
 8005ff4:	d405      	bmi.n	8006002 <_puts_r+0x36>
 8005ff6:	89a3      	ldrh	r3, [r4, #12]
 8005ff8:	0598      	lsls	r0, r3, #22
 8005ffa:	d402      	bmi.n	8006002 <_puts_r+0x36>
 8005ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ffe:	f000 fb87 	bl	8006710 <__retarget_lock_acquire_recursive>
 8006002:	89a3      	ldrh	r3, [r4, #12]
 8006004:	0719      	lsls	r1, r3, #28
 8006006:	d51d      	bpl.n	8006044 <_puts_r+0x78>
 8006008:	6923      	ldr	r3, [r4, #16]
 800600a:	b1db      	cbz	r3, 8006044 <_puts_r+0x78>
 800600c:	3e01      	subs	r6, #1
 800600e:	68a3      	ldr	r3, [r4, #8]
 8006010:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006014:	3b01      	subs	r3, #1
 8006016:	60a3      	str	r3, [r4, #8]
 8006018:	bb39      	cbnz	r1, 800606a <_puts_r+0x9e>
 800601a:	2b00      	cmp	r3, #0
 800601c:	da38      	bge.n	8006090 <_puts_r+0xc4>
 800601e:	4622      	mov	r2, r4
 8006020:	210a      	movs	r1, #10
 8006022:	4628      	mov	r0, r5
 8006024:	f000 f8da 	bl	80061dc <__swbuf_r>
 8006028:	3001      	adds	r0, #1
 800602a:	d011      	beq.n	8006050 <_puts_r+0x84>
 800602c:	250a      	movs	r5, #10
 800602e:	e011      	b.n	8006054 <_puts_r+0x88>
 8006030:	4b1b      	ldr	r3, [pc, #108]	; (80060a0 <_puts_r+0xd4>)
 8006032:	429c      	cmp	r4, r3
 8006034:	d101      	bne.n	800603a <_puts_r+0x6e>
 8006036:	68ac      	ldr	r4, [r5, #8]
 8006038:	e7da      	b.n	8005ff0 <_puts_r+0x24>
 800603a:	4b1a      	ldr	r3, [pc, #104]	; (80060a4 <_puts_r+0xd8>)
 800603c:	429c      	cmp	r4, r3
 800603e:	bf08      	it	eq
 8006040:	68ec      	ldreq	r4, [r5, #12]
 8006042:	e7d5      	b.n	8005ff0 <_puts_r+0x24>
 8006044:	4621      	mov	r1, r4
 8006046:	4628      	mov	r0, r5
 8006048:	f000 f92c 	bl	80062a4 <__swsetup_r>
 800604c:	2800      	cmp	r0, #0
 800604e:	d0dd      	beq.n	800600c <_puts_r+0x40>
 8006050:	f04f 35ff 	mov.w	r5, #4294967295
 8006054:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006056:	07da      	lsls	r2, r3, #31
 8006058:	d405      	bmi.n	8006066 <_puts_r+0x9a>
 800605a:	89a3      	ldrh	r3, [r4, #12]
 800605c:	059b      	lsls	r3, r3, #22
 800605e:	d402      	bmi.n	8006066 <_puts_r+0x9a>
 8006060:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006062:	f000 fb56 	bl	8006712 <__retarget_lock_release_recursive>
 8006066:	4628      	mov	r0, r5
 8006068:	bd70      	pop	{r4, r5, r6, pc}
 800606a:	2b00      	cmp	r3, #0
 800606c:	da04      	bge.n	8006078 <_puts_r+0xac>
 800606e:	69a2      	ldr	r2, [r4, #24]
 8006070:	429a      	cmp	r2, r3
 8006072:	dc06      	bgt.n	8006082 <_puts_r+0xb6>
 8006074:	290a      	cmp	r1, #10
 8006076:	d004      	beq.n	8006082 <_puts_r+0xb6>
 8006078:	6823      	ldr	r3, [r4, #0]
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	6022      	str	r2, [r4, #0]
 800607e:	7019      	strb	r1, [r3, #0]
 8006080:	e7c5      	b.n	800600e <_puts_r+0x42>
 8006082:	4622      	mov	r2, r4
 8006084:	4628      	mov	r0, r5
 8006086:	f000 f8a9 	bl	80061dc <__swbuf_r>
 800608a:	3001      	adds	r0, #1
 800608c:	d1bf      	bne.n	800600e <_puts_r+0x42>
 800608e:	e7df      	b.n	8006050 <_puts_r+0x84>
 8006090:	6823      	ldr	r3, [r4, #0]
 8006092:	250a      	movs	r5, #10
 8006094:	1c5a      	adds	r2, r3, #1
 8006096:	6022      	str	r2, [r4, #0]
 8006098:	701d      	strb	r5, [r3, #0]
 800609a:	e7db      	b.n	8006054 <_puts_r+0x88>
 800609c:	08007b28 	.word	0x08007b28
 80060a0:	08007b48 	.word	0x08007b48
 80060a4:	08007b08 	.word	0x08007b08

080060a8 <puts>:
 80060a8:	4b02      	ldr	r3, [pc, #8]	; (80060b4 <puts+0xc>)
 80060aa:	4601      	mov	r1, r0
 80060ac:	6818      	ldr	r0, [r3, #0]
 80060ae:	f7ff bf8d 	b.w	8005fcc <_puts_r>
 80060b2:	bf00      	nop
 80060b4:	20000018 	.word	0x20000018

080060b8 <siprintf>:
 80060b8:	b40e      	push	{r1, r2, r3}
 80060ba:	b500      	push	{lr}
 80060bc:	b09c      	sub	sp, #112	; 0x70
 80060be:	ab1d      	add	r3, sp, #116	; 0x74
 80060c0:	9002      	str	r0, [sp, #8]
 80060c2:	9006      	str	r0, [sp, #24]
 80060c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80060c8:	4809      	ldr	r0, [pc, #36]	; (80060f0 <siprintf+0x38>)
 80060ca:	9107      	str	r1, [sp, #28]
 80060cc:	9104      	str	r1, [sp, #16]
 80060ce:	4909      	ldr	r1, [pc, #36]	; (80060f4 <siprintf+0x3c>)
 80060d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80060d4:	9105      	str	r1, [sp, #20]
 80060d6:	6800      	ldr	r0, [r0, #0]
 80060d8:	9301      	str	r3, [sp, #4]
 80060da:	a902      	add	r1, sp, #8
 80060dc:	f000 fc96 	bl	8006a0c <_svfiprintf_r>
 80060e0:	9b02      	ldr	r3, [sp, #8]
 80060e2:	2200      	movs	r2, #0
 80060e4:	701a      	strb	r2, [r3, #0]
 80060e6:	b01c      	add	sp, #112	; 0x70
 80060e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80060ec:	b003      	add	sp, #12
 80060ee:	4770      	bx	lr
 80060f0:	20000018 	.word	0x20000018
 80060f4:	ffff0208 	.word	0xffff0208

080060f8 <siscanf>:
 80060f8:	b40e      	push	{r1, r2, r3}
 80060fa:	b510      	push	{r4, lr}
 80060fc:	b09f      	sub	sp, #124	; 0x7c
 80060fe:	ac21      	add	r4, sp, #132	; 0x84
 8006100:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006104:	f854 2b04 	ldr.w	r2, [r4], #4
 8006108:	9201      	str	r2, [sp, #4]
 800610a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800610e:	9004      	str	r0, [sp, #16]
 8006110:	9008      	str	r0, [sp, #32]
 8006112:	f7fa f85d 	bl	80001d0 <strlen>
 8006116:	4b0c      	ldr	r3, [pc, #48]	; (8006148 <siscanf+0x50>)
 8006118:	9005      	str	r0, [sp, #20]
 800611a:	9009      	str	r0, [sp, #36]	; 0x24
 800611c:	930d      	str	r3, [sp, #52]	; 0x34
 800611e:	480b      	ldr	r0, [pc, #44]	; (800614c <siscanf+0x54>)
 8006120:	9a01      	ldr	r2, [sp, #4]
 8006122:	6800      	ldr	r0, [r0, #0]
 8006124:	9403      	str	r4, [sp, #12]
 8006126:	2300      	movs	r3, #0
 8006128:	9311      	str	r3, [sp, #68]	; 0x44
 800612a:	9316      	str	r3, [sp, #88]	; 0x58
 800612c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006130:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006134:	a904      	add	r1, sp, #16
 8006136:	4623      	mov	r3, r4
 8006138:	f000 fdc2 	bl	8006cc0 <__ssvfiscanf_r>
 800613c:	b01f      	add	sp, #124	; 0x7c
 800613e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006142:	b003      	add	sp, #12
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	08006173 	.word	0x08006173
 800614c:	20000018 	.word	0x20000018

08006150 <__sread>:
 8006150:	b510      	push	{r4, lr}
 8006152:	460c      	mov	r4, r1
 8006154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006158:	f001 fa0a 	bl	8007570 <_read_r>
 800615c:	2800      	cmp	r0, #0
 800615e:	bfab      	itete	ge
 8006160:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006162:	89a3      	ldrhlt	r3, [r4, #12]
 8006164:	181b      	addge	r3, r3, r0
 8006166:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800616a:	bfac      	ite	ge
 800616c:	6563      	strge	r3, [r4, #84]	; 0x54
 800616e:	81a3      	strhlt	r3, [r4, #12]
 8006170:	bd10      	pop	{r4, pc}

08006172 <__seofread>:
 8006172:	2000      	movs	r0, #0
 8006174:	4770      	bx	lr

08006176 <__swrite>:
 8006176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800617a:	461f      	mov	r7, r3
 800617c:	898b      	ldrh	r3, [r1, #12]
 800617e:	05db      	lsls	r3, r3, #23
 8006180:	4605      	mov	r5, r0
 8006182:	460c      	mov	r4, r1
 8006184:	4616      	mov	r6, r2
 8006186:	d505      	bpl.n	8006194 <__swrite+0x1e>
 8006188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800618c:	2302      	movs	r3, #2
 800618e:	2200      	movs	r2, #0
 8006190:	f000 fac0 	bl	8006714 <_lseek_r>
 8006194:	89a3      	ldrh	r3, [r4, #12]
 8006196:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800619a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800619e:	81a3      	strh	r3, [r4, #12]
 80061a0:	4632      	mov	r2, r6
 80061a2:	463b      	mov	r3, r7
 80061a4:	4628      	mov	r0, r5
 80061a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061aa:	f000 b869 	b.w	8006280 <_write_r>

080061ae <__sseek>:
 80061ae:	b510      	push	{r4, lr}
 80061b0:	460c      	mov	r4, r1
 80061b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b6:	f000 faad 	bl	8006714 <_lseek_r>
 80061ba:	1c43      	adds	r3, r0, #1
 80061bc:	89a3      	ldrh	r3, [r4, #12]
 80061be:	bf15      	itete	ne
 80061c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80061c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061ca:	81a3      	strheq	r3, [r4, #12]
 80061cc:	bf18      	it	ne
 80061ce:	81a3      	strhne	r3, [r4, #12]
 80061d0:	bd10      	pop	{r4, pc}

080061d2 <__sclose>:
 80061d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061d6:	f000 b8d3 	b.w	8006380 <_close_r>
	...

080061dc <__swbuf_r>:
 80061dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061de:	460e      	mov	r6, r1
 80061e0:	4614      	mov	r4, r2
 80061e2:	4605      	mov	r5, r0
 80061e4:	b118      	cbz	r0, 80061ee <__swbuf_r+0x12>
 80061e6:	6983      	ldr	r3, [r0, #24]
 80061e8:	b90b      	cbnz	r3, 80061ee <__swbuf_r+0x12>
 80061ea:	f000 f9f3 	bl	80065d4 <__sinit>
 80061ee:	4b21      	ldr	r3, [pc, #132]	; (8006274 <__swbuf_r+0x98>)
 80061f0:	429c      	cmp	r4, r3
 80061f2:	d12b      	bne.n	800624c <__swbuf_r+0x70>
 80061f4:	686c      	ldr	r4, [r5, #4]
 80061f6:	69a3      	ldr	r3, [r4, #24]
 80061f8:	60a3      	str	r3, [r4, #8]
 80061fa:	89a3      	ldrh	r3, [r4, #12]
 80061fc:	071a      	lsls	r2, r3, #28
 80061fe:	d52f      	bpl.n	8006260 <__swbuf_r+0x84>
 8006200:	6923      	ldr	r3, [r4, #16]
 8006202:	b36b      	cbz	r3, 8006260 <__swbuf_r+0x84>
 8006204:	6923      	ldr	r3, [r4, #16]
 8006206:	6820      	ldr	r0, [r4, #0]
 8006208:	1ac0      	subs	r0, r0, r3
 800620a:	6963      	ldr	r3, [r4, #20]
 800620c:	b2f6      	uxtb	r6, r6
 800620e:	4283      	cmp	r3, r0
 8006210:	4637      	mov	r7, r6
 8006212:	dc04      	bgt.n	800621e <__swbuf_r+0x42>
 8006214:	4621      	mov	r1, r4
 8006216:	4628      	mov	r0, r5
 8006218:	f000 f948 	bl	80064ac <_fflush_r>
 800621c:	bb30      	cbnz	r0, 800626c <__swbuf_r+0x90>
 800621e:	68a3      	ldr	r3, [r4, #8]
 8006220:	3b01      	subs	r3, #1
 8006222:	60a3      	str	r3, [r4, #8]
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	1c5a      	adds	r2, r3, #1
 8006228:	6022      	str	r2, [r4, #0]
 800622a:	701e      	strb	r6, [r3, #0]
 800622c:	6963      	ldr	r3, [r4, #20]
 800622e:	3001      	adds	r0, #1
 8006230:	4283      	cmp	r3, r0
 8006232:	d004      	beq.n	800623e <__swbuf_r+0x62>
 8006234:	89a3      	ldrh	r3, [r4, #12]
 8006236:	07db      	lsls	r3, r3, #31
 8006238:	d506      	bpl.n	8006248 <__swbuf_r+0x6c>
 800623a:	2e0a      	cmp	r6, #10
 800623c:	d104      	bne.n	8006248 <__swbuf_r+0x6c>
 800623e:	4621      	mov	r1, r4
 8006240:	4628      	mov	r0, r5
 8006242:	f000 f933 	bl	80064ac <_fflush_r>
 8006246:	b988      	cbnz	r0, 800626c <__swbuf_r+0x90>
 8006248:	4638      	mov	r0, r7
 800624a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800624c:	4b0a      	ldr	r3, [pc, #40]	; (8006278 <__swbuf_r+0x9c>)
 800624e:	429c      	cmp	r4, r3
 8006250:	d101      	bne.n	8006256 <__swbuf_r+0x7a>
 8006252:	68ac      	ldr	r4, [r5, #8]
 8006254:	e7cf      	b.n	80061f6 <__swbuf_r+0x1a>
 8006256:	4b09      	ldr	r3, [pc, #36]	; (800627c <__swbuf_r+0xa0>)
 8006258:	429c      	cmp	r4, r3
 800625a:	bf08      	it	eq
 800625c:	68ec      	ldreq	r4, [r5, #12]
 800625e:	e7ca      	b.n	80061f6 <__swbuf_r+0x1a>
 8006260:	4621      	mov	r1, r4
 8006262:	4628      	mov	r0, r5
 8006264:	f000 f81e 	bl	80062a4 <__swsetup_r>
 8006268:	2800      	cmp	r0, #0
 800626a:	d0cb      	beq.n	8006204 <__swbuf_r+0x28>
 800626c:	f04f 37ff 	mov.w	r7, #4294967295
 8006270:	e7ea      	b.n	8006248 <__swbuf_r+0x6c>
 8006272:	bf00      	nop
 8006274:	08007b28 	.word	0x08007b28
 8006278:	08007b48 	.word	0x08007b48
 800627c:	08007b08 	.word	0x08007b08

08006280 <_write_r>:
 8006280:	b538      	push	{r3, r4, r5, lr}
 8006282:	4d07      	ldr	r5, [pc, #28]	; (80062a0 <_write_r+0x20>)
 8006284:	4604      	mov	r4, r0
 8006286:	4608      	mov	r0, r1
 8006288:	4611      	mov	r1, r2
 800628a:	2200      	movs	r2, #0
 800628c:	602a      	str	r2, [r5, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	f7ff fd18 	bl	8005cc4 <_write>
 8006294:	1c43      	adds	r3, r0, #1
 8006296:	d102      	bne.n	800629e <_write_r+0x1e>
 8006298:	682b      	ldr	r3, [r5, #0]
 800629a:	b103      	cbz	r3, 800629e <_write_r+0x1e>
 800629c:	6023      	str	r3, [r4, #0]
 800629e:	bd38      	pop	{r3, r4, r5, pc}
 80062a0:	200004e4 	.word	0x200004e4

080062a4 <__swsetup_r>:
 80062a4:	4b32      	ldr	r3, [pc, #200]	; (8006370 <__swsetup_r+0xcc>)
 80062a6:	b570      	push	{r4, r5, r6, lr}
 80062a8:	681d      	ldr	r5, [r3, #0]
 80062aa:	4606      	mov	r6, r0
 80062ac:	460c      	mov	r4, r1
 80062ae:	b125      	cbz	r5, 80062ba <__swsetup_r+0x16>
 80062b0:	69ab      	ldr	r3, [r5, #24]
 80062b2:	b913      	cbnz	r3, 80062ba <__swsetup_r+0x16>
 80062b4:	4628      	mov	r0, r5
 80062b6:	f000 f98d 	bl	80065d4 <__sinit>
 80062ba:	4b2e      	ldr	r3, [pc, #184]	; (8006374 <__swsetup_r+0xd0>)
 80062bc:	429c      	cmp	r4, r3
 80062be:	d10f      	bne.n	80062e0 <__swsetup_r+0x3c>
 80062c0:	686c      	ldr	r4, [r5, #4]
 80062c2:	89a3      	ldrh	r3, [r4, #12]
 80062c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062c8:	0719      	lsls	r1, r3, #28
 80062ca:	d42c      	bmi.n	8006326 <__swsetup_r+0x82>
 80062cc:	06dd      	lsls	r5, r3, #27
 80062ce:	d411      	bmi.n	80062f4 <__swsetup_r+0x50>
 80062d0:	2309      	movs	r3, #9
 80062d2:	6033      	str	r3, [r6, #0]
 80062d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062d8:	81a3      	strh	r3, [r4, #12]
 80062da:	f04f 30ff 	mov.w	r0, #4294967295
 80062de:	e03e      	b.n	800635e <__swsetup_r+0xba>
 80062e0:	4b25      	ldr	r3, [pc, #148]	; (8006378 <__swsetup_r+0xd4>)
 80062e2:	429c      	cmp	r4, r3
 80062e4:	d101      	bne.n	80062ea <__swsetup_r+0x46>
 80062e6:	68ac      	ldr	r4, [r5, #8]
 80062e8:	e7eb      	b.n	80062c2 <__swsetup_r+0x1e>
 80062ea:	4b24      	ldr	r3, [pc, #144]	; (800637c <__swsetup_r+0xd8>)
 80062ec:	429c      	cmp	r4, r3
 80062ee:	bf08      	it	eq
 80062f0:	68ec      	ldreq	r4, [r5, #12]
 80062f2:	e7e6      	b.n	80062c2 <__swsetup_r+0x1e>
 80062f4:	0758      	lsls	r0, r3, #29
 80062f6:	d512      	bpl.n	800631e <__swsetup_r+0x7a>
 80062f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062fa:	b141      	cbz	r1, 800630e <__swsetup_r+0x6a>
 80062fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006300:	4299      	cmp	r1, r3
 8006302:	d002      	beq.n	800630a <__swsetup_r+0x66>
 8006304:	4630      	mov	r0, r6
 8006306:	f000 fa7b 	bl	8006800 <_free_r>
 800630a:	2300      	movs	r3, #0
 800630c:	6363      	str	r3, [r4, #52]	; 0x34
 800630e:	89a3      	ldrh	r3, [r4, #12]
 8006310:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006314:	81a3      	strh	r3, [r4, #12]
 8006316:	2300      	movs	r3, #0
 8006318:	6063      	str	r3, [r4, #4]
 800631a:	6923      	ldr	r3, [r4, #16]
 800631c:	6023      	str	r3, [r4, #0]
 800631e:	89a3      	ldrh	r3, [r4, #12]
 8006320:	f043 0308 	orr.w	r3, r3, #8
 8006324:	81a3      	strh	r3, [r4, #12]
 8006326:	6923      	ldr	r3, [r4, #16]
 8006328:	b94b      	cbnz	r3, 800633e <__swsetup_r+0x9a>
 800632a:	89a3      	ldrh	r3, [r4, #12]
 800632c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006334:	d003      	beq.n	800633e <__swsetup_r+0x9a>
 8006336:	4621      	mov	r1, r4
 8006338:	4630      	mov	r0, r6
 800633a:	f000 fa21 	bl	8006780 <__smakebuf_r>
 800633e:	89a0      	ldrh	r0, [r4, #12]
 8006340:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006344:	f010 0301 	ands.w	r3, r0, #1
 8006348:	d00a      	beq.n	8006360 <__swsetup_r+0xbc>
 800634a:	2300      	movs	r3, #0
 800634c:	60a3      	str	r3, [r4, #8]
 800634e:	6963      	ldr	r3, [r4, #20]
 8006350:	425b      	negs	r3, r3
 8006352:	61a3      	str	r3, [r4, #24]
 8006354:	6923      	ldr	r3, [r4, #16]
 8006356:	b943      	cbnz	r3, 800636a <__swsetup_r+0xc6>
 8006358:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800635c:	d1ba      	bne.n	80062d4 <__swsetup_r+0x30>
 800635e:	bd70      	pop	{r4, r5, r6, pc}
 8006360:	0781      	lsls	r1, r0, #30
 8006362:	bf58      	it	pl
 8006364:	6963      	ldrpl	r3, [r4, #20]
 8006366:	60a3      	str	r3, [r4, #8]
 8006368:	e7f4      	b.n	8006354 <__swsetup_r+0xb0>
 800636a:	2000      	movs	r0, #0
 800636c:	e7f7      	b.n	800635e <__swsetup_r+0xba>
 800636e:	bf00      	nop
 8006370:	20000018 	.word	0x20000018
 8006374:	08007b28 	.word	0x08007b28
 8006378:	08007b48 	.word	0x08007b48
 800637c:	08007b08 	.word	0x08007b08

08006380 <_close_r>:
 8006380:	b538      	push	{r3, r4, r5, lr}
 8006382:	4d06      	ldr	r5, [pc, #24]	; (800639c <_close_r+0x1c>)
 8006384:	2300      	movs	r3, #0
 8006386:	4604      	mov	r4, r0
 8006388:	4608      	mov	r0, r1
 800638a:	602b      	str	r3, [r5, #0]
 800638c:	f7fa fe9b 	bl	80010c6 <_close>
 8006390:	1c43      	adds	r3, r0, #1
 8006392:	d102      	bne.n	800639a <_close_r+0x1a>
 8006394:	682b      	ldr	r3, [r5, #0]
 8006396:	b103      	cbz	r3, 800639a <_close_r+0x1a>
 8006398:	6023      	str	r3, [r4, #0]
 800639a:	bd38      	pop	{r3, r4, r5, pc}
 800639c:	200004e4 	.word	0x200004e4

080063a0 <__sflush_r>:
 80063a0:	898a      	ldrh	r2, [r1, #12]
 80063a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063a6:	4605      	mov	r5, r0
 80063a8:	0710      	lsls	r0, r2, #28
 80063aa:	460c      	mov	r4, r1
 80063ac:	d458      	bmi.n	8006460 <__sflush_r+0xc0>
 80063ae:	684b      	ldr	r3, [r1, #4]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	dc05      	bgt.n	80063c0 <__sflush_r+0x20>
 80063b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	dc02      	bgt.n	80063c0 <__sflush_r+0x20>
 80063ba:	2000      	movs	r0, #0
 80063bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063c2:	2e00      	cmp	r6, #0
 80063c4:	d0f9      	beq.n	80063ba <__sflush_r+0x1a>
 80063c6:	2300      	movs	r3, #0
 80063c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063cc:	682f      	ldr	r7, [r5, #0]
 80063ce:	602b      	str	r3, [r5, #0]
 80063d0:	d032      	beq.n	8006438 <__sflush_r+0x98>
 80063d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063d4:	89a3      	ldrh	r3, [r4, #12]
 80063d6:	075a      	lsls	r2, r3, #29
 80063d8:	d505      	bpl.n	80063e6 <__sflush_r+0x46>
 80063da:	6863      	ldr	r3, [r4, #4]
 80063dc:	1ac0      	subs	r0, r0, r3
 80063de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063e0:	b10b      	cbz	r3, 80063e6 <__sflush_r+0x46>
 80063e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063e4:	1ac0      	subs	r0, r0, r3
 80063e6:	2300      	movs	r3, #0
 80063e8:	4602      	mov	r2, r0
 80063ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063ec:	6a21      	ldr	r1, [r4, #32]
 80063ee:	4628      	mov	r0, r5
 80063f0:	47b0      	blx	r6
 80063f2:	1c43      	adds	r3, r0, #1
 80063f4:	89a3      	ldrh	r3, [r4, #12]
 80063f6:	d106      	bne.n	8006406 <__sflush_r+0x66>
 80063f8:	6829      	ldr	r1, [r5, #0]
 80063fa:	291d      	cmp	r1, #29
 80063fc:	d82c      	bhi.n	8006458 <__sflush_r+0xb8>
 80063fe:	4a2a      	ldr	r2, [pc, #168]	; (80064a8 <__sflush_r+0x108>)
 8006400:	40ca      	lsrs	r2, r1
 8006402:	07d6      	lsls	r6, r2, #31
 8006404:	d528      	bpl.n	8006458 <__sflush_r+0xb8>
 8006406:	2200      	movs	r2, #0
 8006408:	6062      	str	r2, [r4, #4]
 800640a:	04d9      	lsls	r1, r3, #19
 800640c:	6922      	ldr	r2, [r4, #16]
 800640e:	6022      	str	r2, [r4, #0]
 8006410:	d504      	bpl.n	800641c <__sflush_r+0x7c>
 8006412:	1c42      	adds	r2, r0, #1
 8006414:	d101      	bne.n	800641a <__sflush_r+0x7a>
 8006416:	682b      	ldr	r3, [r5, #0]
 8006418:	b903      	cbnz	r3, 800641c <__sflush_r+0x7c>
 800641a:	6560      	str	r0, [r4, #84]	; 0x54
 800641c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800641e:	602f      	str	r7, [r5, #0]
 8006420:	2900      	cmp	r1, #0
 8006422:	d0ca      	beq.n	80063ba <__sflush_r+0x1a>
 8006424:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006428:	4299      	cmp	r1, r3
 800642a:	d002      	beq.n	8006432 <__sflush_r+0x92>
 800642c:	4628      	mov	r0, r5
 800642e:	f000 f9e7 	bl	8006800 <_free_r>
 8006432:	2000      	movs	r0, #0
 8006434:	6360      	str	r0, [r4, #52]	; 0x34
 8006436:	e7c1      	b.n	80063bc <__sflush_r+0x1c>
 8006438:	6a21      	ldr	r1, [r4, #32]
 800643a:	2301      	movs	r3, #1
 800643c:	4628      	mov	r0, r5
 800643e:	47b0      	blx	r6
 8006440:	1c41      	adds	r1, r0, #1
 8006442:	d1c7      	bne.n	80063d4 <__sflush_r+0x34>
 8006444:	682b      	ldr	r3, [r5, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d0c4      	beq.n	80063d4 <__sflush_r+0x34>
 800644a:	2b1d      	cmp	r3, #29
 800644c:	d001      	beq.n	8006452 <__sflush_r+0xb2>
 800644e:	2b16      	cmp	r3, #22
 8006450:	d101      	bne.n	8006456 <__sflush_r+0xb6>
 8006452:	602f      	str	r7, [r5, #0]
 8006454:	e7b1      	b.n	80063ba <__sflush_r+0x1a>
 8006456:	89a3      	ldrh	r3, [r4, #12]
 8006458:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800645c:	81a3      	strh	r3, [r4, #12]
 800645e:	e7ad      	b.n	80063bc <__sflush_r+0x1c>
 8006460:	690f      	ldr	r7, [r1, #16]
 8006462:	2f00      	cmp	r7, #0
 8006464:	d0a9      	beq.n	80063ba <__sflush_r+0x1a>
 8006466:	0793      	lsls	r3, r2, #30
 8006468:	680e      	ldr	r6, [r1, #0]
 800646a:	bf08      	it	eq
 800646c:	694b      	ldreq	r3, [r1, #20]
 800646e:	600f      	str	r7, [r1, #0]
 8006470:	bf18      	it	ne
 8006472:	2300      	movne	r3, #0
 8006474:	eba6 0807 	sub.w	r8, r6, r7
 8006478:	608b      	str	r3, [r1, #8]
 800647a:	f1b8 0f00 	cmp.w	r8, #0
 800647e:	dd9c      	ble.n	80063ba <__sflush_r+0x1a>
 8006480:	6a21      	ldr	r1, [r4, #32]
 8006482:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006484:	4643      	mov	r3, r8
 8006486:	463a      	mov	r2, r7
 8006488:	4628      	mov	r0, r5
 800648a:	47b0      	blx	r6
 800648c:	2800      	cmp	r0, #0
 800648e:	dc06      	bgt.n	800649e <__sflush_r+0xfe>
 8006490:	89a3      	ldrh	r3, [r4, #12]
 8006492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006496:	81a3      	strh	r3, [r4, #12]
 8006498:	f04f 30ff 	mov.w	r0, #4294967295
 800649c:	e78e      	b.n	80063bc <__sflush_r+0x1c>
 800649e:	4407      	add	r7, r0
 80064a0:	eba8 0800 	sub.w	r8, r8, r0
 80064a4:	e7e9      	b.n	800647a <__sflush_r+0xda>
 80064a6:	bf00      	nop
 80064a8:	20400001 	.word	0x20400001

080064ac <_fflush_r>:
 80064ac:	b538      	push	{r3, r4, r5, lr}
 80064ae:	690b      	ldr	r3, [r1, #16]
 80064b0:	4605      	mov	r5, r0
 80064b2:	460c      	mov	r4, r1
 80064b4:	b913      	cbnz	r3, 80064bc <_fflush_r+0x10>
 80064b6:	2500      	movs	r5, #0
 80064b8:	4628      	mov	r0, r5
 80064ba:	bd38      	pop	{r3, r4, r5, pc}
 80064bc:	b118      	cbz	r0, 80064c6 <_fflush_r+0x1a>
 80064be:	6983      	ldr	r3, [r0, #24]
 80064c0:	b90b      	cbnz	r3, 80064c6 <_fflush_r+0x1a>
 80064c2:	f000 f887 	bl	80065d4 <__sinit>
 80064c6:	4b14      	ldr	r3, [pc, #80]	; (8006518 <_fflush_r+0x6c>)
 80064c8:	429c      	cmp	r4, r3
 80064ca:	d11b      	bne.n	8006504 <_fflush_r+0x58>
 80064cc:	686c      	ldr	r4, [r5, #4]
 80064ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d0ef      	beq.n	80064b6 <_fflush_r+0xa>
 80064d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064d8:	07d0      	lsls	r0, r2, #31
 80064da:	d404      	bmi.n	80064e6 <_fflush_r+0x3a>
 80064dc:	0599      	lsls	r1, r3, #22
 80064de:	d402      	bmi.n	80064e6 <_fflush_r+0x3a>
 80064e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064e2:	f000 f915 	bl	8006710 <__retarget_lock_acquire_recursive>
 80064e6:	4628      	mov	r0, r5
 80064e8:	4621      	mov	r1, r4
 80064ea:	f7ff ff59 	bl	80063a0 <__sflush_r>
 80064ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064f0:	07da      	lsls	r2, r3, #31
 80064f2:	4605      	mov	r5, r0
 80064f4:	d4e0      	bmi.n	80064b8 <_fflush_r+0xc>
 80064f6:	89a3      	ldrh	r3, [r4, #12]
 80064f8:	059b      	lsls	r3, r3, #22
 80064fa:	d4dd      	bmi.n	80064b8 <_fflush_r+0xc>
 80064fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064fe:	f000 f908 	bl	8006712 <__retarget_lock_release_recursive>
 8006502:	e7d9      	b.n	80064b8 <_fflush_r+0xc>
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <_fflush_r+0x70>)
 8006506:	429c      	cmp	r4, r3
 8006508:	d101      	bne.n	800650e <_fflush_r+0x62>
 800650a:	68ac      	ldr	r4, [r5, #8]
 800650c:	e7df      	b.n	80064ce <_fflush_r+0x22>
 800650e:	4b04      	ldr	r3, [pc, #16]	; (8006520 <_fflush_r+0x74>)
 8006510:	429c      	cmp	r4, r3
 8006512:	bf08      	it	eq
 8006514:	68ec      	ldreq	r4, [r5, #12]
 8006516:	e7da      	b.n	80064ce <_fflush_r+0x22>
 8006518:	08007b28 	.word	0x08007b28
 800651c:	08007b48 	.word	0x08007b48
 8006520:	08007b08 	.word	0x08007b08

08006524 <std>:
 8006524:	2300      	movs	r3, #0
 8006526:	b510      	push	{r4, lr}
 8006528:	4604      	mov	r4, r0
 800652a:	e9c0 3300 	strd	r3, r3, [r0]
 800652e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006532:	6083      	str	r3, [r0, #8]
 8006534:	8181      	strh	r1, [r0, #12]
 8006536:	6643      	str	r3, [r0, #100]	; 0x64
 8006538:	81c2      	strh	r2, [r0, #14]
 800653a:	6183      	str	r3, [r0, #24]
 800653c:	4619      	mov	r1, r3
 800653e:	2208      	movs	r2, #8
 8006540:	305c      	adds	r0, #92	; 0x5c
 8006542:	f7ff fd3b 	bl	8005fbc <memset>
 8006546:	4b05      	ldr	r3, [pc, #20]	; (800655c <std+0x38>)
 8006548:	6263      	str	r3, [r4, #36]	; 0x24
 800654a:	4b05      	ldr	r3, [pc, #20]	; (8006560 <std+0x3c>)
 800654c:	62a3      	str	r3, [r4, #40]	; 0x28
 800654e:	4b05      	ldr	r3, [pc, #20]	; (8006564 <std+0x40>)
 8006550:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006552:	4b05      	ldr	r3, [pc, #20]	; (8006568 <std+0x44>)
 8006554:	6224      	str	r4, [r4, #32]
 8006556:	6323      	str	r3, [r4, #48]	; 0x30
 8006558:	bd10      	pop	{r4, pc}
 800655a:	bf00      	nop
 800655c:	08006151 	.word	0x08006151
 8006560:	08006177 	.word	0x08006177
 8006564:	080061af 	.word	0x080061af
 8006568:	080061d3 	.word	0x080061d3

0800656c <_cleanup_r>:
 800656c:	4901      	ldr	r1, [pc, #4]	; (8006574 <_cleanup_r+0x8>)
 800656e:	f000 b8af 	b.w	80066d0 <_fwalk_reent>
 8006572:	bf00      	nop
 8006574:	080064ad 	.word	0x080064ad

08006578 <__sfmoreglue>:
 8006578:	b570      	push	{r4, r5, r6, lr}
 800657a:	1e4a      	subs	r2, r1, #1
 800657c:	2568      	movs	r5, #104	; 0x68
 800657e:	4355      	muls	r5, r2
 8006580:	460e      	mov	r6, r1
 8006582:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006586:	f000 f98b 	bl	80068a0 <_malloc_r>
 800658a:	4604      	mov	r4, r0
 800658c:	b140      	cbz	r0, 80065a0 <__sfmoreglue+0x28>
 800658e:	2100      	movs	r1, #0
 8006590:	e9c0 1600 	strd	r1, r6, [r0]
 8006594:	300c      	adds	r0, #12
 8006596:	60a0      	str	r0, [r4, #8]
 8006598:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800659c:	f7ff fd0e 	bl	8005fbc <memset>
 80065a0:	4620      	mov	r0, r4
 80065a2:	bd70      	pop	{r4, r5, r6, pc}

080065a4 <__sfp_lock_acquire>:
 80065a4:	4801      	ldr	r0, [pc, #4]	; (80065ac <__sfp_lock_acquire+0x8>)
 80065a6:	f000 b8b3 	b.w	8006710 <__retarget_lock_acquire_recursive>
 80065aa:	bf00      	nop
 80065ac:	200004e0 	.word	0x200004e0

080065b0 <__sfp_lock_release>:
 80065b0:	4801      	ldr	r0, [pc, #4]	; (80065b8 <__sfp_lock_release+0x8>)
 80065b2:	f000 b8ae 	b.w	8006712 <__retarget_lock_release_recursive>
 80065b6:	bf00      	nop
 80065b8:	200004e0 	.word	0x200004e0

080065bc <__sinit_lock_acquire>:
 80065bc:	4801      	ldr	r0, [pc, #4]	; (80065c4 <__sinit_lock_acquire+0x8>)
 80065be:	f000 b8a7 	b.w	8006710 <__retarget_lock_acquire_recursive>
 80065c2:	bf00      	nop
 80065c4:	200004db 	.word	0x200004db

080065c8 <__sinit_lock_release>:
 80065c8:	4801      	ldr	r0, [pc, #4]	; (80065d0 <__sinit_lock_release+0x8>)
 80065ca:	f000 b8a2 	b.w	8006712 <__retarget_lock_release_recursive>
 80065ce:	bf00      	nop
 80065d0:	200004db 	.word	0x200004db

080065d4 <__sinit>:
 80065d4:	b510      	push	{r4, lr}
 80065d6:	4604      	mov	r4, r0
 80065d8:	f7ff fff0 	bl	80065bc <__sinit_lock_acquire>
 80065dc:	69a3      	ldr	r3, [r4, #24]
 80065de:	b11b      	cbz	r3, 80065e8 <__sinit+0x14>
 80065e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065e4:	f7ff bff0 	b.w	80065c8 <__sinit_lock_release>
 80065e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065ec:	6523      	str	r3, [r4, #80]	; 0x50
 80065ee:	4b13      	ldr	r3, [pc, #76]	; (800663c <__sinit+0x68>)
 80065f0:	4a13      	ldr	r2, [pc, #76]	; (8006640 <__sinit+0x6c>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80065f6:	42a3      	cmp	r3, r4
 80065f8:	bf04      	itt	eq
 80065fa:	2301      	moveq	r3, #1
 80065fc:	61a3      	streq	r3, [r4, #24]
 80065fe:	4620      	mov	r0, r4
 8006600:	f000 f820 	bl	8006644 <__sfp>
 8006604:	6060      	str	r0, [r4, #4]
 8006606:	4620      	mov	r0, r4
 8006608:	f000 f81c 	bl	8006644 <__sfp>
 800660c:	60a0      	str	r0, [r4, #8]
 800660e:	4620      	mov	r0, r4
 8006610:	f000 f818 	bl	8006644 <__sfp>
 8006614:	2200      	movs	r2, #0
 8006616:	60e0      	str	r0, [r4, #12]
 8006618:	2104      	movs	r1, #4
 800661a:	6860      	ldr	r0, [r4, #4]
 800661c:	f7ff ff82 	bl	8006524 <std>
 8006620:	68a0      	ldr	r0, [r4, #8]
 8006622:	2201      	movs	r2, #1
 8006624:	2109      	movs	r1, #9
 8006626:	f7ff ff7d 	bl	8006524 <std>
 800662a:	68e0      	ldr	r0, [r4, #12]
 800662c:	2202      	movs	r2, #2
 800662e:	2112      	movs	r1, #18
 8006630:	f7ff ff78 	bl	8006524 <std>
 8006634:	2301      	movs	r3, #1
 8006636:	61a3      	str	r3, [r4, #24]
 8006638:	e7d2      	b.n	80065e0 <__sinit+0xc>
 800663a:	bf00      	nop
 800663c:	08007b04 	.word	0x08007b04
 8006640:	0800656d 	.word	0x0800656d

08006644 <__sfp>:
 8006644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006646:	4607      	mov	r7, r0
 8006648:	f7ff ffac 	bl	80065a4 <__sfp_lock_acquire>
 800664c:	4b1e      	ldr	r3, [pc, #120]	; (80066c8 <__sfp+0x84>)
 800664e:	681e      	ldr	r6, [r3, #0]
 8006650:	69b3      	ldr	r3, [r6, #24]
 8006652:	b913      	cbnz	r3, 800665a <__sfp+0x16>
 8006654:	4630      	mov	r0, r6
 8006656:	f7ff ffbd 	bl	80065d4 <__sinit>
 800665a:	3648      	adds	r6, #72	; 0x48
 800665c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006660:	3b01      	subs	r3, #1
 8006662:	d503      	bpl.n	800666c <__sfp+0x28>
 8006664:	6833      	ldr	r3, [r6, #0]
 8006666:	b30b      	cbz	r3, 80066ac <__sfp+0x68>
 8006668:	6836      	ldr	r6, [r6, #0]
 800666a:	e7f7      	b.n	800665c <__sfp+0x18>
 800666c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006670:	b9d5      	cbnz	r5, 80066a8 <__sfp+0x64>
 8006672:	4b16      	ldr	r3, [pc, #88]	; (80066cc <__sfp+0x88>)
 8006674:	60e3      	str	r3, [r4, #12]
 8006676:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800667a:	6665      	str	r5, [r4, #100]	; 0x64
 800667c:	f000 f847 	bl	800670e <__retarget_lock_init_recursive>
 8006680:	f7ff ff96 	bl	80065b0 <__sfp_lock_release>
 8006684:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006688:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800668c:	6025      	str	r5, [r4, #0]
 800668e:	61a5      	str	r5, [r4, #24]
 8006690:	2208      	movs	r2, #8
 8006692:	4629      	mov	r1, r5
 8006694:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006698:	f7ff fc90 	bl	8005fbc <memset>
 800669c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80066a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80066a4:	4620      	mov	r0, r4
 80066a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066a8:	3468      	adds	r4, #104	; 0x68
 80066aa:	e7d9      	b.n	8006660 <__sfp+0x1c>
 80066ac:	2104      	movs	r1, #4
 80066ae:	4638      	mov	r0, r7
 80066b0:	f7ff ff62 	bl	8006578 <__sfmoreglue>
 80066b4:	4604      	mov	r4, r0
 80066b6:	6030      	str	r0, [r6, #0]
 80066b8:	2800      	cmp	r0, #0
 80066ba:	d1d5      	bne.n	8006668 <__sfp+0x24>
 80066bc:	f7ff ff78 	bl	80065b0 <__sfp_lock_release>
 80066c0:	230c      	movs	r3, #12
 80066c2:	603b      	str	r3, [r7, #0]
 80066c4:	e7ee      	b.n	80066a4 <__sfp+0x60>
 80066c6:	bf00      	nop
 80066c8:	08007b04 	.word	0x08007b04
 80066cc:	ffff0001 	.word	0xffff0001

080066d0 <_fwalk_reent>:
 80066d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066d4:	4606      	mov	r6, r0
 80066d6:	4688      	mov	r8, r1
 80066d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80066dc:	2700      	movs	r7, #0
 80066de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066e2:	f1b9 0901 	subs.w	r9, r9, #1
 80066e6:	d505      	bpl.n	80066f4 <_fwalk_reent+0x24>
 80066e8:	6824      	ldr	r4, [r4, #0]
 80066ea:	2c00      	cmp	r4, #0
 80066ec:	d1f7      	bne.n	80066de <_fwalk_reent+0xe>
 80066ee:	4638      	mov	r0, r7
 80066f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066f4:	89ab      	ldrh	r3, [r5, #12]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d907      	bls.n	800670a <_fwalk_reent+0x3a>
 80066fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066fe:	3301      	adds	r3, #1
 8006700:	d003      	beq.n	800670a <_fwalk_reent+0x3a>
 8006702:	4629      	mov	r1, r5
 8006704:	4630      	mov	r0, r6
 8006706:	47c0      	blx	r8
 8006708:	4307      	orrs	r7, r0
 800670a:	3568      	adds	r5, #104	; 0x68
 800670c:	e7e9      	b.n	80066e2 <_fwalk_reent+0x12>

0800670e <__retarget_lock_init_recursive>:
 800670e:	4770      	bx	lr

08006710 <__retarget_lock_acquire_recursive>:
 8006710:	4770      	bx	lr

08006712 <__retarget_lock_release_recursive>:
 8006712:	4770      	bx	lr

08006714 <_lseek_r>:
 8006714:	b538      	push	{r3, r4, r5, lr}
 8006716:	4d07      	ldr	r5, [pc, #28]	; (8006734 <_lseek_r+0x20>)
 8006718:	4604      	mov	r4, r0
 800671a:	4608      	mov	r0, r1
 800671c:	4611      	mov	r1, r2
 800671e:	2200      	movs	r2, #0
 8006720:	602a      	str	r2, [r5, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	f7fa fcf6 	bl	8001114 <_lseek>
 8006728:	1c43      	adds	r3, r0, #1
 800672a:	d102      	bne.n	8006732 <_lseek_r+0x1e>
 800672c:	682b      	ldr	r3, [r5, #0]
 800672e:	b103      	cbz	r3, 8006732 <_lseek_r+0x1e>
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	bd38      	pop	{r3, r4, r5, pc}
 8006734:	200004e4 	.word	0x200004e4

08006738 <__swhatbuf_r>:
 8006738:	b570      	push	{r4, r5, r6, lr}
 800673a:	460e      	mov	r6, r1
 800673c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006740:	2900      	cmp	r1, #0
 8006742:	b096      	sub	sp, #88	; 0x58
 8006744:	4614      	mov	r4, r2
 8006746:	461d      	mov	r5, r3
 8006748:	da07      	bge.n	800675a <__swhatbuf_r+0x22>
 800674a:	2300      	movs	r3, #0
 800674c:	602b      	str	r3, [r5, #0]
 800674e:	89b3      	ldrh	r3, [r6, #12]
 8006750:	061a      	lsls	r2, r3, #24
 8006752:	d410      	bmi.n	8006776 <__swhatbuf_r+0x3e>
 8006754:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006758:	e00e      	b.n	8006778 <__swhatbuf_r+0x40>
 800675a:	466a      	mov	r2, sp
 800675c:	f001 f8a2 	bl	80078a4 <_fstat_r>
 8006760:	2800      	cmp	r0, #0
 8006762:	dbf2      	blt.n	800674a <__swhatbuf_r+0x12>
 8006764:	9a01      	ldr	r2, [sp, #4]
 8006766:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800676a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800676e:	425a      	negs	r2, r3
 8006770:	415a      	adcs	r2, r3
 8006772:	602a      	str	r2, [r5, #0]
 8006774:	e7ee      	b.n	8006754 <__swhatbuf_r+0x1c>
 8006776:	2340      	movs	r3, #64	; 0x40
 8006778:	2000      	movs	r0, #0
 800677a:	6023      	str	r3, [r4, #0]
 800677c:	b016      	add	sp, #88	; 0x58
 800677e:	bd70      	pop	{r4, r5, r6, pc}

08006780 <__smakebuf_r>:
 8006780:	898b      	ldrh	r3, [r1, #12]
 8006782:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006784:	079d      	lsls	r5, r3, #30
 8006786:	4606      	mov	r6, r0
 8006788:	460c      	mov	r4, r1
 800678a:	d507      	bpl.n	800679c <__smakebuf_r+0x1c>
 800678c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006790:	6023      	str	r3, [r4, #0]
 8006792:	6123      	str	r3, [r4, #16]
 8006794:	2301      	movs	r3, #1
 8006796:	6163      	str	r3, [r4, #20]
 8006798:	b002      	add	sp, #8
 800679a:	bd70      	pop	{r4, r5, r6, pc}
 800679c:	ab01      	add	r3, sp, #4
 800679e:	466a      	mov	r2, sp
 80067a0:	f7ff ffca 	bl	8006738 <__swhatbuf_r>
 80067a4:	9900      	ldr	r1, [sp, #0]
 80067a6:	4605      	mov	r5, r0
 80067a8:	4630      	mov	r0, r6
 80067aa:	f000 f879 	bl	80068a0 <_malloc_r>
 80067ae:	b948      	cbnz	r0, 80067c4 <__smakebuf_r+0x44>
 80067b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067b4:	059a      	lsls	r2, r3, #22
 80067b6:	d4ef      	bmi.n	8006798 <__smakebuf_r+0x18>
 80067b8:	f023 0303 	bic.w	r3, r3, #3
 80067bc:	f043 0302 	orr.w	r3, r3, #2
 80067c0:	81a3      	strh	r3, [r4, #12]
 80067c2:	e7e3      	b.n	800678c <__smakebuf_r+0xc>
 80067c4:	4b0d      	ldr	r3, [pc, #52]	; (80067fc <__smakebuf_r+0x7c>)
 80067c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	6020      	str	r0, [r4, #0]
 80067cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067d0:	81a3      	strh	r3, [r4, #12]
 80067d2:	9b00      	ldr	r3, [sp, #0]
 80067d4:	6163      	str	r3, [r4, #20]
 80067d6:	9b01      	ldr	r3, [sp, #4]
 80067d8:	6120      	str	r0, [r4, #16]
 80067da:	b15b      	cbz	r3, 80067f4 <__smakebuf_r+0x74>
 80067dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067e0:	4630      	mov	r0, r6
 80067e2:	f001 f871 	bl	80078c8 <_isatty_r>
 80067e6:	b128      	cbz	r0, 80067f4 <__smakebuf_r+0x74>
 80067e8:	89a3      	ldrh	r3, [r4, #12]
 80067ea:	f023 0303 	bic.w	r3, r3, #3
 80067ee:	f043 0301 	orr.w	r3, r3, #1
 80067f2:	81a3      	strh	r3, [r4, #12]
 80067f4:	89a0      	ldrh	r0, [r4, #12]
 80067f6:	4305      	orrs	r5, r0
 80067f8:	81a5      	strh	r5, [r4, #12]
 80067fa:	e7cd      	b.n	8006798 <__smakebuf_r+0x18>
 80067fc:	0800656d 	.word	0x0800656d

08006800 <_free_r>:
 8006800:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006802:	2900      	cmp	r1, #0
 8006804:	d048      	beq.n	8006898 <_free_r+0x98>
 8006806:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800680a:	9001      	str	r0, [sp, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	f1a1 0404 	sub.w	r4, r1, #4
 8006812:	bfb8      	it	lt
 8006814:	18e4      	addlt	r4, r4, r3
 8006816:	f001 f88f 	bl	8007938 <__malloc_lock>
 800681a:	4a20      	ldr	r2, [pc, #128]	; (800689c <_free_r+0x9c>)
 800681c:	9801      	ldr	r0, [sp, #4]
 800681e:	6813      	ldr	r3, [r2, #0]
 8006820:	4615      	mov	r5, r2
 8006822:	b933      	cbnz	r3, 8006832 <_free_r+0x32>
 8006824:	6063      	str	r3, [r4, #4]
 8006826:	6014      	str	r4, [r2, #0]
 8006828:	b003      	add	sp, #12
 800682a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800682e:	f001 b889 	b.w	8007944 <__malloc_unlock>
 8006832:	42a3      	cmp	r3, r4
 8006834:	d90b      	bls.n	800684e <_free_r+0x4e>
 8006836:	6821      	ldr	r1, [r4, #0]
 8006838:	1862      	adds	r2, r4, r1
 800683a:	4293      	cmp	r3, r2
 800683c:	bf04      	itt	eq
 800683e:	681a      	ldreq	r2, [r3, #0]
 8006840:	685b      	ldreq	r3, [r3, #4]
 8006842:	6063      	str	r3, [r4, #4]
 8006844:	bf04      	itt	eq
 8006846:	1852      	addeq	r2, r2, r1
 8006848:	6022      	streq	r2, [r4, #0]
 800684a:	602c      	str	r4, [r5, #0]
 800684c:	e7ec      	b.n	8006828 <_free_r+0x28>
 800684e:	461a      	mov	r2, r3
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	b10b      	cbz	r3, 8006858 <_free_r+0x58>
 8006854:	42a3      	cmp	r3, r4
 8006856:	d9fa      	bls.n	800684e <_free_r+0x4e>
 8006858:	6811      	ldr	r1, [r2, #0]
 800685a:	1855      	adds	r5, r2, r1
 800685c:	42a5      	cmp	r5, r4
 800685e:	d10b      	bne.n	8006878 <_free_r+0x78>
 8006860:	6824      	ldr	r4, [r4, #0]
 8006862:	4421      	add	r1, r4
 8006864:	1854      	adds	r4, r2, r1
 8006866:	42a3      	cmp	r3, r4
 8006868:	6011      	str	r1, [r2, #0]
 800686a:	d1dd      	bne.n	8006828 <_free_r+0x28>
 800686c:	681c      	ldr	r4, [r3, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	6053      	str	r3, [r2, #4]
 8006872:	4421      	add	r1, r4
 8006874:	6011      	str	r1, [r2, #0]
 8006876:	e7d7      	b.n	8006828 <_free_r+0x28>
 8006878:	d902      	bls.n	8006880 <_free_r+0x80>
 800687a:	230c      	movs	r3, #12
 800687c:	6003      	str	r3, [r0, #0]
 800687e:	e7d3      	b.n	8006828 <_free_r+0x28>
 8006880:	6825      	ldr	r5, [r4, #0]
 8006882:	1961      	adds	r1, r4, r5
 8006884:	428b      	cmp	r3, r1
 8006886:	bf04      	itt	eq
 8006888:	6819      	ldreq	r1, [r3, #0]
 800688a:	685b      	ldreq	r3, [r3, #4]
 800688c:	6063      	str	r3, [r4, #4]
 800688e:	bf04      	itt	eq
 8006890:	1949      	addeq	r1, r1, r5
 8006892:	6021      	streq	r1, [r4, #0]
 8006894:	6054      	str	r4, [r2, #4]
 8006896:	e7c7      	b.n	8006828 <_free_r+0x28>
 8006898:	b003      	add	sp, #12
 800689a:	bd30      	pop	{r4, r5, pc}
 800689c:	200000d4 	.word	0x200000d4

080068a0 <_malloc_r>:
 80068a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068a2:	1ccd      	adds	r5, r1, #3
 80068a4:	f025 0503 	bic.w	r5, r5, #3
 80068a8:	3508      	adds	r5, #8
 80068aa:	2d0c      	cmp	r5, #12
 80068ac:	bf38      	it	cc
 80068ae:	250c      	movcc	r5, #12
 80068b0:	2d00      	cmp	r5, #0
 80068b2:	4606      	mov	r6, r0
 80068b4:	db01      	blt.n	80068ba <_malloc_r+0x1a>
 80068b6:	42a9      	cmp	r1, r5
 80068b8:	d903      	bls.n	80068c2 <_malloc_r+0x22>
 80068ba:	230c      	movs	r3, #12
 80068bc:	6033      	str	r3, [r6, #0]
 80068be:	2000      	movs	r0, #0
 80068c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068c2:	f001 f839 	bl	8007938 <__malloc_lock>
 80068c6:	4921      	ldr	r1, [pc, #132]	; (800694c <_malloc_r+0xac>)
 80068c8:	680a      	ldr	r2, [r1, #0]
 80068ca:	4614      	mov	r4, r2
 80068cc:	b99c      	cbnz	r4, 80068f6 <_malloc_r+0x56>
 80068ce:	4f20      	ldr	r7, [pc, #128]	; (8006950 <_malloc_r+0xb0>)
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	b923      	cbnz	r3, 80068de <_malloc_r+0x3e>
 80068d4:	4621      	mov	r1, r4
 80068d6:	4630      	mov	r0, r6
 80068d8:	f000 fe5c 	bl	8007594 <_sbrk_r>
 80068dc:	6038      	str	r0, [r7, #0]
 80068de:	4629      	mov	r1, r5
 80068e0:	4630      	mov	r0, r6
 80068e2:	f000 fe57 	bl	8007594 <_sbrk_r>
 80068e6:	1c43      	adds	r3, r0, #1
 80068e8:	d123      	bne.n	8006932 <_malloc_r+0x92>
 80068ea:	230c      	movs	r3, #12
 80068ec:	6033      	str	r3, [r6, #0]
 80068ee:	4630      	mov	r0, r6
 80068f0:	f001 f828 	bl	8007944 <__malloc_unlock>
 80068f4:	e7e3      	b.n	80068be <_malloc_r+0x1e>
 80068f6:	6823      	ldr	r3, [r4, #0]
 80068f8:	1b5b      	subs	r3, r3, r5
 80068fa:	d417      	bmi.n	800692c <_malloc_r+0x8c>
 80068fc:	2b0b      	cmp	r3, #11
 80068fe:	d903      	bls.n	8006908 <_malloc_r+0x68>
 8006900:	6023      	str	r3, [r4, #0]
 8006902:	441c      	add	r4, r3
 8006904:	6025      	str	r5, [r4, #0]
 8006906:	e004      	b.n	8006912 <_malloc_r+0x72>
 8006908:	6863      	ldr	r3, [r4, #4]
 800690a:	42a2      	cmp	r2, r4
 800690c:	bf0c      	ite	eq
 800690e:	600b      	streq	r3, [r1, #0]
 8006910:	6053      	strne	r3, [r2, #4]
 8006912:	4630      	mov	r0, r6
 8006914:	f001 f816 	bl	8007944 <__malloc_unlock>
 8006918:	f104 000b 	add.w	r0, r4, #11
 800691c:	1d23      	adds	r3, r4, #4
 800691e:	f020 0007 	bic.w	r0, r0, #7
 8006922:	1ac2      	subs	r2, r0, r3
 8006924:	d0cc      	beq.n	80068c0 <_malloc_r+0x20>
 8006926:	1a1b      	subs	r3, r3, r0
 8006928:	50a3      	str	r3, [r4, r2]
 800692a:	e7c9      	b.n	80068c0 <_malloc_r+0x20>
 800692c:	4622      	mov	r2, r4
 800692e:	6864      	ldr	r4, [r4, #4]
 8006930:	e7cc      	b.n	80068cc <_malloc_r+0x2c>
 8006932:	1cc4      	adds	r4, r0, #3
 8006934:	f024 0403 	bic.w	r4, r4, #3
 8006938:	42a0      	cmp	r0, r4
 800693a:	d0e3      	beq.n	8006904 <_malloc_r+0x64>
 800693c:	1a21      	subs	r1, r4, r0
 800693e:	4630      	mov	r0, r6
 8006940:	f000 fe28 	bl	8007594 <_sbrk_r>
 8006944:	3001      	adds	r0, #1
 8006946:	d1dd      	bne.n	8006904 <_malloc_r+0x64>
 8006948:	e7cf      	b.n	80068ea <_malloc_r+0x4a>
 800694a:	bf00      	nop
 800694c:	200000d4 	.word	0x200000d4
 8006950:	200000d8 	.word	0x200000d8

08006954 <__ssputs_r>:
 8006954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006958:	688e      	ldr	r6, [r1, #8]
 800695a:	429e      	cmp	r6, r3
 800695c:	4682      	mov	sl, r0
 800695e:	460c      	mov	r4, r1
 8006960:	4690      	mov	r8, r2
 8006962:	461f      	mov	r7, r3
 8006964:	d838      	bhi.n	80069d8 <__ssputs_r+0x84>
 8006966:	898a      	ldrh	r2, [r1, #12]
 8006968:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800696c:	d032      	beq.n	80069d4 <__ssputs_r+0x80>
 800696e:	6825      	ldr	r5, [r4, #0]
 8006970:	6909      	ldr	r1, [r1, #16]
 8006972:	eba5 0901 	sub.w	r9, r5, r1
 8006976:	6965      	ldr	r5, [r4, #20]
 8006978:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800697c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006980:	3301      	adds	r3, #1
 8006982:	444b      	add	r3, r9
 8006984:	106d      	asrs	r5, r5, #1
 8006986:	429d      	cmp	r5, r3
 8006988:	bf38      	it	cc
 800698a:	461d      	movcc	r5, r3
 800698c:	0553      	lsls	r3, r2, #21
 800698e:	d531      	bpl.n	80069f4 <__ssputs_r+0xa0>
 8006990:	4629      	mov	r1, r5
 8006992:	f7ff ff85 	bl	80068a0 <_malloc_r>
 8006996:	4606      	mov	r6, r0
 8006998:	b950      	cbnz	r0, 80069b0 <__ssputs_r+0x5c>
 800699a:	230c      	movs	r3, #12
 800699c:	f8ca 3000 	str.w	r3, [sl]
 80069a0:	89a3      	ldrh	r3, [r4, #12]
 80069a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069a6:	81a3      	strh	r3, [r4, #12]
 80069a8:	f04f 30ff 	mov.w	r0, #4294967295
 80069ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b0:	6921      	ldr	r1, [r4, #16]
 80069b2:	464a      	mov	r2, r9
 80069b4:	f000 ff98 	bl	80078e8 <memcpy>
 80069b8:	89a3      	ldrh	r3, [r4, #12]
 80069ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80069be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069c2:	81a3      	strh	r3, [r4, #12]
 80069c4:	6126      	str	r6, [r4, #16]
 80069c6:	6165      	str	r5, [r4, #20]
 80069c8:	444e      	add	r6, r9
 80069ca:	eba5 0509 	sub.w	r5, r5, r9
 80069ce:	6026      	str	r6, [r4, #0]
 80069d0:	60a5      	str	r5, [r4, #8]
 80069d2:	463e      	mov	r6, r7
 80069d4:	42be      	cmp	r6, r7
 80069d6:	d900      	bls.n	80069da <__ssputs_r+0x86>
 80069d8:	463e      	mov	r6, r7
 80069da:	4632      	mov	r2, r6
 80069dc:	6820      	ldr	r0, [r4, #0]
 80069de:	4641      	mov	r1, r8
 80069e0:	f000 ff90 	bl	8007904 <memmove>
 80069e4:	68a3      	ldr	r3, [r4, #8]
 80069e6:	6822      	ldr	r2, [r4, #0]
 80069e8:	1b9b      	subs	r3, r3, r6
 80069ea:	4432      	add	r2, r6
 80069ec:	60a3      	str	r3, [r4, #8]
 80069ee:	6022      	str	r2, [r4, #0]
 80069f0:	2000      	movs	r0, #0
 80069f2:	e7db      	b.n	80069ac <__ssputs_r+0x58>
 80069f4:	462a      	mov	r2, r5
 80069f6:	f000 ffab 	bl	8007950 <_realloc_r>
 80069fa:	4606      	mov	r6, r0
 80069fc:	2800      	cmp	r0, #0
 80069fe:	d1e1      	bne.n	80069c4 <__ssputs_r+0x70>
 8006a00:	6921      	ldr	r1, [r4, #16]
 8006a02:	4650      	mov	r0, sl
 8006a04:	f7ff fefc 	bl	8006800 <_free_r>
 8006a08:	e7c7      	b.n	800699a <__ssputs_r+0x46>
	...

08006a0c <_svfiprintf_r>:
 8006a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a10:	4698      	mov	r8, r3
 8006a12:	898b      	ldrh	r3, [r1, #12]
 8006a14:	061b      	lsls	r3, r3, #24
 8006a16:	b09d      	sub	sp, #116	; 0x74
 8006a18:	4607      	mov	r7, r0
 8006a1a:	460d      	mov	r5, r1
 8006a1c:	4614      	mov	r4, r2
 8006a1e:	d50e      	bpl.n	8006a3e <_svfiprintf_r+0x32>
 8006a20:	690b      	ldr	r3, [r1, #16]
 8006a22:	b963      	cbnz	r3, 8006a3e <_svfiprintf_r+0x32>
 8006a24:	2140      	movs	r1, #64	; 0x40
 8006a26:	f7ff ff3b 	bl	80068a0 <_malloc_r>
 8006a2a:	6028      	str	r0, [r5, #0]
 8006a2c:	6128      	str	r0, [r5, #16]
 8006a2e:	b920      	cbnz	r0, 8006a3a <_svfiprintf_r+0x2e>
 8006a30:	230c      	movs	r3, #12
 8006a32:	603b      	str	r3, [r7, #0]
 8006a34:	f04f 30ff 	mov.w	r0, #4294967295
 8006a38:	e0d1      	b.n	8006bde <_svfiprintf_r+0x1d2>
 8006a3a:	2340      	movs	r3, #64	; 0x40
 8006a3c:	616b      	str	r3, [r5, #20]
 8006a3e:	2300      	movs	r3, #0
 8006a40:	9309      	str	r3, [sp, #36]	; 0x24
 8006a42:	2320      	movs	r3, #32
 8006a44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a48:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a4c:	2330      	movs	r3, #48	; 0x30
 8006a4e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006bf8 <_svfiprintf_r+0x1ec>
 8006a52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a56:	f04f 0901 	mov.w	r9, #1
 8006a5a:	4623      	mov	r3, r4
 8006a5c:	469a      	mov	sl, r3
 8006a5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a62:	b10a      	cbz	r2, 8006a68 <_svfiprintf_r+0x5c>
 8006a64:	2a25      	cmp	r2, #37	; 0x25
 8006a66:	d1f9      	bne.n	8006a5c <_svfiprintf_r+0x50>
 8006a68:	ebba 0b04 	subs.w	fp, sl, r4
 8006a6c:	d00b      	beq.n	8006a86 <_svfiprintf_r+0x7a>
 8006a6e:	465b      	mov	r3, fp
 8006a70:	4622      	mov	r2, r4
 8006a72:	4629      	mov	r1, r5
 8006a74:	4638      	mov	r0, r7
 8006a76:	f7ff ff6d 	bl	8006954 <__ssputs_r>
 8006a7a:	3001      	adds	r0, #1
 8006a7c:	f000 80aa 	beq.w	8006bd4 <_svfiprintf_r+0x1c8>
 8006a80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a82:	445a      	add	r2, fp
 8006a84:	9209      	str	r2, [sp, #36]	; 0x24
 8006a86:	f89a 3000 	ldrb.w	r3, [sl]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	f000 80a2 	beq.w	8006bd4 <_svfiprintf_r+0x1c8>
 8006a90:	2300      	movs	r3, #0
 8006a92:	f04f 32ff 	mov.w	r2, #4294967295
 8006a96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a9a:	f10a 0a01 	add.w	sl, sl, #1
 8006a9e:	9304      	str	r3, [sp, #16]
 8006aa0:	9307      	str	r3, [sp, #28]
 8006aa2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006aa6:	931a      	str	r3, [sp, #104]	; 0x68
 8006aa8:	4654      	mov	r4, sl
 8006aaa:	2205      	movs	r2, #5
 8006aac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ab0:	4851      	ldr	r0, [pc, #324]	; (8006bf8 <_svfiprintf_r+0x1ec>)
 8006ab2:	f7f9 fb95 	bl	80001e0 <memchr>
 8006ab6:	9a04      	ldr	r2, [sp, #16]
 8006ab8:	b9d8      	cbnz	r0, 8006af2 <_svfiprintf_r+0xe6>
 8006aba:	06d0      	lsls	r0, r2, #27
 8006abc:	bf44      	itt	mi
 8006abe:	2320      	movmi	r3, #32
 8006ac0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ac4:	0711      	lsls	r1, r2, #28
 8006ac6:	bf44      	itt	mi
 8006ac8:	232b      	movmi	r3, #43	; 0x2b
 8006aca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ace:	f89a 3000 	ldrb.w	r3, [sl]
 8006ad2:	2b2a      	cmp	r3, #42	; 0x2a
 8006ad4:	d015      	beq.n	8006b02 <_svfiprintf_r+0xf6>
 8006ad6:	9a07      	ldr	r2, [sp, #28]
 8006ad8:	4654      	mov	r4, sl
 8006ada:	2000      	movs	r0, #0
 8006adc:	f04f 0c0a 	mov.w	ip, #10
 8006ae0:	4621      	mov	r1, r4
 8006ae2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ae6:	3b30      	subs	r3, #48	; 0x30
 8006ae8:	2b09      	cmp	r3, #9
 8006aea:	d94e      	bls.n	8006b8a <_svfiprintf_r+0x17e>
 8006aec:	b1b0      	cbz	r0, 8006b1c <_svfiprintf_r+0x110>
 8006aee:	9207      	str	r2, [sp, #28]
 8006af0:	e014      	b.n	8006b1c <_svfiprintf_r+0x110>
 8006af2:	eba0 0308 	sub.w	r3, r0, r8
 8006af6:	fa09 f303 	lsl.w	r3, r9, r3
 8006afa:	4313      	orrs	r3, r2
 8006afc:	9304      	str	r3, [sp, #16]
 8006afe:	46a2      	mov	sl, r4
 8006b00:	e7d2      	b.n	8006aa8 <_svfiprintf_r+0x9c>
 8006b02:	9b03      	ldr	r3, [sp, #12]
 8006b04:	1d19      	adds	r1, r3, #4
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	9103      	str	r1, [sp, #12]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	bfbb      	ittet	lt
 8006b0e:	425b      	neglt	r3, r3
 8006b10:	f042 0202 	orrlt.w	r2, r2, #2
 8006b14:	9307      	strge	r3, [sp, #28]
 8006b16:	9307      	strlt	r3, [sp, #28]
 8006b18:	bfb8      	it	lt
 8006b1a:	9204      	strlt	r2, [sp, #16]
 8006b1c:	7823      	ldrb	r3, [r4, #0]
 8006b1e:	2b2e      	cmp	r3, #46	; 0x2e
 8006b20:	d10c      	bne.n	8006b3c <_svfiprintf_r+0x130>
 8006b22:	7863      	ldrb	r3, [r4, #1]
 8006b24:	2b2a      	cmp	r3, #42	; 0x2a
 8006b26:	d135      	bne.n	8006b94 <_svfiprintf_r+0x188>
 8006b28:	9b03      	ldr	r3, [sp, #12]
 8006b2a:	1d1a      	adds	r2, r3, #4
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	9203      	str	r2, [sp, #12]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	bfb8      	it	lt
 8006b34:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b38:	3402      	adds	r4, #2
 8006b3a:	9305      	str	r3, [sp, #20]
 8006b3c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006c08 <_svfiprintf_r+0x1fc>
 8006b40:	7821      	ldrb	r1, [r4, #0]
 8006b42:	2203      	movs	r2, #3
 8006b44:	4650      	mov	r0, sl
 8006b46:	f7f9 fb4b 	bl	80001e0 <memchr>
 8006b4a:	b140      	cbz	r0, 8006b5e <_svfiprintf_r+0x152>
 8006b4c:	2340      	movs	r3, #64	; 0x40
 8006b4e:	eba0 000a 	sub.w	r0, r0, sl
 8006b52:	fa03 f000 	lsl.w	r0, r3, r0
 8006b56:	9b04      	ldr	r3, [sp, #16]
 8006b58:	4303      	orrs	r3, r0
 8006b5a:	3401      	adds	r4, #1
 8006b5c:	9304      	str	r3, [sp, #16]
 8006b5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b62:	4826      	ldr	r0, [pc, #152]	; (8006bfc <_svfiprintf_r+0x1f0>)
 8006b64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b68:	2206      	movs	r2, #6
 8006b6a:	f7f9 fb39 	bl	80001e0 <memchr>
 8006b6e:	2800      	cmp	r0, #0
 8006b70:	d038      	beq.n	8006be4 <_svfiprintf_r+0x1d8>
 8006b72:	4b23      	ldr	r3, [pc, #140]	; (8006c00 <_svfiprintf_r+0x1f4>)
 8006b74:	bb1b      	cbnz	r3, 8006bbe <_svfiprintf_r+0x1b2>
 8006b76:	9b03      	ldr	r3, [sp, #12]
 8006b78:	3307      	adds	r3, #7
 8006b7a:	f023 0307 	bic.w	r3, r3, #7
 8006b7e:	3308      	adds	r3, #8
 8006b80:	9303      	str	r3, [sp, #12]
 8006b82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b84:	4433      	add	r3, r6
 8006b86:	9309      	str	r3, [sp, #36]	; 0x24
 8006b88:	e767      	b.n	8006a5a <_svfiprintf_r+0x4e>
 8006b8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b8e:	460c      	mov	r4, r1
 8006b90:	2001      	movs	r0, #1
 8006b92:	e7a5      	b.n	8006ae0 <_svfiprintf_r+0xd4>
 8006b94:	2300      	movs	r3, #0
 8006b96:	3401      	adds	r4, #1
 8006b98:	9305      	str	r3, [sp, #20]
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	f04f 0c0a 	mov.w	ip, #10
 8006ba0:	4620      	mov	r0, r4
 8006ba2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ba6:	3a30      	subs	r2, #48	; 0x30
 8006ba8:	2a09      	cmp	r2, #9
 8006baa:	d903      	bls.n	8006bb4 <_svfiprintf_r+0x1a8>
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d0c5      	beq.n	8006b3c <_svfiprintf_r+0x130>
 8006bb0:	9105      	str	r1, [sp, #20]
 8006bb2:	e7c3      	b.n	8006b3c <_svfiprintf_r+0x130>
 8006bb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bb8:	4604      	mov	r4, r0
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e7f0      	b.n	8006ba0 <_svfiprintf_r+0x194>
 8006bbe:	ab03      	add	r3, sp, #12
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	462a      	mov	r2, r5
 8006bc4:	4b0f      	ldr	r3, [pc, #60]	; (8006c04 <_svfiprintf_r+0x1f8>)
 8006bc6:	a904      	add	r1, sp, #16
 8006bc8:	4638      	mov	r0, r7
 8006bca:	f3af 8000 	nop.w
 8006bce:	1c42      	adds	r2, r0, #1
 8006bd0:	4606      	mov	r6, r0
 8006bd2:	d1d6      	bne.n	8006b82 <_svfiprintf_r+0x176>
 8006bd4:	89ab      	ldrh	r3, [r5, #12]
 8006bd6:	065b      	lsls	r3, r3, #25
 8006bd8:	f53f af2c 	bmi.w	8006a34 <_svfiprintf_r+0x28>
 8006bdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bde:	b01d      	add	sp, #116	; 0x74
 8006be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006be4:	ab03      	add	r3, sp, #12
 8006be6:	9300      	str	r3, [sp, #0]
 8006be8:	462a      	mov	r2, r5
 8006bea:	4b06      	ldr	r3, [pc, #24]	; (8006c04 <_svfiprintf_r+0x1f8>)
 8006bec:	a904      	add	r1, sp, #16
 8006bee:	4638      	mov	r0, r7
 8006bf0:	f000 fa4c 	bl	800708c <_printf_i>
 8006bf4:	e7eb      	b.n	8006bce <_svfiprintf_r+0x1c2>
 8006bf6:	bf00      	nop
 8006bf8:	08007b68 	.word	0x08007b68
 8006bfc:	08007b72 	.word	0x08007b72
 8006c00:	00000000 	.word	0x00000000
 8006c04:	08006955 	.word	0x08006955
 8006c08:	08007b6e 	.word	0x08007b6e

08006c0c <_sungetc_r>:
 8006c0c:	b538      	push	{r3, r4, r5, lr}
 8006c0e:	1c4b      	adds	r3, r1, #1
 8006c10:	4614      	mov	r4, r2
 8006c12:	d103      	bne.n	8006c1c <_sungetc_r+0x10>
 8006c14:	f04f 35ff 	mov.w	r5, #4294967295
 8006c18:	4628      	mov	r0, r5
 8006c1a:	bd38      	pop	{r3, r4, r5, pc}
 8006c1c:	8993      	ldrh	r3, [r2, #12]
 8006c1e:	f023 0320 	bic.w	r3, r3, #32
 8006c22:	8193      	strh	r3, [r2, #12]
 8006c24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c26:	6852      	ldr	r2, [r2, #4]
 8006c28:	b2cd      	uxtb	r5, r1
 8006c2a:	b18b      	cbz	r3, 8006c50 <_sungetc_r+0x44>
 8006c2c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	dd08      	ble.n	8006c44 <_sungetc_r+0x38>
 8006c32:	6823      	ldr	r3, [r4, #0]
 8006c34:	1e5a      	subs	r2, r3, #1
 8006c36:	6022      	str	r2, [r4, #0]
 8006c38:	f803 5c01 	strb.w	r5, [r3, #-1]
 8006c3c:	6863      	ldr	r3, [r4, #4]
 8006c3e:	3301      	adds	r3, #1
 8006c40:	6063      	str	r3, [r4, #4]
 8006c42:	e7e9      	b.n	8006c18 <_sungetc_r+0xc>
 8006c44:	4621      	mov	r1, r4
 8006c46:	f000 fdf3 	bl	8007830 <__submore>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d0f1      	beq.n	8006c32 <_sungetc_r+0x26>
 8006c4e:	e7e1      	b.n	8006c14 <_sungetc_r+0x8>
 8006c50:	6921      	ldr	r1, [r4, #16]
 8006c52:	6823      	ldr	r3, [r4, #0]
 8006c54:	b151      	cbz	r1, 8006c6c <_sungetc_r+0x60>
 8006c56:	4299      	cmp	r1, r3
 8006c58:	d208      	bcs.n	8006c6c <_sungetc_r+0x60>
 8006c5a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8006c5e:	42a9      	cmp	r1, r5
 8006c60:	d104      	bne.n	8006c6c <_sungetc_r+0x60>
 8006c62:	3b01      	subs	r3, #1
 8006c64:	3201      	adds	r2, #1
 8006c66:	6023      	str	r3, [r4, #0]
 8006c68:	6062      	str	r2, [r4, #4]
 8006c6a:	e7d5      	b.n	8006c18 <_sungetc_r+0xc>
 8006c6c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8006c70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c74:	6363      	str	r3, [r4, #52]	; 0x34
 8006c76:	2303      	movs	r3, #3
 8006c78:	63a3      	str	r3, [r4, #56]	; 0x38
 8006c7a:	4623      	mov	r3, r4
 8006c7c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006c80:	6023      	str	r3, [r4, #0]
 8006c82:	2301      	movs	r3, #1
 8006c84:	e7dc      	b.n	8006c40 <_sungetc_r+0x34>

08006c86 <__ssrefill_r>:
 8006c86:	b510      	push	{r4, lr}
 8006c88:	460c      	mov	r4, r1
 8006c8a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006c8c:	b169      	cbz	r1, 8006caa <__ssrefill_r+0x24>
 8006c8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c92:	4299      	cmp	r1, r3
 8006c94:	d001      	beq.n	8006c9a <__ssrefill_r+0x14>
 8006c96:	f7ff fdb3 	bl	8006800 <_free_r>
 8006c9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c9c:	6063      	str	r3, [r4, #4]
 8006c9e:	2000      	movs	r0, #0
 8006ca0:	6360      	str	r0, [r4, #52]	; 0x34
 8006ca2:	b113      	cbz	r3, 8006caa <__ssrefill_r+0x24>
 8006ca4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006ca6:	6023      	str	r3, [r4, #0]
 8006ca8:	bd10      	pop	{r4, pc}
 8006caa:	6923      	ldr	r3, [r4, #16]
 8006cac:	6023      	str	r3, [r4, #0]
 8006cae:	2300      	movs	r3, #0
 8006cb0:	6063      	str	r3, [r4, #4]
 8006cb2:	89a3      	ldrh	r3, [r4, #12]
 8006cb4:	f043 0320 	orr.w	r3, r3, #32
 8006cb8:	81a3      	strh	r3, [r4, #12]
 8006cba:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbe:	e7f3      	b.n	8006ca8 <__ssrefill_r+0x22>

08006cc0 <__ssvfiscanf_r>:
 8006cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc4:	460c      	mov	r4, r1
 8006cc6:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8006cca:	2100      	movs	r1, #0
 8006ccc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8006cd0:	49b2      	ldr	r1, [pc, #712]	; (8006f9c <__ssvfiscanf_r+0x2dc>)
 8006cd2:	91a0      	str	r1, [sp, #640]	; 0x280
 8006cd4:	f10d 0804 	add.w	r8, sp, #4
 8006cd8:	49b1      	ldr	r1, [pc, #708]	; (8006fa0 <__ssvfiscanf_r+0x2e0>)
 8006cda:	4fb2      	ldr	r7, [pc, #712]	; (8006fa4 <__ssvfiscanf_r+0x2e4>)
 8006cdc:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8006fa8 <__ssvfiscanf_r+0x2e8>
 8006ce0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	91a1      	str	r1, [sp, #644]	; 0x284
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	f892 a000 	ldrb.w	sl, [r2]
 8006cee:	f1ba 0f00 	cmp.w	sl, #0
 8006cf2:	f000 8151 	beq.w	8006f98 <__ssvfiscanf_r+0x2d8>
 8006cf6:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8006cfa:	f013 0308 	ands.w	r3, r3, #8
 8006cfe:	f102 0501 	add.w	r5, r2, #1
 8006d02:	d019      	beq.n	8006d38 <__ssvfiscanf_r+0x78>
 8006d04:	6863      	ldr	r3, [r4, #4]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	dd0f      	ble.n	8006d2a <__ssvfiscanf_r+0x6a>
 8006d0a:	6823      	ldr	r3, [r4, #0]
 8006d0c:	781a      	ldrb	r2, [r3, #0]
 8006d0e:	5cba      	ldrb	r2, [r7, r2]
 8006d10:	0712      	lsls	r2, r2, #28
 8006d12:	d401      	bmi.n	8006d18 <__ssvfiscanf_r+0x58>
 8006d14:	462a      	mov	r2, r5
 8006d16:	e7e8      	b.n	8006cea <__ssvfiscanf_r+0x2a>
 8006d18:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006d1a:	3201      	adds	r2, #1
 8006d1c:	9245      	str	r2, [sp, #276]	; 0x114
 8006d1e:	6862      	ldr	r2, [r4, #4]
 8006d20:	3301      	adds	r3, #1
 8006d22:	3a01      	subs	r2, #1
 8006d24:	6062      	str	r2, [r4, #4]
 8006d26:	6023      	str	r3, [r4, #0]
 8006d28:	e7ec      	b.n	8006d04 <__ssvfiscanf_r+0x44>
 8006d2a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006d2c:	4621      	mov	r1, r4
 8006d2e:	4630      	mov	r0, r6
 8006d30:	4798      	blx	r3
 8006d32:	2800      	cmp	r0, #0
 8006d34:	d0e9      	beq.n	8006d0a <__ssvfiscanf_r+0x4a>
 8006d36:	e7ed      	b.n	8006d14 <__ssvfiscanf_r+0x54>
 8006d38:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8006d3c:	f040 8083 	bne.w	8006e46 <__ssvfiscanf_r+0x186>
 8006d40:	9341      	str	r3, [sp, #260]	; 0x104
 8006d42:	9343      	str	r3, [sp, #268]	; 0x10c
 8006d44:	7853      	ldrb	r3, [r2, #1]
 8006d46:	2b2a      	cmp	r3, #42	; 0x2a
 8006d48:	bf02      	ittt	eq
 8006d4a:	2310      	moveq	r3, #16
 8006d4c:	1c95      	addeq	r5, r2, #2
 8006d4e:	9341      	streq	r3, [sp, #260]	; 0x104
 8006d50:	220a      	movs	r2, #10
 8006d52:	46ab      	mov	fp, r5
 8006d54:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8006d58:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8006d5c:	2b09      	cmp	r3, #9
 8006d5e:	d91d      	bls.n	8006d9c <__ssvfiscanf_r+0xdc>
 8006d60:	4891      	ldr	r0, [pc, #580]	; (8006fa8 <__ssvfiscanf_r+0x2e8>)
 8006d62:	2203      	movs	r2, #3
 8006d64:	f7f9 fa3c 	bl	80001e0 <memchr>
 8006d68:	b140      	cbz	r0, 8006d7c <__ssvfiscanf_r+0xbc>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	eba0 0009 	sub.w	r0, r0, r9
 8006d70:	fa03 f000 	lsl.w	r0, r3, r0
 8006d74:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006d76:	4318      	orrs	r0, r3
 8006d78:	9041      	str	r0, [sp, #260]	; 0x104
 8006d7a:	465d      	mov	r5, fp
 8006d7c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006d80:	2b78      	cmp	r3, #120	; 0x78
 8006d82:	d806      	bhi.n	8006d92 <__ssvfiscanf_r+0xd2>
 8006d84:	2b57      	cmp	r3, #87	; 0x57
 8006d86:	d810      	bhi.n	8006daa <__ssvfiscanf_r+0xea>
 8006d88:	2b25      	cmp	r3, #37	; 0x25
 8006d8a:	d05c      	beq.n	8006e46 <__ssvfiscanf_r+0x186>
 8006d8c:	d856      	bhi.n	8006e3c <__ssvfiscanf_r+0x17c>
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d074      	beq.n	8006e7c <__ssvfiscanf_r+0x1bc>
 8006d92:	2303      	movs	r3, #3
 8006d94:	9347      	str	r3, [sp, #284]	; 0x11c
 8006d96:	230a      	movs	r3, #10
 8006d98:	9342      	str	r3, [sp, #264]	; 0x108
 8006d9a:	e081      	b.n	8006ea0 <__ssvfiscanf_r+0x1e0>
 8006d9c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8006d9e:	fb02 1303 	mla	r3, r2, r3, r1
 8006da2:	3b30      	subs	r3, #48	; 0x30
 8006da4:	9343      	str	r3, [sp, #268]	; 0x10c
 8006da6:	465d      	mov	r5, fp
 8006da8:	e7d3      	b.n	8006d52 <__ssvfiscanf_r+0x92>
 8006daa:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8006dae:	2a20      	cmp	r2, #32
 8006db0:	d8ef      	bhi.n	8006d92 <__ssvfiscanf_r+0xd2>
 8006db2:	a101      	add	r1, pc, #4	; (adr r1, 8006db8 <__ssvfiscanf_r+0xf8>)
 8006db4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006db8:	08006e8b 	.word	0x08006e8b
 8006dbc:	08006d93 	.word	0x08006d93
 8006dc0:	08006d93 	.word	0x08006d93
 8006dc4:	08006ee9 	.word	0x08006ee9
 8006dc8:	08006d93 	.word	0x08006d93
 8006dcc:	08006d93 	.word	0x08006d93
 8006dd0:	08006d93 	.word	0x08006d93
 8006dd4:	08006d93 	.word	0x08006d93
 8006dd8:	08006d93 	.word	0x08006d93
 8006ddc:	08006d93 	.word	0x08006d93
 8006de0:	08006d93 	.word	0x08006d93
 8006de4:	08006eff 	.word	0x08006eff
 8006de8:	08006ed5 	.word	0x08006ed5
 8006dec:	08006e43 	.word	0x08006e43
 8006df0:	08006e43 	.word	0x08006e43
 8006df4:	08006e43 	.word	0x08006e43
 8006df8:	08006d93 	.word	0x08006d93
 8006dfc:	08006ed9 	.word	0x08006ed9
 8006e00:	08006d93 	.word	0x08006d93
 8006e04:	08006d93 	.word	0x08006d93
 8006e08:	08006d93 	.word	0x08006d93
 8006e0c:	08006d93 	.word	0x08006d93
 8006e10:	08006f0f 	.word	0x08006f0f
 8006e14:	08006ee1 	.word	0x08006ee1
 8006e18:	08006e83 	.word	0x08006e83
 8006e1c:	08006d93 	.word	0x08006d93
 8006e20:	08006d93 	.word	0x08006d93
 8006e24:	08006f0b 	.word	0x08006f0b
 8006e28:	08006d93 	.word	0x08006d93
 8006e2c:	08006ed5 	.word	0x08006ed5
 8006e30:	08006d93 	.word	0x08006d93
 8006e34:	08006d93 	.word	0x08006d93
 8006e38:	08006e8b 	.word	0x08006e8b
 8006e3c:	3b45      	subs	r3, #69	; 0x45
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	d8a7      	bhi.n	8006d92 <__ssvfiscanf_r+0xd2>
 8006e42:	2305      	movs	r3, #5
 8006e44:	e02b      	b.n	8006e9e <__ssvfiscanf_r+0x1de>
 8006e46:	6863      	ldr	r3, [r4, #4]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	dd0d      	ble.n	8006e68 <__ssvfiscanf_r+0x1a8>
 8006e4c:	6823      	ldr	r3, [r4, #0]
 8006e4e:	781a      	ldrb	r2, [r3, #0]
 8006e50:	4552      	cmp	r2, sl
 8006e52:	f040 80a1 	bne.w	8006f98 <__ssvfiscanf_r+0x2d8>
 8006e56:	3301      	adds	r3, #1
 8006e58:	6862      	ldr	r2, [r4, #4]
 8006e5a:	6023      	str	r3, [r4, #0]
 8006e5c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8006e5e:	3a01      	subs	r2, #1
 8006e60:	3301      	adds	r3, #1
 8006e62:	6062      	str	r2, [r4, #4]
 8006e64:	9345      	str	r3, [sp, #276]	; 0x114
 8006e66:	e755      	b.n	8006d14 <__ssvfiscanf_r+0x54>
 8006e68:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006e6a:	4621      	mov	r1, r4
 8006e6c:	4630      	mov	r0, r6
 8006e6e:	4798      	blx	r3
 8006e70:	2800      	cmp	r0, #0
 8006e72:	d0eb      	beq.n	8006e4c <__ssvfiscanf_r+0x18c>
 8006e74:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006e76:	2800      	cmp	r0, #0
 8006e78:	f040 8084 	bne.w	8006f84 <__ssvfiscanf_r+0x2c4>
 8006e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e80:	e086      	b.n	8006f90 <__ssvfiscanf_r+0x2d0>
 8006e82:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006e84:	f042 0220 	orr.w	r2, r2, #32
 8006e88:	9241      	str	r2, [sp, #260]	; 0x104
 8006e8a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e90:	9241      	str	r2, [sp, #260]	; 0x104
 8006e92:	2210      	movs	r2, #16
 8006e94:	2b6f      	cmp	r3, #111	; 0x6f
 8006e96:	9242      	str	r2, [sp, #264]	; 0x108
 8006e98:	bf34      	ite	cc
 8006e9a:	2303      	movcc	r3, #3
 8006e9c:	2304      	movcs	r3, #4
 8006e9e:	9347      	str	r3, [sp, #284]	; 0x11c
 8006ea0:	6863      	ldr	r3, [r4, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	dd41      	ble.n	8006f2a <__ssvfiscanf_r+0x26a>
 8006ea6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006ea8:	0659      	lsls	r1, r3, #25
 8006eaa:	d404      	bmi.n	8006eb6 <__ssvfiscanf_r+0x1f6>
 8006eac:	6823      	ldr	r3, [r4, #0]
 8006eae:	781a      	ldrb	r2, [r3, #0]
 8006eb0:	5cba      	ldrb	r2, [r7, r2]
 8006eb2:	0712      	lsls	r2, r2, #28
 8006eb4:	d440      	bmi.n	8006f38 <__ssvfiscanf_r+0x278>
 8006eb6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	dc4f      	bgt.n	8006f5c <__ssvfiscanf_r+0x29c>
 8006ebc:	466b      	mov	r3, sp
 8006ebe:	4622      	mov	r2, r4
 8006ec0:	a941      	add	r1, sp, #260	; 0x104
 8006ec2:	4630      	mov	r0, r6
 8006ec4:	f000 fa08 	bl	80072d8 <_scanf_chars>
 8006ec8:	2801      	cmp	r0, #1
 8006eca:	d065      	beq.n	8006f98 <__ssvfiscanf_r+0x2d8>
 8006ecc:	2802      	cmp	r0, #2
 8006ece:	f47f af21 	bne.w	8006d14 <__ssvfiscanf_r+0x54>
 8006ed2:	e7cf      	b.n	8006e74 <__ssvfiscanf_r+0x1b4>
 8006ed4:	220a      	movs	r2, #10
 8006ed6:	e7dd      	b.n	8006e94 <__ssvfiscanf_r+0x1d4>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	9342      	str	r3, [sp, #264]	; 0x108
 8006edc:	2303      	movs	r3, #3
 8006ede:	e7de      	b.n	8006e9e <__ssvfiscanf_r+0x1de>
 8006ee0:	2308      	movs	r3, #8
 8006ee2:	9342      	str	r3, [sp, #264]	; 0x108
 8006ee4:	2304      	movs	r3, #4
 8006ee6:	e7da      	b.n	8006e9e <__ssvfiscanf_r+0x1de>
 8006ee8:	4629      	mov	r1, r5
 8006eea:	4640      	mov	r0, r8
 8006eec:	f000 fb62 	bl	80075b4 <__sccl>
 8006ef0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006ef2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ef6:	9341      	str	r3, [sp, #260]	; 0x104
 8006ef8:	4605      	mov	r5, r0
 8006efa:	2301      	movs	r3, #1
 8006efc:	e7cf      	b.n	8006e9e <__ssvfiscanf_r+0x1de>
 8006efe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006f00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f04:	9341      	str	r3, [sp, #260]	; 0x104
 8006f06:	2300      	movs	r3, #0
 8006f08:	e7c9      	b.n	8006e9e <__ssvfiscanf_r+0x1de>
 8006f0a:	2302      	movs	r3, #2
 8006f0c:	e7c7      	b.n	8006e9e <__ssvfiscanf_r+0x1de>
 8006f0e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8006f10:	06c3      	lsls	r3, r0, #27
 8006f12:	f53f aeff 	bmi.w	8006d14 <__ssvfiscanf_r+0x54>
 8006f16:	9b00      	ldr	r3, [sp, #0]
 8006f18:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006f1a:	1d19      	adds	r1, r3, #4
 8006f1c:	9100      	str	r1, [sp, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	07c0      	lsls	r0, r0, #31
 8006f22:	bf4c      	ite	mi
 8006f24:	801a      	strhmi	r2, [r3, #0]
 8006f26:	601a      	strpl	r2, [r3, #0]
 8006f28:	e6f4      	b.n	8006d14 <__ssvfiscanf_r+0x54>
 8006f2a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006f2c:	4621      	mov	r1, r4
 8006f2e:	4630      	mov	r0, r6
 8006f30:	4798      	blx	r3
 8006f32:	2800      	cmp	r0, #0
 8006f34:	d0b7      	beq.n	8006ea6 <__ssvfiscanf_r+0x1e6>
 8006f36:	e79d      	b.n	8006e74 <__ssvfiscanf_r+0x1b4>
 8006f38:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006f3a:	3201      	adds	r2, #1
 8006f3c:	9245      	str	r2, [sp, #276]	; 0x114
 8006f3e:	6862      	ldr	r2, [r4, #4]
 8006f40:	3a01      	subs	r2, #1
 8006f42:	2a00      	cmp	r2, #0
 8006f44:	6062      	str	r2, [r4, #4]
 8006f46:	dd02      	ble.n	8006f4e <__ssvfiscanf_r+0x28e>
 8006f48:	3301      	adds	r3, #1
 8006f4a:	6023      	str	r3, [r4, #0]
 8006f4c:	e7ae      	b.n	8006eac <__ssvfiscanf_r+0x1ec>
 8006f4e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8006f50:	4621      	mov	r1, r4
 8006f52:	4630      	mov	r0, r6
 8006f54:	4798      	blx	r3
 8006f56:	2800      	cmp	r0, #0
 8006f58:	d0a8      	beq.n	8006eac <__ssvfiscanf_r+0x1ec>
 8006f5a:	e78b      	b.n	8006e74 <__ssvfiscanf_r+0x1b4>
 8006f5c:	2b04      	cmp	r3, #4
 8006f5e:	dc06      	bgt.n	8006f6e <__ssvfiscanf_r+0x2ae>
 8006f60:	466b      	mov	r3, sp
 8006f62:	4622      	mov	r2, r4
 8006f64:	a941      	add	r1, sp, #260	; 0x104
 8006f66:	4630      	mov	r0, r6
 8006f68:	f000 fa0e 	bl	8007388 <_scanf_i>
 8006f6c:	e7ac      	b.n	8006ec8 <__ssvfiscanf_r+0x208>
 8006f6e:	4b0f      	ldr	r3, [pc, #60]	; (8006fac <__ssvfiscanf_r+0x2ec>)
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f43f aecf 	beq.w	8006d14 <__ssvfiscanf_r+0x54>
 8006f76:	466b      	mov	r3, sp
 8006f78:	4622      	mov	r2, r4
 8006f7a:	a941      	add	r1, sp, #260	; 0x104
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	f3af 8000 	nop.w
 8006f82:	e7a1      	b.n	8006ec8 <__ssvfiscanf_r+0x208>
 8006f84:	89a3      	ldrh	r3, [r4, #12]
 8006f86:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006f8a:	bf18      	it	ne
 8006f8c:	f04f 30ff 	movne.w	r0, #4294967295
 8006f90:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8006f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f98:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006f9a:	e7f9      	b.n	8006f90 <__ssvfiscanf_r+0x2d0>
 8006f9c:	08006c0d 	.word	0x08006c0d
 8006fa0:	08006c87 	.word	0x08006c87
 8006fa4:	08007bb7 	.word	0x08007bb7
 8006fa8:	08007b6e 	.word	0x08007b6e
 8006fac:	00000000 	.word	0x00000000

08006fb0 <_printf_common>:
 8006fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fb4:	4616      	mov	r6, r2
 8006fb6:	4699      	mov	r9, r3
 8006fb8:	688a      	ldr	r2, [r1, #8]
 8006fba:	690b      	ldr	r3, [r1, #16]
 8006fbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	bfb8      	it	lt
 8006fc4:	4613      	movlt	r3, r2
 8006fc6:	6033      	str	r3, [r6, #0]
 8006fc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fcc:	4607      	mov	r7, r0
 8006fce:	460c      	mov	r4, r1
 8006fd0:	b10a      	cbz	r2, 8006fd6 <_printf_common+0x26>
 8006fd2:	3301      	adds	r3, #1
 8006fd4:	6033      	str	r3, [r6, #0]
 8006fd6:	6823      	ldr	r3, [r4, #0]
 8006fd8:	0699      	lsls	r1, r3, #26
 8006fda:	bf42      	ittt	mi
 8006fdc:	6833      	ldrmi	r3, [r6, #0]
 8006fde:	3302      	addmi	r3, #2
 8006fe0:	6033      	strmi	r3, [r6, #0]
 8006fe2:	6825      	ldr	r5, [r4, #0]
 8006fe4:	f015 0506 	ands.w	r5, r5, #6
 8006fe8:	d106      	bne.n	8006ff8 <_printf_common+0x48>
 8006fea:	f104 0a19 	add.w	sl, r4, #25
 8006fee:	68e3      	ldr	r3, [r4, #12]
 8006ff0:	6832      	ldr	r2, [r6, #0]
 8006ff2:	1a9b      	subs	r3, r3, r2
 8006ff4:	42ab      	cmp	r3, r5
 8006ff6:	dc26      	bgt.n	8007046 <_printf_common+0x96>
 8006ff8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ffc:	1e13      	subs	r3, r2, #0
 8006ffe:	6822      	ldr	r2, [r4, #0]
 8007000:	bf18      	it	ne
 8007002:	2301      	movne	r3, #1
 8007004:	0692      	lsls	r2, r2, #26
 8007006:	d42b      	bmi.n	8007060 <_printf_common+0xb0>
 8007008:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800700c:	4649      	mov	r1, r9
 800700e:	4638      	mov	r0, r7
 8007010:	47c0      	blx	r8
 8007012:	3001      	adds	r0, #1
 8007014:	d01e      	beq.n	8007054 <_printf_common+0xa4>
 8007016:	6823      	ldr	r3, [r4, #0]
 8007018:	68e5      	ldr	r5, [r4, #12]
 800701a:	6832      	ldr	r2, [r6, #0]
 800701c:	f003 0306 	and.w	r3, r3, #6
 8007020:	2b04      	cmp	r3, #4
 8007022:	bf08      	it	eq
 8007024:	1aad      	subeq	r5, r5, r2
 8007026:	68a3      	ldr	r3, [r4, #8]
 8007028:	6922      	ldr	r2, [r4, #16]
 800702a:	bf0c      	ite	eq
 800702c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007030:	2500      	movne	r5, #0
 8007032:	4293      	cmp	r3, r2
 8007034:	bfc4      	itt	gt
 8007036:	1a9b      	subgt	r3, r3, r2
 8007038:	18ed      	addgt	r5, r5, r3
 800703a:	2600      	movs	r6, #0
 800703c:	341a      	adds	r4, #26
 800703e:	42b5      	cmp	r5, r6
 8007040:	d11a      	bne.n	8007078 <_printf_common+0xc8>
 8007042:	2000      	movs	r0, #0
 8007044:	e008      	b.n	8007058 <_printf_common+0xa8>
 8007046:	2301      	movs	r3, #1
 8007048:	4652      	mov	r2, sl
 800704a:	4649      	mov	r1, r9
 800704c:	4638      	mov	r0, r7
 800704e:	47c0      	blx	r8
 8007050:	3001      	adds	r0, #1
 8007052:	d103      	bne.n	800705c <_printf_common+0xac>
 8007054:	f04f 30ff 	mov.w	r0, #4294967295
 8007058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800705c:	3501      	adds	r5, #1
 800705e:	e7c6      	b.n	8006fee <_printf_common+0x3e>
 8007060:	18e1      	adds	r1, r4, r3
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	2030      	movs	r0, #48	; 0x30
 8007066:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800706a:	4422      	add	r2, r4
 800706c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007070:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007074:	3302      	adds	r3, #2
 8007076:	e7c7      	b.n	8007008 <_printf_common+0x58>
 8007078:	2301      	movs	r3, #1
 800707a:	4622      	mov	r2, r4
 800707c:	4649      	mov	r1, r9
 800707e:	4638      	mov	r0, r7
 8007080:	47c0      	blx	r8
 8007082:	3001      	adds	r0, #1
 8007084:	d0e6      	beq.n	8007054 <_printf_common+0xa4>
 8007086:	3601      	adds	r6, #1
 8007088:	e7d9      	b.n	800703e <_printf_common+0x8e>
	...

0800708c <_printf_i>:
 800708c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007090:	460c      	mov	r4, r1
 8007092:	4691      	mov	r9, r2
 8007094:	7e27      	ldrb	r7, [r4, #24]
 8007096:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007098:	2f78      	cmp	r7, #120	; 0x78
 800709a:	4680      	mov	r8, r0
 800709c:	469a      	mov	sl, r3
 800709e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070a2:	d807      	bhi.n	80070b4 <_printf_i+0x28>
 80070a4:	2f62      	cmp	r7, #98	; 0x62
 80070a6:	d80a      	bhi.n	80070be <_printf_i+0x32>
 80070a8:	2f00      	cmp	r7, #0
 80070aa:	f000 80d8 	beq.w	800725e <_printf_i+0x1d2>
 80070ae:	2f58      	cmp	r7, #88	; 0x58
 80070b0:	f000 80a3 	beq.w	80071fa <_printf_i+0x16e>
 80070b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80070b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070bc:	e03a      	b.n	8007134 <_printf_i+0xa8>
 80070be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070c2:	2b15      	cmp	r3, #21
 80070c4:	d8f6      	bhi.n	80070b4 <_printf_i+0x28>
 80070c6:	a001      	add	r0, pc, #4	; (adr r0, 80070cc <_printf_i+0x40>)
 80070c8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80070cc:	08007125 	.word	0x08007125
 80070d0:	08007139 	.word	0x08007139
 80070d4:	080070b5 	.word	0x080070b5
 80070d8:	080070b5 	.word	0x080070b5
 80070dc:	080070b5 	.word	0x080070b5
 80070e0:	080070b5 	.word	0x080070b5
 80070e4:	08007139 	.word	0x08007139
 80070e8:	080070b5 	.word	0x080070b5
 80070ec:	080070b5 	.word	0x080070b5
 80070f0:	080070b5 	.word	0x080070b5
 80070f4:	080070b5 	.word	0x080070b5
 80070f8:	08007245 	.word	0x08007245
 80070fc:	08007169 	.word	0x08007169
 8007100:	08007227 	.word	0x08007227
 8007104:	080070b5 	.word	0x080070b5
 8007108:	080070b5 	.word	0x080070b5
 800710c:	08007267 	.word	0x08007267
 8007110:	080070b5 	.word	0x080070b5
 8007114:	08007169 	.word	0x08007169
 8007118:	080070b5 	.word	0x080070b5
 800711c:	080070b5 	.word	0x080070b5
 8007120:	0800722f 	.word	0x0800722f
 8007124:	680b      	ldr	r3, [r1, #0]
 8007126:	1d1a      	adds	r2, r3, #4
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	600a      	str	r2, [r1, #0]
 800712c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007130:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007134:	2301      	movs	r3, #1
 8007136:	e0a3      	b.n	8007280 <_printf_i+0x1f4>
 8007138:	6825      	ldr	r5, [r4, #0]
 800713a:	6808      	ldr	r0, [r1, #0]
 800713c:	062e      	lsls	r6, r5, #24
 800713e:	f100 0304 	add.w	r3, r0, #4
 8007142:	d50a      	bpl.n	800715a <_printf_i+0xce>
 8007144:	6805      	ldr	r5, [r0, #0]
 8007146:	600b      	str	r3, [r1, #0]
 8007148:	2d00      	cmp	r5, #0
 800714a:	da03      	bge.n	8007154 <_printf_i+0xc8>
 800714c:	232d      	movs	r3, #45	; 0x2d
 800714e:	426d      	negs	r5, r5
 8007150:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007154:	485e      	ldr	r0, [pc, #376]	; (80072d0 <_printf_i+0x244>)
 8007156:	230a      	movs	r3, #10
 8007158:	e019      	b.n	800718e <_printf_i+0x102>
 800715a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800715e:	6805      	ldr	r5, [r0, #0]
 8007160:	600b      	str	r3, [r1, #0]
 8007162:	bf18      	it	ne
 8007164:	b22d      	sxthne	r5, r5
 8007166:	e7ef      	b.n	8007148 <_printf_i+0xbc>
 8007168:	680b      	ldr	r3, [r1, #0]
 800716a:	6825      	ldr	r5, [r4, #0]
 800716c:	1d18      	adds	r0, r3, #4
 800716e:	6008      	str	r0, [r1, #0]
 8007170:	0628      	lsls	r0, r5, #24
 8007172:	d501      	bpl.n	8007178 <_printf_i+0xec>
 8007174:	681d      	ldr	r5, [r3, #0]
 8007176:	e002      	b.n	800717e <_printf_i+0xf2>
 8007178:	0669      	lsls	r1, r5, #25
 800717a:	d5fb      	bpl.n	8007174 <_printf_i+0xe8>
 800717c:	881d      	ldrh	r5, [r3, #0]
 800717e:	4854      	ldr	r0, [pc, #336]	; (80072d0 <_printf_i+0x244>)
 8007180:	2f6f      	cmp	r7, #111	; 0x6f
 8007182:	bf0c      	ite	eq
 8007184:	2308      	moveq	r3, #8
 8007186:	230a      	movne	r3, #10
 8007188:	2100      	movs	r1, #0
 800718a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800718e:	6866      	ldr	r6, [r4, #4]
 8007190:	60a6      	str	r6, [r4, #8]
 8007192:	2e00      	cmp	r6, #0
 8007194:	bfa2      	ittt	ge
 8007196:	6821      	ldrge	r1, [r4, #0]
 8007198:	f021 0104 	bicge.w	r1, r1, #4
 800719c:	6021      	strge	r1, [r4, #0]
 800719e:	b90d      	cbnz	r5, 80071a4 <_printf_i+0x118>
 80071a0:	2e00      	cmp	r6, #0
 80071a2:	d04d      	beq.n	8007240 <_printf_i+0x1b4>
 80071a4:	4616      	mov	r6, r2
 80071a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80071aa:	fb03 5711 	mls	r7, r3, r1, r5
 80071ae:	5dc7      	ldrb	r7, [r0, r7]
 80071b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071b4:	462f      	mov	r7, r5
 80071b6:	42bb      	cmp	r3, r7
 80071b8:	460d      	mov	r5, r1
 80071ba:	d9f4      	bls.n	80071a6 <_printf_i+0x11a>
 80071bc:	2b08      	cmp	r3, #8
 80071be:	d10b      	bne.n	80071d8 <_printf_i+0x14c>
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	07df      	lsls	r7, r3, #31
 80071c4:	d508      	bpl.n	80071d8 <_printf_i+0x14c>
 80071c6:	6923      	ldr	r3, [r4, #16]
 80071c8:	6861      	ldr	r1, [r4, #4]
 80071ca:	4299      	cmp	r1, r3
 80071cc:	bfde      	ittt	le
 80071ce:	2330      	movle	r3, #48	; 0x30
 80071d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071d8:	1b92      	subs	r2, r2, r6
 80071da:	6122      	str	r2, [r4, #16]
 80071dc:	f8cd a000 	str.w	sl, [sp]
 80071e0:	464b      	mov	r3, r9
 80071e2:	aa03      	add	r2, sp, #12
 80071e4:	4621      	mov	r1, r4
 80071e6:	4640      	mov	r0, r8
 80071e8:	f7ff fee2 	bl	8006fb0 <_printf_common>
 80071ec:	3001      	adds	r0, #1
 80071ee:	d14c      	bne.n	800728a <_printf_i+0x1fe>
 80071f0:	f04f 30ff 	mov.w	r0, #4294967295
 80071f4:	b004      	add	sp, #16
 80071f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071fa:	4835      	ldr	r0, [pc, #212]	; (80072d0 <_printf_i+0x244>)
 80071fc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007200:	6823      	ldr	r3, [r4, #0]
 8007202:	680e      	ldr	r6, [r1, #0]
 8007204:	061f      	lsls	r7, r3, #24
 8007206:	f856 5b04 	ldr.w	r5, [r6], #4
 800720a:	600e      	str	r6, [r1, #0]
 800720c:	d514      	bpl.n	8007238 <_printf_i+0x1ac>
 800720e:	07d9      	lsls	r1, r3, #31
 8007210:	bf44      	itt	mi
 8007212:	f043 0320 	orrmi.w	r3, r3, #32
 8007216:	6023      	strmi	r3, [r4, #0]
 8007218:	b91d      	cbnz	r5, 8007222 <_printf_i+0x196>
 800721a:	6823      	ldr	r3, [r4, #0]
 800721c:	f023 0320 	bic.w	r3, r3, #32
 8007220:	6023      	str	r3, [r4, #0]
 8007222:	2310      	movs	r3, #16
 8007224:	e7b0      	b.n	8007188 <_printf_i+0xfc>
 8007226:	6823      	ldr	r3, [r4, #0]
 8007228:	f043 0320 	orr.w	r3, r3, #32
 800722c:	6023      	str	r3, [r4, #0]
 800722e:	2378      	movs	r3, #120	; 0x78
 8007230:	4828      	ldr	r0, [pc, #160]	; (80072d4 <_printf_i+0x248>)
 8007232:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007236:	e7e3      	b.n	8007200 <_printf_i+0x174>
 8007238:	065e      	lsls	r6, r3, #25
 800723a:	bf48      	it	mi
 800723c:	b2ad      	uxthmi	r5, r5
 800723e:	e7e6      	b.n	800720e <_printf_i+0x182>
 8007240:	4616      	mov	r6, r2
 8007242:	e7bb      	b.n	80071bc <_printf_i+0x130>
 8007244:	680b      	ldr	r3, [r1, #0]
 8007246:	6826      	ldr	r6, [r4, #0]
 8007248:	6960      	ldr	r0, [r4, #20]
 800724a:	1d1d      	adds	r5, r3, #4
 800724c:	600d      	str	r5, [r1, #0]
 800724e:	0635      	lsls	r5, r6, #24
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	d501      	bpl.n	8007258 <_printf_i+0x1cc>
 8007254:	6018      	str	r0, [r3, #0]
 8007256:	e002      	b.n	800725e <_printf_i+0x1d2>
 8007258:	0671      	lsls	r1, r6, #25
 800725a:	d5fb      	bpl.n	8007254 <_printf_i+0x1c8>
 800725c:	8018      	strh	r0, [r3, #0]
 800725e:	2300      	movs	r3, #0
 8007260:	6123      	str	r3, [r4, #16]
 8007262:	4616      	mov	r6, r2
 8007264:	e7ba      	b.n	80071dc <_printf_i+0x150>
 8007266:	680b      	ldr	r3, [r1, #0]
 8007268:	1d1a      	adds	r2, r3, #4
 800726a:	600a      	str	r2, [r1, #0]
 800726c:	681e      	ldr	r6, [r3, #0]
 800726e:	6862      	ldr	r2, [r4, #4]
 8007270:	2100      	movs	r1, #0
 8007272:	4630      	mov	r0, r6
 8007274:	f7f8 ffb4 	bl	80001e0 <memchr>
 8007278:	b108      	cbz	r0, 800727e <_printf_i+0x1f2>
 800727a:	1b80      	subs	r0, r0, r6
 800727c:	6060      	str	r0, [r4, #4]
 800727e:	6863      	ldr	r3, [r4, #4]
 8007280:	6123      	str	r3, [r4, #16]
 8007282:	2300      	movs	r3, #0
 8007284:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007288:	e7a8      	b.n	80071dc <_printf_i+0x150>
 800728a:	6923      	ldr	r3, [r4, #16]
 800728c:	4632      	mov	r2, r6
 800728e:	4649      	mov	r1, r9
 8007290:	4640      	mov	r0, r8
 8007292:	47d0      	blx	sl
 8007294:	3001      	adds	r0, #1
 8007296:	d0ab      	beq.n	80071f0 <_printf_i+0x164>
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	079b      	lsls	r3, r3, #30
 800729c:	d413      	bmi.n	80072c6 <_printf_i+0x23a>
 800729e:	68e0      	ldr	r0, [r4, #12]
 80072a0:	9b03      	ldr	r3, [sp, #12]
 80072a2:	4298      	cmp	r0, r3
 80072a4:	bfb8      	it	lt
 80072a6:	4618      	movlt	r0, r3
 80072a8:	e7a4      	b.n	80071f4 <_printf_i+0x168>
 80072aa:	2301      	movs	r3, #1
 80072ac:	4632      	mov	r2, r6
 80072ae:	4649      	mov	r1, r9
 80072b0:	4640      	mov	r0, r8
 80072b2:	47d0      	blx	sl
 80072b4:	3001      	adds	r0, #1
 80072b6:	d09b      	beq.n	80071f0 <_printf_i+0x164>
 80072b8:	3501      	adds	r5, #1
 80072ba:	68e3      	ldr	r3, [r4, #12]
 80072bc:	9903      	ldr	r1, [sp, #12]
 80072be:	1a5b      	subs	r3, r3, r1
 80072c0:	42ab      	cmp	r3, r5
 80072c2:	dcf2      	bgt.n	80072aa <_printf_i+0x21e>
 80072c4:	e7eb      	b.n	800729e <_printf_i+0x212>
 80072c6:	2500      	movs	r5, #0
 80072c8:	f104 0619 	add.w	r6, r4, #25
 80072cc:	e7f5      	b.n	80072ba <_printf_i+0x22e>
 80072ce:	bf00      	nop
 80072d0:	08007b79 	.word	0x08007b79
 80072d4:	08007b8a 	.word	0x08007b8a

080072d8 <_scanf_chars>:
 80072d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072dc:	4615      	mov	r5, r2
 80072de:	688a      	ldr	r2, [r1, #8]
 80072e0:	4680      	mov	r8, r0
 80072e2:	460c      	mov	r4, r1
 80072e4:	b932      	cbnz	r2, 80072f4 <_scanf_chars+0x1c>
 80072e6:	698a      	ldr	r2, [r1, #24]
 80072e8:	2a00      	cmp	r2, #0
 80072ea:	bf0c      	ite	eq
 80072ec:	2201      	moveq	r2, #1
 80072ee:	f04f 32ff 	movne.w	r2, #4294967295
 80072f2:	608a      	str	r2, [r1, #8]
 80072f4:	6822      	ldr	r2, [r4, #0]
 80072f6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8007384 <_scanf_chars+0xac>
 80072fa:	06d1      	lsls	r1, r2, #27
 80072fc:	bf5f      	itttt	pl
 80072fe:	681a      	ldrpl	r2, [r3, #0]
 8007300:	1d11      	addpl	r1, r2, #4
 8007302:	6019      	strpl	r1, [r3, #0]
 8007304:	6816      	ldrpl	r6, [r2, #0]
 8007306:	2700      	movs	r7, #0
 8007308:	69a0      	ldr	r0, [r4, #24]
 800730a:	b188      	cbz	r0, 8007330 <_scanf_chars+0x58>
 800730c:	2801      	cmp	r0, #1
 800730e:	d107      	bne.n	8007320 <_scanf_chars+0x48>
 8007310:	682b      	ldr	r3, [r5, #0]
 8007312:	781a      	ldrb	r2, [r3, #0]
 8007314:	6963      	ldr	r3, [r4, #20]
 8007316:	5c9b      	ldrb	r3, [r3, r2]
 8007318:	b953      	cbnz	r3, 8007330 <_scanf_chars+0x58>
 800731a:	bb27      	cbnz	r7, 8007366 <_scanf_chars+0x8e>
 800731c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007320:	2802      	cmp	r0, #2
 8007322:	d120      	bne.n	8007366 <_scanf_chars+0x8e>
 8007324:	682b      	ldr	r3, [r5, #0]
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	f813 3009 	ldrb.w	r3, [r3, r9]
 800732c:	071b      	lsls	r3, r3, #28
 800732e:	d41a      	bmi.n	8007366 <_scanf_chars+0x8e>
 8007330:	6823      	ldr	r3, [r4, #0]
 8007332:	06da      	lsls	r2, r3, #27
 8007334:	bf5e      	ittt	pl
 8007336:	682b      	ldrpl	r3, [r5, #0]
 8007338:	781b      	ldrbpl	r3, [r3, #0]
 800733a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800733e:	682a      	ldr	r2, [r5, #0]
 8007340:	686b      	ldr	r3, [r5, #4]
 8007342:	3201      	adds	r2, #1
 8007344:	602a      	str	r2, [r5, #0]
 8007346:	68a2      	ldr	r2, [r4, #8]
 8007348:	3b01      	subs	r3, #1
 800734a:	3a01      	subs	r2, #1
 800734c:	606b      	str	r3, [r5, #4]
 800734e:	3701      	adds	r7, #1
 8007350:	60a2      	str	r2, [r4, #8]
 8007352:	b142      	cbz	r2, 8007366 <_scanf_chars+0x8e>
 8007354:	2b00      	cmp	r3, #0
 8007356:	dcd7      	bgt.n	8007308 <_scanf_chars+0x30>
 8007358:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800735c:	4629      	mov	r1, r5
 800735e:	4640      	mov	r0, r8
 8007360:	4798      	blx	r3
 8007362:	2800      	cmp	r0, #0
 8007364:	d0d0      	beq.n	8007308 <_scanf_chars+0x30>
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	f013 0310 	ands.w	r3, r3, #16
 800736c:	d105      	bne.n	800737a <_scanf_chars+0xa2>
 800736e:	68e2      	ldr	r2, [r4, #12]
 8007370:	3201      	adds	r2, #1
 8007372:	60e2      	str	r2, [r4, #12]
 8007374:	69a2      	ldr	r2, [r4, #24]
 8007376:	b102      	cbz	r2, 800737a <_scanf_chars+0xa2>
 8007378:	7033      	strb	r3, [r6, #0]
 800737a:	6923      	ldr	r3, [r4, #16]
 800737c:	441f      	add	r7, r3
 800737e:	6127      	str	r7, [r4, #16]
 8007380:	2000      	movs	r0, #0
 8007382:	e7cb      	b.n	800731c <_scanf_chars+0x44>
 8007384:	08007bb7 	.word	0x08007bb7

08007388 <_scanf_i>:
 8007388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800738c:	4698      	mov	r8, r3
 800738e:	4b74      	ldr	r3, [pc, #464]	; (8007560 <_scanf_i+0x1d8>)
 8007390:	460c      	mov	r4, r1
 8007392:	4682      	mov	sl, r0
 8007394:	4616      	mov	r6, r2
 8007396:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800739a:	b087      	sub	sp, #28
 800739c:	ab03      	add	r3, sp, #12
 800739e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80073a2:	4b70      	ldr	r3, [pc, #448]	; (8007564 <_scanf_i+0x1dc>)
 80073a4:	69a1      	ldr	r1, [r4, #24]
 80073a6:	4a70      	ldr	r2, [pc, #448]	; (8007568 <_scanf_i+0x1e0>)
 80073a8:	2903      	cmp	r1, #3
 80073aa:	bf18      	it	ne
 80073ac:	461a      	movne	r2, r3
 80073ae:	68a3      	ldr	r3, [r4, #8]
 80073b0:	9201      	str	r2, [sp, #4]
 80073b2:	1e5a      	subs	r2, r3, #1
 80073b4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80073b8:	bf88      	it	hi
 80073ba:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80073be:	4627      	mov	r7, r4
 80073c0:	bf82      	ittt	hi
 80073c2:	eb03 0905 	addhi.w	r9, r3, r5
 80073c6:	f240 135d 	movwhi	r3, #349	; 0x15d
 80073ca:	60a3      	strhi	r3, [r4, #8]
 80073cc:	f857 3b1c 	ldr.w	r3, [r7], #28
 80073d0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80073d4:	bf98      	it	ls
 80073d6:	f04f 0900 	movls.w	r9, #0
 80073da:	6023      	str	r3, [r4, #0]
 80073dc:	463d      	mov	r5, r7
 80073de:	f04f 0b00 	mov.w	fp, #0
 80073e2:	6831      	ldr	r1, [r6, #0]
 80073e4:	ab03      	add	r3, sp, #12
 80073e6:	7809      	ldrb	r1, [r1, #0]
 80073e8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80073ec:	2202      	movs	r2, #2
 80073ee:	f7f8 fef7 	bl	80001e0 <memchr>
 80073f2:	b328      	cbz	r0, 8007440 <_scanf_i+0xb8>
 80073f4:	f1bb 0f01 	cmp.w	fp, #1
 80073f8:	d159      	bne.n	80074ae <_scanf_i+0x126>
 80073fa:	6862      	ldr	r2, [r4, #4]
 80073fc:	b92a      	cbnz	r2, 800740a <_scanf_i+0x82>
 80073fe:	6822      	ldr	r2, [r4, #0]
 8007400:	2308      	movs	r3, #8
 8007402:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007406:	6063      	str	r3, [r4, #4]
 8007408:	6022      	str	r2, [r4, #0]
 800740a:	6822      	ldr	r2, [r4, #0]
 800740c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8007410:	6022      	str	r2, [r4, #0]
 8007412:	68a2      	ldr	r2, [r4, #8]
 8007414:	1e51      	subs	r1, r2, #1
 8007416:	60a1      	str	r1, [r4, #8]
 8007418:	b192      	cbz	r2, 8007440 <_scanf_i+0xb8>
 800741a:	6832      	ldr	r2, [r6, #0]
 800741c:	1c51      	adds	r1, r2, #1
 800741e:	6031      	str	r1, [r6, #0]
 8007420:	7812      	ldrb	r2, [r2, #0]
 8007422:	f805 2b01 	strb.w	r2, [r5], #1
 8007426:	6872      	ldr	r2, [r6, #4]
 8007428:	3a01      	subs	r2, #1
 800742a:	2a00      	cmp	r2, #0
 800742c:	6072      	str	r2, [r6, #4]
 800742e:	dc07      	bgt.n	8007440 <_scanf_i+0xb8>
 8007430:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8007434:	4631      	mov	r1, r6
 8007436:	4650      	mov	r0, sl
 8007438:	4790      	blx	r2
 800743a:	2800      	cmp	r0, #0
 800743c:	f040 8085 	bne.w	800754a <_scanf_i+0x1c2>
 8007440:	f10b 0b01 	add.w	fp, fp, #1
 8007444:	f1bb 0f03 	cmp.w	fp, #3
 8007448:	d1cb      	bne.n	80073e2 <_scanf_i+0x5a>
 800744a:	6863      	ldr	r3, [r4, #4]
 800744c:	b90b      	cbnz	r3, 8007452 <_scanf_i+0xca>
 800744e:	230a      	movs	r3, #10
 8007450:	6063      	str	r3, [r4, #4]
 8007452:	6863      	ldr	r3, [r4, #4]
 8007454:	4945      	ldr	r1, [pc, #276]	; (800756c <_scanf_i+0x1e4>)
 8007456:	6960      	ldr	r0, [r4, #20]
 8007458:	1ac9      	subs	r1, r1, r3
 800745a:	f000 f8ab 	bl	80075b4 <__sccl>
 800745e:	f04f 0b00 	mov.w	fp, #0
 8007462:	68a3      	ldr	r3, [r4, #8]
 8007464:	6822      	ldr	r2, [r4, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d03d      	beq.n	80074e6 <_scanf_i+0x15e>
 800746a:	6831      	ldr	r1, [r6, #0]
 800746c:	6960      	ldr	r0, [r4, #20]
 800746e:	f891 c000 	ldrb.w	ip, [r1]
 8007472:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007476:	2800      	cmp	r0, #0
 8007478:	d035      	beq.n	80074e6 <_scanf_i+0x15e>
 800747a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800747e:	d124      	bne.n	80074ca <_scanf_i+0x142>
 8007480:	0510      	lsls	r0, r2, #20
 8007482:	d522      	bpl.n	80074ca <_scanf_i+0x142>
 8007484:	f10b 0b01 	add.w	fp, fp, #1
 8007488:	f1b9 0f00 	cmp.w	r9, #0
 800748c:	d003      	beq.n	8007496 <_scanf_i+0x10e>
 800748e:	3301      	adds	r3, #1
 8007490:	f109 39ff 	add.w	r9, r9, #4294967295
 8007494:	60a3      	str	r3, [r4, #8]
 8007496:	6873      	ldr	r3, [r6, #4]
 8007498:	3b01      	subs	r3, #1
 800749a:	2b00      	cmp	r3, #0
 800749c:	6073      	str	r3, [r6, #4]
 800749e:	dd1b      	ble.n	80074d8 <_scanf_i+0x150>
 80074a0:	6833      	ldr	r3, [r6, #0]
 80074a2:	3301      	adds	r3, #1
 80074a4:	6033      	str	r3, [r6, #0]
 80074a6:	68a3      	ldr	r3, [r4, #8]
 80074a8:	3b01      	subs	r3, #1
 80074aa:	60a3      	str	r3, [r4, #8]
 80074ac:	e7d9      	b.n	8007462 <_scanf_i+0xda>
 80074ae:	f1bb 0f02 	cmp.w	fp, #2
 80074b2:	d1ae      	bne.n	8007412 <_scanf_i+0x8a>
 80074b4:	6822      	ldr	r2, [r4, #0]
 80074b6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80074ba:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80074be:	d1bf      	bne.n	8007440 <_scanf_i+0xb8>
 80074c0:	2310      	movs	r3, #16
 80074c2:	6063      	str	r3, [r4, #4]
 80074c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074c8:	e7a2      	b.n	8007410 <_scanf_i+0x88>
 80074ca:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80074ce:	6022      	str	r2, [r4, #0]
 80074d0:	780b      	ldrb	r3, [r1, #0]
 80074d2:	f805 3b01 	strb.w	r3, [r5], #1
 80074d6:	e7de      	b.n	8007496 <_scanf_i+0x10e>
 80074d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80074dc:	4631      	mov	r1, r6
 80074de:	4650      	mov	r0, sl
 80074e0:	4798      	blx	r3
 80074e2:	2800      	cmp	r0, #0
 80074e4:	d0df      	beq.n	80074a6 <_scanf_i+0x11e>
 80074e6:	6823      	ldr	r3, [r4, #0]
 80074e8:	05d9      	lsls	r1, r3, #23
 80074ea:	d50d      	bpl.n	8007508 <_scanf_i+0x180>
 80074ec:	42bd      	cmp	r5, r7
 80074ee:	d909      	bls.n	8007504 <_scanf_i+0x17c>
 80074f0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80074f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80074f8:	4632      	mov	r2, r6
 80074fa:	4650      	mov	r0, sl
 80074fc:	4798      	blx	r3
 80074fe:	f105 39ff 	add.w	r9, r5, #4294967295
 8007502:	464d      	mov	r5, r9
 8007504:	42bd      	cmp	r5, r7
 8007506:	d028      	beq.n	800755a <_scanf_i+0x1d2>
 8007508:	6822      	ldr	r2, [r4, #0]
 800750a:	f012 0210 	ands.w	r2, r2, #16
 800750e:	d113      	bne.n	8007538 <_scanf_i+0x1b0>
 8007510:	702a      	strb	r2, [r5, #0]
 8007512:	6863      	ldr	r3, [r4, #4]
 8007514:	9e01      	ldr	r6, [sp, #4]
 8007516:	4639      	mov	r1, r7
 8007518:	4650      	mov	r0, sl
 800751a:	47b0      	blx	r6
 800751c:	f8d8 3000 	ldr.w	r3, [r8]
 8007520:	6821      	ldr	r1, [r4, #0]
 8007522:	1d1a      	adds	r2, r3, #4
 8007524:	f8c8 2000 	str.w	r2, [r8]
 8007528:	f011 0f20 	tst.w	r1, #32
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	d00f      	beq.n	8007550 <_scanf_i+0x1c8>
 8007530:	6018      	str	r0, [r3, #0]
 8007532:	68e3      	ldr	r3, [r4, #12]
 8007534:	3301      	adds	r3, #1
 8007536:	60e3      	str	r3, [r4, #12]
 8007538:	1bed      	subs	r5, r5, r7
 800753a:	44ab      	add	fp, r5
 800753c:	6925      	ldr	r5, [r4, #16]
 800753e:	445d      	add	r5, fp
 8007540:	6125      	str	r5, [r4, #16]
 8007542:	2000      	movs	r0, #0
 8007544:	b007      	add	sp, #28
 8007546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800754a:	f04f 0b00 	mov.w	fp, #0
 800754e:	e7ca      	b.n	80074e6 <_scanf_i+0x15e>
 8007550:	07ca      	lsls	r2, r1, #31
 8007552:	bf4c      	ite	mi
 8007554:	8018      	strhmi	r0, [r3, #0]
 8007556:	6018      	strpl	r0, [r3, #0]
 8007558:	e7eb      	b.n	8007532 <_scanf_i+0x1aa>
 800755a:	2001      	movs	r0, #1
 800755c:	e7f2      	b.n	8007544 <_scanf_i+0x1bc>
 800755e:	bf00      	nop
 8007560:	08007ab0 	.word	0x08007ab0
 8007564:	0800782d 	.word	0x0800782d
 8007568:	08007731 	.word	0x08007731
 800756c:	08007bb4 	.word	0x08007bb4

08007570 <_read_r>:
 8007570:	b538      	push	{r3, r4, r5, lr}
 8007572:	4d07      	ldr	r5, [pc, #28]	; (8007590 <_read_r+0x20>)
 8007574:	4604      	mov	r4, r0
 8007576:	4608      	mov	r0, r1
 8007578:	4611      	mov	r1, r2
 800757a:	2200      	movs	r2, #0
 800757c:	602a      	str	r2, [r5, #0]
 800757e:	461a      	mov	r2, r3
 8007580:	f7f9 fd84 	bl	800108c <_read>
 8007584:	1c43      	adds	r3, r0, #1
 8007586:	d102      	bne.n	800758e <_read_r+0x1e>
 8007588:	682b      	ldr	r3, [r5, #0]
 800758a:	b103      	cbz	r3, 800758e <_read_r+0x1e>
 800758c:	6023      	str	r3, [r4, #0]
 800758e:	bd38      	pop	{r3, r4, r5, pc}
 8007590:	200004e4 	.word	0x200004e4

08007594 <_sbrk_r>:
 8007594:	b538      	push	{r3, r4, r5, lr}
 8007596:	4d06      	ldr	r5, [pc, #24]	; (80075b0 <_sbrk_r+0x1c>)
 8007598:	2300      	movs	r3, #0
 800759a:	4604      	mov	r4, r0
 800759c:	4608      	mov	r0, r1
 800759e:	602b      	str	r3, [r5, #0]
 80075a0:	f7f9 fdc6 	bl	8001130 <_sbrk>
 80075a4:	1c43      	adds	r3, r0, #1
 80075a6:	d102      	bne.n	80075ae <_sbrk_r+0x1a>
 80075a8:	682b      	ldr	r3, [r5, #0]
 80075aa:	b103      	cbz	r3, 80075ae <_sbrk_r+0x1a>
 80075ac:	6023      	str	r3, [r4, #0]
 80075ae:	bd38      	pop	{r3, r4, r5, pc}
 80075b0:	200004e4 	.word	0x200004e4

080075b4 <__sccl>:
 80075b4:	b570      	push	{r4, r5, r6, lr}
 80075b6:	780b      	ldrb	r3, [r1, #0]
 80075b8:	4604      	mov	r4, r0
 80075ba:	2b5e      	cmp	r3, #94	; 0x5e
 80075bc:	bf0b      	itete	eq
 80075be:	784b      	ldrbeq	r3, [r1, #1]
 80075c0:	1c48      	addne	r0, r1, #1
 80075c2:	1c88      	addeq	r0, r1, #2
 80075c4:	2200      	movne	r2, #0
 80075c6:	bf08      	it	eq
 80075c8:	2201      	moveq	r2, #1
 80075ca:	1e61      	subs	r1, r4, #1
 80075cc:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80075d0:	f801 2f01 	strb.w	r2, [r1, #1]!
 80075d4:	42a9      	cmp	r1, r5
 80075d6:	d1fb      	bne.n	80075d0 <__sccl+0x1c>
 80075d8:	b90b      	cbnz	r3, 80075de <__sccl+0x2a>
 80075da:	3801      	subs	r0, #1
 80075dc:	bd70      	pop	{r4, r5, r6, pc}
 80075de:	f082 0101 	eor.w	r1, r2, #1
 80075e2:	54e1      	strb	r1, [r4, r3]
 80075e4:	1c42      	adds	r2, r0, #1
 80075e6:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 80075ea:	2d2d      	cmp	r5, #45	; 0x2d
 80075ec:	f102 36ff 	add.w	r6, r2, #4294967295
 80075f0:	4610      	mov	r0, r2
 80075f2:	d006      	beq.n	8007602 <__sccl+0x4e>
 80075f4:	2d5d      	cmp	r5, #93	; 0x5d
 80075f6:	d0f1      	beq.n	80075dc <__sccl+0x28>
 80075f8:	b90d      	cbnz	r5, 80075fe <__sccl+0x4a>
 80075fa:	4630      	mov	r0, r6
 80075fc:	e7ee      	b.n	80075dc <__sccl+0x28>
 80075fe:	462b      	mov	r3, r5
 8007600:	e7ef      	b.n	80075e2 <__sccl+0x2e>
 8007602:	7816      	ldrb	r6, [r2, #0]
 8007604:	2e5d      	cmp	r6, #93	; 0x5d
 8007606:	d0fa      	beq.n	80075fe <__sccl+0x4a>
 8007608:	42b3      	cmp	r3, r6
 800760a:	dcf8      	bgt.n	80075fe <__sccl+0x4a>
 800760c:	4618      	mov	r0, r3
 800760e:	3001      	adds	r0, #1
 8007610:	4286      	cmp	r6, r0
 8007612:	5421      	strb	r1, [r4, r0]
 8007614:	dcfb      	bgt.n	800760e <__sccl+0x5a>
 8007616:	43d8      	mvns	r0, r3
 8007618:	4430      	add	r0, r6
 800761a:	1c5d      	adds	r5, r3, #1
 800761c:	42b3      	cmp	r3, r6
 800761e:	bfa8      	it	ge
 8007620:	2000      	movge	r0, #0
 8007622:	182b      	adds	r3, r5, r0
 8007624:	3202      	adds	r2, #2
 8007626:	e7de      	b.n	80075e6 <__sccl+0x32>

08007628 <_strtol_l.isra.0>:
 8007628:	2b01      	cmp	r3, #1
 800762a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800762e:	d001      	beq.n	8007634 <_strtol_l.isra.0+0xc>
 8007630:	2b24      	cmp	r3, #36	; 0x24
 8007632:	d906      	bls.n	8007642 <_strtol_l.isra.0+0x1a>
 8007634:	f7fe fc98 	bl	8005f68 <__errno>
 8007638:	2316      	movs	r3, #22
 800763a:	6003      	str	r3, [r0, #0]
 800763c:	2000      	movs	r0, #0
 800763e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007642:	4f3a      	ldr	r7, [pc, #232]	; (800772c <_strtol_l.isra.0+0x104>)
 8007644:	468e      	mov	lr, r1
 8007646:	4676      	mov	r6, lr
 8007648:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800764c:	5de5      	ldrb	r5, [r4, r7]
 800764e:	f015 0508 	ands.w	r5, r5, #8
 8007652:	d1f8      	bne.n	8007646 <_strtol_l.isra.0+0x1e>
 8007654:	2c2d      	cmp	r4, #45	; 0x2d
 8007656:	d134      	bne.n	80076c2 <_strtol_l.isra.0+0x9a>
 8007658:	f89e 4000 	ldrb.w	r4, [lr]
 800765c:	f04f 0801 	mov.w	r8, #1
 8007660:	f106 0e02 	add.w	lr, r6, #2
 8007664:	2b00      	cmp	r3, #0
 8007666:	d05c      	beq.n	8007722 <_strtol_l.isra.0+0xfa>
 8007668:	2b10      	cmp	r3, #16
 800766a:	d10c      	bne.n	8007686 <_strtol_l.isra.0+0x5e>
 800766c:	2c30      	cmp	r4, #48	; 0x30
 800766e:	d10a      	bne.n	8007686 <_strtol_l.isra.0+0x5e>
 8007670:	f89e 4000 	ldrb.w	r4, [lr]
 8007674:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007678:	2c58      	cmp	r4, #88	; 0x58
 800767a:	d14d      	bne.n	8007718 <_strtol_l.isra.0+0xf0>
 800767c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007680:	2310      	movs	r3, #16
 8007682:	f10e 0e02 	add.w	lr, lr, #2
 8007686:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800768a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800768e:	2600      	movs	r6, #0
 8007690:	fbbc f9f3 	udiv	r9, ip, r3
 8007694:	4635      	mov	r5, r6
 8007696:	fb03 ca19 	mls	sl, r3, r9, ip
 800769a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800769e:	2f09      	cmp	r7, #9
 80076a0:	d818      	bhi.n	80076d4 <_strtol_l.isra.0+0xac>
 80076a2:	463c      	mov	r4, r7
 80076a4:	42a3      	cmp	r3, r4
 80076a6:	dd24      	ble.n	80076f2 <_strtol_l.isra.0+0xca>
 80076a8:	2e00      	cmp	r6, #0
 80076aa:	db1f      	blt.n	80076ec <_strtol_l.isra.0+0xc4>
 80076ac:	45a9      	cmp	r9, r5
 80076ae:	d31d      	bcc.n	80076ec <_strtol_l.isra.0+0xc4>
 80076b0:	d101      	bne.n	80076b6 <_strtol_l.isra.0+0x8e>
 80076b2:	45a2      	cmp	sl, r4
 80076b4:	db1a      	blt.n	80076ec <_strtol_l.isra.0+0xc4>
 80076b6:	fb05 4503 	mla	r5, r5, r3, r4
 80076ba:	2601      	movs	r6, #1
 80076bc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80076c0:	e7eb      	b.n	800769a <_strtol_l.isra.0+0x72>
 80076c2:	2c2b      	cmp	r4, #43	; 0x2b
 80076c4:	bf08      	it	eq
 80076c6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80076ca:	46a8      	mov	r8, r5
 80076cc:	bf08      	it	eq
 80076ce:	f106 0e02 	addeq.w	lr, r6, #2
 80076d2:	e7c7      	b.n	8007664 <_strtol_l.isra.0+0x3c>
 80076d4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80076d8:	2f19      	cmp	r7, #25
 80076da:	d801      	bhi.n	80076e0 <_strtol_l.isra.0+0xb8>
 80076dc:	3c37      	subs	r4, #55	; 0x37
 80076de:	e7e1      	b.n	80076a4 <_strtol_l.isra.0+0x7c>
 80076e0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80076e4:	2f19      	cmp	r7, #25
 80076e6:	d804      	bhi.n	80076f2 <_strtol_l.isra.0+0xca>
 80076e8:	3c57      	subs	r4, #87	; 0x57
 80076ea:	e7db      	b.n	80076a4 <_strtol_l.isra.0+0x7c>
 80076ec:	f04f 36ff 	mov.w	r6, #4294967295
 80076f0:	e7e4      	b.n	80076bc <_strtol_l.isra.0+0x94>
 80076f2:	2e00      	cmp	r6, #0
 80076f4:	da05      	bge.n	8007702 <_strtol_l.isra.0+0xda>
 80076f6:	2322      	movs	r3, #34	; 0x22
 80076f8:	6003      	str	r3, [r0, #0]
 80076fa:	4665      	mov	r5, ip
 80076fc:	b942      	cbnz	r2, 8007710 <_strtol_l.isra.0+0xe8>
 80076fe:	4628      	mov	r0, r5
 8007700:	e79d      	b.n	800763e <_strtol_l.isra.0+0x16>
 8007702:	f1b8 0f00 	cmp.w	r8, #0
 8007706:	d000      	beq.n	800770a <_strtol_l.isra.0+0xe2>
 8007708:	426d      	negs	r5, r5
 800770a:	2a00      	cmp	r2, #0
 800770c:	d0f7      	beq.n	80076fe <_strtol_l.isra.0+0xd6>
 800770e:	b10e      	cbz	r6, 8007714 <_strtol_l.isra.0+0xec>
 8007710:	f10e 31ff 	add.w	r1, lr, #4294967295
 8007714:	6011      	str	r1, [r2, #0]
 8007716:	e7f2      	b.n	80076fe <_strtol_l.isra.0+0xd6>
 8007718:	2430      	movs	r4, #48	; 0x30
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1b3      	bne.n	8007686 <_strtol_l.isra.0+0x5e>
 800771e:	2308      	movs	r3, #8
 8007720:	e7b1      	b.n	8007686 <_strtol_l.isra.0+0x5e>
 8007722:	2c30      	cmp	r4, #48	; 0x30
 8007724:	d0a4      	beq.n	8007670 <_strtol_l.isra.0+0x48>
 8007726:	230a      	movs	r3, #10
 8007728:	e7ad      	b.n	8007686 <_strtol_l.isra.0+0x5e>
 800772a:	bf00      	nop
 800772c:	08007bb7 	.word	0x08007bb7

08007730 <_strtol_r>:
 8007730:	f7ff bf7a 	b.w	8007628 <_strtol_l.isra.0>

08007734 <_strtoul_l.isra.0>:
 8007734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007738:	4e3b      	ldr	r6, [pc, #236]	; (8007828 <_strtoul_l.isra.0+0xf4>)
 800773a:	4686      	mov	lr, r0
 800773c:	468c      	mov	ip, r1
 800773e:	4660      	mov	r0, ip
 8007740:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8007744:	5da5      	ldrb	r5, [r4, r6]
 8007746:	f015 0508 	ands.w	r5, r5, #8
 800774a:	d1f8      	bne.n	800773e <_strtoul_l.isra.0+0xa>
 800774c:	2c2d      	cmp	r4, #45	; 0x2d
 800774e:	d134      	bne.n	80077ba <_strtoul_l.isra.0+0x86>
 8007750:	f89c 4000 	ldrb.w	r4, [ip]
 8007754:	f04f 0801 	mov.w	r8, #1
 8007758:	f100 0c02 	add.w	ip, r0, #2
 800775c:	2b00      	cmp	r3, #0
 800775e:	d05e      	beq.n	800781e <_strtoul_l.isra.0+0xea>
 8007760:	2b10      	cmp	r3, #16
 8007762:	d10c      	bne.n	800777e <_strtoul_l.isra.0+0x4a>
 8007764:	2c30      	cmp	r4, #48	; 0x30
 8007766:	d10a      	bne.n	800777e <_strtoul_l.isra.0+0x4a>
 8007768:	f89c 0000 	ldrb.w	r0, [ip]
 800776c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007770:	2858      	cmp	r0, #88	; 0x58
 8007772:	d14f      	bne.n	8007814 <_strtoul_l.isra.0+0xe0>
 8007774:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8007778:	2310      	movs	r3, #16
 800777a:	f10c 0c02 	add.w	ip, ip, #2
 800777e:	f04f 37ff 	mov.w	r7, #4294967295
 8007782:	2500      	movs	r5, #0
 8007784:	fbb7 f7f3 	udiv	r7, r7, r3
 8007788:	fb03 f907 	mul.w	r9, r3, r7
 800778c:	ea6f 0909 	mvn.w	r9, r9
 8007790:	4628      	mov	r0, r5
 8007792:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8007796:	2e09      	cmp	r6, #9
 8007798:	d818      	bhi.n	80077cc <_strtoul_l.isra.0+0x98>
 800779a:	4634      	mov	r4, r6
 800779c:	42a3      	cmp	r3, r4
 800779e:	dd24      	ble.n	80077ea <_strtoul_l.isra.0+0xb6>
 80077a0:	2d00      	cmp	r5, #0
 80077a2:	db1f      	blt.n	80077e4 <_strtoul_l.isra.0+0xb0>
 80077a4:	4287      	cmp	r7, r0
 80077a6:	d31d      	bcc.n	80077e4 <_strtoul_l.isra.0+0xb0>
 80077a8:	d101      	bne.n	80077ae <_strtoul_l.isra.0+0x7a>
 80077aa:	45a1      	cmp	r9, r4
 80077ac:	db1a      	blt.n	80077e4 <_strtoul_l.isra.0+0xb0>
 80077ae:	fb00 4003 	mla	r0, r0, r3, r4
 80077b2:	2501      	movs	r5, #1
 80077b4:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80077b8:	e7eb      	b.n	8007792 <_strtoul_l.isra.0+0x5e>
 80077ba:	2c2b      	cmp	r4, #43	; 0x2b
 80077bc:	bf08      	it	eq
 80077be:	f89c 4000 	ldrbeq.w	r4, [ip]
 80077c2:	46a8      	mov	r8, r5
 80077c4:	bf08      	it	eq
 80077c6:	f100 0c02 	addeq.w	ip, r0, #2
 80077ca:	e7c7      	b.n	800775c <_strtoul_l.isra.0+0x28>
 80077cc:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80077d0:	2e19      	cmp	r6, #25
 80077d2:	d801      	bhi.n	80077d8 <_strtoul_l.isra.0+0xa4>
 80077d4:	3c37      	subs	r4, #55	; 0x37
 80077d6:	e7e1      	b.n	800779c <_strtoul_l.isra.0+0x68>
 80077d8:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80077dc:	2e19      	cmp	r6, #25
 80077de:	d804      	bhi.n	80077ea <_strtoul_l.isra.0+0xb6>
 80077e0:	3c57      	subs	r4, #87	; 0x57
 80077e2:	e7db      	b.n	800779c <_strtoul_l.isra.0+0x68>
 80077e4:	f04f 35ff 	mov.w	r5, #4294967295
 80077e8:	e7e4      	b.n	80077b4 <_strtoul_l.isra.0+0x80>
 80077ea:	2d00      	cmp	r5, #0
 80077ec:	da07      	bge.n	80077fe <_strtoul_l.isra.0+0xca>
 80077ee:	2322      	movs	r3, #34	; 0x22
 80077f0:	f8ce 3000 	str.w	r3, [lr]
 80077f4:	f04f 30ff 	mov.w	r0, #4294967295
 80077f8:	b942      	cbnz	r2, 800780c <_strtoul_l.isra.0+0xd8>
 80077fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80077fe:	f1b8 0f00 	cmp.w	r8, #0
 8007802:	d000      	beq.n	8007806 <_strtoul_l.isra.0+0xd2>
 8007804:	4240      	negs	r0, r0
 8007806:	2a00      	cmp	r2, #0
 8007808:	d0f7      	beq.n	80077fa <_strtoul_l.isra.0+0xc6>
 800780a:	b10d      	cbz	r5, 8007810 <_strtoul_l.isra.0+0xdc>
 800780c:	f10c 31ff 	add.w	r1, ip, #4294967295
 8007810:	6011      	str	r1, [r2, #0]
 8007812:	e7f2      	b.n	80077fa <_strtoul_l.isra.0+0xc6>
 8007814:	2430      	movs	r4, #48	; 0x30
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1b1      	bne.n	800777e <_strtoul_l.isra.0+0x4a>
 800781a:	2308      	movs	r3, #8
 800781c:	e7af      	b.n	800777e <_strtoul_l.isra.0+0x4a>
 800781e:	2c30      	cmp	r4, #48	; 0x30
 8007820:	d0a2      	beq.n	8007768 <_strtoul_l.isra.0+0x34>
 8007822:	230a      	movs	r3, #10
 8007824:	e7ab      	b.n	800777e <_strtoul_l.isra.0+0x4a>
 8007826:	bf00      	nop
 8007828:	08007bb7 	.word	0x08007bb7

0800782c <_strtoul_r>:
 800782c:	f7ff bf82 	b.w	8007734 <_strtoul_l.isra.0>

08007830 <__submore>:
 8007830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007834:	460c      	mov	r4, r1
 8007836:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007838:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800783c:	4299      	cmp	r1, r3
 800783e:	d11d      	bne.n	800787c <__submore+0x4c>
 8007840:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007844:	f7ff f82c 	bl	80068a0 <_malloc_r>
 8007848:	b918      	cbnz	r0, 8007852 <__submore+0x22>
 800784a:	f04f 30ff 	mov.w	r0, #4294967295
 800784e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007856:	63a3      	str	r3, [r4, #56]	; 0x38
 8007858:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800785c:	6360      	str	r0, [r4, #52]	; 0x34
 800785e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007862:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007866:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800786a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800786e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8007872:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007876:	6020      	str	r0, [r4, #0]
 8007878:	2000      	movs	r0, #0
 800787a:	e7e8      	b.n	800784e <__submore+0x1e>
 800787c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800787e:	0077      	lsls	r7, r6, #1
 8007880:	463a      	mov	r2, r7
 8007882:	f000 f865 	bl	8007950 <_realloc_r>
 8007886:	4605      	mov	r5, r0
 8007888:	2800      	cmp	r0, #0
 800788a:	d0de      	beq.n	800784a <__submore+0x1a>
 800788c:	eb00 0806 	add.w	r8, r0, r6
 8007890:	4601      	mov	r1, r0
 8007892:	4632      	mov	r2, r6
 8007894:	4640      	mov	r0, r8
 8007896:	f000 f827 	bl	80078e8 <memcpy>
 800789a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800789e:	f8c4 8000 	str.w	r8, [r4]
 80078a2:	e7e9      	b.n	8007878 <__submore+0x48>

080078a4 <_fstat_r>:
 80078a4:	b538      	push	{r3, r4, r5, lr}
 80078a6:	4d07      	ldr	r5, [pc, #28]	; (80078c4 <_fstat_r+0x20>)
 80078a8:	2300      	movs	r3, #0
 80078aa:	4604      	mov	r4, r0
 80078ac:	4608      	mov	r0, r1
 80078ae:	4611      	mov	r1, r2
 80078b0:	602b      	str	r3, [r5, #0]
 80078b2:	f7f9 fc14 	bl	80010de <_fstat>
 80078b6:	1c43      	adds	r3, r0, #1
 80078b8:	d102      	bne.n	80078c0 <_fstat_r+0x1c>
 80078ba:	682b      	ldr	r3, [r5, #0]
 80078bc:	b103      	cbz	r3, 80078c0 <_fstat_r+0x1c>
 80078be:	6023      	str	r3, [r4, #0]
 80078c0:	bd38      	pop	{r3, r4, r5, pc}
 80078c2:	bf00      	nop
 80078c4:	200004e4 	.word	0x200004e4

080078c8 <_isatty_r>:
 80078c8:	b538      	push	{r3, r4, r5, lr}
 80078ca:	4d06      	ldr	r5, [pc, #24]	; (80078e4 <_isatty_r+0x1c>)
 80078cc:	2300      	movs	r3, #0
 80078ce:	4604      	mov	r4, r0
 80078d0:	4608      	mov	r0, r1
 80078d2:	602b      	str	r3, [r5, #0]
 80078d4:	f7f9 fc13 	bl	80010fe <_isatty>
 80078d8:	1c43      	adds	r3, r0, #1
 80078da:	d102      	bne.n	80078e2 <_isatty_r+0x1a>
 80078dc:	682b      	ldr	r3, [r5, #0]
 80078de:	b103      	cbz	r3, 80078e2 <_isatty_r+0x1a>
 80078e0:	6023      	str	r3, [r4, #0]
 80078e2:	bd38      	pop	{r3, r4, r5, pc}
 80078e4:	200004e4 	.word	0x200004e4

080078e8 <memcpy>:
 80078e8:	440a      	add	r2, r1
 80078ea:	4291      	cmp	r1, r2
 80078ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80078f0:	d100      	bne.n	80078f4 <memcpy+0xc>
 80078f2:	4770      	bx	lr
 80078f4:	b510      	push	{r4, lr}
 80078f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078fe:	4291      	cmp	r1, r2
 8007900:	d1f9      	bne.n	80078f6 <memcpy+0xe>
 8007902:	bd10      	pop	{r4, pc}

08007904 <memmove>:
 8007904:	4288      	cmp	r0, r1
 8007906:	b510      	push	{r4, lr}
 8007908:	eb01 0402 	add.w	r4, r1, r2
 800790c:	d902      	bls.n	8007914 <memmove+0x10>
 800790e:	4284      	cmp	r4, r0
 8007910:	4623      	mov	r3, r4
 8007912:	d807      	bhi.n	8007924 <memmove+0x20>
 8007914:	1e43      	subs	r3, r0, #1
 8007916:	42a1      	cmp	r1, r4
 8007918:	d008      	beq.n	800792c <memmove+0x28>
 800791a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800791e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007922:	e7f8      	b.n	8007916 <memmove+0x12>
 8007924:	4402      	add	r2, r0
 8007926:	4601      	mov	r1, r0
 8007928:	428a      	cmp	r2, r1
 800792a:	d100      	bne.n	800792e <memmove+0x2a>
 800792c:	bd10      	pop	{r4, pc}
 800792e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007932:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007936:	e7f7      	b.n	8007928 <memmove+0x24>

08007938 <__malloc_lock>:
 8007938:	4801      	ldr	r0, [pc, #4]	; (8007940 <__malloc_lock+0x8>)
 800793a:	f7fe bee9 	b.w	8006710 <__retarget_lock_acquire_recursive>
 800793e:	bf00      	nop
 8007940:	200004dc 	.word	0x200004dc

08007944 <__malloc_unlock>:
 8007944:	4801      	ldr	r0, [pc, #4]	; (800794c <__malloc_unlock+0x8>)
 8007946:	f7fe bee4 	b.w	8006712 <__retarget_lock_release_recursive>
 800794a:	bf00      	nop
 800794c:	200004dc 	.word	0x200004dc

08007950 <_realloc_r>:
 8007950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007952:	4607      	mov	r7, r0
 8007954:	4614      	mov	r4, r2
 8007956:	460e      	mov	r6, r1
 8007958:	b921      	cbnz	r1, 8007964 <_realloc_r+0x14>
 800795a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800795e:	4611      	mov	r1, r2
 8007960:	f7fe bf9e 	b.w	80068a0 <_malloc_r>
 8007964:	b922      	cbnz	r2, 8007970 <_realloc_r+0x20>
 8007966:	f7fe ff4b 	bl	8006800 <_free_r>
 800796a:	4625      	mov	r5, r4
 800796c:	4628      	mov	r0, r5
 800796e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007970:	f000 f814 	bl	800799c <_malloc_usable_size_r>
 8007974:	42a0      	cmp	r0, r4
 8007976:	d20f      	bcs.n	8007998 <_realloc_r+0x48>
 8007978:	4621      	mov	r1, r4
 800797a:	4638      	mov	r0, r7
 800797c:	f7fe ff90 	bl	80068a0 <_malloc_r>
 8007980:	4605      	mov	r5, r0
 8007982:	2800      	cmp	r0, #0
 8007984:	d0f2      	beq.n	800796c <_realloc_r+0x1c>
 8007986:	4631      	mov	r1, r6
 8007988:	4622      	mov	r2, r4
 800798a:	f7ff ffad 	bl	80078e8 <memcpy>
 800798e:	4631      	mov	r1, r6
 8007990:	4638      	mov	r0, r7
 8007992:	f7fe ff35 	bl	8006800 <_free_r>
 8007996:	e7e9      	b.n	800796c <_realloc_r+0x1c>
 8007998:	4635      	mov	r5, r6
 800799a:	e7e7      	b.n	800796c <_realloc_r+0x1c>

0800799c <_malloc_usable_size_r>:
 800799c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079a0:	1f18      	subs	r0, r3, #4
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	bfbc      	itt	lt
 80079a6:	580b      	ldrlt	r3, [r1, r0]
 80079a8:	18c0      	addlt	r0, r0, r3
 80079aa:	4770      	bx	lr

080079ac <_init>:
 80079ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ae:	bf00      	nop
 80079b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079b2:	bc08      	pop	{r3}
 80079b4:	469e      	mov	lr, r3
 80079b6:	4770      	bx	lr

080079b8 <_fini>:
 80079b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ba:	bf00      	nop
 80079bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079be:	bc08      	pop	{r3}
 80079c0:	469e      	mov	lr, r3
 80079c2:	4770      	bx	lr
