Running: /opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/omshripc/Sem 5/EE2003/ISE/expt0/exp0/seq_mult_tb_isim_beh.exe -prj /home/omshripc/Sem 5/EE2003/ISE/expt0/exp0/seq_mult_tb_beh.prj work.seq_mult_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt0/exp0/../seq_mult.v" into library work
Analyzing Verilog file "/home/omshripc/Sem 5/EE2003/ISE/expt0/exp0/../seq_mult_tb.v" into library work
Analyzing Verilog file "/opt/tools/xilinx/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95480 KB
Fuse CPU Usage: 1000 ms
Compiling module seq_mult
Compiling module seq_mult_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/omshripc/Sem 5/EE2003/ISE/expt0/exp0/seq_mult_tb_isim_beh.exe
Fuse Memory Usage: 1179968 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 440 ms
