

================================================================
== Vitis HLS Report for 'matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2'
================================================================
* Date:           Mon Apr  7 11:33:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       22|       22|  0.220 us|  0.220 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Matrix_Loop_VITIS_LOOP_39_2  |       20|       20|         6|          1|          1|    16|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    213|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|     660|    200|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     538|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1198|    558|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U17  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U18  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U20  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  12|  660| 200|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln38_1_fu_316_p2                   |         +|   0|  0|  11|           3|           1|
    |add_ln38_fu_285_p2                     |         +|   0|  0|  13|           5|           1|
    |add_ln39_fu_386_p2                     |         +|   0|  0|  11|           3|           1|
    |add_ln42_1_fu_442_p2                   |         +|   0|  0|  39|          32|          32|
    |add_ln42_fu_438_p2                     |         +|   0|  0|  32|          32|          32|
    |stream_out_TDATA                       |         +|   0|  0|  32|          32|          32|
    |and_ln46_fu_374_p2                     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5_grp1  |       and|   0|  0|   2|           1|           1|
    |cmp48_fu_344_p2                        |      icmp|   0|  0|  11|           3|           2|
    |first_iter_1_fu_330_p2                 |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln38_fu_279_p2                    |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln39_fu_302_p2                    |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln46_fu_368_p2                    |      icmp|   0|  0|  10|           2|           1|
    |valueout_last_fu_380_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln15_fu_308_p3                  |    select|   0|  0|   3|           1|           1|
    |select_ln38_fu_322_p3                  |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 213|         130|         123|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_phi_mux_valueout_last_1_phi_fu_237_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load    |   9|          2|    5|         10|
    |i_fu_86                                   |   9|          2|    3|          6|
    |indvar_flatten14_fu_90                    |   9|          2|    5|         10|
    |j_fu_82                                   |   9|          2|    3|          6|
    |stream_out_TDATA_blk_n                    |   9|          2|    1|          2|
    |valueout_last_1_reg_232                   |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  81|         18|   21|         42|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_1_load5_fu_102                  |  32|   0|   32|          0|
    |A_2_load3_fu_98                   |  32|   0|   32|          0|
    |A_3_load1_fu_94                   |  32|   0|   32|          0|
    |A_load7_fu_106                    |  32|   0|   32|          0|
    |B_1_load_reg_556                  |  32|   0|   32|          0|
    |B_2_load_reg_561                  |  32|   0|   32|          0|
    |B_3_load_reg_566                  |  32|   0|   32|          0|
    |B_load_reg_551                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |first_iter_1_reg_502              |   1|   0|    1|          0|
    |i_fu_86                           |   3|   0|    3|          0|
    |icmp_ln38_reg_498                 |   1|   0|    1|          0|
    |indvar_flatten14_fu_90            |   5|   0|    5|          0|
    |j_fu_82                           |   3|   0|    3|          0|
    |mul_ln42_1_reg_596                |  32|   0|   32|          0|
    |mul_ln42_2_reg_601                |  32|   0|   32|          0|
    |mul_ln42_3_reg_606                |  32|   0|   32|          0|
    |mul_ln42_reg_591                  |  32|   0|   32|          0|
    |valueout_last_1_reg_232           |   1|   0|    1|          0|
    |valueout_last_reg_546             |   1|   0|    1|          0|
    |icmp_ln38_reg_498                 |  64|  32|    1|          0|
    |valueout_last_1_reg_232           |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 538|  64|  412|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2|  return value|
|stream_out_TREADY  |   in|    1|        axis|                                       stream_out_V_data_V|       pointer|
|stream_out_TDATA   |  out|   32|        axis|                                       stream_out_V_data_V|       pointer|
|B_address0         |  out|    2|   ap_memory|                                                         B|         array|
|B_ce0              |  out|    1|   ap_memory|                                                         B|         array|
|B_q0               |   in|   32|   ap_memory|                                                         B|         array|
|B_1_address0       |  out|    2|   ap_memory|                                                       B_1|         array|
|B_1_ce0            |  out|    1|   ap_memory|                                                       B_1|         array|
|B_1_q0             |   in|   32|   ap_memory|                                                       B_1|         array|
|B_2_address0       |  out|    2|   ap_memory|                                                       B_2|         array|
|B_2_ce0            |  out|    1|   ap_memory|                                                       B_2|         array|
|B_2_q0             |   in|   32|   ap_memory|                                                       B_2|         array|
|B_3_address0       |  out|    2|   ap_memory|                                                       B_3|         array|
|B_3_ce0            |  out|    1|   ap_memory|                                                       B_3|         array|
|B_3_q0             |   in|   32|   ap_memory|                                                       B_3|         array|
|stream_out_TVALID  |  out|    1|        axis|                                       stream_out_V_last_V|       pointer|
|stream_out_TLAST   |  out|    1|        axis|                                       stream_out_V_last_V|       pointer|
|stream_out_TKEEP   |  out|    4|        axis|                                       stream_out_V_keep_V|       pointer|
|stream_out_TSTRB   |  out|    4|        axis|                                       stream_out_V_strb_V|       pointer|
|A_address0         |  out|    2|   ap_memory|                                                         A|         array|
|A_ce0              |  out|    1|   ap_memory|                                                         A|         array|
|A_q0               |   in|   32|   ap_memory|                                                         A|         array|
|A_1_address0       |  out|    2|   ap_memory|                                                       A_1|         array|
|A_1_ce0            |  out|    1|   ap_memory|                                                       A_1|         array|
|A_1_q0             |   in|   32|   ap_memory|                                                       A_1|         array|
|A_2_address0       |  out|    2|   ap_memory|                                                       A_2|         array|
|A_2_ce0            |  out|    1|   ap_memory|                                                       A_2|         array|
|A_2_q0             |   in|   32|   ap_memory|                                                       A_2|         array|
|A_3_address0       |  out|    2|   ap_memory|                                                       A_3|         array|
|A_3_ce0            |  out|    1|   ap_memory|                                                       A_3|         array|
|A_3_q0             |   in|   32|   ap_memory|                                                       A_3|         array|
+-------------------+-----+-----+------------+----------------------------------------------------------+--------------+

