Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Sep 14 14:39:40 2017
| Host         : WIN-TVTUV8P1OGM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    24 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              40 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
|  clkdiv/CLK    | counter2/dig2/E[0] | clr_IBUF         |                1 |              4 |
|  clkdiv/CLK    | counter2/dig1/E[0] | clr_IBUF         |                1 |              4 |
|  clkdiv/CLK    | counter2/dig0/E[0] | clr_IBUF         |                1 |              4 |
|  clkdiv/CLK    | control/Q[0]       | clr_IBUF         |                1 |              4 |
|  clkdiv/CLK    |                    | clr_IBUF         |                3 |              7 |
|  clk_IBUF_BUFG |                    | clr_IBUF         |                8 |             33 |
+----------------+--------------------+------------------+------------------+----------------+


