Coverage Report by instance with details

=================================================================================
=== Instance: /top/F_if
=== Design Unit: work.FIFO_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/F_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/fifo_dut
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                      12        12         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/fifo_dut/as1    FIFO.sv(81)                        0          1
/top/fifo_dut/as2    FIFO.sv(88)                        0          1
/top/fifo_dut/as3    FIFO.sv(95)                        0          1
/top/fifo_dut/as4    FIFO.sv(102)                       0          1
/top/fifo_dut/as5    FIFO.sv(109)                       0          1
/top/fifo_dut/as6    FIFO.sv(116)                       0          1
/top/fifo_dut/as7    FIFO.sv(123)                       0          1
/top/fifo_dut/as8    FIFO.sv(130)                       0          1
/top/fifo_dut/as9    FIFO.sv(137)                       0          1
/top/fifo_dut/as10   FIFO.sv(144)                       0          1
/top/fifo_dut/as11   FIFO.sv(151)                       0          1
/top/fifo_dut/as12   FIFO.sv(158)                       0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22        22         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/fifo_dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    22                                     10885     Count coming in to IF
    22              1                       1872     	if (!F_if.rst_n) begin
    27              1                       5574     	else if (F_if.wr_en && !F_if.full) begin
    32              1                       3439     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                      3439     Count coming in to IF
    34              1                        673     		if (F_if.full && F_if.wr_en)
    36              1                       2766     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                     10885     Count coming in to IF
    42              1                       1872     	if (!F_if.rst_n) begin
    47              1                       2332     	else if (F_if.rd_en && !F_if.empty) begin
    51              1                        418     	else if (F_if.empty && F_if.rd_en) begin
    54              1                       6263     	else
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                     10002     Count coming in to IF
    59              1                       1831     	if (!F_if.rst_n) begin
    62              1                       8171     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                      8171     Count coming in to IF
    63              1                       4170     		if	( (({F_if.wr_en, F_if.rd_en} == 2'b10) && !F_if.full)||(({F_if.wr_en, F_if.rd_en} == 2'b11)&& F_if.empty)) 
    65              1                        928     		else if ((({F_if.wr_en, F_if.rd_en} == 2'b01) && !F_if.empty)||(({F_if.wr_en, F_if.rd_en} == 2'b11)&& F_if.full))
                                            3073     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                      5919     Count coming in to IF
    70              1                        438     assign F_if.full = (count == FIFO_DEPTH)? 1 : 0;
    70              2                       5481     assign F_if.full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                      5919     Count coming in to IF
    71              1                        956     assign F_if.empty = (count == 0)? 1 : 0;
    71              2                       4963     assign F_if.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                      5919     Count coming in to IF
    72              1                        603     assign F_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
    72              2                       5316     assign F_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                      5919     Count coming in to IF
    73              1                       1072     assign F_if.almostempty = (count == 1)? 1 : 0;
    73              2                       4847     assign F_if.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      20        20         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/fifo_dut --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       27 Item    1  (F_if.wr_en && ~F_if.full)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  F_if.wr_en         Y
   F_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.wr_en_0          -                             
  Row   2:          1  F_if.wr_en_1          ~F_if.full                    
  Row   3:          1  F_if.full_0           F_if.wr_en                    
  Row   4:          1  F_if.full_1           F_if.wr_en                    

----------------Focused Condition View-------------------
Line       34 Item    1  (F_if.full && F_if.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   F_if.full         Y
  F_if.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.full_0           -                             
  Row   2:          1  F_if.full_1           F_if.wr_en                    
  Row   3:          1  F_if.wr_en_0          F_if.full                     
  Row   4:          1  F_if.wr_en_1          F_if.full                     

----------------Focused Condition View-------------------
Line       47 Item    1  (F_if.rd_en && ~F_if.empty)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  F_if.rd_en         Y
  F_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.rd_en_0          -                             
  Row   2:          1  F_if.rd_en_1          ~F_if.empty                   
  Row   3:          1  F_if.empty_0          F_if.rd_en                    
  Row   4:          1  F_if.empty_1          F_if.rd_en                    

----------------Focused Condition View-------------------
Line       51 Item    1  (F_if.empty && F_if.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  F_if.empty         Y
  F_if.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.empty_0          -                             
  Row   2:          1  F_if.empty_1          F_if.rd_en                    
  Row   3:          1  F_if.rd_en_0          F_if.empty                    
  Row   4:          1  F_if.rd_en_1          F_if.empty                    

-----------Focused Condition View (Bimodal)--------------
Line       63 Item    1  (((~F_if.rd_en && F_if.wr_en) && ~F_if.full) || ((F_if.rd_en && F_if.wr_en) && F_if.empty))
Condition totals: 4 of 4 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage                  Hint
   -----------  --------  --------------------------------------  --------------
    F_if.rd_en         Y
    F_if.wr_en         Y
     F_if.full         Y
    F_if.empty         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                    

---------  ----------  ----------  --------------------  -------------------------                                                   
 Row   1:           1           1  F_if.rd_en_0          (~F_if.full && F_if.wr_en), ~((~F_if.rd_en && F_if.wr_en) && ~F_if.full)    
 Row   2:           1           0  F_if.rd_en_1          ~((F_if.rd_en && F_if.wr_en) && F_if.empty), (F_if.empty && F_if.wr_en)     
 Row   3:           1           0  F_if.wr_en_0          ~F_if.rd_en, F_if.rd_en                                                     
 Row   4:           0           1  F_if.wr_en_1          (~F_if.full && ~F_if.rd_en), (F_if.empty && F_if.rd_en)                     
 Row   5:           0           1  F_if.full_0           (~F_if.rd_en && F_if.wr_en)                                                 
 Row   6:           1           0  F_if.full_1           (~((F_if.rd_en && F_if.wr_en) && F_if.empty) && (~F_if.rd_en && F_if.wr_en))
 Row   7:           1           0  F_if.empty_0          (~((~F_if.rd_en && F_if.wr_en) && ~F_if.full) && (F_if.rd_en && F_if.wr_en))
 Row   8:           0           1  F_if.empty_1          (~((~F_if.rd_en && F_if.wr_en) && ~F_if.full) && (F_if.rd_en && F_if.wr_en))

-----------Focused Condition View (Bimodal)--------------
Line       65 Item    1  (((F_if.rd_en && ~F_if.wr_en) && ~F_if.empty) || ((F_if.rd_en && F_if.wr_en) && F_if.full))
Condition totals: 4 of 4 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage                  Hint
   -----------  --------  --------------------------------------  --------------
    F_if.rd_en         Y
    F_if.wr_en         Y
    F_if.empty         Y
     F_if.full         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                  

---------  ----------  ----------  --------------------  -------------------------                                                                 
 Row   1:           1           0  F_if.rd_en_0          -                                                                                         
 Row   2:           0           1  F_if.rd_en_1          (~F_if.empty && ~F_if.wr_en), (F_if.full && F_if.wr_en)                                   
 Row   3:           1           1  F_if.wr_en_0          (~F_if.empty && F_if.rd_en), (~((F_if.rd_en && ~F_if.wr_en) && ~F_if.empty) && F_if.rd_en)
 Row   4:           1           0  F_if.wr_en_1          (~((F_if.rd_en && F_if.wr_en) && F_if.full) && F_if.rd_en), (F_if.full && F_if.rd_en)     
 Row   5:           0           1  F_if.empty_0          (F_if.rd_en && ~F_if.wr_en)                                                               
 Row   6:           1           0  F_if.empty_1          (~((F_if.rd_en && F_if.wr_en) && F_if.full) && (F_if.rd_en && ~F_if.wr_en))               
 Row   7:           1           0  F_if.full_0           (~((F_if.rd_en && ~F_if.wr_en) && ~F_if.empty) && (F_if.rd_en && F_if.wr_en))             
 Row   8:           0           1  F_if.full_1           (~((F_if.rd_en && ~F_if.wr_en) && ~F_if.empty) && (F_if.rd_en && F_if.wr_en))             

----------------Focused Condition View-------------------
Line       70 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       71 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       72 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       73 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             



Directive Coverage:
    Directives                      12        12         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/fifo_dut/cv1                        FIFO   Verilog  SVA  FIFO.sv(82)      998 Covered   
/top/fifo_dut/cv2                        FIFO   Verilog  SVA  FIFO.sv(89)     1380 Covered   
/top/fifo_dut/cv3                        FIFO   Verilog  SVA  FIFO.sv(96)      365 Covered   
/top/fifo_dut/cv4                        FIFO   Verilog  SVA  FIFO.sv(103)     619 Covered   
/top/fifo_dut/cv5                        FIFO   Verilog  SVA  FIFO.sv(110)     903 Covered   
/top/fifo_dut/cv6                        FIFO   Verilog  SVA  FIFO.sv(117)    1513 Covered   
/top/fifo_dut/cv7                        FIFO   Verilog  SVA  FIFO.sv(124)    5001 Covered   
/top/fifo_dut/cv8                        FIFO   Verilog  SVA  FIFO.sv(131)    5001 Covered   
/top/fifo_dut/cv9                        FIFO   Verilog  SVA  FIFO.sv(138)    2099 Covered   
/top/fifo_dut/cv10                       FIFO   Verilog  SVA  FIFO.sv(145)    3731 Covered   
/top/fifo_dut/cv11                       FIFO   Verilog  SVA  FIFO.sv(152)     829 Covered   
/top/fifo_dut/cv12                       FIFO   Verilog  SVA  FIFO.sv(159)     885 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      26        26         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/fifo_dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(FIFO_if.DUT F_if);
    9                                                
    10                                               parameter FIFO_WIDTH = 16;
    11                                               parameter FIFO_DEPTH = 8;
    12                                               
    13                                                
    14                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    15                                               
    16                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    17                                               
    18                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    19                                               reg [max_fifo_addr:0] count;
    20                                               
    21              1                      10885     always @(posedge F_if.clk or negedge F_if.rst_n) begin
    22                                               	if (!F_if.rst_n) begin
    23              1                       1872     		wr_ptr <= 0;
    24              1                       1872     		F_if.overflow<=0;
    25              1                       1872     		F_if.wr_ack<=0;
    26                                               	end
    27                                               	else if (F_if.wr_en && !F_if.full) begin
    28              1                       5574     		mem[wr_ptr] <= F_if.data_in;
    29              1                       5574     		F_if.wr_ack <= 1;
    30              1                       5574     		wr_ptr <= wr_ptr + 1;
    31                                               	end
    32                                               	else begin 
    33              1                       3439     		F_if.wr_ack <= 0; 
    34                                               		if (F_if.full && F_if.wr_en)
    35              1                        673     			F_if.overflow <= 1;
    36                                               		else
    37              1                       2766     			F_if.overflow <= 0;
    38                                               	end
    39                                               end
    40                                               
    41              1                      10885     always @(posedge F_if.clk or negedge F_if.rst_n) begin
    42                                               	if (!F_if.rst_n) begin
    43              1                       1872     		rd_ptr <= 0;
    44              1                       1872     		F_if.underflow<=0;
    45              1                       1872     		F_if.data_out<=0;
    46                                               	end
    47                                               	else if (F_if.rd_en && !F_if.empty) begin
    48              1                       2332     		F_if.data_out <= mem[rd_ptr];
    49              1                       2332     		rd_ptr <= rd_ptr + 1;
    50                                               	end
    51                                               	else if (F_if.empty && F_if.rd_en) begin
    52              1                        418     		F_if.underflow =1;
    53                                               	end
    54                                               	else
    55              1                       6263     	F_if.underflow =0;
    56                                               end
    57                                               
    58              1                      10002     always @(posedge F_if.clk or negedge F_if.rst_n) begin
    59                                               	if (!F_if.rst_n) begin
    60              1                       1831     		count <= 0;
    61                                               	end
    62                                               	else begin
    63                                               		if	( (({F_if.wr_en, F_if.rd_en} == 2'b10) && !F_if.full)||(({F_if.wr_en, F_if.rd_en} == 2'b11)&& F_if.empty)) 
    64              1                       4170     			count <= count + 1;
    65                                               		else if ((({F_if.wr_en, F_if.rd_en} == 2'b01) && !F_if.empty)||(({F_if.wr_en, F_if.rd_en} == 2'b11)&& F_if.full))
    66              1                        928     			count <= count - 1;
    67                                               		end	
    68                                               end
    69                                               
    70              1                       5920     assign F_if.full = (count == FIFO_DEPTH)? 1 : 0;
    71              1                       5920     assign F_if.empty = (count == 0)? 1 : 0;
    72              1                       5920     assign F_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
    73              1                       5920     assign F_if.almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/fifo_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /top/testb
=== Design Unit: work.tb
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/testb/#anonblk#1954#11#4#/#ublk#1954#11/immed__13
                     tb.sv(13)                          0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        12         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/testb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb.sv
    3                                                module tb (FIFO_if.test F_if);
    4                                                
    5               1                          1         FIFO_transaction f_obj=new;
    6                                                
    7                                                 initial begin
    8               1                          1         F_if.rst_n=0;
    9               1                          1         #4;
    10              1                          1         F_if.rst_n=1;
    11              1                          1         for (int i=0;i<10000;i++) begin
    11              2                      10000     
    12              1                      10000             #4; 
    13                                                       assert (f_obj.randomize()); 
    14              1                      10000             F_if.rst_n=f_obj.rst_n;
    15              1                      10000             F_if.wr_en=f_obj.wr_en;
    16              1                      10000             F_if.rd_en=f_obj.rd_en;
    17              1                      10000             F_if.data_in=f_obj.data_in;
    18                                                   end
    19              1                          1         set_test_finish();


=================================================================================
=== Instance: /top/mon
=== Design Unit: work.monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/mon

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
------------------------------------IF Branch------------------------------------
    38                                     10001     Count coming in to IF
    38              1                          1                 if (shared_pkg::test_finished==1) begin
                                           10000     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/mon --

  File monitor.sv
----------------Focused Condition View-------------------
Line       38 Item    1  (test_finished == 1)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (test_finished == 1)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (test_finished == 1)_0  -                             
  Row   2:          1  (test_finished == 1)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        23         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/mon --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
    5                                                module monitor (FIFO_if.MONITOR F_if);
    6                                                    
    7               1                          1         FIFO_transaction f_tr=new;
    8               1                          1         FIFO_coverage    f_cv=new;
    9               1                          1         FIFO_scoreboard  f_sc=new;
    10                                               
    11                                                   initial begin
    12              1                          1             forever  begin
    13              1                      10001                 f_tr.rst_n=F_if.rst_n;
    14              1                      10001                 f_tr.wr_en=F_if.wr_en;
    15              1                      10001                 f_tr.rd_en=F_if.rd_en;
    16              1                      10001                 f_tr.data_in=F_if.data_in;
    17              1                      10001                 #3;
    18              1                      10001                 f_tr.wr_ack=F_if.wr_ack;
    19              1                      10001                 f_tr.data_out=F_if.data_out;
    20              1                      10001                 f_tr.full=F_if.full;
    21              1                      10001                 f_tr.empty=F_if.empty;
    22              1                      10001                 f_tr.overflow=F_if.overflow;
    23              1                      10001                 f_tr.underflow=F_if.underflow;
    24              1                      10001                 f_tr.almostempty=F_if.almostempty;
    25              1                      10001                 f_tr.almostfull=F_if.almostfull;
    26                                                           fork
    27                                                               //process-1
    28                                                               begin
    29              1                      10001                         f_cv.sample_data(f_tr);
    30                                                               end
    31                                               
    32                                                               //process-2
    33                                                               begin
    34              1                      10001                         f_sc.check_data(f_tr);
    35                                                               end
    36                                                           join
    37              1                      10001                 #1;
    38                                                           if (shared_pkg::test_finished==1) begin
    39              1                          1                     $display ("the correct_count =%0d",shared_pkg::correct_count);
    40              1                          1                     $display ("the error_count =%0d",shared_pkg::error_count);
    41              1                          1                     $stop;


=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    1                                                module top ();
    2                                                    
    3                                                     bit clk;
    4                                                
    5                                                    initial begin
    6               1                          1             clk=0;
    7               1                          1             forever begin
    8               1                      20003                #2 clk=~clk;
    8               2                      20002     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /shared_pkg
=== Design Unit: work.shared_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /shared_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File shared_pkg.sv
    1                                                package shared_pkg;
    2                                                    
    3                                                    // Declare variables with data types
    4                                                    integer test_finished=0;
    5                                                    integer error_count=0;
    6                                                    integer correct_count=0;
    7                                                
    8                                                    function set_test_finish ();
    9               1                          1             test_finished=1;


=================================================================================
=== Instance: /pack_three
=== Design Unit: work.pack_three
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        41        33         8    80.48%

================================Branch Details================================

Branch Coverage for instance /pack_three

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File pack_three.sv
------------------------------------IF Branch------------------------------------
    24                                     10001     Count coming in to IF
    24              1                    ***0***             if ((wr_ack_ref != f_in.wr_ack)) begin
    29              1                      10001             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                     10001     Count coming in to IF
    33              1                    ***0***             if ((data_out_ref != f_in.data_out)) begin
    38              1                      10001             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                     10001     Count coming in to IF
    42              1                    ***0***             if ((full_ref != f_in.full)) begin
    47              1                      10001             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                     10001     Count coming in to IF
    51              1                    ***0***             if ((empty_ref!=f_in.empty)) begin
    56              1                      10001             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                     10001     Count coming in to IF
    59              1                    ***0***             if ((overflow_ref != f_in.overflow)) begin
    64              1                      10001             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    68                                     10001     Count coming in to IF
    68              1                    ***0***             if (underflow_ref!=f_in.underflow) begin
    73              1                      10001             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    77                                     10001     Count coming in to IF
    77              1                    ***0***             if (almostempty_ref != f_in.almostempty) begin
    82              1                      10001             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    86                                     10001     Count coming in to IF
    86              1                    ***0***             if (almostfull_ref !=f_in.almostfull) begin
    91              1                      10001             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    104                                    10001     Count coming in to IF
    104             1                        988               if (!FIFO_check.rst_n) begin
    109             1                       5574               else if (FIFO_check.wr_en && count < FIFO_DEPTH) begin
    114             1                       3439               else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                     3439     Count coming in to IF
    116             1                        673                 if (full_ref & FIFO_check.wr_en)
    118             1                       2766                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    126                                    10001     Count coming in to IF
    126             1                        988               if (!FIFO_check.rst_n) begin
    131             1                       2332               else if (FIFO_check.rd_en && count != 0) begin
    135             1                       6681               else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    136                                     6681     Count coming in to IF
    136             1                        418                 if(empty_ref && FIFO_check.rd_en)
    138             1                       6263                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                    10001     Count coming in to IF
    145             1                        988               if (!FIFO_check.rst_n) begin
    148             1                       9013               else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    149                                     9013     Count coming in to IF
    149             1                       3884                 if  ( ({FIFO_check.wr_en, FIFO_check.rd_en} == 2'b10) && !full_ref) 
    151             1                        712                 else if ( ({FIFO_check.wr_en, FIFO_check.rd_en} == 2'b01) && !empty_ref)
    153             1                        216                 else if(({FIFO_check.wr_en, FIFO_check.rd_en} == 2'b11) && full_ref)
    155             1                        286                 else if(({FIFO_check.wr_en, FIFO_check.rd_en} == 2'b11) && empty_ref)
                                            3915     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    162                                    10001     Count coming in to IF
    162             1                       1109           full_ref = (count == FIFO_DEPTH)? 1 : 0;
    162             2                       8892           full_ref = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    163                                    10001     Count coming in to IF
    163             1                       1547           empty_ref = (count == 0)? 1 : 0;
    163             2                       8454           empty_ref = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                    10001     Count coming in to IF
    164             1                        989           almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0; 
    164             2                       9012           almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    165                                    10001     Count coming in to IF
    165             1                       1690           almostempty_ref = (count==1)?1:0;
    165             2                       8311           almostempty_ref = (count==1)?1:0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      32        23         9    71.87%

================================Condition Details================================

Condition Coverage for instance /pack_three --

  File pack_three.sv
----------------Focused Condition View-------------------
Line       24 Item    1  (this.wr_ack_ref != f_in.wr_ack)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (this.wr_ack_ref != f_in.wr_ack)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (this.wr_ack_ref != f_in.wr_ack)_0  -                             
  Row   2:    ***0***  (this.wr_ack_ref != f_in.wr_ack)_1  -                             

----------------Focused Condition View-------------------
Line       33 Item    1  (this.data_out_ref != f_in.data_out)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.data_out_ref != f_in.data_out)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  (this.data_out_ref != f_in.data_out)_0  -                             
  Row   2:    ***0***  (this.data_out_ref != f_in.data_out)_1  -                             

----------------Focused Condition View-------------------
Line       42 Item    1  (this.full_ref != f_in.full)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.full_ref != f_in.full)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (this.full_ref != f_in.full)_0  -                             
  Row   2:    ***0***  (this.full_ref != f_in.full)_1  -                             

----------------Focused Condition View-------------------
Line       51 Item    1  (this.empty_ref != f_in.empty)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (this.empty_ref != f_in.empty)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (this.empty_ref != f_in.empty)_0  -                             
  Row   2:    ***0***  (this.empty_ref != f_in.empty)_1  -                             

----------------Focused Condition View-------------------
Line       59 Item    1  (this.overflow_ref != f_in.overflow)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (this.overflow_ref != f_in.overflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  (this.overflow_ref != f_in.overflow)_0  -                             
  Row   2:    ***0***  (this.overflow_ref != f_in.overflow)_1  -                             

----------------Focused Condition View-------------------
Line       68 Item    1  (this.underflow_ref != f_in.underflow)
Condition totals: 0 of 1 input term covered = 0.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
  (this.underflow_ref != f_in.underflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:          1  (this.underflow_ref != f_in.underflow)_0  -                             
  Row   2:    ***0***  (this.underflow_ref != f_in.underflow)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (this.almostempty_ref != f_in.almostempty)
Condition totals: 0 of 1 input term covered = 0.00%

                                  Input Term   Covered  Reason for no coverage   Hint
                                 -----------  --------  -----------------------  --------------
  (this.almostempty_ref != f_in.almostempty)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                    Non-masking condition(s)      
 ---------  ---------  --------------------                          -------------------------     
  Row   1:          1  (this.almostempty_ref != f_in.almostempty)_0  -                             
  Row   2:    ***0***  (this.almostempty_ref != f_in.almostempty)_1  -                             

----------------Focused Condition View-------------------
Line       86 Item    1  (this.almostfull_ref != f_in.almostfull)
Condition totals: 0 of 1 input term covered = 0.00%

                                Input Term   Covered  Reason for no coverage   Hint
                               -----------  --------  -----------------------  --------------
  (this.almostfull_ref != f_in.almostfull)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                  Non-masking condition(s)      
 ---------  ---------  --------------------                        -------------------------     
  Row   1:          1  (this.almostfull_ref != f_in.almostfull)_0  -                             
  Row   2:    ***0***  (this.almostfull_ref != f_in.almostfull)_1  -                             

----------------Focused Condition View-------------------
Line       109 Item    1  (FIFO_check.wr_en && (this.count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_check.wr_en         Y
  (this.count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_check.wr_en_0    -                             
  Row   2:          1  FIFO_check.wr_en_1    (this.count < 8)              
  Row   3:          1  (this.count < 8)_0    FIFO_check.wr_en              
  Row   4:          1  (this.count < 8)_1    FIFO_check.wr_en              

----------------Focused Condition View-------------------
Line       116 Item    1  (this.full_ref & FIFO_check.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
     this.full_ref         N  '_0' not hit             Hit '_0'
  FIFO_check.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  this.full_ref_0       FIFO_check.wr_en              
  Row   2:          1  this.full_ref_1       FIFO_check.wr_en              
  Row   3:          1  FIFO_check.wr_en_0    this.full_ref                 
  Row   4:          1  FIFO_check.wr_en_1    this.full_ref                 

----------------Focused Condition View-------------------
Line       131 Item    1  (FIFO_check.rd_en && (this.count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   FIFO_check.rd_en         Y
  (this.count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_check.rd_en_0    -                             
  Row   2:          1  FIFO_check.rd_en_1    (this.count != 0)             
  Row   3:          1  (this.count != 0)_0   FIFO_check.rd_en              
  Row   4:          1  (this.count != 0)_1   FIFO_check.rd_en              

----------------Focused Condition View-------------------
Line       136 Item    1  (this.empty_ref && FIFO_check.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
    this.empty_ref         Y
  FIFO_check.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.empty_ref_0      -                             
  Row   2:          1  this.empty_ref_1      FIFO_check.rd_en              
  Row   3:          1  FIFO_check.rd_en_0    this.empty_ref                
  Row   4:          1  FIFO_check.rd_en_1    this.empty_ref                

----------------Focused Condition View-------------------
Line       149 Item    1  (~FIFO_check.rd_en && FIFO_check.wr_en && ~this.full_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_check.rd_en         Y
  FIFO_check.wr_en         Y
     this.full_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_check.rd_en_0    (FIFO_check.wr_en && ~this.full_ref)
  Row   2:          1  FIFO_check.rd_en_1    -                             
  Row   3:          1  FIFO_check.wr_en_0    ~FIFO_check.rd_en             
  Row   4:          1  FIFO_check.wr_en_1    (~FIFO_check.rd_en && ~this.full_ref)
  Row   5:          1  this.full_ref_0       (~FIFO_check.rd_en && FIFO_check.wr_en)
  Row   6:          1  this.full_ref_1       (~FIFO_check.rd_en && FIFO_check.wr_en)

----------------Focused Condition View-------------------
Line       151 Item    1  (FIFO_check.rd_en && ~FIFO_check.wr_en && ~this.empty_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_check.rd_en         Y
  FIFO_check.wr_en         Y
    this.empty_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_check.rd_en_0    -                             
  Row   2:          1  FIFO_check.rd_en_1    (~FIFO_check.wr_en && ~this.empty_ref)
  Row   3:          1  FIFO_check.wr_en_0    (FIFO_check.rd_en && ~this.empty_ref)
  Row   4:          1  FIFO_check.wr_en_1    FIFO_check.rd_en              
  Row   5:          1  this.empty_ref_0      (FIFO_check.rd_en && ~FIFO_check.wr_en)
  Row   6:          1  this.empty_ref_1      (FIFO_check.rd_en && ~FIFO_check.wr_en)

----------------Focused Condition View-------------------
Line       153 Item    1  (FIFO_check.rd_en && FIFO_check.wr_en && this.full_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_check.rd_en         Y
  FIFO_check.wr_en         Y
     this.full_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_check.rd_en_0    -                             
  Row   2:          1  FIFO_check.rd_en_1    (FIFO_check.wr_en && this.full_ref)
  Row   3:          1  FIFO_check.wr_en_0    FIFO_check.rd_en              
  Row   4:          1  FIFO_check.wr_en_1    (FIFO_check.rd_en && this.full_ref)
  Row   5:          1  this.full_ref_0       (FIFO_check.rd_en && FIFO_check.wr_en)
  Row   6:          1  this.full_ref_1       (FIFO_check.rd_en && FIFO_check.wr_en)

----------------Focused Condition View-------------------
Line       155 Item    1  (FIFO_check.rd_en && FIFO_check.wr_en && this.empty_ref)
Condition totals: 3 of 3 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  FIFO_check.rd_en         Y
  FIFO_check.wr_en         Y
    this.empty_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_check.rd_en_0    -                             
  Row   2:          1  FIFO_check.rd_en_1    (FIFO_check.wr_en && this.empty_ref)
  Row   3:          1  FIFO_check.wr_en_0    FIFO_check.rd_en              
  Row   4:          1  FIFO_check.wr_en_1    (FIFO_check.rd_en && this.empty_ref)
  Row   5:          1  this.empty_ref_0      (FIFO_check.rd_en && FIFO_check.wr_en)
  Row   6:          1  this.empty_ref_1      (FIFO_check.rd_en && FIFO_check.wr_en)

----------------Focused Condition View-------------------
Line       162 Item    1  (this.count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 8)_0   -                             
  Row   2:          1  (this.count == 8)_1   -                             

----------------Focused Condition View-------------------
Line       163 Item    1  (this.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 0)_0   -                             
  Row   2:          1  (this.count == 0)_1   -                             

----------------Focused Condition View-------------------
Line       164 Item    1  (this.count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.count == (8 - 1))         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.count == (8 - 1))_0  -                             
  Row   2:          1  (this.count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       165 Item    1  (this.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 1)_0   -                             
  Row   2:          1  (this.count == 1)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      58        34        24    58.62%

================================Statement Details================================

Statement Coverage for instance /pack_three --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File pack_three.sv
    2                                                package pack_three;
    3                                                import pack_one::*;
    4                                                
    5                                                class FIFO_scoreboard;
    6                                                
    7                                                        localparam WIDTH = 16;
    8                                                        localparam FIFO_DEPTH=8;
    9                                                
    10                                                   logic [2:0] wr_ptr,rd_ptr;
    11                                                   logic [3:0] count;
    12                                                   logic [WIDTH-1:0] data_out_ref;
    13                                                   logic wr_ack_ref,full_ref,empty_ref;
    14                                                   logic almostempty_ref,almostfull_ref;
    15                                                   logic overflow_ref,underflow_ref;
    16                                               
    17                                               
    18                                                   logic [WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    19                                                   integer count_ref;
    20                                               
    21                                               
    22                                                   function check_data (input FIFO_transaction f_in );
    23              1                      10001             reference_model(f_in);
    24                                                       if ((wr_ack_ref != f_in.wr_ack)) begin
    25              1                    ***0***                 shared_pkg::error_count++;
    26              1                    ***0***                 $display("%t:ERROR,The value of wr_ack_ref=%0d & the value of the f_in.wr_ack=%0d",$time,wr_ack_ref,f_in.wr_ack);
    27              1                    ***0***                 $stop;
    28                                                       end
    29                                                       else begin
    30              1                      10001                     shared_pkg::correct_count++;
    31                                               
    32                                                       end
    33                                                       if ((data_out_ref != f_in.data_out)) begin
    34              1                    ***0***                 shared_pkg::error_count++;
    35              1                    ***0***                 $display("%t:ERROR,the value of the data_out_ref=%0d,the value of the f_in.data_out=%0d",$time,data_out_ref,f_in.data_out);  
    36              1                    ***0***                 $stop; 
    37                                                       end
    38                                                       else begin
    39              1                      10001                    shared_pkg::correct_count++;
    40                                                
    41                                                       end
    42                                                       if ((full_ref != f_in.full)) begin
    43              1                    ***0***                 shared_pkg::error_count++;
    44              1                    ***0***                 $display("%t:ERROR,the value of the full_ref=%0d,the value of the f_in.full=%0d",$time,full_ref,f_in.full);  
    45              1                    ***0***                 $stop; 
    46                                                       end
    47                                                       else begin
    48              1                      10001                    shared_pkg::correct_count++;
    49                                                
    50                                                       end
    51                                                       if ((empty_ref!=f_in.empty)) begin
    52              1                    ***0***                 shared_pkg::error_count++;
    53              1                    ***0***                 $display("%t:ERROR,the value of the empty_ref=%0d,the value of the f_in.empty=%0d",$time,empty_ref,f_in.empty);  
    54              1                    ***0***                 $stop; 
    55                                                       end
    56                                                       else begin
    57              1                      10001                    shared_pkg::correct_count++;
    58                                                       end
    59                                                       if ((overflow_ref != f_in.overflow)) begin
    60              1                    ***0***                 shared_pkg::error_count++;
    61              1                    ***0***                 $display("%t:ERROR,the value of the overflow_ref=%0d,the value of the f_in.overflow=%0d",$time,overflow_ref,f_in.overflow);   
    62              1                    ***0***                 $stop;
    63                                                       end
    64                                                       else begin
    65              1                      10001                    shared_pkg::correct_count++;
    66                                                
    67                                                       end
    68                                                       if (underflow_ref!=f_in.underflow) begin
    69              1                    ***0***                 shared_pkg::error_count++;
    70              1                    ***0***                 $display("%t:ERROR,the value of the underflow_ref=%0d,the value of the f_in.underflow=%0d",$time,underflow_ref,f_in.underflow); 
    71              1                    ***0***                 $stop;  
    72                                                       end
    73                                                       else begin
    74              1                      10001                    shared_pkg::correct_count++;
    75                                               
    76                                                       end
    77                                                       if (almostempty_ref != f_in.almostempty) begin
    78              1                    ***0***                 shared_pkg::error_count++;
    79              1                    ***0***                 $display("%t:ERROR,the value of the almostempty_ref=%0d,the value of the f_in.almostempty=%0d",$time,almostempty_ref,f_in.almostempty); 
    80              1                    ***0***                 $stop;  
    81                                                       end
    82                                                       else begin
    83              1                      10001                    shared_pkg::correct_count++;
    84                                               
    85                                                       end
    86                                                       if (almostfull_ref !=f_in.almostfull) begin
    87              1                    ***0***                 shared_pkg::error_count++;
    88              1                    ***0***                 $display("%t:ERROR,the value of the almostfull_ref=%0d,the value of the f_in.almostfull=%0d",$time,almostfull_ref,f_in.almostfull); 
    89              1                    ***0***                 $stop;  
    90                                                       end
    91                                                       else begin
    92              1                      10001                    shared_pkg::correct_count++;
    93                                               
    94                                                       end
    95                                                   endfunction
    96                                               
    97                                                   function reference_model(input FIFO_transaction FIFO_check);
    98                                               // For concurrent operations to simulate the desgin 
    99                                                     fork
    100                                              
    101                                                      // Process (1) --> Write operation
    102                                                      begin
    103                                              
    104                                                        if (!FIFO_check.rst_n) begin
    105             1                        988                 wr_ptr = 0;
    106             1                        988                 wr_ack_ref = 0;
    107             1                        988                 overflow_ref = 0;
    108                                                        end
    109                                                        else if (FIFO_check.wr_en && count < FIFO_DEPTH) begin
    110             1                       5574                 mem[wr_ptr] = FIFO_check.data_in;
    111             1                       5574                 wr_ack_ref = 1;
    112             1                       5574                 wr_ptr = wr_ptr + 1;
    113                                                        end
    114                                                        else begin 
    115             1                       3439                 wr_ack_ref = 0; 
    116                                                          if (full_ref & FIFO_check.wr_en)
    117             1                        673                   overflow_ref = 1;
    118                                                          else
    119             1                       2766                   overflow_ref = 0;
    120                                                        end
    121                                                        
    122                                                      end
    123                                              
    124                                                      // Process (2) --> Read operation
    125                                                      begin
    126                                                        if (!FIFO_check.rst_n) begin
    127             1                        988                 rd_ptr = 0;
    128             1                        988                 underflow_ref = 0;
    129             1                        988                 data_out_ref = 0;
    130                                                        end
    131                                                        else if (FIFO_check.rd_en && count != 0) begin
    132             1                       2332                 data_out_ref = mem[rd_ptr];
    133             1                       2332                 rd_ptr = rd_ptr + 1;
    134                                                        end
    135                                                        else begin
    136                                                          if(empty_ref && FIFO_check.rd_en)
    137             1                        418                   underflow_ref = 1;
    138                                                          else
    139             1                       6263                   underflow_ref = 0;
    140                                                        end
    141                                                      end
    142                                              
    143                                                      // Process (3) --> Count operation
    144                                                      begin
    145                                                        if (!FIFO_check.rst_n) begin
    146             1                        988                 count = 0;
    147                                                        end
    148                                                        else begin
    149                                                          if  ( ({FIFO_check.wr_en, FIFO_check.rd_en} == 2'b10) && !full_ref) 
    150             1                       3884                   count = count + 1;
    151                                                          else if ( ({FIFO_check.wr_en, FIFO_check.rd_en} == 2'b01) && !empty_ref)
    152             1                        712                   count = count - 1;
    153                                                          else if(({FIFO_check.wr_en, FIFO_check.rd_en} == 2'b11) && full_ref)
    154             1                        216                   count = count - 1;
    155                                                          else if(({FIFO_check.wr_en, FIFO_check.rd_en} == 2'b11) && empty_ref)
    156             1                        286                   count = count + 1;
    157                                                        end
    158                                                      end
    159                                              
    160                                                    join
    161                                              
    162             1                      10001           full_ref = (count == FIFO_DEPTH)? 1 : 0;
    163             1                      10001           empty_ref = (count == 0)? 1 : 0;
    164             1                      10001           almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0; 
    165             1                      10001           almostempty_ref = (count==1)?1:0;


=================================================================================
=== Instance: /pack_two
=== Design Unit: work.pack_two
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         61        61         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /pack_two/FIFO_coverage/cvg                     100.00%        100          -    Covered              
    covered/total bins:                                    61         61          -                      
    missing/total bins:                                     0         61          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp1                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en0                                       3053          1          -    Covered              
        bin wr_en1                                       6948          1          -    Covered              
    Coverpoint cp2                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en0                                       6954          1          -    Covered              
        bin rd_en1                                       3047          1          -    Covered              
    Coverpoint cp3                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full0                                        8892          1          -    Covered              
        bin full1                                        1109          1          -    Covered              
    Coverpoint cp4                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty0                                       8454          1          -    Covered              
        bin empty1                                       1547          1          -    Covered              
    Coverpoint cp5                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull0                                  9012          1          -    Covered              
        bin almostfull1                                   989          1          -    Covered              
    Coverpoint cp6                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty0                                 8311          1          -    Covered              
        bin almostempty1                                 1690          1          -    Covered              
    Coverpoint cp7                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack0                                      4427          1          -    Covered              
        bin wr_ack1                                      5574          1          -    Covered              
    Coverpoint cp8                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow0                                    9167          1          -    Covered              
        bin overflow1                                     834          1          -    Covered              
    Coverpoint cp9                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow0                                   9469          1          -    Covered              
        bin underflow1                                    532          1          -    Covered              
    Cross cv1                                         100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en0,wr_en1,full1>                     895          1          -    Covered              
            bin <rd_en1,wr_en1,full0>                    2111          1          -    Covered              
            bin <rd_en1,wr_en0,full0>                     936          1          -    Covered              
            bin <rd_en0,wr_en1,full0>                    3942          1          -    Covered              
            bin <rd_en0,wr_en0,full0>                    1903          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig2                                214                     -    Occurred             
            ignore_bin ig1                                  0                     -    ZERO                 
            ignore_bin ig0                                  0                     -    ZERO                 
    Cross cv2                                         100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en0,empty1>                    359          1          -    Covered              
            bin <rd_en1,wr_en1,empty0>                   1906          1          -    Covered              
            bin <rd_en1,wr_en0,empty0>                    577          1          -    Covered              
            bin <rd_en0,wr_en1,empty0>                   4341          1          -    Covered              
            bin <rd_en0,wr_en0,empty0>                   1630          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig2                                487                     -    Occurred             
            ignore_bin ig1                                496                     -    Occurred             
            ignore_bin ig0                                205                     -    Occurred             
    Cross cv3                                         100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,almostfull1>               403          1          -    Covered              
            bin <rd_en0,wr_en1,almostfull1>               276          1          -    Covered              
            bin <rd_en1,wr_en0,almostfull1>               111          1          -    Covered              
            bin <rd_en1,wr_en1,almostfull0>              1708          1          -    Covered              
            bin <rd_en1,wr_en0,almostfull0>               825          1          -    Covered              
            bin <rd_en0,wr_en1,almostfull0>              4561          1          -    Covered              
            bin <rd_en0,wr_en0,almostfull0>              1918          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig0                                199                     -    Occurred             
    Cross cv4                                         100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,almostempty1>              627          1          -    Covered              
            bin <rd_en0,wr_en1,almostempty1>              670          1          -    Covered              
            bin <rd_en1,wr_en0,almostempty1>              116          1          -    Covered              
            bin <rd_en0,wr_en0,almostempty1>              277          1          -    Covered              
            bin <rd_en1,wr_en1,almostempty0>             1484          1          -    Covered              
            bin <rd_en0,wr_en1,almostempty0>             4167          1          -    Covered              
            bin <rd_en1,wr_en0,almostempty0>              820          1          -    Covered              
            bin <rd_en0,wr_en0,almostempty0>             1840          1          -    Covered              
    Cross cv5                                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,wr_ack1>                  1690          1          -    Covered              
            bin <rd_en0,wr_en1,wr_ack1>                  3884          1          -    Covered              
            bin <rd_en1,wr_en1,wr_ack0>                   421          1          -    Covered              
            bin <rd_en1,wr_en0,wr_ack0>                   936          1          -    Covered              
            bin <rd_en0,wr_en1,wr_ack0>                   953          1          -    Covered              
            bin <rd_en0,wr_en0,wr_ack0>                  2117          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig1                                  0                     -    ZERO                 
            ignore_bin ig0                                  0                     -    ZERO                 
    Cross cv6                                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,overflow1>                 260          1          -    Covered              
            bin <rd_en0,wr_en1,overflow1>                 574          1          -    Covered              
            bin <rd_en1,wr_en1,overflow0>                1851          1          -    Covered              
            bin <rd_en1,wr_en0,overflow0>                 936          1          -    Covered              
            bin <rd_en0,wr_en1,overflow0>                4263          1          -    Covered              
            bin <rd_en0,wr_en0,overflow0>                2117          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig1                                  0                     -    ZERO                 
            ignore_bin ig0                                  0                     -    ZERO                 
    Cross cv7                                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,underflow1>                359          1          -    Covered              
            bin <rd_en1,wr_en0,underflow1>                173          1          -    Covered              
            bin <rd_en1,wr_en1,underflow0>               1752          1          -    Covered              
            bin <rd_en1,wr_en0,underflow0>                763          1          -    Covered              
            bin <rd_en0,wr_en1,underflow0>               4837          1          -    Covered              
            bin <rd_en0,wr_en0,underflow0>               2117          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig1                                  0                     -    ZERO                 
            ignore_bin ig0                                  0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /pack_two --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File pack_two.sv
    1                                                package pack_two;
    2                                                import pack_one::*;
    3                                                     localparam WIDTH=16;
    4                                                
    5                                                    class FIFO_coverage;
    6                                                
    7               1                          1             FIFO_transaction F_cvg_txn=new();
    8                                                
    9                                                        covergroup cvg;
    10                                                           cp1:coverpoint F_cvg_txn.wr_en
    11                                                           {
    12                                                               bins wr_en0={0};
    13                                                               bins wr_en1={1};
    14                                                           }
    15                                                           cp2:coverpoint F_cvg_txn.rd_en
    16                                                           {
    17                                                               bins rd_en0={0};
    18                                                               bins rd_en1={1};
    19                                                           }
    20                                                           cp3:coverpoint F_cvg_txn.full
    21                                                           {
    22                                                               bins full0={0};
    23                                                               bins full1={1};
    24                                                           }
    25                                                           cp4:coverpoint F_cvg_txn.empty
    26                                                           {
    27                                                               bins empty0={0};
    28                                                               bins empty1={1};
    29                                                           }
    30                                                           cp5:coverpoint F_cvg_txn.almostfull
    31                                                           {
    32                                                               bins almostfull0={0};
    33                                                               bins almostfull1={1};
    34                                                           }
    35                                                           cp6:coverpoint F_cvg_txn.almostempty
    36                                                           {
    37                                                               bins almostempty0={0};
    38                                                               bins almostempty1={1};
    39                                                           }
    40                                                           cp7:coverpoint F_cvg_txn.wr_ack
    41                                                           {
    42                                                               bins wr_ack0={0};
    43                                                               bins wr_ack1={1};
    44                                                           }
    45                                                           cp8:coverpoint F_cvg_txn.overflow
    46                                                           {
    47                                                               bins overflow0={0};
    48                                                               bins overflow1={1};
    49                                                           }
    50                                                           cp9:coverpoint F_cvg_txn.underflow
    51                                                           {
    52                                                               bins underflow0={0};
    53                                                               bins underflow1={1};
    54                                                           }
    55                                                           cv1:cross cp2,cp1,cp3
    56                                                           {
    57                                                               ignore_bins ig0 =binsof(cp1.wr_en1)&&binsof(cp2.rd_en1)&&binsof(cp3.full1);
    58                                                               ignore_bins ig1 =binsof(cp1.wr_en0)&&binsof(cp2.rd_en1)&&binsof(cp3.full1);
    59                                                               ignore_bins ig2 =binsof(cp1.wr_en0)&&binsof(cp2.rd_en0)&&binsof(cp3.full1);
    60                                                           }
    61                                                           cv2:cross cp2,cp1,cp4
    62                                                           {
    63                                                               ignore_bins ig0 =binsof(cp1.wr_en1)&&binsof(cp2.rd_en1)&&binsof(cp4.empty1);
    64                                                               ignore_bins ig1 =binsof(cp1.wr_en1)&&binsof(cp2.rd_en0)&&binsof(cp4.empty1);
    65                                                               ignore_bins ig2 =binsof(cp1.wr_en0)&&binsof(cp2.rd_en0)&&binsof(cp4.empty1); 
    66                                                           }
    67                                                           cv3:cross cp2,cp1,cp5
    68                                                           {
    69                                                               ignore_bins ig0 =binsof(cp1.wr_en0)&&binsof(cp2.rd_en0)&&binsof(cp5.almostfull1);
    70                                                           }
    71                                                           cv4:cross cp2,cp1,cp6;
    72                                                           cv5:cross cp2,cp1,cp7
    73                                                           {
    74                                                               ignore_bins ig0 =binsof(cp1.wr_en0)&&binsof(cp2.rd_en1)&&binsof(cp7.wr_ack1);
    75                                                               ignore_bins ig1 =binsof(cp1.wr_en0)&&binsof(cp2.rd_en0)&&binsof(cp7.wr_ack1);
    76                                                           }
    77                                                           cv6:cross cp2,cp1,cp8
    78                                                           {
    79                                                               ignore_bins ig0 =binsof(cp1.wr_en0)&&binsof(cp2.rd_en1)&&binsof(cp8.overflow1);
    80                                                               ignore_bins ig1 =binsof(cp1.wr_en0)&&binsof(cp2.rd_en0)&&binsof(cp8.overflow1);
    81                                                           }
    82                                                           cv7:cross cp2,cp1,cp9
    83                                                           {
    84                                                               ignore_bins ig0 =binsof(cp1.wr_en1)&&binsof(cp2.rd_en0)&&binsof(cp9.underflow1);
    85                                                               ignore_bins ig1 =binsof(cp1.wr_en0)&&binsof(cp2.rd_en0)&&binsof(cp9.underflow1);
    86                                                           }
    87                                                       endgroup
    88                                                      
    89                                                       function sample_data (input FIFO_transaction F_txn);
    90              1                      10001                 F_cvg_txn=F_txn;
    91              1                      10001                 cvg.sample();
    92                                                       endfunction
    93                                                       
    94                                                       function new();
    95              1                          1                 cvg=new;


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /pack_two/FIFO_coverage/cvg                     100.00%        100          -    Covered              
    covered/total bins:                                    61         61          -                      
    missing/total bins:                                     0         61          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp1                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en0                                       3053          1          -    Covered              
        bin wr_en1                                       6948          1          -    Covered              
    Coverpoint cp2                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en0                                       6954          1          -    Covered              
        bin rd_en1                                       3047          1          -    Covered              
    Coverpoint cp3                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full0                                        8892          1          -    Covered              
        bin full1                                        1109          1          -    Covered              
    Coverpoint cp4                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty0                                       8454          1          -    Covered              
        bin empty1                                       1547          1          -    Covered              
    Coverpoint cp5                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull0                                  9012          1          -    Covered              
        bin almostfull1                                   989          1          -    Covered              
    Coverpoint cp6                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty0                                 8311          1          -    Covered              
        bin almostempty1                                 1690          1          -    Covered              
    Coverpoint cp7                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack0                                      4427          1          -    Covered              
        bin wr_ack1                                      5574          1          -    Covered              
    Coverpoint cp8                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow0                                    9167          1          -    Covered              
        bin overflow1                                     834          1          -    Covered              
    Coverpoint cp9                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow0                                   9469          1          -    Covered              
        bin underflow1                                    532          1          -    Covered              
    Cross cv1                                         100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en0,wr_en1,full1>                     895          1          -    Covered              
            bin <rd_en1,wr_en1,full0>                    2111          1          -    Covered              
            bin <rd_en1,wr_en0,full0>                     936          1          -    Covered              
            bin <rd_en0,wr_en1,full0>                    3942          1          -    Covered              
            bin <rd_en0,wr_en0,full0>                    1903          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig2                                214                     -    Occurred             
            ignore_bin ig1                                  0                     -    ZERO                 
            ignore_bin ig0                                  0                     -    ZERO                 
    Cross cv2                                         100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en0,empty1>                    359          1          -    Covered              
            bin <rd_en1,wr_en1,empty0>                   1906          1          -    Covered              
            bin <rd_en1,wr_en0,empty0>                    577          1          -    Covered              
            bin <rd_en0,wr_en1,empty0>                   4341          1          -    Covered              
            bin <rd_en0,wr_en0,empty0>                   1630          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig2                                487                     -    Occurred             
            ignore_bin ig1                                496                     -    Occurred             
            ignore_bin ig0                                205                     -    Occurred             
    Cross cv3                                         100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,almostfull1>               403          1          -    Covered              
            bin <rd_en0,wr_en1,almostfull1>               276          1          -    Covered              
            bin <rd_en1,wr_en0,almostfull1>               111          1          -    Covered              
            bin <rd_en1,wr_en1,almostfull0>              1708          1          -    Covered              
            bin <rd_en1,wr_en0,almostfull0>               825          1          -    Covered              
            bin <rd_en0,wr_en1,almostfull0>              4561          1          -    Covered              
            bin <rd_en0,wr_en0,almostfull0>              1918          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig0                                199                     -    Occurred             
    Cross cv4                                         100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,almostempty1>              627          1          -    Covered              
            bin <rd_en0,wr_en1,almostempty1>              670          1          -    Covered              
            bin <rd_en1,wr_en0,almostempty1>              116          1          -    Covered              
            bin <rd_en0,wr_en0,almostempty1>              277          1          -    Covered              
            bin <rd_en1,wr_en1,almostempty0>             1484          1          -    Covered              
            bin <rd_en0,wr_en1,almostempty0>             4167          1          -    Covered              
            bin <rd_en1,wr_en0,almostempty0>              820          1          -    Covered              
            bin <rd_en0,wr_en0,almostempty0>             1840          1          -    Covered              
    Cross cv5                                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,wr_ack1>                  1690          1          -    Covered              
            bin <rd_en0,wr_en1,wr_ack1>                  3884          1          -    Covered              
            bin <rd_en1,wr_en1,wr_ack0>                   421          1          -    Covered              
            bin <rd_en1,wr_en0,wr_ack0>                   936          1          -    Covered              
            bin <rd_en0,wr_en1,wr_ack0>                   953          1          -    Covered              
            bin <rd_en0,wr_en0,wr_ack0>                  2117          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig1                                  0                     -    ZERO                 
            ignore_bin ig0                                  0                     -    ZERO                 
    Cross cv6                                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,overflow1>                 260          1          -    Covered              
            bin <rd_en0,wr_en1,overflow1>                 574          1          -    Covered              
            bin <rd_en1,wr_en1,overflow0>                1851          1          -    Covered              
            bin <rd_en1,wr_en0,overflow0>                 936          1          -    Covered              
            bin <rd_en0,wr_en1,overflow0>                4263          1          -    Covered              
            bin <rd_en0,wr_en0,overflow0>                2117          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig1                                  0                     -    ZERO                 
            ignore_bin ig0                                  0                     -    ZERO                 
    Cross cv7                                         100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <rd_en1,wr_en1,underflow1>                359          1          -    Covered              
            bin <rd_en1,wr_en0,underflow1>                173          1          -    Covered              
            bin <rd_en1,wr_en1,underflow0>               1752          1          -    Covered              
            bin <rd_en1,wr_en0,underflow0>                763          1          -    Covered              
            bin <rd_en0,wr_en1,underflow0>               4837          1          -    Covered              
            bin <rd_en0,wr_en0,underflow0>               2117          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ig1                                  0                     -    ZERO                 
            ignore_bin ig0                                  0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/fifo_dut/cv1                        FIFO   Verilog  SVA  FIFO.sv(82)      998 Covered   
/top/fifo_dut/cv2                        FIFO   Verilog  SVA  FIFO.sv(89)     1380 Covered   
/top/fifo_dut/cv3                        FIFO   Verilog  SVA  FIFO.sv(96)      365 Covered   
/top/fifo_dut/cv4                        FIFO   Verilog  SVA  FIFO.sv(103)     619 Covered   
/top/fifo_dut/cv5                        FIFO   Verilog  SVA  FIFO.sv(110)     903 Covered   
/top/fifo_dut/cv6                        FIFO   Verilog  SVA  FIFO.sv(117)    1513 Covered   
/top/fifo_dut/cv7                        FIFO   Verilog  SVA  FIFO.sv(124)    5001 Covered   
/top/fifo_dut/cv8                        FIFO   Verilog  SVA  FIFO.sv(131)    5001 Covered   
/top/fifo_dut/cv9                        FIFO   Verilog  SVA  FIFO.sv(138)    2099 Covered   
/top/fifo_dut/cv10                       FIFO   Verilog  SVA  FIFO.sv(145)    3731 Covered   
/top/fifo_dut/cv11                       FIFO   Verilog  SVA  FIFO.sv(152)     829 Covered   
/top/fifo_dut/cv12                       FIFO   Verilog  SVA  FIFO.sv(159)     885 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 12

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/fifo_dut/as1    FIFO.sv(81)                        0          1
/top/fifo_dut/as2    FIFO.sv(88)                        0          1
/top/fifo_dut/as3    FIFO.sv(95)                        0          1
/top/fifo_dut/as4    FIFO.sv(102)                       0          1
/top/fifo_dut/as5    FIFO.sv(109)                       0          1
/top/fifo_dut/as6    FIFO.sv(116)                       0          1
/top/fifo_dut/as7    FIFO.sv(123)                       0          1
/top/fifo_dut/as8    FIFO.sv(130)                       0          1
/top/fifo_dut/as9    FIFO.sv(137)                       0          1
/top/fifo_dut/as10   FIFO.sv(144)                       0          1
/top/fifo_dut/as11   FIFO.sv(151)                       0          1
/top/fifo_dut/as12   FIFO.sv(158)                       0          1
/top/testb/#anonblk#1954#11#4#/#ublk#1954#11/immed__13
                     tb.sv(13)                          0          1

Total Coverage By Instance (filtered view): 93.13%

