Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 11 21:02:50 2024
| Host         : DESKTOP-1MBJFKH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Songs_control_sets_placed.rpt
| Design       : Songs
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+---------------------+------------------+----------------+--------------+
|           Clock Signal           | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------+---------------------+------------------+----------------+--------------+
|  dc/current_digit_reg[4]_i_2_n_0 |               |                     |                2 |              5 |         2.50 |
|  dc/segment_reg[6]_i_2_n_0       |               |                     |                2 |              7 |         3.50 |
|  enables[3]                      |               |                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                   | sel           | clear               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                   |               |                     |               12 |             40 |         3.33 |
|  dclk_reg_n_0_BUFG               |               | duration[0]_i_1_n_0 |               16 |             57 |         3.56 |
+----------------------------------+---------------+---------------------+------------------+----------------+--------------+


