==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.3
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-2] *************** CSIM start ***************
@W [SIM-51] HLS only supports CLANG compiler in Linux.
@I [SIM-4] CSIM will launch GCC as the compiler.
@I [SIM-1] CSim done with 0 errors.
@I [SIM-3] *************** CSIM finish ***************
@I [HLS-10] Analyzing design file './mlp.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'mlp_label17' does not exist in function 'mlp'. 
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 93.559 ; gain = 43.918
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 93.559 ; gain = 43.918
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 95.109 ; gain = 45.469
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 95.324 ; gain = 45.684
@I [XFORM-502] Unrolling all sub-loops inside loop 'mlp_label14' (./mlp.cpp:43) in function 'mlp' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'mlp_label15' (./mlp.cpp:44) because its parent loop or function is pipelined.
@I [XFORM-502] Unrolling all sub-loops inside loop 'mlp_label19' (./mlp.cpp:59) in function 'mlp' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'mlp_label20' (./mlp.cpp:61) because its parent loop or function is pipelined.
@I [XFORM-501] Unrolling loop 'mlp_label15' (./mlp.cpp:44) in function 'mlp' completely.
@I [XFORM-501] Unrolling loop 'mlp_label20' (./mlp.cpp:61) in function 'mlp' completely.
@I [XFORM-102] Partitioning array 'test_data' (./mlp.cpp:8) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'weightIH' (./mlp.cpp:10) in dimension 1 automatically.
@I [XFORM-401] Performing if-conversion on hyperblock to (./mlp.cpp:104:1) in function 'sigmoid'... converting 12 basic blocks.
@I [XFORM-602] Inlining function 'sigmoid' into 'mlp' (./mlp.cpp:64) automatically.
@I [XFORM-11] Balancing expressions in function 'mlp' (./mlp.cpp:3)...13 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.164 ; gain = 67.523
@W [XFORM-542] Cannot flatten a loop nest 'mlp_label18' (./mlp.cpp:58:41) in function 'mlp' : 
               more than one sub loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.313 ; gain = 67.672
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'mlp' ...
@W [SYN-107] Renaming port name 'mlp/input' to 'mlp/input_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'mlp/output' to 'mlp/output_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'mlp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'mlp_label12'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:22) and axis read on port 'input_r' (./mlp.cpp:21).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:23) and axis read on port 'input_r' (./mlp.cpp:21).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:24) and axis read on port 'input_r' (./mlp.cpp:21).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:25) and axis read on port 'input_r' (./mlp.cpp:21).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:32) and axis read on port 'input_r' (./mlp.cpp:21).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:33) and axis read on port 'input_r' (./mlp.cpp:21).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 13, Depth: 14.
@I [SCHED-61] Pipelining loop 'mlp_label13'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'mlp_label14'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:45) and axis read on port 'input_r' (./mlp.cpp:45).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:45) and axis read on port 'input_r' (./mlp.cpp:45).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:45) and axis read on port 'input_r' (./mlp.cpp:45).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:45) and axis read on port 'input_r' (./mlp.cpp:45).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:45) and axis read on port 'input_r' (./mlp.cpp:45).
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between axis read on port 'input_r' (./mlp.cpp:45) and axis read on port 'input_r' (./mlp.cpp:45).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 13, Depth: 14.
@I [SCHED-61] Pipelining loop 'mlp_label16'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'mlp_label19'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 10.
@I [SCHED-61] Pipelining loop 'mlp_label21'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (./mlp.cpp:69) of variable 'tmp_33', ./mlp.cpp:69 on array 'result', ./mlp.cpp:15 and 'load' operation ('result_load_2', ./mlp.cpp:69) on array 'result', ./mlp.cpp:15.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 8.
@I [SCHED-61] Pipelining loop 'mlp_label22'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 13.318 seconds; current allocated memory: 80.858 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.445 seconds; current allocated memory: 80.892 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mlp' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mlp/input_r' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on port 'mlp/output_r' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
@I [SYN-210] Renamed object name 'mlp_mul_32s_32s_32_6' to 'mlp_mul_32s_32s_3bkb' due to the length limit 20
@I [RTGEN-100] Generating core module 'mlp_mul_32s_32s_3bkb': 14 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'mlp'.
@I [HLS-111]  Elapsed time: 0.699 seconds; current allocated memory: 83.955 MB.
@I [RTMG-282] Generating pipelined core: 'mlp_mul_32s_32s_3bkb_MulnS_0'
@I [RTMG-278] Implementing memory 'mlp_test_data_1_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'mlp_weightIH_0_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'mlp_weightHO_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'mlp_result_ram' using distributed RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 130.082 ; gain = 80.441
@I [SYSC-301] Generating SystemC RTL for mlp.
@I [VHDL-304] Generating VHDL RTL for mlp.
@I [VLOG-307] Generating Verilog RTL for mlp.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 47.182 seconds; peak allocated memory: 86.311 MB.
