Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 04 22:48:16 2025
| Host         : Chiaro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              74 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             183 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|      Clock Signal      |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  game/VGA_Disp/clk_25M | game/VGA_Disp/oHSync                | game/VGA_Disp/oHSync_i_1_n_0        |                1 |              1 |
|  game/VGA_Disp/clk_50M |                                     |                                     |                1 |              1 |
|  sound_ctrl/pause      |                                     |                                     |                1 |              1 |
|  IntClkDiv             | mp3/oPortSI_i_1_n_0                 | sound_ctrl/IntDelayCnt_reg[0]       |                1 |              1 |
|  IntClkDiv             | mp3/oPortXCS_i_1_n_0                | sound_ctrl/IntDelayCnt_reg[0]       |                1 |              1 |
|  IntClkDiv             | mp3/oPortXDCS_i_1_n_0               | sound_ctrl/IntDelayCnt_reg[0]       |                1 |              1 |
|  IntClkDiv             | mp3/oPortXRESET_i_1_n_0             | sound_ctrl/IntDelayCnt_reg[0]       |                1 |              1 |
|  iClk_IBUF_BUFG        | speed_ctrl/speed_reg[3]_i_1_n_0     |                                     |                3 |              4 |
|  IntClkDiv             |                                     |                                     |                3 |              6 |
|  game/VGA_Disp/clk_25M | game/VGA_Disp/oRed[2]_i_1_n_0       |                                     |                5 |              8 |
|  game/VGA_Disp/clk_25M | game/VGA_Disp/Vcnt[9]_i_1_n_0       |                                     |                4 |             10 |
|  game/VGA_Disp/clk_25M |                                     |                                     |                5 |             11 |
|  IntClkDiv             | sound_ctrl/E[0]                     | mp3/IntCmdSci[31]_i_1_n_0           |                4 |             12 |
|  IntClkDiv             | mp3/IntMusicRomAddr                 | sound_ctrl/IntDelayCnt_reg[0]       |                4 |             13 |
|  IntClkDiv             | sound_ctrl/E[0]                     |                                     |                7 |             20 |
|  iClk_IBUF_BUFG        |                                     |                                     |               11 |             20 |
|  oVSync_OBUF_BUFG      | game/VGA_Disp/right_pos[9]_i_1_n_0  | game/VGA_Disp/ball_y_pos[9]_i_1_n_0 |                6 |             20 |
|  oVSync_OBUF_BUFG      | game/VGA_Disp/pau_i_1_n_0           | game/VGA_Disp/ball_y_pos[9]_i_1_n_0 |                7 |             21 |
| ~oVSync_OBUF_BUFG      |                                     |                                     |               17 |             25 |
|  IntClkDiv             | mp3/IntDelayCnt                     | sound_ctrl/IntDelayCnt_reg[0]       |                8 |             32 |
|  IntClkDiv             | sound_ctrl/IntCmdCnt_reg[0]         | mp3/IntCmdCnt[31]_i_1_n_0           |                9 |             32 |
|  iClk_IBUF_BUFG        |                                     | mp3/div/clear                       |                8 |             32 |
|  iClk_IBUF_BUFG        | sound_ctrl/rst_counter              |                                     |                8 |             32 |
|  IntClkDiv             | sound_ctrl/IntMusicData_buff_reg[0] | mp3/IntDataTxCnt[31]_i_1_n_0        |               19 |             48 |
+------------------------+-------------------------------------+-------------------------------------+------------------+----------------+


