Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,23
design__inferred_latch__count,0
design__instance__count,1661
design__instance__area,13793.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,6
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,9
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0016115555772557855
power__switching__total,0.0017625557957217097
power__leakage__total,1.3590190306445038E-8
power__total,0.003374124877154827
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.28125105818135027
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.281466163898455
timing__hold__ws__corner:nom_tt_025C_1v80,0.3302268552077066
timing__setup__ws__corner:nom_tt_025C_1v80,11.431650616356983
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.330227
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,12.100285
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,55
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,9
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2868105556455453
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.28700817534951767
timing__hold__ws__corner:nom_ss_100C_1v60,0.9334628889624843
timing__setup__ws__corner:nom_ss_100C_1v60,4.267347485050569
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.933463
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,4.267347
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,9
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2774823505065226
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2777038677617759
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11531276260244722
timing__setup__ws__corner:nom_ff_n40C_1v95,11.498871513774704
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115313
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,15.048642
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,63
design__max_fanout_violation__count,9
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2715853452332962
clock__skew__worst_setup,0.27167457941142414
timing__hold__ws,0.11293050147998285
timing__setup__ws,3.916781676523412
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112930
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.916782
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1661
design__instance__area__stdcell,13793.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.836292
design__instance__utilization__stdcell,0.836292
design__instance__count__class:buffer,3
design__instance__count__class:inverter,38
design__instance__count__class:sequential_cell,176
design__instance__count__class:multi_input_combinational_cell,987
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,697
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,40281.2
design__violations,0
design__instance__count__class:timing_repair_buffer,190
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,74
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,10
design__instance__count__class:antenna_cell,10
route__net,1430
route__net__special,2
route__drc_errors__iter:1,1933
route__wirelength__iter:1,48448
route__drc_errors__iter:2,1361
route__wirelength__iter:2,47764
route__drc_errors__iter:3,1227
route__wirelength__iter:3,47447
route__drc_errors__iter:4,839
route__wirelength__iter:4,47331
route__drc_errors__iter:5,759
route__wirelength__iter:5,47417
route__drc_errors__iter:6,678
route__wirelength__iter:6,47466
route__drc_errors__iter:7,384
route__wirelength__iter:7,47528
route__drc_errors__iter:8,265
route__wirelength__iter:8,47411
route__drc_errors__iter:9,226
route__wirelength__iter:9,47436
route__drc_errors__iter:10,220
route__wirelength__iter:10,47419
route__drc_errors__iter:11,100
route__wirelength__iter:11,47386
route__drc_errors__iter:12,68
route__wirelength__iter:12,47393
route__drc_errors__iter:13,67
route__wirelength__iter:13,47393
route__drc_errors__iter:14,14
route__wirelength__iter:14,47459
route__drc_errors__iter:15,5
route__wirelength__iter:15,47459
route__drc_errors__iter:16,2
route__wirelength__iter:16,47456
route__drc_errors__iter:17,0
route__wirelength__iter:17,47454
route__drc_errors,0
route__wirelength,47454
route__vias,12083
route__vias__singlecut,12083
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,348.52
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,6
design__max_fanout_violation__count__corner:min_tt_025C_1v80,9
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2747846750138417
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2748707173006836
timing__hold__ws__corner:min_tt_025C_1v80,0.3268658769502039
timing__setup__ws__corner:min_tt_025C_1v80,11.436651061001317
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.326866
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,12.307412
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,42
design__max_fanout_violation__count__corner:min_ss_100C_1v60,9
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.27937061788020895
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2794481114495194
timing__hold__ws__corner:min_ss_100C_1v60,0.9284325793179433
timing__setup__ws__corner:min_ss_100C_1v60,4.594300181443754
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.928433
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.594300
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,9
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2715853452332962
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.27167457941142414
timing__hold__ws__corner:min_ff_n40C_1v95,0.11293050147998285
timing__setup__ws__corner:min_ff_n40C_1v95,11.502640943094518
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112930
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,15.195300
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,11
design__max_fanout_violation__count__corner:max_tt_025C_1v80,9
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.29361622297897494
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2944134186443533
timing__hold__ws__corner:max_tt_025C_1v80,0.3342990978660514
timing__setup__ws__corner:max_tt_025C_1v80,11.427477954023221
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.334299
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.907946
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,63
design__max_fanout_violation__count__corner:max_ss_100C_1v60,9
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3005338007964518
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3012787604670442
timing__hold__ws__corner:max_ss_100C_1v60,0.940237248005734
timing__setup__ws__corner:max_ss_100C_1v60,3.916781676523412
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.940237
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,3.916782
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,9
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2874108532519377
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.288225645952754
timing__hold__ws__corner:max_ff_n40C_1v95,0.11812995360710916
timing__setup__ws__corner:max_ff_n40C_1v95,11.495576371744423
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118130
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.789826
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79983
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000174931
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000178342
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000557826
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000178342
design_powergrid__voltage__worst,0.000178342
design_powergrid__voltage__worst__net:VPWR,1.79983
design_powergrid__drop__worst,0.000178342
design_powergrid__drop__worst__net:VPWR,0.000174931
design_powergrid__voltage__worst__net:VGND,0.000178342
design_powergrid__drop__worst__net:VGND,0.000178342
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000564999999999999977609056733829362428878084756433963775634765625
ir__drop__worst,0.00017499999999999999822190843712377272822777740657329559326171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
