#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May  3 18:21:07 2018
# Process ID: 2356
# Current directory: F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11300 F:\FPGA_SOC\ZYNQ_CMOS\ZYNQ_CMOS\ZYNQ_CMOS.xpr
# Log file: F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS/vivado.log
# Journal file: F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS/ZYNQ_CMOS.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/FPGA_SOC/ZYNQ_CMOS/ZYNQ_CMOS/ZYNQ_CMOS.srcs/sources_1/bd/ZYNQ_CMOS/ZYNQ_CMOS.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hdmi_ctrl:1.0 hdmi_ctrl_0
endgroup
set_property location {0.5 -479 -526} [get_bd_cells hdmi_ctrl_0]
set_property location {1.5 -316 -484} [get_bd_cells hdmi_ctrl_0]
