/*
  This file was generated from genopc.c on Jun 30 2023.
  Do not edit.
*/

#define ABS32_D \
        OP_ABS32_D,	4, 1, { 0x89000002ULL },		0xFFC0000FUL
#define ABS32_S \
        OP_ABS32_S,	4, 1, { 0x88000002ULL },		0xFFC0000FUL
#define ADD16_DSP \
        OP_ADD16_DSP,	2, 1, { 0x7208ULL },			0xFE0FUL
#define ADD16_W \
        OP_ADD16_W,	2, 1, { 0x6000ULL },			0xFF00UL
#define ADD32_DSP \
        OP_ADD32_DSP,	4, 1, { 0xF2080000ULL },		0xFE0FFFFFUL
#define ADD32_WFC2 \
        OP_ADD32_WFC2,	4, 1, { 0xE0000001ULL },		0xFFF0000FUL
#define ADD32_WFC \
        OP_ADD32_WFC,	4, 1, { 0xE0000005ULL },		0xFFF0000FUL
#define ADD32_WFW \
        OP_ADD32_WFW,	4, 1, { 0xE0000001ULL },		0xFF00000FUL
#define ADD32_WFW \
        OP_ADD32_WFW,	4, 1, { 0xE0000001ULL },		0xFF00000FUL
#define ADD32_WF \
        OP_ADD32_WF,	4, 1, { 0xE0000005ULL },		0xFF00000FUL
#define ADD32_KW \
        OP_ADD32_KW,	4, 1, { 0xC0000002ULL },		0xFF00000BUL
#define ADD32_DSP_WK \
        OP_ADD32_DSP_WK,	4, 1, { 0xC000000BULL },		0xFD00000FUL
#define ADD32_DSP_W0K \
        OP_ADD32_DSP_W0K,	4, 1, { 0xC000000BULL },		0xFD00000FUL
#define ADD32_W \
        OP_ADD32_W,	4, 1, { 0xE0000000ULL },		0xFF00000BUL
#define ADD32_WK \
        OP_ADD32_WK,	4, 1, { 0xE0000002ULL },		0xFF00000BUL
#define ADD32_BFC2 \
        OP_ADD32_BFC2,	4, 1, { 0xE1000009ULL },		0xFFF0000FUL
#define ADD32_BFC \
        OP_ADD32_BFC,	4, 1, { 0xE100000DULL },		0xFFF0000FUL
#define ADD32_BFW \
        OP_ADD32_BFW,	4, 1, { 0xE1000009ULL },		0xFF00000FUL
#define ADD32_BFW \
        OP_ADD32_BFW,	4, 1, { 0xE1000009ULL },		0xFF00000FUL
#define ADD32_BF \
        OP_ADD32_BF,	4, 1, { 0xE100000DULL },		0xFF00000FUL
#define ADD32_KB \
        OP_ADD32_KB,	4, 1, { 0xC100000AULL },		0xFF00000BUL
#define ADD32_B \
        OP_ADD32_B,	4, 1, { 0xE1000008ULL },		0xFF00000BUL
#define ADD32_BK \
        OP_ADD32_BK,	4, 1, { 0xE100000AULL },		0xFF00000BUL
#define ADD32_BZFC2 \
        OP_ADD32_BZFC2,	4, 1, { 0xE0000009ULL },		0xFFF0000FUL
#define ADD32_BZFC \
        OP_ADD32_BZFC,	4, 1, { 0xE000000DULL },		0xFFF0000FUL
#define ADD32_BZFW \
        OP_ADD32_BZFW,	4, 1, { 0xE0000009ULL },		0xFF00000FUL
#define ADD32_BZFW2 \
        OP_ADD32_BZFW2,	4, 1, { 0xE0000009ULL },		0xFF00000FUL
#define ADD32_BZF \
        OP_ADD32_BZF,	4, 1, { 0xE000000DULL },		0xFF00000FUL
#define ADD32_KBZ \
        OP_ADD32_KBZ,	4, 1, { 0xC000000AULL },		0xFF00000BUL
#define ADD32_BZ \
        OP_ADD32_BZ,	4, 1, { 0xE0000008ULL },		0xFF00000BUL
#define ADD32_BZK \
        OP_ADD32_BZK,	4, 1, { 0xE000000AULL },		0xFF00000BUL
#define ADD32_D \
        OP_ADD32_D,	4, 1, { 0x81000002ULL },		0xFFC0000FUL
#define ADD16_L \
        OP_ADD16_L,	2, 1, { 0x6100ULL },			0xFF00UL
#define ADD16_LN \
        OP_ADD16_LN,	2, 1, { 0x7400ULL },			0xFE00UL
#define ADD16_LK \
        OP_ADD16_LK,	2, 1, { 0x7400ULL },			0xFE00UL
#define ADD32_LFC2 \
        OP_ADD32_LFC2,	4, 1, { 0xE1000001ULL },		0xFFF0000FUL
#define ADD32_LFC \
        OP_ADD32_LFC,	4, 1, { 0xE1000005ULL },		0xFFF0000FUL
#define ADD32_LFW \
        OP_ADD32_LFW,	4, 1, { 0xE1000001ULL },		0xFF00000FUL
#define ADD32_LFW \
        OP_ADD32_LFW,	4, 1, { 0xE1000001ULL },		0xFF00000FUL
#define ADD32_LF \
        OP_ADD32_LF,	4, 1, { 0xE1000005ULL },		0xFF00000FUL
#define ADD32_KL \
        OP_ADD32_KL,	4, 1, { 0xC1000002ULL },		0xFF00000BUL
#define ADD32_DSP_LK \
        OP_ADD32_DSP_LK,	4, 1, { 0xC100000BULL },		0xFD00000FUL
#define ADD32_DSP_L0K \
        OP_ADD32_DSP_L0K,	4, 1, { 0xC100000BULL },		0xFD00000FUL
#define ADD32_L \
        OP_ADD32_L,	4, 1, { 0xE1000000ULL },		0xFF00000BUL
#define ADD32_LK \
        OP_ADD32_LK,	4, 1, { 0xE1000002ULL },		0xFF00000BUL
#define ADD32_S \
        OP_ADD32_S,	4, 1, { 0x80000002ULL },		0xFFC0000FUL
#define ADD16_W \
        OP_ADD16_W,	2, 1, { 0x6000ULL },			0xFF00UL
#define ADD32_WFC2 \
        OP_ADD32_WFC2,	4, 1, { 0xE0000001ULL },		0xFFF0000FUL
#define ADD32_WFC \
        OP_ADD32_WFC,	4, 1, { 0xE0000005ULL },		0xFFF0000FUL
#define ADD32_WFW \
        OP_ADD32_WFW,	4, 1, { 0xE0000001ULL },		0xFF00000FUL
#define ADD32_WFW \
        OP_ADD32_WFW,	4, 1, { 0xE0000001ULL },		0xFF00000FUL
#define ADD32_WF \
        OP_ADD32_WF,	4, 1, { 0xE0000005ULL },		0xFF00000FUL
#define ADD32_KW \
        OP_ADD32_KW,	4, 1, { 0xC0000002ULL },		0xFF00000BUL
#define ADD32_DSP_WK \
        OP_ADD32_DSP_WK,	4, 1, { 0xC000000BULL },		0xFD00000FUL
#define ADD32_DSP_W0K \
        OP_ADD32_DSP_W0K,	4, 1, { 0xC000000BULL },		0xFD00000FUL
#define ADD32_W \
        OP_ADD32_W,	4, 1, { 0xE0000000ULL },		0xFF00000BUL
#define ADD32_WK \
        OP_ADD32_WK,	4, 1, { 0xE0000002ULL },		0xFF00000BUL
#define ADDC16_W \
        OP_ADDC16_W,	2, 1, { 0x6200ULL },			0xFF00UL
#define ADDC32_F \
        OP_ADDC32_F,	4, 1, { 0xE2000001ULL },		0xFFF0000FUL
#define ADDC32_F \
        OP_ADDC32_F,	4, 1, { 0xE2000001ULL },		0xFFF0000FUL
#define ADDC32_WFW \
        OP_ADDC32_WFW,	4, 1, { 0xE2000001ULL },		0xFF00000FUL
#define ADDC32_WF \
        OP_ADDC32_WF,	4, 1, { 0xE2000005ULL },		0xFF00000FUL
#define ADDC32_KW \
        OP_ADDC32_KW,	4, 1, { 0xC2000002ULL },		0xFF00000BUL
#define ADDC32_W \
        OP_ADDC32_W,	4, 1, { 0xE2000000ULL },		0xFF00000BUL
#define ADDC32_WK \
        OP_ADDC32_WK,	4, 1, { 0xE2000002ULL },		0xFF00000BUL
#define ADDC32_BFC2 \
        OP_ADDC32_BFC2,	4, 1, { 0xE3000009ULL },		0xFFF0000FUL
#define ADDC32_BFC \
        OP_ADDC32_BFC,	4, 1, { 0xE300000DULL },		0xFFF0000FUL
#define ADDC32_BFW \
        OP_ADDC32_BFW,	4, 1, { 0xE3000009ULL },		0xFF00000FUL
#define ADDC32_BF \
        OP_ADDC32_BF,	4, 1, { 0xE300000DULL },		0xFF00000FUL
#define ADDC32_KB \
        OP_ADDC32_KB,	4, 1, { 0xC300000AULL },		0xFF00000BUL
#define ADDC32_B \
        OP_ADDC32_B,	4, 1, { 0xE3000008ULL },		0xFF00000BUL
#define ADDC32_BK \
        OP_ADDC32_BK,	4, 1, { 0xE300000AULL },		0xFF00000BUL
#define ADDC32_BZFW \
        OP_ADDC32_BZFW,	4, 1, { 0xE2000009ULL },		0xFF00000FUL
#define ADDC32_KBZ \
        OP_ADDC32_KBZ,	4, 1, { 0xC200000AULL },		0xFF00000BUL
#define ADDC32_BZ \
        OP_ADDC32_BZ,	4, 1, { 0xE2000008ULL },		0xFF00000BUL
#define ADDC32_BZK \
        OP_ADDC32_BZK,	4, 1, { 0xE200000AULL },		0xFF00000BUL
#define ADDC16_L \
        OP_ADDC16_L,	2, 1, { 0x6300ULL },			0xFF00UL
#define ADDC32_LFC2 \
        OP_ADDC32_LFC2,	4, 1, { 0xE3000001ULL },		0xFFF0000FUL
#define ADDC32_LFC \
        OP_ADDC32_LFC,	4, 1, { 0xE3000005ULL },		0xFFF0000FUL
#define ADDC32_LFW \
        OP_ADDC32_LFW,	4, 1, { 0xE3000001ULL },		0xFF00000FUL
#define ADDC32_LF \
        OP_ADDC32_LF,	4, 1, { 0xE3000005ULL },		0xFF00000FUL
#define ADDC32_KL \
        OP_ADDC32_KL,	4, 1, { 0xC3000002ULL },		0xFF00000BUL
#define ADDC32_L \
        OP_ADDC32_L,	4, 1, { 0xE3000000ULL },		0xFF00000BUL
#define ADDC32_LK \
        OP_ADDC32_LK,	4, 1, { 0xE3000002ULL },		0xFF00000BUL
#define ADDC16_W \
        OP_ADDC16_W,	2, 1, { 0x6200ULL },			0xFF00UL
#define ADDC32_F \
        OP_ADDC32_F,	4, 1, { 0xE2000001ULL },		0xFFF0000FUL
#define ADDC32_F \
        OP_ADDC32_F,	4, 1, { 0xE2000001ULL },		0xFFF0000FUL
#define ADDC32_WFW \
        OP_ADDC32_WFW,	4, 1, { 0xE2000001ULL },		0xFF00000FUL
#define ADDC32_WF \
        OP_ADDC32_WF,	4, 1, { 0xE2000005ULL },		0xFF00000FUL
#define ADDC32_KW \
        OP_ADDC32_KW,	4, 1, { 0xC2000002ULL },		0xFF00000BUL
#define ADDC32_W \
        OP_ADDC32_W,	4, 1, { 0xE2000000ULL },		0xFF00000BUL
#define ADDC32_WK \
        OP_ADDC32_WK,	4, 1, { 0xE2000002ULL },		0xFF00000BUL
#define AND16_W \
        OP_AND16_W,	2, 1, { 0x6800ULL },			0xFF00UL
#define AND32_F2 \
        OP_AND32_F2,	4, 1, { 0xE8000001ULL },		0xFFF0000FUL
#define AND32_F \
        OP_AND32_F,	4, 1, { 0xE8000005ULL },		0xFFF0000FUL
#define AND32_LFSR \
        OP_AND32_LFSR,	4, 1, { 0x90000002ULL },		0xFEC0000FUL
#define AND32_KW \
        OP_AND32_KW,	4, 1, { 0xC8000002ULL },		0xFF00000FUL
#define AND32_KWUSR \
        OP_AND32_KWUSR,	4, 1, { 0xC8000006ULL },		0xFF00000FUL
#define AND32_W \
        OP_AND32_W,	4, 1, { 0xE8000000ULL },		0xFF00000FUL
#define AND32_WUSRUSR \
        OP_AND32_WUSRUSR,	4, 1, { 0xE8000000ULL },		0xFF00000FUL
#define AND32_WUSRW \
        OP_AND32_WUSRW,	4, 1, { 0xE8000000ULL },		0xFF00000FUL
#define AND32_WWUSR \
        OP_AND32_WWUSR,	4, 1, { 0xE8000000ULL },		0xFF00000FUL
#define AND32_WFW \
        OP_AND32_WFW,	4, 1, { 0xE8000001ULL },		0xFF00000FUL
#define AND32_WFW \
        OP_AND32_WFW,	4, 1, { 0xE8000001ULL },		0xFF00000FUL
#define AND32_WF \
        OP_AND32_WF,	4, 1, { 0xE8000005ULL },		0xFF00000FUL
#define AND32_WK \
        OP_AND32_WK,	4, 1, { 0xE8000002ULL },		0xFF00000BUL
#define AND32_WUSRKUSR \
        OP_AND32_WUSRKUSR,	4, 1, { 0xE8000002ULL },		0xFF00000BUL
#define AND32_WUSRK \
        OP_AND32_WUSRK,	4, 1, { 0xE8000002ULL },		0xFF00000BUL
#define AND32_WKUSR \
        OP_AND32_WKUSR,	4, 1, { 0xE8000002ULL },		0xFF00000BUL
#define AND32_BFC2 \
        OP_AND32_BFC2,	4, 1, { 0xE9000009ULL },		0xFFF0000FUL
#define AND32_BFC \
        OP_AND32_BFC,	4, 1, { 0xE900000DULL },		0xFFF0000FUL
#define AND32_KB \
        OP_AND32_KB,	4, 1, { 0xC900000AULL },		0xFF00000FUL
#define AND32_KBUSR \
        OP_AND32_KBUSR,	4, 1, { 0xC900000EULL },		0xFF00000FUL
#define AND32_B \
        OP_AND32_B,	4, 1, { 0xE9000008ULL },		0xFF00000FUL
#define AND32_BUSRUSR \
        OP_AND32_BUSRUSR,	4, 1, { 0xE9000008ULL },		0xFF00000FUL
#define AND32_BUSRW \
        OP_AND32_BUSRW,	4, 1, { 0xE9000008ULL },		0xFF00000FUL
#define AND32_BWUSR \
        OP_AND32_BWUSR,	4, 1, { 0xE9000008ULL },		0xFF00000FUL
#define AND32_BFW \
        OP_AND32_BFW,	4, 1, { 0xE9000009ULL },		0xFF00000FUL
#define AND32_BFW \
        OP_AND32_BFW,	4, 1, { 0xE9000009ULL },		0xFF00000FUL
#define AND32_BF \
        OP_AND32_BF,	4, 1, { 0xE900000DULL },		0xFF00000FUL
#define AND32_BK \
        OP_AND32_BK,	4, 1, { 0xE900000AULL },		0xFF00000BUL
#define AND32_BUSRKUSR \
        OP_AND32_BUSRKUSR,	4, 1, { 0xE900000AULL },		0xFF00000BUL
#define AND32_BUSRK \
        OP_AND32_BUSRK,	4, 1, { 0xE900000AULL },		0xFF00000BUL
#define AND32_BKUSR \
        OP_AND32_BKUSR,	4, 1, { 0xE900000AULL },		0xFF00000BUL
#define AND32_BZFC2 \
        OP_AND32_BZFC2,	4, 1, { 0xE8000009ULL },		0xFFF0000FUL
#define AND32_BZFC \
        OP_AND32_BZFC,	4, 1, { 0xE800000DULL },		0xFFF0000FUL
#define AND32_KBZ \
        OP_AND32_KBZ,	4, 1, { 0xC800000AULL },		0xFF00000FUL
#define AND32_KBZUSR \
        OP_AND32_KBZUSR,	4, 1, { 0xC800000EULL },		0xFF00000FUL
#define AND32_BZ \
        OP_AND32_BZ,	4, 1, { 0xE8000008ULL },		0xFF00000FUL
#define AND32_BZUSRW \
        OP_AND32_BZUSRW,	4, 1, { 0xE8000008ULL },		0xFF00000FUL
#define AND32_BZF2 \
        OP_AND32_BZF2,	4, 1, { 0xE8000009ULL },		0xFF00000FUL
#define AND32_BZF2 \
        OP_AND32_BZF2,	4, 1, { 0xE8000009ULL },		0xFF00000FUL
#define AND32_BZF \
        OP_AND32_BZF,	4, 1, { 0xE800000DULL },		0xFF00000FUL
#define AND32_BZK \
        OP_AND32_BZK,	4, 1, { 0xE800000AULL },		0xFF00000BUL
#define AND32_BZKUSR \
        OP_AND32_BZKUSR,	4, 1, { 0xE800000AULL },		0xFF00000BUL
#define AND16_L \
        OP_AND16_L,	2, 1, { 0x6900ULL },			0xFF00UL
#define AND32_LFC2 \
        OP_AND32_LFC2,	4, 1, { 0xE9000001ULL },		0xFFF0000FUL
#define AND32_LFC \
        OP_AND32_LFC,	4, 1, { 0xE9000005ULL },		0xFFF0000FUL
#define AND32_KL \
        OP_AND32_KL,	4, 1, { 0xC9000002ULL },		0xFF00000FUL
#define AND32_KLUSR \
        OP_AND32_KLUSR,	4, 1, { 0xC9000006ULL },		0xFF00000FUL
#define AND32_L \
        OP_AND32_L,	4, 1, { 0xE9000000ULL },		0xFF00000FUL
#define AND32_LUSRUSR \
        OP_AND32_LUSRUSR,	4, 1, { 0xE9000000ULL },		0xFF00000FUL
#define AND32_LUSRW \
        OP_AND32_LUSRW,	4, 1, { 0xE9000000ULL },		0xFF00000FUL
#define AND32_LWUSR \
        OP_AND32_LWUSR,	4, 1, { 0xE9000000ULL },		0xFF00000FUL
#define AND32_LFW \
        OP_AND32_LFW,	4, 1, { 0xE9000001ULL },		0xFF00000FUL
#define AND32_LFW \
        OP_AND32_LFW,	4, 1, { 0xE9000001ULL },		0xFF00000FUL
#define AND32_LF \
        OP_AND32_LF,	4, 1, { 0xE9000005ULL },		0xFF00000FUL
#define AND32_LK \
        OP_AND32_LK,	4, 1, { 0xE9000002ULL },		0xFF00000BUL
#define AND32_LUSRKUSR \
        OP_AND32_LUSRKUSR,	4, 1, { 0xE9000002ULL },		0xFF00000BUL
#define AND32_LUSRK \
        OP_AND32_LUSRK,	4, 1, { 0xE9000002ULL },		0xFF00000BUL
#define AND32_LKUSR \
        OP_AND32_LKUSR,	4, 1, { 0xE9000002ULL },		0xFF00000BUL
#define AND16_W \
        OP_AND16_W,	2, 1, { 0x6800ULL },			0xFF00UL
#define AND32_F2 \
        OP_AND32_F2,	4, 1, { 0xE8000001ULL },		0xFFF0000FUL
#define AND32_F \
        OP_AND32_F,	4, 1, { 0xE8000005ULL },		0xFFF0000FUL
#define AND32_KW \
        OP_AND32_KW,	4, 1, { 0xC8000002ULL },		0xFF00000FUL
#define AND32_KWUSR \
        OP_AND32_KWUSR,	4, 1, { 0xC8000006ULL },		0xFF00000FUL
#define AND32_W \
        OP_AND32_W,	4, 1, { 0xE8000000ULL },		0xFF00000FUL
#define AND32_WUSRUSR \
        OP_AND32_WUSRUSR,	4, 1, { 0xE8000000ULL },		0xFF00000FUL
#define AND32_WUSRW \
        OP_AND32_WUSRW,	4, 1, { 0xE8000000ULL },		0xFF00000FUL
#define AND32_WWUSR \
        OP_AND32_WWUSR,	4, 1, { 0xE8000000ULL },		0xFF00000FUL
#define AND32_WFW \
        OP_AND32_WFW,	4, 1, { 0xE8000001ULL },		0xFF00000FUL
#define AND32_WFW \
        OP_AND32_WFW,	4, 1, { 0xE8000001ULL },		0xFF00000FUL
#define AND32_WF \
        OP_AND32_WF,	4, 1, { 0xE8000005ULL },		0xFF00000FUL
#define AND32_WK \
        OP_AND32_WK,	4, 1, { 0xE8000002ULL },		0xFF00000BUL
#define AND32_WUSRKUSR \
        OP_AND32_WUSRKUSR,	4, 1, { 0xE8000002ULL },		0xFF00000BUL
#define AND32_WUSRK \
        OP_AND32_WUSRK,	4, 1, { 0xE8000002ULL },		0xFF00000BUL
#define AND32_WKUSR \
        OP_AND32_WKUSR,	4, 1, { 0xE8000002ULL },		0xFF00000BUL
#define AND132_WK \
        OP_AND132_WK,	4, 1, { 0xEC000002ULL },		0xFF00000BUL
#define AND132_WUSRKUSR \
        OP_AND132_WUSRKUSR,	4, 1, { 0xEC000002ULL },		0xFF00000BUL
#define AND132_WUSRK \
        OP_AND132_WUSRK,	4, 1, { 0xEC000002ULL },		0xFF00000BUL
#define AND132_WKUSR \
        OP_AND132_WKUSR,	4, 1, { 0xEC000002ULL },		0xFF00000BUL
#define AND132_BK \
        OP_AND132_BK,	4, 1, { 0xED00000AULL },		0xFF00000BUL
#define AND132_BUSRKUSR \
        OP_AND132_BUSRKUSR,	4, 1, { 0xED00000AULL },		0xFF00000BUL
#define AND132_BUSRK \
        OP_AND132_BUSRK,	4, 1, { 0xED00000AULL },		0xFF00000BUL
#define AND132_BKUSR \
        OP_AND132_BKUSR,	4, 1, { 0xED00000AULL },		0xFF00000BUL
#define AND132_BZK \
        OP_AND132_BZK,	4, 1, { 0xEC00000AULL },		0xFF00000BUL
#define AND132_BZKUSR \
        OP_AND132_BZKUSR,	4, 1, { 0xEC00000AULL },		0xFF00000BUL
#define AND132_LK \
        OP_AND132_LK,	4, 1, { 0xED000002ULL },		0xFF00000BUL
#define AND132_LUSRKUSR \
        OP_AND132_LUSRKUSR,	4, 1, { 0xED000002ULL },		0xFF00000BUL
#define AND132_LUSRK \
        OP_AND132_LUSRK,	4, 1, { 0xED000002ULL },		0xFF00000BUL
#define AND132_LKUSR \
        OP_AND132_LKUSR,	4, 1, { 0xED000002ULL },		0xFF00000BUL
#define AND132_WK \
        OP_AND132_WK,	4, 1, { 0xEC000002ULL },		0xFF00000BUL
#define AND132_WUSRKUSR \
        OP_AND132_WUSRKUSR,	4, 1, { 0xEC000002ULL },		0xFF00000BUL
#define AND132_WUSRK \
        OP_AND132_WUSRK,	4, 1, { 0xEC000002ULL },		0xFF00000BUL
#define AND132_WKUSR \
        OP_AND132_WKUSR,	4, 1, { 0xEC000002ULL },		0xFF00000BUL
#define ASR16_W \
        OP_ASR16_W,	2, 1, { 0x2800ULL },			0xFF00UL
#define ASR32_WFWC \
        OP_ASR32_WFWC,	4, 1, { 0xA0000001ULL },		0xFFF0000FUL
#define ASR32_WFW \
        OP_ASR32_WFW,	4, 1, { 0xA0000001ULL },		0xFF00000FUL
#define ASR32_WF \
        OP_ASR32_WF,	4, 1, { 0xA0000005ULL },		0xFF00000FUL
#define ASR32_W1 \
        OP_ASR32_W1,	4, 1, { 0xA8000000ULL },		0xFF00000FUL
#define ASR32_W \
        OP_ASR32_W,	4, 1, { 0xA8000004ULL },		0xFF00000FUL
#define ASR32_WK \
        OP_ASR32_WK,	4, 1, { 0xA0000000ULL },		0xFE00000BUL
#define ASR32_BFWC \
        OP_ASR32_BFWC,	4, 1, { 0xA1000009ULL },		0xFFF0000FUL
#define ASR32_BFW \
        OP_ASR32_BFW,	4, 1, { 0xA1000009ULL },		0xFF00000FUL
#define ASR32_BF \
        OP_ASR32_BF,	4, 1, { 0xA100000DULL },		0xFF00000FUL
#define ASR32_B1 \
        OP_ASR32_B1,	4, 1, { 0xA9000008ULL },		0xFF00000FUL
#define ASR32_B \
        OP_ASR32_B,	4, 1, { 0xA900000CULL },		0xFF00000FUL
#define ASR32_BZFWC \
        OP_ASR32_BZFWC,	4, 1, { 0xA0000009ULL },		0xFFF0000FUL
#define ASR32_BZFW \
        OP_ASR32_BZFW,	4, 1, { 0xA0000009ULL },		0xFF00000FUL
#define ASR32_BZ1 \
        OP_ASR32_BZ1,	4, 1, { 0xA8000008ULL },		0xFF00000FUL
#define ASR32_BZ \
        OP_ASR32_BZ,	4, 1, { 0xA800000CULL },		0xFF00000FUL
#define ASR16_L \
        OP_ASR16_L,	2, 1, { 0x2900ULL },			0xFF00UL
#define ASR16_K \
        OP_ASR16_K,	2, 1, { 0x2000ULL },			0xFE00UL
#define ASR32_LFWC \
        OP_ASR32_LFWC,	4, 1, { 0xA1000001ULL },		0xFFF0000FUL
#define ASR32_LFW \
        OP_ASR32_LFW,	4, 1, { 0xA1000001ULL },		0xFF00000FUL
#define ASR32_LF \
        OP_ASR32_LF,	4, 1, { 0xA1000005ULL },		0xFF00000FUL
#define ASR32_L1 \
        OP_ASR32_L1,	4, 1, { 0xA9000000ULL },		0xFF00000FUL
#define ASR32_L \
        OP_ASR32_L,	4, 1, { 0xA9000004ULL },		0xFF00000FUL
#define ASR32_LK \
        OP_ASR32_LK,	4, 1, { 0xA0000008ULL },		0xFE00000BUL
#define ASR16_W \
        OP_ASR16_W,	2, 1, { 0x2800ULL },			0xFF00UL
#define ASR32_WFWC \
        OP_ASR32_WFWC,	4, 1, { 0xA0000001ULL },		0xFFF0000FUL
#define ASR32_WFW \
        OP_ASR32_WFW,	4, 1, { 0xA0000001ULL },		0xFF00000FUL
#define ASR32_WF \
        OP_ASR32_WF,	4, 1, { 0xA0000005ULL },		0xFF00000FUL
#define ASR32_W1 \
        OP_ASR32_W1,	4, 1, { 0xA8000000ULL },		0xFF00000FUL
#define ASR32_W \
        OP_ASR32_W,	4, 1, { 0xA8000004ULL },		0xFF00000FUL
#define ASR32_WK \
        OP_ASR32_WK,	4, 1, { 0xA0000000ULL },		0xFE00000BUL
#define ASRM32_LK \
        OP_ASRM32_LK,	4, 1, { 0xE0000003ULL },		0xFE00000FUL
#define ASRM32_LW \
        OP_ASRM32_LW,	4, 1, { 0xE2000003ULL },		0xFE00000FUL
#define ASRM32_LK2 \
        OP_ASRM32_LK2,	4, 1, { 0xE0000003ULL },		0xFE00000FUL
#define ASRM32_LW2 \
        OP_ASRM32_LW2,	4, 1, { 0xE2000003ULL },		0xFE00000FUL
#define BCLR16_W \
        OP_BCLR16_W,	2, 1, { 0x4000ULL },			0xFE00UL
#define BCLR32_W \
        OP_BCLR32_W,	4, 1, { 0xC0000000ULL },		0xFE00001FUL
#define BCLR32_ \
        OP_BCLR32_,	4, 1, { 0xC0000000ULL },		0xFE00001FUL
#define BCLR32_WUSR \
        OP_BCLR32_WUSR,	4, 1, { 0xC0000000ULL },		0xFE00001FUL
#define BCLR32_FW \
        OP_BCLR32_FW,	4, 1, { 0xC0000001ULL },		0xFE000003UL
#define BCLR16_B \
        OP_BCLR16_B,	2, 1, { 0x4000ULL },			0xFE00UL
#define BCLR32_B \
        OP_BCLR32_B,	4, 1, { 0xC000000CULL },		0xFE00001FUL
#define BCLR32_BUSR \
        OP_BCLR32_BUSR,	4, 1, { 0xC000000CULL },		0xFE00001FUL
#define BCLR32_FB \
        OP_BCLR32_FB,	4, 1, { 0xC0000001ULL },		0xFE000003UL
#define BCLR32_BZ \
        OP_BCLR32_BZ,	4, 1, { 0xC0000004ULL },		0xFE00001FUL
#define BCLR16_L \
        OP_BCLR16_L,	2, 1, { 0x4000ULL },			0xFE00UL
#define BCLR32_L \
        OP_BCLR32_L,	4, 1, { 0xC0000008ULL },		0xFE00000FUL
#define BCLR32_LUSR \
        OP_BCLR32_LUSR,	4, 1, { 0xC0000008ULL },		0xFE00000FUL
#define BCLR32_FL \
        OP_BCLR32_FL,	4, 1, { 0xC0000001ULL },		0xFE000003UL
#define BCLR16_W \
        OP_BCLR16_W,	2, 1, { 0x4000ULL },			0xFE00UL
#define BCLR32_W \
        OP_BCLR32_W,	4, 1, { 0xC0000000ULL },		0xFE00001FUL
#define BCLR32_WUSR \
        OP_BCLR32_WUSR,	4, 1, { 0xC0000000ULL },		0xFE00001FUL
#define BCLR32_FW \
        OP_BCLR32_FW,	4, 1, { 0xC0000001ULL },		0xFE000003UL
#define BFEXT32_W \
        OP_BFEXT32_W,	4, 1, { 0xF8000007ULL },		0xFE00000FUL
#define BFEXT32_W \
        OP_BFEXT32_W,	4, 1, { 0xF8000007ULL },		0xFE00000FUL
#define BFEXT64_W \
        OP_BFEXT64_W,	4, 2, { 0xCC000009ULL, 0xCC00000DULL },	0xFF00000FUL
#define BFEXT32_L \
        OP_BFEXT32_L,	4, 1, { 0xF800000FULL },		0xFE00000FUL
#define BFEXT32_L \
        OP_BFEXT32_L,	4, 1, { 0xF800000FULL },		0xFE00000FUL
#define BFEXT64_L \
        OP_BFEXT64_L,	4, 2, { 0xCC000009ULL, 0xCD00000DULL },	0xFE00000FUL
#define BFEXT32_W \
        OP_BFEXT32_W,	4, 1, { 0xF8000007ULL },		0xFE00000FUL
#define BFEXT32_W \
        OP_BFEXT32_W,	4, 1, { 0xF8000007ULL },		0xFE00000FUL
#define BFEXT64_W \
        OP_BFEXT64_W,	4, 2, { 0xCC000009ULL, 0xCC00000DULL },	0xFF00000FUL
#define BFINS32_W \
        OP_BFINS32_W,	4, 1, { 0xF8000003ULL },		0xFE00000FUL
#define BFINS32_W \
        OP_BFINS32_W,	4, 1, { 0xF8000003ULL },		0xFE00000FUL
#define BFINS64_W \
        OP_BFINS64_W,	4, 2, { 0xCC000001ULL, 0xCC000005ULL },	0xFE00000FUL
#define BFINS64_KW \
        OP_BFINS64_KW,	4, 2, { 0xCA000001ULL, 0xCA000005ULL },	0xFE00000BUL
#define BFINS32_L \
        OP_BFINS32_L,	4, 1, { 0xF800000BULL },		0xFE00000FUL
#define BFINS32_L \
        OP_BFINS32_L,	4, 1, { 0xF800000BULL },		0xFE00000FUL
#define BFINS64_L \
        OP_BFINS64_L,	4, 2, { 0xCC000001ULL, 0xCD000005ULL },	0xFE00000FUL
#define BFINS64_KL \
        OP_BFINS64_KL,	4, 2, { 0xCA000001ULL, 0xCA00000DULL },	0xFE000007UL
#define BFINS32_W \
        OP_BFINS32_W,	4, 1, { 0xF8000003ULL },		0xFE00000FUL
#define BFINS32_W \
        OP_BFINS32_W,	4, 1, { 0xF8000003ULL },		0xFE00000FUL
#define BFINS64_W \
        OP_BFINS64_W,	4, 2, { 0xCC000001ULL, 0xCC000005ULL },	0xFE00000FUL
#define BFINS64_KW \
        OP_BFINS64_KW,	4, 2, { 0xCA000001ULL, 0xCA000005ULL },	0xFE00000BUL
#define BOOTSWP32 \
        OP_BOOTSWP32,	4, 1, { 0xFA000013ULL },		0xFE00001FUL
#define BRA32_PC1 \
        OP_BRA32_PC1,	4, 1, { 0xA6000002ULL },		0xFE00000FUL
#define BRA32_PC1A \
        OP_BRA32_PC1A,	4, 1, { 0xA6000006ULL },		0xFE00000FUL
#define BRA32_PC1B \
        OP_BRA32_PC1B,	4, 1, { 0xA600000AULL },		0xFE00000FUL
#define BRA32_PC1C \
        OP_BRA32_PC1C,	4, 1, { 0xA600000EULL },		0xFE00000FUL
#define BRA32_PC2 \
        OP_BRA32_PC2,	4, 1, { 0xA8000002ULL },		0xFE00000FUL
#define BRA32_PC2A \
        OP_BRA32_PC2A,	4, 1, { 0xA8000006ULL },		0xFE00000FUL
#define BRA32_PC2C \
        OP_BRA32_PC2C,	4, 1, { 0xA800000AULL },		0xFE00000FUL
#define BRA32_PC2B \
        OP_BRA32_PC2B,	4, 1, { 0xA800000EULL },		0xFE00000FUL
#define BRA32_PC3 \
        OP_BRA32_PC3,	4, 1, { 0xAA000002ULL },		0xFE00000FUL
#define BRA32_PC3A \
        OP_BRA32_PC3A,	4, 1, { 0xAA000006ULL },		0xFE00000FUL
#define BRA32_PC3B \
        OP_BRA32_PC3B,	4, 1, { 0xAA00000AULL },		0xFE00000FUL
#define BRA32_PC3C \
        OP_BRA32_PC3C,	4, 1, { 0xAA00000EULL },		0xFE00000FUL
#define BRA32_PC5 \
        OP_BRA32_PC5,	4, 1, { 0xAC000002ULL },		0xFE00000FUL
#define BRA32_PC5A \
        OP_BRA32_PC5A,	4, 1, { 0xAC000006ULL },		0xFE00000FUL
#define BRA32_PC5B \
        OP_BRA32_PC5B,	4, 1, { 0xAC00000AULL },		0xFE00000FUL
#define BRA32_PC5C \
        OP_BRA32_PC5C,	4, 1, { 0xAC00000EULL },		0xFE00000FUL
#define BRA32_PC4 \
        OP_BRA32_PC4,	4, 1, { 0xAE000002ULL },		0xFE00000FUL
#define BRA32_PC4A \
        OP_BRA32_PC4A,	4, 1, { 0xAE000006ULL },		0xFE00000FUL
#define BRA32_PC \
        OP_BRA32_PC,	4, 1, { 0xAE00000AULL },		0xFE00000FUL
#define BRA32_WPC \
        OP_BRA32_WPC,	4, 1, { 0xD6000002ULL },		0xFE00000FUL
#define BREAK16 \
        OP_BREAK16,	2, 1, { 0x7202ULL },			0xFE0FUL
#define BREAK32 \
        OP_BREAK32,	4, 1, { 0xF2020000ULL },		0xFE0FFFF3UL
#define BSET16_W \
        OP_BSET16_W,	2, 1, { 0x4200ULL },			0xFE00UL
#define BSET32_W \
        OP_BSET32_W,	4, 1, { 0xC2000000ULL },		0xFE00001FUL
#define BSET32_ \
        OP_BSET32_,	4, 1, { 0xC2000000ULL },		0xFE00001FUL
#define BSET32_WUSR \
        OP_BSET32_WUSR,	4, 1, { 0xC2000000ULL },		0xFE00001FUL
#define BSET32_FW \
        OP_BSET32_FW,	4, 1, { 0xC2000001ULL },		0xFE000003UL
#define BSET16_B \
        OP_BSET16_B,	2, 1, { 0x4200ULL },			0xFE00UL
#define BSET32_B \
        OP_BSET32_B,	4, 1, { 0xC200000CULL },		0xFE00001FUL
#define BSET32_BUSR \
        OP_BSET32_BUSR,	4, 1, { 0xC200000CULL },		0xFE00001FUL
#define BSET32_FB \
        OP_BSET32_FB,	4, 1, { 0xC2000001ULL },		0xFE000003UL
#define BSET32_BZ \
        OP_BSET32_BZ,	4, 1, { 0xC2000004ULL },		0xFE00001FUL
#define BSET16_L \
        OP_BSET16_L,	2, 1, { 0x4200ULL },			0xFE00UL
#define BSET32_L \
        OP_BSET32_L,	4, 1, { 0xC2000008ULL },		0xFE00000FUL
#define BSET32_LUSR \
        OP_BSET32_LUSR,	4, 1, { 0xC2000008ULL },		0xFE00000FUL
#define BSET32_FL \
        OP_BSET32_FL,	4, 1, { 0xC2000001ULL },		0xFE000003UL
#define BSET16_W \
        OP_BSET16_W,	2, 1, { 0x4200ULL },			0xFE00UL
#define BSET32_W \
        OP_BSET32_W,	4, 1, { 0xC2000000ULL },		0xFE00001FUL
#define BSET32_WUSR \
        OP_BSET32_WUSR,	4, 1, { 0xC2000000ULL },		0xFE00001FUL
#define BSET32_FW \
        OP_BSET32_FW,	4, 1, { 0xC2000001ULL },		0xFE000003UL
#define BSW32_BC \
        OP_BSW32_BC,	4, 1, { 0xCB000018ULL },		0xFF00001BUL
#define BSW32_BZ \
        OP_BSW32_BZ,	4, 1, { 0xCB000008ULL },		0xFF00001BUL
#define BSW32_WC \
        OP_BSW32_WC,	4, 1, { 0xCA000010ULL },		0xFF00001BUL
#define BSW32_LC \
        OP_BSW32_LC,	4, 1, { 0xCB000010ULL },		0xFF00001BUL
#define BSW16_LZ \
        OP_BSW16_LZ,	2, 1, { 0x4B00ULL },			0xFF00UL
#define BSW32_LZ \
        OP_BSW32_LZ,	4, 1, { 0xCB000000ULL },		0xFF00001BUL
#define BSW32_WC \
        OP_BSW32_WC,	4, 1, { 0xCA000010ULL },		0xFF00001BUL
#define BSW16_WZ \
        OP_BSW16_WZ,	2, 1, { 0x4A00ULL },			0xFF00UL
#define BSW32_WZ \
        OP_BSW32_WZ,	4, 1, { 0xCA000000ULL },		0xFF00001BUL
#define BSW16_WZ \
        OP_BSW16_WZ,	2, 1, { 0x4A00ULL },			0xFF00UL
#define BSW32_WZ \
        OP_BSW32_WZ,	4, 1, { 0xCA000000ULL },		0xFF00001BUL
#define BTG16_W \
        OP_BTG16_W,	2, 1, { 0x4400ULL },			0xFE00UL
#define BTG32_W \
        OP_BTG32_W,	4, 1, { 0xC4000000ULL },		0xFE00001FUL
#define BTG32_ \
        OP_BTG32_,	4, 1, { 0xC4000000ULL },		0xFE00001FUL
#define BTG32_WUSR \
        OP_BTG32_WUSR,	4, 1, { 0xC4000000ULL },		0xFE00001FUL
#define BTG32_FW \
        OP_BTG32_FW,	4, 1, { 0xC4000001ULL },		0xFE000003UL
#define BTG16_B \
        OP_BTG16_B,	2, 1, { 0x4400ULL },			0xFE00UL
#define BTG32_B \
        OP_BTG32_B,	4, 1, { 0xC400000CULL },		0xFE00001FUL
#define BTG32_BUSR \
        OP_BTG32_BUSR,	4, 1, { 0xC400000CULL },		0xFE00001FUL
#define BTG32_FB \
        OP_BTG32_FB,	4, 1, { 0xC4000001ULL },		0xFE000003UL
#define BTG16_L \
        OP_BTG16_L,	2, 1, { 0x4400ULL },			0xFE00UL
#define BTG32_L \
        OP_BTG32_L,	4, 1, { 0xC4000008ULL },		0xFE00000FUL
#define BTG32_LUSR \
        OP_BTG32_LUSR,	4, 1, { 0xC4000008ULL },		0xFE00000FUL
#define BTG32_FL \
        OP_BTG32_FL,	4, 1, { 0xC4000001ULL },		0xFE000003UL
#define BTG16_W \
        OP_BTG16_W,	2, 1, { 0x4400ULL },			0xFE00UL
#define BTG32_W \
        OP_BTG32_W,	4, 1, { 0xC4000000ULL },		0xFE00001FUL
#define BTG32_WUSR \
        OP_BTG32_WUSR,	4, 1, { 0xC4000000ULL },		0xFE00001FUL
#define BTG32_FW \
        OP_BTG32_FW,	4, 1, { 0xC4000001ULL },		0xFE000003UL
#define BTST16_ \
        OP_BTST16_,	2, 1, { 0x4600ULL },			0xFE00UL
#define BTST32_L \
        OP_BTST32_L,	4, 1, { 0xC6000008ULL },		0xFE00001FUL
#define BTST32_FW \
        OP_BTST32_FW,	4, 1, { 0xC6000001ULL },		0xFE000003UL
#define BTST32_B \
        OP_BTST32_B,	4, 1, { 0xC600000CULL },		0xFE00001FUL
#define BTST32_FB \
        OP_BTST32_FB,	4, 1, { 0xC6000001ULL },		0xFE000003UL
#define BTST32_KBC \
        OP_BTST32_KBC,	4, 1, { 0xC600001CULL },		0xFE00001FUL
#define BTST32_WBC \
        OP_BTST32_WBC,	4, 1, { 0xCD000018ULL },		0xFF00001BUL
#define BTST32_KBZ \
        OP_BTST32_KBZ,	4, 1, { 0xC600000CULL },		0xFE00001FUL
#define BTST32_WBZ \
        OP_BTST32_WBZ,	4, 1, { 0xCD000008ULL },		0xFF00001BUL
#define BTST32_KWC \
        OP_BTST32_KWC,	4, 1, { 0xC6000010ULL },		0xFE00001FUL
#define BTST32_WWC \
        OP_BTST32_WWC,	4, 1, { 0xCC000010ULL },		0xFF00001BUL
#define BTST32_FL \
        OP_BTST32_FL,	4, 1, { 0xC6000001ULL },		0xFE000003UL
#define BTST32_KLC \
        OP_BTST32_KLC,	4, 1, { 0xC6000018ULL },		0xFE00001FUL
#define BTST32_WLC \
        OP_BTST32_WLC,	4, 1, { 0xCD000010ULL },		0xFF00001BUL
#define BTST16_WLZ \
        OP_BTST16_WLZ,	2, 1, { 0x4D00ULL },			0xFF00UL
#define BTST16_KLZ \
        OP_BTST16_KLZ,	2, 1, { 0x4600ULL },			0xFE00UL
#define BTST32_KLZ \
        OP_BTST32_KLZ,	4, 1, { 0xC6000008ULL },		0xFE00001FUL
#define BTST32_WLZ2 \
        OP_BTST32_WLZ2,	4, 1, { 0xCD000000ULL },		0xFF00001BUL
#define BTST32_FW \
        OP_BTST32_FW,	4, 1, { 0xC6000001ULL },		0xFE000003UL
#define BTST32_KWC \
        OP_BTST32_KWC,	4, 1, { 0xC6000010ULL },		0xFE00001FUL
#define BTST32_WWC \
        OP_BTST32_WWC,	4, 1, { 0xCC000010ULL },		0xFF00001BUL
#define BTST16_WWZ \
        OP_BTST16_WWZ,	2, 1, { 0x4C00ULL },			0xFF00UL
#define BTST32_KWZ \
        OP_BTST32_KWZ,	4, 1, { 0xC6000000ULL },		0xFE00001FUL
#define BTST32_WWZ2 \
        OP_BTST32_WWZ2,	4, 1, { 0xCC000000ULL },		0xFF00001BUL
#define BTST16_WWZ \
        OP_BTST16_WWZ,	2, 1, { 0x4C00ULL },			0xFF00UL
#define BTST32_KWZ \
        OP_BTST32_KWZ,	4, 1, { 0xC6000000ULL },		0xFE00001FUL
#define BTST32_WWZ2 \
        OP_BTST32_WWZ2,	4, 1, { 0xCC000000ULL },		0xFF00001BUL
#define BTSTS32_ \
        OP_BTSTS32_,	4, 1, { 0xC8000000ULL },		0xFE00001FUL
#define BTSTS32_FW \
        OP_BTSTS32_FW,	4, 1, { 0xC8000001ULL },		0xFE000003UL
#define BTSTS32_FB \
        OP_BTSTS32_FB,	4, 1, { 0xC8000001ULL },		0xFE000003UL
#define BTSTS32_BC \
        OP_BTSTS32_BC,	4, 1, { 0xC800001CULL },		0xFE00001FUL
#define BTSTS16_BZ \
        OP_BTSTS16_BZ,	2, 1, { 0x4800ULL },			0xFE00UL
#define BTSTS32_BZ \
        OP_BTSTS32_BZ,	4, 1, { 0xC800000CULL },		0xFE00001FUL
#define BTSTS32_WC \
        OP_BTSTS32_WC,	4, 1, { 0xC8000010ULL },		0xFE00001FUL
#define BTSTS32_FL \
        OP_BTSTS32_FL,	4, 1, { 0xC8000001ULL },		0xFE000003UL
#define BTSTS32_LC \
        OP_BTSTS32_LC,	4, 1, { 0xC8000018ULL },		0xFE00001FUL
#define BTSTS16_LZ \
        OP_BTSTS16_LZ,	2, 1, { 0x4800ULL },			0xFE00UL
#define BTSTS32_LZ \
        OP_BTSTS32_LZ,	4, 1, { 0xC8000008ULL },		0xFE00001FUL
#define BTSTS32_FW \
        OP_BTSTS32_FW,	4, 1, { 0xC8000001ULL },		0xFE000003UL
#define BTSTS32_WC \
        OP_BTSTS32_WC,	4, 1, { 0xC8000010ULL },		0xFE00001FUL
#define BTSTS32_WZ \
        OP_BTSTS32_WZ,	4, 1, { 0xC8000000ULL },		0xFE00001FUL
#define BTSTS32_WZ \
        OP_BTSTS32_WZ,	4, 1, { 0xC8000000ULL },		0xFE00001FUL
#define CALL32_W \
        OP_CALL32_W,	4, 1, { 0xD600000EULL },		0xFE00000FUL
#define CALL32 \
        OP_CALL32,	4, 1, { 0xDE000002ULL },		0xFE000003UL
#define CLR16_DSP \
        OP_CLR16_DSP,	2, 1, { 0x720CULL },			0xFE0FUL
#define CLR32_DSP \
        OP_CLR32_DSP,	4, 1, { 0xF20C0000ULL },		0xFE0FFFFFUL
#define CLR32_W \
        OP_CLR32_W,	4, 1, { 0x88000001ULL },		0xF90FE3FFUL
#define CLR32_WUSR \
        OP_CLR32_WUSR,	4, 1, { 0x88000001ULL },		0xF90FE3FFUL
#define CLR32_WF \
        OP_CLR32_WF,	4, 1, { 0xA6000005ULL },		0xFF00000FUL
#define CLR32_B \
        OP_CLR32_B,	4, 1, { 0x8800000DULL },		0xF90FE3FFUL
#define CLR32_BUSR \
        OP_CLR32_BUSR,	4, 1, { 0x8800000DULL },		0xF90FE3FFUL
#define CLR32_BF \
        OP_CLR32_BF,	4, 1, { 0xA700000DULL },		0xFF00000FUL
#define CLR32_L \
        OP_CLR32_L,	4, 1, { 0x88000009ULL },		0xF90FE3FFUL
#define CLR32_LUSR \
        OP_CLR32_LUSR,	4, 1, { 0x88000009ULL },		0xF90FE3FFUL
#define CLR32_LF \
        OP_CLR32_LF,	4, 1, { 0xA7000005ULL },		0xFF00000FUL
#define CLR32_W \
        OP_CLR32_W,	4, 1, { 0x88000001ULL },		0xF90FE3FFUL
#define CLR32_WUSR \
        OP_CLR32_WUSR,	4, 1, { 0x88000001ULL },		0xF90FE3FFUL
#define CLR32_WF \
        OP_CLR32_WF,	4, 1, { 0xA6000005ULL },		0xFF00000FUL
#define CLRWDT16 \
        OP_CLRWDT16,	2, 1, { 0x7205ULL },			0xFE0FUL
#define CLRWDT32 \
        OP_CLRWDT32,	4, 1, { 0xF2050000ULL },		0xFE0FFFFFUL
#define COM16_W \
        OP_COM16_W,	2, 1, { 0x7800ULL },			0xFF00UL
#define COM32_WFWC \
        OP_COM32_WFWC,	4, 1, { 0xD8000001ULL },		0xFFF0000FUL
#define COM32_WFW \
        OP_COM32_WFW,	4, 1, { 0xD8000001ULL },		0xFF00000FUL
#define COM32_WF \
        OP_COM32_WF,	4, 1, { 0xD8000005ULL },		0xFF00000FUL
#define COM32_W \
        OP_COM32_W,	4, 1, { 0xF8000000ULL },		0xFF00000BUL
#define COM32_BFWC \
        OP_COM32_BFWC,	4, 1, { 0xD9000009ULL },		0xFFF0000FUL
#define COM32_BFW \
        OP_COM32_BFW,	4, 1, { 0xD9000009ULL },		0xFF00000FUL
#define COM32_BF \
        OP_COM32_BF,	4, 1, { 0xD900000DULL },		0xFF00000FUL
#define COM32_B \
        OP_COM32_B,	4, 1, { 0xF9000008ULL },		0xFF00000BUL
#define COM32_BZFWC \
        OP_COM32_BZFWC,	4, 1, { 0xD8000009ULL },		0xFFF0000FUL
#define COM32_BZFW \
        OP_COM32_BZFW,	4, 1, { 0xD8000009ULL },		0xFF00000FUL
#define COM32_BZF \
        OP_COM32_BZF,	4, 1, { 0xD800000DULL },		0xFF00000FUL
#define COM32_BZ \
        OP_COM32_BZ,	4, 1, { 0xF8000008ULL },		0xFF00000BUL
#define COM16_L \
        OP_COM16_L,	2, 1, { 0x7900ULL },			0xFF00UL
#define COM32_LFWC \
        OP_COM32_LFWC,	4, 1, { 0xD9000001ULL },		0xFFF0000FUL
#define COM32_LFW \
        OP_COM32_LFW,	4, 1, { 0xD9000001ULL },		0xFF00000FUL
#define COM32_LF \
        OP_COM32_LF,	4, 1, { 0xD9000005ULL },		0xFF00000FUL
#define COM32_L \
        OP_COM32_L,	4, 1, { 0xF9000000ULL },		0xFF00000BUL
#define COM16_W \
        OP_COM16_W,	2, 1, { 0x7800ULL },			0xFF00UL
#define COM32_WFWC \
        OP_COM32_WFWC,	4, 1, { 0xD8000001ULL },		0xFFF0000FUL
#define COM32_WFW \
        OP_COM32_WFW,	4, 1, { 0xD8000001ULL },		0xFF00000FUL
#define COM32_WF \
        OP_COM32_WF,	4, 1, { 0xD8000005ULL },		0xFF00000FUL
#define COM32_W \
        OP_COM32_W,	4, 1, { 0xF8000000ULL },		0xFF00000BUL
#define COS32_S \
        OP_COS32_S,	4, 1, { 0x8C000006ULL },		0xFFC0000FUL
#define CP16_WNK \
        OP_CP16_WNK,	2, 1, { 0x3800ULL },			0xFF00UL
#define CP16_W \
        OP_CP16_W,	2, 1, { 0x3C00ULL },			0xFF00UL
#define CP32_WF \
        OP_CP32_WF,	4, 1, { 0xAA000001ULL },		0xFFF0000BUL
#define CP32_W \
        OP_CP32_W,	4, 1, { 0xBC000000ULL },		0xFF00000FUL
#define CP32_WK \
        OP_CP32_WK,	4, 1, { 0xC4000006ULL },		0xFF00000FUL
#define CP32_WFW \
        OP_CP32_WFW,	4, 1, { 0xAA000001ULL },		0xFF00000BUL
#define CP32_WNK \
        OP_CP32_WNK,	4, 1, { 0xB8000000ULL },		0xFF00000BUL
#define CP32_BF \
        OP_CP32_BF,	4, 1, { 0xAB000009ULL },		0xFFF0000BUL
#define CP32_B \
        OP_CP32_B,	4, 1, { 0xBD000008ULL },		0xFF00000FUL
#define CP32_BK \
        OP_CP32_BK,	4, 1, { 0xC500000EULL },		0xFF00000FUL
#define CP32_BFW \
        OP_CP32_BFW,	4, 1, { 0xAB000009ULL },		0xFF00000BUL
#define CP32_BNK \
        OP_CP32_BNK,	4, 1, { 0xB9000008ULL },		0xFF00000BUL
#define CP16_LNK \
        OP_CP16_LNK,	2, 1, { 0x3900ULL },			0xFF00UL
#define CP16_L \
        OP_CP16_L,	2, 1, { 0x3D00ULL },			0xFF00UL
#define CP32_LF \
        OP_CP32_LF,	4, 1, { 0xAB000001ULL },		0xFFF0000BUL
#define CP32_L \
        OP_CP32_L,	4, 1, { 0xBD000000ULL },		0xFF00000FUL
#define CP32_LK \
        OP_CP32_LK,	4, 1, { 0xC5000006ULL },		0xFF00000FUL
#define CP32_LFW \
        OP_CP32_LFW,	4, 1, { 0xAB000001ULL },		0xFF00000BUL
#define CP32_LNK \
        OP_CP32_LNK,	4, 1, { 0xB9000000ULL },		0xFF00000BUL
#define CP16_WNK \
        OP_CP16_WNK,	2, 1, { 0x3800ULL },			0xFF00UL
#define CP16_W \
        OP_CP16_W,	2, 1, { 0x3C00ULL },			0xFF00UL
#define CP32_WF \
        OP_CP32_WF,	4, 1, { 0xAA000001ULL },		0xFFF0000BUL
#define CP32_W \
        OP_CP32_W,	4, 1, { 0xBC000000ULL },		0xFF00000FUL
#define CP32_WK \
        OP_CP32_WK,	4, 1, { 0xC4000006ULL },		0xFF00000FUL
#define CP32_WFW \
        OP_CP32_WFW,	4, 1, { 0xAA000001ULL },		0xFF00000BUL
#define CP32_WNK \
        OP_CP32_WNK,	4, 1, { 0xB8000000ULL },		0xFF00000BUL
#define CP016_W \
        OP_CP016_W,	2, 1, { 0x3800ULL },			0xFFF0UL
#define CP032_W \
        OP_CP032_W,	4, 1, { 0xB8000000ULL },		0xFFF0000BUL
#define CP032_WF \
        OP_CP032_WF,	4, 1, { 0xA8000001ULL },		0xFF00000FUL
#define CP032_B \
        OP_CP032_B,	4, 1, { 0xB9000008ULL },		0xFFF0000BUL
#define CP032_BF \
        OP_CP032_BF,	4, 1, { 0xA9000009ULL },		0xFF00000FUL
#define CP016_L \
        OP_CP016_L,	2, 1, { 0x3900ULL },			0xFFF0UL
#define CP032_L \
        OP_CP032_L,	4, 1, { 0xB9000000ULL },		0xFFF0000BUL
#define CP032_LF \
        OP_CP032_LF,	4, 1, { 0xA9000001ULL },		0xFF00000FUL
#define CP016_W \
        OP_CP016_W,	2, 1, { 0x3800ULL },			0xFFF0UL
#define CP032_W \
        OP_CP032_W,	4, 1, { 0xB8000000ULL },		0xFFF0000BUL
#define CP032_WF \
        OP_CP032_WF,	4, 1, { 0xA8000001ULL },		0xFF00000FUL
#define CPB16_WK \
        OP_CPB16_WK,	2, 1, { 0x3A00ULL },			0xFF00UL
#define CPB16_W \
        OP_CPB16_W,	2, 1, { 0x3E00ULL },			0xFF00UL
#define CPB32_WFWC \
        OP_CPB32_WFWC,	4, 1, { 0xAC000001ULL },		0xFFF0000FUL
#define CPB32_WFW \
        OP_CPB32_WFW,	4, 1, { 0xAC000001ULL },		0xFF00000FUL
#define CPB32_KW \
        OP_CPB32_KW,	4, 1, { 0xC6000006ULL },		0xFF00000FUL
#define CPB32_WK \
        OP_CPB32_WK,	4, 1, { 0xBA000000ULL },		0xFF00000BUL
#define CPB32_W \
        OP_CPB32_W,	4, 1, { 0xBE000000ULL },		0xFF00000BUL
#define CPB32_BFWC \
        OP_CPB32_BFWC,	4, 1, { 0xAD000009ULL },		0xFFF0000FUL
#define CPB32_BFW \
        OP_CPB32_BFW,	4, 1, { 0xAD000009ULL },		0xFF00000FUL
#define CPB32_KB \
        OP_CPB32_KB,	4, 1, { 0xC700000EULL },		0xFF00000FUL
#define CPB32_BK \
        OP_CPB32_BK,	4, 1, { 0xBB000008ULL },		0xFF00000BUL
#define CPB32_B \
        OP_CPB32_B,	4, 1, { 0xBF000008ULL },		0xFF00000BUL
#define CPB16_LK \
        OP_CPB16_LK,	2, 1, { 0x3B00ULL },			0xFF00UL
#define CPB16_L \
        OP_CPB16_L,	2, 1, { 0x3F00ULL },			0xFF00UL
#define CPB32_LFWC \
        OP_CPB32_LFWC,	4, 1, { 0xAD000001ULL },		0xFFF0000FUL
#define CPB32_LFW \
        OP_CPB32_LFW,	4, 1, { 0xAD000001ULL },		0xFF00000FUL
#define CPB32_KL \
        OP_CPB32_KL,	4, 1, { 0xC7000006ULL },		0xFF00000FUL
#define CPB32_LK \
        OP_CPB32_LK,	4, 1, { 0xBB000000ULL },		0xFF00000BUL
#define CPB32_L \
        OP_CPB32_L,	4, 1, { 0xBF000000ULL },		0xFF00000BUL
#define CPB16_WK \
        OP_CPB16_WK,	2, 1, { 0x3A00ULL },			0xFF00UL
#define CPB16_W \
        OP_CPB16_W,	2, 1, { 0x3E00ULL },			0xFF00UL
#define CPB32_WFWC \
        OP_CPB32_WFWC,	4, 1, { 0xAC000001ULL },		0xFFF0000FUL
#define CPB32_WFW \
        OP_CPB32_WFW,	4, 1, { 0xAC000001ULL },		0xFF00000FUL
#define CPB32_KW \
        OP_CPB32_KW,	4, 1, { 0xC6000006ULL },		0xFF00000FUL
#define CPB32_WK \
        OP_CPB32_WK,	4, 1, { 0xBA000000ULL },		0xFF00000BUL
#define CPB32_W \
        OP_CPB32_W,	4, 1, { 0xBE000000ULL },		0xFF00000BUL
#define CPN32_D \
        OP_CPN32_D,	4, 1, { 0x8B000002ULL },		0xFFC0000FUL
#define CPN32_S \
        OP_CPN32_S,	4, 1, { 0x8A000002ULL },		0xFFC0000FUL
#define CPQ32_D \
        OP_CPQ32_D,	4, 1, { 0x8B00000AULL },		0xFFC0000FUL
#define CPQ32_S \
        OP_CPQ32_S,	4, 1, { 0x8A00000AULL },		0xFFC0000FUL
#define CPS32_D \
        OP_CPS32_D,	4, 1, { 0x8B00000EULL },		0xFFC0000FUL
#define CPS32_S \
        OP_CPS32_S,	4, 1, { 0x8A00000EULL },		0xFFC0000FUL
#define CTXTSWP16_K \
        OP_CTXTSWP16_K,	2, 1, { 0x7206ULL },			0xFE0FUL
#define CTXTSWP32_K \
        OP_CTXTSWP32_K,	4, 1, { 0xF2060000ULL },		0xFE0FFFFFUL
#define CTXTSWP32 \
        OP_CTXTSWP32,	4, 1, { 0xD8000006ULL },		0xFE000007UL
#define DEC16_1 \
        OP_DEC16_1,	2, 1, { 0x7610ULL },			0xFFF0UL
#define DEC32_WK \
        OP_DEC32_WK,	4, 1, { 0xE4000012ULL },		0xFF0003FFUL
#define DEC32_WFWC \
        OP_DEC32_WFWC,	4, 1, { 0xD6000001ULL },		0xFFF0000FUL
#define DEC32_WFW \
        OP_DEC32_WFW,	4, 1, { 0xD6000001ULL },		0xFF00000FUL
#define DEC32_WF \
        OP_DEC32_WF,	4, 1, { 0xD6000005ULL },		0xFF00000FUL
#define DEC32_BK \
        OP_DEC32_BK,	4, 1, { 0xE400001AULL },		0xFF0003FFUL
#define DEC32_BFWC \
        OP_DEC32_BFWC,	4, 1, { 0xD7000009ULL },		0xFFF0000FUL
#define DEC32_BFW \
        OP_DEC32_BFW,	4, 1, { 0xD7000009ULL },		0xFF00000FUL
#define DEC32_BF \
        OP_DEC32_BF,	4, 1, { 0xD700000DULL },		0xFF00000FUL
#define DEC32_BZFWC \
        OP_DEC32_BZFWC,	4, 1, { 0xD6000009ULL },		0xFFF0000FUL
#define DEC32_BZFW \
        OP_DEC32_BZFW,	4, 1, { 0xD6000009ULL },		0xFF00000FUL
#define DEC32_LFWC \
        OP_DEC32_LFWC,	4, 1, { 0xD7000001ULL },		0xFFF0000FUL
#define DEC32_LFW \
        OP_DEC32_LFW,	4, 1, { 0xD7000001ULL },		0xFF00000FUL
#define DEC32_LF \
        OP_DEC32_LF,	4, 1, { 0xD7000005ULL },		0xFF00000FUL
#define DEC32_WK \
        OP_DEC32_WK,	4, 1, { 0xE4000012ULL },		0xFF0003FFUL
#define DEC32_WFWC \
        OP_DEC32_WFWC,	4, 1, { 0xD6000001ULL },		0xFFF0000FUL
#define DEC32_WFW \
        OP_DEC32_WFW,	4, 1, { 0xD6000001ULL },		0xFF00000FUL
#define DEC32_WF \
        OP_DEC32_WF,	4, 1, { 0xD6000005ULL },		0xFF00000FUL
#define DEC216 \
        OP_DEC216,	2, 1, { 0x7620ULL },			0xFFF0UL
#define DEC232_WK \
        OP_DEC232_WK,	4, 1, { 0xE4000022ULL },		0xFF0003FFUL
#define DEC232_WFWC \
        OP_DEC232_WFWC,	4, 1, { 0xDE000001ULL },		0xFFF0000FUL
#define DEC232_WFW \
        OP_DEC232_WFW,	4, 1, { 0xDE000001ULL },		0xFF00000FUL
#define DEC232_WF \
        OP_DEC232_WF,	4, 1, { 0xDE000005ULL },		0xFF00000FUL
#define DEC232_BK \
        OP_DEC232_BK,	4, 1, { 0xE400002AULL },		0xFF0003FFUL
#define DEC232_BFWC \
        OP_DEC232_BFWC,	4, 1, { 0xDF000009ULL },		0xFFF0000FUL
#define DEC232_BFW \
        OP_DEC232_BFW,	4, 1, { 0xDF000009ULL },		0xFF00000FUL
#define DEC232_BF \
        OP_DEC232_BF,	4, 1, { 0xDF00000DULL },		0xFF00000FUL
#define DEC232_BZFWC \
        OP_DEC232_BZFWC,	4, 1, { 0xDE000009ULL },		0xFFF0000FUL
#define DEC232_BZFW \
        OP_DEC232_BZFW,	4, 1, { 0xDE000009ULL },		0xFF00000FUL
#define DEC232_LFWC \
        OP_DEC232_LFWC,	4, 1, { 0xDF000001ULL },		0xFFF0000FUL
#define DEC232_LFW \
        OP_DEC232_LFW,	4, 1, { 0xDF000001ULL },		0xFF00000FUL
#define DEC232_LF \
        OP_DEC232_LF,	4, 1, { 0xDF000005ULL },		0xFF00000FUL
#define DEC232_WK \
        OP_DEC232_WK,	4, 1, { 0xE4000022ULL },		0xFF0003FFUL
#define DEC232_WFWC \
        OP_DEC232_WFWC,	4, 1, { 0xDE000001ULL },		0xFFF0000FUL
#define DEC232_WFW \
        OP_DEC232_WFW,	4, 1, { 0xDE000001ULL },		0xFF00000FUL
#define DEC232_WF \
        OP_DEC232_WF,	4, 1, { 0xDE000005ULL },		0xFF00000FUL
#define DI2F32_D \
        OP_DI2F32_D,	4, 1, { 0x8F00000EULL },		0xFFC0007FUL
#define DI2F32_DE \
        OP_DI2F32_DE,	4, 1, { 0x8F00004EULL },		0xFFC0007FUL
#define DI2F32_DN \
        OP_DI2F32_DN,	4, 1, { 0x8F00007EULL },		0xFFC0007FUL
#define DI2F32_DP \
        OP_DI2F32_DP,	4, 1, { 0x8F00006EULL },		0xFFC0007FUL
#define DI2F32_DZ \
        OP_DI2F32_DZ,	4, 1, { 0x8F00005EULL },		0xFFC0007FUL
#define DI2F32_S \
        OP_DI2F32_S,	4, 1, { 0x8E00000EULL },		0xFFC0007FUL
#define DI2F32_SE \
        OP_DI2F32_SE,	4, 1, { 0x8E00004EULL },		0xFFC0007FUL
#define DI2F32_SN \
        OP_DI2F32_SN,	4, 1, { 0x8E00007EULL },		0xFFC0007FUL
#define DI2F32_SP \
        OP_DI2F32_SP,	4, 1, { 0x8E00006EULL },		0xFFC0007FUL
#define DI2F32_SZ \
        OP_DI2F32_SZ,	4, 1, { 0x8E00005EULL },		0xFFC0007FUL
#define DISICTL32_L \
        OP_DISICTL32_L,	4, 1, { 0xDC000002ULL },		0xFE00000FUL
#define DISICTL32_WL \
        OP_DISICTL32_WL,	4, 1, { 0xDC000006ULL },		0xFE00000FUL
#define DISICTL32_W \
        OP_DISICTL32_W,	4, 1, { 0xDC00000AULL },		0xFE00000FUL
#define DISICTL32_WW \
        OP_DISICTL32_WW,	4, 1, { 0xDC00000EULL },		0xFE00000FUL
#define DIV32_D \
        OP_DIV32_D,	4, 1, { 0x8500000AULL },		0xFFC0000FUL
#define DIV32_S \
        OP_DIV32_S,	4, 1, { 0x8400000AULL },		0xFFC0000FUL
#define DIVF32_W \
        OP_DIVF32_W,	4, 1, { 0xE800000BULL },		0xFF00000FUL
#define DIVF32_L \
        OP_DIVF32_L,	4, 1, { 0xE900000BULL },		0xFF00000FUL
#define DIVF32_W \
        OP_DIVF32_W,	4, 1, { 0xE800000BULL },		0xFF00000FUL
#define DIVFL32_L \
        OP_DIVFL32_L,	4, 1, { 0xEA00000BULL },		0xFE00000FUL
#define DIVS32_W \
        OP_DIVS32_W,	4, 1, { 0xE8000003ULL },		0xFF00000FUL
#define DIVS32_L \
        OP_DIVS32_L,	4, 1, { 0xE9000003ULL },		0xFF00000FUL
#define DIVS32_W \
        OP_DIVS32_W,	4, 1, { 0xE8000003ULL },		0xFF00000FUL
#define DIVSL32_L \
        OP_DIVSL32_L,	4, 1, { 0xEA000003ULL },		0xFE00000FUL
#define DIVU32_W \
        OP_DIVU32_W,	4, 1, { 0xE8000007ULL },		0xFF00000FUL
#define DIVU32_L \
        OP_DIVU32_L,	4, 1, { 0xE9000007ULL },		0xFF00000FUL
#define DIVU32_W \
        OP_DIVU32_W,	4, 1, { 0xE8000007ULL },		0xFF00000FUL
#define DIVUL32_L \
        OP_DIVUL32_L,	4, 1, { 0xEB000007ULL },		0xFF00000FUL
#define DTB32_PC \
        OP_DTB32_PC,	4, 1, { 0xB8000001ULL },		0xFE000003UL
#define ED32_DSP_W \
        OP_ED32_DSP_W,	4, 1, { 0xD800003BULL },		0xFD00003FUL
#define ED32_DSP_WAWB \
        OP_ED32_DSP_WAWB,	4, 1, { 0xD8000003ULL },		0xFD000007UL
#define ED32_DSP_L \
        OP_ED32_DSP_L,	4, 1, { 0xD900003BULL },		0xFD00003FUL
#define ED32_DSP_LAWB \
        OP_ED32_DSP_LAWB,	4, 1, { 0xD9000003ULL },		0xFD000007UL
#define ED32_DSP_W \
        OP_ED32_DSP_W,	4, 1, { 0xD800003BULL },		0xFD00003FUL
#define ED32_DSP_WAWB \
        OP_ED32_DSP_WAWB,	4, 1, { 0xD8000003ULL },		0xFD000007UL
#define EDAC32_DSP_W \
        OP_EDAC32_DSP_W,	4, 1, { 0xD800003FULL },		0xFD00003FUL
#define EDAC32_DSP_WAWB \
        OP_EDAC32_DSP_WAWB,	4, 1, { 0xD8000007ULL },		0xFD000007UL
#define EDAC32_DSP_L \
        OP_EDAC32_DSP_L,	4, 1, { 0xD900003FULL },		0xFD00003FUL
#define EDAC32_DSP_LAWB \
        OP_EDAC32_DSP_LAWB,	4, 1, { 0xD9000007ULL },		0xFD000007UL
#define EDAC32_DSP_W \
        OP_EDAC32_DSP_W,	4, 1, { 0xD800003FULL },		0xFD00003FUL
#define EDAC32_DSP_WAWB \
        OP_EDAC32_DSP_WAWB,	4, 1, { 0xD8000007ULL },		0xFD000007UL
#define EXCH32 \
        OP_EXCH32,	4, 1, { 0x82000004ULL },		0xFE00000FUL
#define F2DI32_D \
        OP_F2DI32_D,	4, 1, { 0x8F000006ULL },		0xFFC0007FUL
#define F2DI32_DE \
        OP_F2DI32_DE,	4, 1, { 0x8F000046ULL },		0xFFC0007FUL
#define F2DI32_DN \
        OP_F2DI32_DN,	4, 1, { 0x8F000076ULL },		0xFFC0007FUL
#define F2DI32_DP \
        OP_F2DI32_DP,	4, 1, { 0x8F000066ULL },		0xFFC0007FUL
#define F2DI32_DZ \
        OP_F2DI32_DZ,	4, 1, { 0x8F000056ULL },		0xFFC0007FUL
#define F2DI32_S \
        OP_F2DI32_S,	4, 1, { 0x8E000006ULL },		0xFFC0007FUL
#define F2DI32_SE \
        OP_F2DI32_SE,	4, 1, { 0x8E000046ULL },		0xFFC0007FUL
#define F2DI32_SN \
        OP_F2DI32_SN,	4, 1, { 0x8E000076ULL },		0xFFC0007FUL
#define F2DI32_SP \
        OP_F2DI32_SP,	4, 1, { 0x8E000066ULL },		0xFFC0007FUL
#define F2DI32_SZ \
        OP_F2DI32_SZ,	4, 1, { 0x8E000056ULL },		0xFFC0007FUL
#define F2LI32_D \
        OP_F2LI32_D,	4, 1, { 0x8F000002ULL },		0xFFC0007FUL
#define F2LI32_DE \
        OP_F2LI32_DE,	4, 1, { 0x8F000042ULL },		0xFFC0007FUL
#define F2LI32_DN \
        OP_F2LI32_DN,	4, 1, { 0x8F000072ULL },		0xFFC0007FUL
#define F2LI32_DP \
        OP_F2LI32_DP,	4, 1, { 0x8F000062ULL },		0xFFC0007FUL
#define F2LI32_DZ \
        OP_F2LI32_DZ,	4, 1, { 0x8F000052ULL },		0xFFC0007FUL
#define F2LI32_S \
        OP_F2LI32_S,	4, 1, { 0x8E000002ULL },		0xFFC0007FUL
#define F2LI32_SE \
        OP_F2LI32_SE,	4, 1, { 0x8E000042ULL },		0xFFC0007FUL
#define F2LI32_SN \
        OP_F2LI32_SN,	4, 1, { 0x8E000072ULL },		0xFFC0007FUL
#define F2LI32_SP \
        OP_F2LI32_SP,	4, 1, { 0x8E000062ULL },		0xFFC0007FUL
#define F2LI32_SZ \
        OP_F2LI32_SZ,	4, 1, { 0x8E000052ULL },		0xFFC0007FUL
#define FBCL32_W \
        OP_FBCL32_W,	4, 1, { 0xE600000BULL },		0xFF00000FUL
#define FBCL32_L \
        OP_FBCL32_L,	4, 1, { 0xE700000BULL },		0xFF00000FUL
#define FBCL32_W \
        OP_FBCL32_W,	4, 1, { 0xE600000BULL },		0xFF00000FUL
#define FBRA32_FPC1 \
        OP_FBRA32_FPC1,	4, 1, { 0xB0000002ULL },		0xFE00000FUL
#define FBRA32_FPC4 \
        OP_FBRA32_FPC4,	4, 1, { 0xB2000002ULL },		0xFE00000FUL
#define FBRA32_FPC5 \
        OP_FBRA32_FPC5,	4, 1, { 0xB4000002ULL },		0xFE00000FUL
#define FBRA32_FPC3 \
        OP_FBRA32_FPC3,	4, 1, { 0xB6000002ULL },		0xFE00000FUL
#define FBRA32_FPC2 \
        OP_FBRA32_FPC2,	4, 1, { 0xB8000002ULL },		0xFE00000FUL
#define FBRA32_FPC6 \
        OP_FBRA32_FPC6,	4, 1, { 0xBA000002ULL },		0xFE00000FUL
#define FBRA32_FPC7 \
        OP_FBRA32_FPC7,	4, 1, { 0xBC000002ULL },		0xFE00000FUL
#define FCSWH32_L \
        OP_FCSWH32_L,	4, 1, { 0x9100000AULL },		0xFF00000FUL
#define FCSWL32_L \
        OP_FCSWL32_L,	4, 1, { 0x9000000AULL },		0xFF00000FUL
#define FF1L32_W \
        OP_FF1L32_W,	4, 1, { 0xE6000003ULL },		0xFF00000FUL
#define FF1L32_L \
        OP_FF1L32_L,	4, 1, { 0xE7000003ULL },		0xFF00000FUL
#define FF1L32_W \
        OP_FF1L32_W,	4, 1, { 0xE6000003ULL },		0xFF00000FUL
#define FF1R32_W \
        OP_FF1R32_W,	4, 1, { 0xE6000007ULL },		0xFF00000FUL
#define FF1R32_L \
        OP_FF1R32_L,	4, 1, { 0xE7000007ULL },		0xFF00000FUL
#define FF1R32_W \
        OP_FF1R32_W,	4, 1, { 0xE6000007ULL },		0xFF00000FUL
#define FLIM32_WW \
        OP_FLIM32_WW,	4, 1, { 0xE4000007ULL },		0xFF00001FUL
#define FLIM32_W \
        OP_FLIM32_W,	4, 1, { 0xE4000003ULL },		0xFF00000FUL
#define FLIM32_D \
        OP_FLIM32_D,	4, 1, { 0x93000002ULL },		0xFFC0000FUL
#define FLIM32_WL \
        OP_FLIM32_WL,	4, 1, { 0xE5000007ULL },		0xFF00001FUL
#define FLIM32_L \
        OP_FLIM32_L,	4, 1, { 0xE5000003ULL },		0xFF00000FUL
#define FLIM32_WLV \
        OP_FLIM32_WLV,	4, 1, { 0xE5000017ULL },		0xFF00001FUL
#define FLIM32_S \
        OP_FLIM32_S,	4, 1, { 0x92000002ULL },		0xFFC0000FUL
#define FLIM32_WWV \
        OP_FLIM32_WWV,	4, 1, { 0xE4000017ULL },		0xFF00001FUL
#define FLIM32_WVW \
        OP_FLIM32_WVW,	4, 1, { 0xE4000017ULL },		0xFF00001FUL
#define FLIM32_WVL \
        OP_FLIM32_WVL,	4, 1, { 0xE5000017ULL },		0xFF00001FUL
#define FLIM32_WVW \
        OP_FLIM32_WVW,	4, 1, { 0xE4000017ULL },		0xFF00001FUL
#define FLIM32_WW \
        OP_FLIM32_WW,	4, 1, { 0xE4000007ULL },		0xFF00001FUL
#define FLIM32_W \
        OP_FLIM32_W,	4, 1, { 0xE4000003ULL },		0xFF00000FUL
#define FLIM32_WWV \
        OP_FLIM32_WWV,	4, 1, { 0xE4000017ULL },		0xFF00001FUL
#define GOTO32_W \
        OP_GOTO32_W,	4, 1, { 0xD600000AULL },		0xFE00000FUL
#define GOTO32_K \
        OP_GOTO32_K,	4, 1, { 0xDA000002ULL },		0xFE000003UL
#define INC32_WK \
        OP_INC32_WK,	4, 1, { 0xE0000012ULL },		0xFF0003FFUL
#define INC32_WFWC \
        OP_INC32_WFWC,	4, 1, { 0xD4000001ULL },		0xFFF0000FUL
#define INC32_WFW \
        OP_INC32_WFW,	4, 1, { 0xD4000001ULL },		0xFF00000FUL
#define INC32_WF \
        OP_INC32_WF,	4, 1, { 0xD4000005ULL },		0xFF00000FUL
#define INC32_BK \
        OP_INC32_BK,	4, 1, { 0xE100001AULL },		0xFF0003FFUL
#define INC32_BFWC \
        OP_INC32_BFWC,	4, 1, { 0xD5000009ULL },		0xFFF0000FUL
#define INC32_BFW \
        OP_INC32_BFW,	4, 1, { 0xD5000009ULL },		0xFF00000FUL
#define INC32_BF \
        OP_INC32_BF,	4, 1, { 0xD500000DULL },		0xFF00000FUL
#define INC32_BZFWC \
        OP_INC32_BZFWC,	4, 1, { 0xD4000009ULL },		0xFFF0000FUL
#define INC32_BZFW \
        OP_INC32_BZFW,	4, 1, { 0xD4000009ULL },		0xFF00000FUL
#define INC16_L1 \
        OP_INC16_L1,	2, 1, { 0x7410ULL },			0xFFF0UL
#define INC32_LK \
        OP_INC32_LK,	4, 1, { 0xE1000012ULL },		0xFF0003FFUL
#define INC32_LFWC \
        OP_INC32_LFWC,	4, 1, { 0xD5000001ULL },		0xFFF0000FUL
#define INC32_LFW \
        OP_INC32_LFW,	4, 1, { 0xD5000001ULL },		0xFF00000FUL
#define INC32_LF \
        OP_INC32_LF,	4, 1, { 0xD5000005ULL },		0xFF00000FUL
#define INC32_WK \
        OP_INC32_WK,	4, 1, { 0xE0000012ULL },		0xFF0003FFUL
#define INC32_WFWC \
        OP_INC32_WFWC,	4, 1, { 0xD4000001ULL },		0xFFF0000FUL
#define INC32_WFW \
        OP_INC32_WFW,	4, 1, { 0xD4000001ULL },		0xFF00000FUL
#define INC32_WF \
        OP_INC32_WF,	4, 1, { 0xD4000005ULL },		0xFF00000FUL
#define INC232_WK \
        OP_INC232_WK,	4, 1, { 0xE0000022ULL },		0xFF0003FFUL
#define INC232_WFWC \
        OP_INC232_WFWC,	4, 1, { 0xDC000001ULL },		0xFFF0000FUL
#define INC232_WFW \
        OP_INC232_WFW,	4, 1, { 0xDC000001ULL },		0xFF00000FUL
#define INC232_WF \
        OP_INC232_WF,	4, 1, { 0xDC000005ULL },		0xFF00000FUL
#define INC232_BK \
        OP_INC232_BK,	4, 1, { 0xE100002AULL },		0xFF0003FFUL
#define INC232_BFWC \
        OP_INC232_BFWC,	4, 1, { 0xDD000009ULL },		0xFFF0000FUL
#define INC232_BFW \
        OP_INC232_BFW,	4, 1, { 0xDD000009ULL },		0xFF00000FUL
#define INC232_BF \
        OP_INC232_BF,	4, 1, { 0xDD00000DULL },		0xFF00000FUL
#define INC232_BZFWC \
        OP_INC232_BZFWC,	4, 1, { 0xDC000009ULL },		0xFFF0000FUL
#define INC232_BZFW \
        OP_INC232_BZFW,	4, 1, { 0xDC000009ULL },		0xFF00000FUL
#define INC216_L2 \
        OP_INC216_L2,	2, 1, { 0x7420ULL },			0xFFF0UL
#define INC232_LK \
        OP_INC232_LK,	4, 1, { 0xE1000022ULL },		0xFF0003FFUL
#define INC232_LFWC \
        OP_INC232_LFWC,	4, 1, { 0xDD000001ULL },		0xFFF0000FUL
#define INC232_LFW \
        OP_INC232_LFW,	4, 1, { 0xDD000001ULL },		0xFF00000FUL
#define INC232_LF \
        OP_INC232_LF,	4, 1, { 0xDD000005ULL },		0xFF00000FUL
#define INC232_WK \
        OP_INC232_WK,	4, 1, { 0xE0000022ULL },		0xFF0003FFUL
#define INC232_WFWC \
        OP_INC232_WFWC,	4, 1, { 0xDC000001ULL },		0xFFF0000FUL
#define INC232_WFW \
        OP_INC232_WFW,	4, 1, { 0xDC000001ULL },		0xFF00000FUL
#define INC232_WF \
        OP_INC232_WF,	4, 1, { 0xDC000005ULL },		0xFF00000FUL
#define IOR16_W \
        OP_IOR16_W,	2, 1, { 0x6A00ULL },			0xFF00UL
#define IOR32_F2 \
        OP_IOR32_F2,	4, 1, { 0xEA000001ULL },		0xFFF0000FUL
#define IOR32_F \
        OP_IOR32_F,	4, 1, { 0xEA000005ULL },		0xFFF0000FUL
#define IOR32_LFSR \
        OP_IOR32_LFSR,	4, 1, { 0x90000006ULL },		0xFEC0000FUL
#define IOR32_KW \
        OP_IOR32_KW,	4, 1, { 0xCA000002ULL },		0xFF00000FUL
#define IOR32_KWUSR \
        OP_IOR32_KWUSR,	4, 1, { 0xCA000006ULL },		0xFF00000FUL
#define IOR32_WUSRUSR \
        OP_IOR32_WUSRUSR,	4, 1, { 0xEA000000ULL },		0xFF00000FUL
#define IOR32_WUSRW \
        OP_IOR32_WUSRW,	4, 1, { 0xEA000000ULL },		0xFF00000FUL
#define IOR32_WWUSR \
        OP_IOR32_WWUSR,	4, 1, { 0xEA000000ULL },		0xFF00000FUL
#define IOR32_WFW \
        OP_IOR32_WFW,	4, 1, { 0xEA000001ULL },		0xFF00000FUL
#define IOR32_WFW \
        OP_IOR32_WFW,	4, 1, { 0xEA000001ULL },		0xFF00000FUL
#define IOR32_WF \
        OP_IOR32_WF,	4, 1, { 0xEA000005ULL },		0xFF00000FUL
#define IOR32_W \
        OP_IOR32_W,	4, 1, { 0xEA000000ULL },		0xFF00000BUL
#define IOR32_WK \
        OP_IOR32_WK,	4, 1, { 0xEA000002ULL },		0xFF00000BUL
#define IOR32_WUSRKUSR \
        OP_IOR32_WUSRKUSR,	4, 1, { 0xEA000002ULL },		0xFF00000BUL
#define IOR32_WUSRK \
        OP_IOR32_WUSRK,	4, 1, { 0xEA000002ULL },		0xFF00000BUL
#define IOR32_WKUSR \
        OP_IOR32_WKUSR,	4, 1, { 0xEA000002ULL },		0xFF00000BUL
#define IOR32_BFC2 \
        OP_IOR32_BFC2,	4, 1, { 0xEB000009ULL },		0xFFF0000FUL
#define IOR32_BFC \
        OP_IOR32_BFC,	4, 1, { 0xEB00000DULL },		0xFFF0000FUL
#define IOR32_KB \
        OP_IOR32_KB,	4, 1, { 0xCB00000AULL },		0xFF00000FUL
#define IOR32_KBUSR \
        OP_IOR32_KBUSR,	4, 1, { 0xCB00000EULL },		0xFF00000FUL
#define IOR32_BUSRSR \
        OP_IOR32_BUSRSR,	4, 1, { 0xEB000008ULL },		0xFF00000FUL
#define IOR32_BUSRW \
        OP_IOR32_BUSRW,	4, 1, { 0xEB000008ULL },		0xFF00000FUL
#define IOR32_BWUSR \
        OP_IOR32_BWUSR,	4, 1, { 0xEB000008ULL },		0xFF00000FUL
#define IOR32_BFW \
        OP_IOR32_BFW,	4, 1, { 0xEB000009ULL },		0xFF00000FUL
#define IOR32_BFW \
        OP_IOR32_BFW,	4, 1, { 0xEB000009ULL },		0xFF00000FUL
#define IOR32_BF \
        OP_IOR32_BF,	4, 1, { 0xEB00000DULL },		0xFF00000FUL
#define IOR32_B \
        OP_IOR32_B,	4, 1, { 0xEB000008ULL },		0xFF00000BUL
#define IOR32_BK \
        OP_IOR32_BK,	4, 1, { 0xEB00000AULL },		0xFF00000BUL
#define IOR32_BUSRKUSR \
        OP_IOR32_BUSRKUSR,	4, 1, { 0xEB00000AULL },		0xFF00000BUL
#define IOR32_BUSRK \
        OP_IOR32_BUSRK,	4, 1, { 0xEB00000AULL },		0xFF00000BUL
#define IOR32_BKUSR \
        OP_IOR32_BKUSR,	4, 1, { 0xEB00000AULL },		0xFF00000BUL
#define IOR32_BZFC2 \
        OP_IOR32_BZFC2,	4, 1, { 0xEA000009ULL },		0xFFF0000FUL
#define IOR32_BZFC \
        OP_IOR32_BZFC,	4, 1, { 0xEA00000DULL },		0xFFF0000FUL
#define IOR32_KBZ \
        OP_IOR32_KBZ,	4, 1, { 0xCA00000AULL },		0xFF00000FUL
#define IOR32_KBZUSR \
        OP_IOR32_KBZUSR,	4, 1, { 0xCA00000EULL },		0xFF00000FUL
#define IOR32_BZUSRW \
        OP_IOR32_BZUSRW,	4, 1, { 0xEA000008ULL },		0xFF00000FUL
#define IOR32_BZFW \
        OP_IOR32_BZFW,	4, 1, { 0xEA000009ULL },		0xFF00000FUL
#define IOR32_BZFW \
        OP_IOR32_BZFW,	4, 1, { 0xEA000009ULL },		0xFF00000FUL
#define IOR32_BZF \
        OP_IOR32_BZF,	4, 1, { 0xEA00000DULL },		0xFF00000FUL
#define IOR32_BZ \
        OP_IOR32_BZ,	4, 1, { 0xEA000008ULL },		0xFF00000BUL
#define IOR32_BZK \
        OP_IOR32_BZK,	4, 1, { 0xEA00000AULL },		0xFF00000BUL
#define IOR32_BZKUSR \
        OP_IOR32_BZKUSR,	4, 1, { 0xEA00000AULL },		0xFF00000BUL
#define IOR16_L \
        OP_IOR16_L,	2, 1, { 0x6B00ULL },			0xFF00UL
#define IOR32_LFC2 \
        OP_IOR32_LFC2,	4, 1, { 0xEB000001ULL },		0xFFF0000FUL
#define IOR32_LFC \
        OP_IOR32_LFC,	4, 1, { 0xEB000005ULL },		0xFFF0000FUL
#define IOR32_KL \
        OP_IOR32_KL,	4, 1, { 0xCB000002ULL },		0xFF00000FUL
#define IOR32_KLUSR \
        OP_IOR32_KLUSR,	4, 1, { 0xCB000006ULL },		0xFF00000FUL
#define IOR32_LUSRUSR \
        OP_IOR32_LUSRUSR,	4, 1, { 0xEB000000ULL },		0xFF00000FUL
#define IOR32_LUSRW \
        OP_IOR32_LUSRW,	4, 1, { 0xEB000000ULL },		0xFF00000FUL
#define IOR32_LWUSR \
        OP_IOR32_LWUSR,	4, 1, { 0xEB000000ULL },		0xFF00000FUL
#define IOR32_LFW \
        OP_IOR32_LFW,	4, 1, { 0xEB000001ULL },		0xFF00000FUL
#define IOR32_LFW \
        OP_IOR32_LFW,	4, 1, { 0xEB000001ULL },		0xFF00000FUL
#define IOR32_LF \
        OP_IOR32_LF,	4, 1, { 0xEB000005ULL },		0xFF00000FUL
#define IOR32_L \
        OP_IOR32_L,	4, 1, { 0xEB000000ULL },		0xFF00000BUL
#define IOR32_LK \
        OP_IOR32_LK,	4, 1, { 0xEB000002ULL },		0xFF00000BUL
#define IOR32_LUSRKUSR \
        OP_IOR32_LUSRKUSR,	4, 1, { 0xEB000002ULL },		0xFF00000BUL
#define IOR32_LUSRK \
        OP_IOR32_LUSRK,	4, 1, { 0xEB000002ULL },		0xFF00000BUL
#define IOR32_LKUSR \
        OP_IOR32_LKUSR,	4, 1, { 0xEB000002ULL },		0xFF00000BUL
#define IOR16_W \
        OP_IOR16_W,	2, 1, { 0x6A00ULL },			0xFF00UL
#define IOR32_F2 \
        OP_IOR32_F2,	4, 1, { 0xEA000001ULL },		0xFFF0000FUL
#define IOR32_F \
        OP_IOR32_F,	4, 1, { 0xEA000005ULL },		0xFFF0000FUL
#define IOR32_KW \
        OP_IOR32_KW,	4, 1, { 0xCA000002ULL },		0xFF00000FUL
#define IOR32_KWUSR \
        OP_IOR32_KWUSR,	4, 1, { 0xCA000006ULL },		0xFF00000FUL
#define IOR32_WUSRUSR \
        OP_IOR32_WUSRUSR,	4, 1, { 0xEA000000ULL },		0xFF00000FUL
#define IOR32_WUSRW \
        OP_IOR32_WUSRW,	4, 1, { 0xEA000000ULL },		0xFF00000FUL
#define IOR32_WWUSR \
        OP_IOR32_WWUSR,	4, 1, { 0xEA000000ULL },		0xFF00000FUL
#define IOR32_WFW \
        OP_IOR32_WFW,	4, 1, { 0xEA000001ULL },		0xFF00000FUL
#define IOR32_WFW \
        OP_IOR32_WFW,	4, 1, { 0xEA000001ULL },		0xFF00000FUL
#define IOR32_WF \
        OP_IOR32_WF,	4, 1, { 0xEA000005ULL },		0xFF00000FUL
#define IOR32_W \
        OP_IOR32_W,	4, 1, { 0xEA000000ULL },		0xFF00000BUL
#define IOR32_WK \
        OP_IOR32_WK,	4, 1, { 0xEA000002ULL },		0xFF00000BUL
#define IOR32_WUSRKUSR \
        OP_IOR32_WUSRKUSR,	4, 1, { 0xEA000002ULL },		0xFF00000BUL
#define IOR32_WUSRK \
        OP_IOR32_WUSRK,	4, 1, { 0xEA000002ULL },		0xFF00000BUL
#define IOR32_WKUSR \
        OP_IOR32_WKUSR,	4, 1, { 0xEA000002ULL },		0xFF00000BUL
#define LAC32_DSP_W0K \
        OP_LAC32_DSP_W0K,	4, 1, { 0xC0000003ULL },		0xFD0003FFUL
#define LAC32_DSP_WK \
        OP_LAC32_DSP_WK,	4, 1, { 0xC0000003ULL },		0xFD00000FUL
#define LAC32_DSP_L0K \
        OP_LAC32_DSP_L0K,	4, 1, { 0xC1000003ULL },		0xFD0003FFUL
#define LAC32_DSP_LK \
        OP_LAC32_DSP_LK,	4, 1, { 0xC1000003ULL },		0xFD00000FUL
#define LAC32_DSP_W0K \
        OP_LAC32_DSP_W0K,	4, 1, { 0xC0000003ULL },		0xFD0003FFUL
#define LAC32_DSP_WK \
        OP_LAC32_DSP_WK,	4, 1, { 0xC0000003ULL },		0xFD00000FUL
#define LI2F32_D \
        OP_LI2F32_D,	4, 1, { 0x8F00000AULL },		0xFFC0007FUL
#define LI2F32_DE \
        OP_LI2F32_DE,	4, 1, { 0x8F00004AULL },		0xFFC0007FUL
#define LI2F32_DN \
        OP_LI2F32_DN,	4, 1, { 0x8F00007AULL },		0xFFC0007FUL
#define LI2F32_DP \
        OP_LI2F32_DP,	4, 1, { 0x8F00006AULL },		0xFFC0007FUL
#define LI2F32_DZ \
        OP_LI2F32_DZ,	4, 1, { 0x8F00005AULL },		0xFFC0007FUL
#define LI2F32_S \
        OP_LI2F32_S,	4, 1, { 0x8E00000AULL },		0xFFC0007FUL
#define LI2F32_SE \
        OP_LI2F32_SE,	4, 1, { 0x8E00004AULL },		0xFFC0007FUL
#define LI2F32_SN \
        OP_LI2F32_SN,	4, 1, { 0x8E00007AULL },		0xFFC0007FUL
#define LI2F32_SP \
        OP_LI2F32_SP,	4, 1, { 0x8E00006AULL },		0xFFC0007FUL
#define LI2F32_SZ \
        OP_LI2F32_SZ,	4, 1, { 0x8E00005AULL },		0xFFC0007FUL
#define LLAC32_DSP_W0K \
        OP_LLAC32_DSP_W0K,	4, 1, { 0xC0000007ULL },		0xFD0003FFUL
#define LLAC32_DSP_WK \
        OP_LLAC32_DSP_WK,	4, 1, { 0xC0000007ULL },		0xFD00000FUL
#define LLAC32_DSP_L0K \
        OP_LLAC32_DSP_L0K,	4, 1, { 0xC1000007ULL },		0xFD0003FFUL
#define LLAC32_DSP_LK \
        OP_LLAC32_DSP_LK,	4, 1, { 0xC1000007ULL },		0xFD00000FUL
#define LLAC32_DSP_W0K \
        OP_LLAC32_DSP_W0K,	4, 1, { 0xC0000007ULL },		0xFD0003FFUL
#define LLAC32_DSP_WK \
        OP_LLAC32_DSP_WK,	4, 1, { 0xC0000007ULL },		0xFD00000FUL
#define LNK16_LS \
        OP_LNK16_LS,	2, 1, { 0x720EULL },			0xFE0FUL
#define LNK32 \
        OP_LNK32,	4, 1, { 0xD400000AULL },		0xFE00000FUL
#define LSR16_W \
        OP_LSR16_W,	2, 1, { 0x2A00ULL },			0xFF00UL
#define LSR32_WFWC \
        OP_LSR32_WFWC,	4, 1, { 0xA2000001ULL },		0xFFF0000FUL
#define LSR32_WFW \
        OP_LSR32_WFW,	4, 1, { 0xA2000001ULL },		0xFF00000FUL
#define LSR32_WF \
        OP_LSR32_WF,	4, 1, { 0xA2000005ULL },		0xFF00000FUL
#define LSR32_W1 \
        OP_LSR32_W1,	4, 1, { 0xAA000000ULL },		0xFF00000FUL
#define LSR32_W \
        OP_LSR32_W,	4, 1, { 0xAA000004ULL },		0xFF00000FUL
#define LSR32_WK \
        OP_LSR32_WK,	4, 1, { 0xA2000000ULL },		0xFE00000FUL
#define LSR32_BFWC \
        OP_LSR32_BFWC,	4, 1, { 0xA3000009ULL },		0xFFF0000FUL
#define LSR32_BFW \
        OP_LSR32_BFW,	4, 1, { 0xA3000009ULL },		0xFF00000FUL
#define LSR32_BF \
        OP_LSR32_BF,	4, 1, { 0xA300000DULL },		0xFF00000FUL
#define LSR32_B1 \
        OP_LSR32_B1,	4, 1, { 0xAB000008ULL },		0xFF00000FUL
#define LSR32_B \
        OP_LSR32_B,	4, 1, { 0xAB00000CULL },		0xFF00000FUL
#define LSR32_BZFWC \
        OP_LSR32_BZFWC,	4, 1, { 0xA2000009ULL },		0xFFF0000FUL
#define LSR32_BZFW \
        OP_LSR32_BZFW,	4, 1, { 0xA2000009ULL },		0xFF00000FUL
#define LSR32_BZ1 \
        OP_LSR32_BZ1,	4, 1, { 0xAA000008ULL },		0xFF00000FUL
#define LSR32_BZ \
        OP_LSR32_BZ,	4, 1, { 0xAA00000CULL },		0xFF00000FUL
#define LSR16_L \
        OP_LSR16_L,	2, 1, { 0x2B00ULL },			0xFF00UL
#define LSR16_K \
        OP_LSR16_K,	2, 1, { 0x2200ULL },			0xFE00UL
#define LSR32_LFWC \
        OP_LSR32_LFWC,	4, 1, { 0xA3000001ULL },		0xFFF0000FUL
#define LSR32_LFW \
        OP_LSR32_LFW,	4, 1, { 0xA3000001ULL },		0xFF00000FUL
#define LSR32_LF \
        OP_LSR32_LF,	4, 1, { 0xA3000005ULL },		0xFF00000FUL
#define LSR32_L1 \
        OP_LSR32_L1,	4, 1, { 0xAB000000ULL },		0xFF00000FUL
#define LSR32_L \
        OP_LSR32_L,	4, 1, { 0xAB000004ULL },		0xFF00000FUL
#define LSR32_LK \
        OP_LSR32_LK,	4, 1, { 0xA2000008ULL },		0xFE00000FUL
#define LSR16_W \
        OP_LSR16_W,	2, 1, { 0x2A00ULL },			0xFF00UL
#define LSR32_WFWC \
        OP_LSR32_WFWC,	4, 1, { 0xA2000001ULL },		0xFFF0000FUL
#define LSR32_WFW \
        OP_LSR32_WFW,	4, 1, { 0xA2000001ULL },		0xFF00000FUL
#define LSR32_WF \
        OP_LSR32_WF,	4, 1, { 0xA2000005ULL },		0xFF00000FUL
#define LSR32_W1 \
        OP_LSR32_W1,	4, 1, { 0xAA000000ULL },		0xFF00000FUL
#define LSR32_W \
        OP_LSR32_W,	4, 1, { 0xAA000004ULL },		0xFF00000FUL
#define LSR32_WK \
        OP_LSR32_WK,	4, 1, { 0xA2000000ULL },		0xFE00000FUL
#define LSRM32_LK \
        OP_LSRM32_LK,	4, 1, { 0xE0000007ULL },		0xFE00000FUL
#define LSRM32_L \
        OP_LSRM32_L,	4, 1, { 0xE2000007ULL },		0xFE00000FUL
#define LSRM32_LK2 \
        OP_LSRM32_LK2,	4, 1, { 0xE0000007ULL },		0xFE00000FUL
#define LSRM32_L2 \
        OP_LSRM32_L2,	4, 1, { 0xE2000007ULL },		0xFE00000FUL
#define LUAC32_DSP_W0K \
        OP_LUAC32_DSP_W0K,	4, 1, { 0xCC00000BULL },		0xFD0003FFUL
#define LUAC32_DSP_WK \
        OP_LUAC32_DSP_WK,	4, 1, { 0xCC00000BULL },		0xFD00000FUL
#define LUAC32_DSP_L0K \
        OP_LUAC32_DSP_L0K,	4, 1, { 0xCD00000BULL },		0xFD0003FFUL
#define LUAC32_DSP_LK \
        OP_LUAC32_DSP_LK,	4, 1, { 0xCD00000BULL },		0xFD00000FUL
#define LUAC32_DSP_W0K \
        OP_LUAC32_DSP_W0K,	4, 1, { 0xCC00000BULL },		0xFD0003FFUL
#define LUAC32_DSP_WK \
        OP_LUAC32_DSP_WK,	4, 1, { 0xCC00000BULL },		0xFD00000FUL
#define MAC32_DSP_W \
        OP_MAC32_DSP_W,	4, 1, { 0xD000003BULL },		0xFD00003FUL
#define MAC32_DSP_WAWB \
        OP_MAC32_DSP_WAWB,	4, 1, { 0xD0000003ULL },		0xFD000007UL
#define MAC32_D \
        OP_MAC32_D,	4, 1, { 0x85000002ULL },		0xFFC0000FUL
#define MAC32_DSP_L \
        OP_MAC32_DSP_L,	4, 1, { 0xD100003BULL },		0xFD00003FUL
#define MAC32_DSP_LAWB \
        OP_MAC32_DSP_LAWB,	4, 1, { 0xD1000003ULL },		0xFD000007UL
#define MAC32_S \
        OP_MAC32_S,	4, 1, { 0x84000002ULL },		0xFFC0000FUL
#define MAC32_DSP_W \
        OP_MAC32_DSP_W,	4, 1, { 0xD000003BULL },		0xFD00003FUL
#define MAC32_DSP_WAWB \
        OP_MAC32_DSP_WAWB,	4, 1, { 0xD0000003ULL },		0xFD000007UL
#define MAX16_DSP \
        OP_MAX16_DSP,	2, 1, { 0x720DULL },			0xFE0FUL
#define MAX32_DSP \
        OP_MAX32_DSP,	4, 1, { 0xF20D0000ULL },		0xFE0FFFFFUL
#define MAX32_DSP_W \
        OP_MAX32_DSP_W,	4, 1, { 0xC800000BULL },		0xFD00001FUL
#define MAX32_DSP_IW \
        OP_MAX32_DSP_IW,	4, 1, { 0xC800000BULL },		0xFD00001FUL
#define MAX32_DSP_W_ALT2 \
        OP_MAX32_DSP_W_ALT2,	4, 1, { 0xC800000BULL },		0xFD00001FUL
#define MAX32_DSP_IW_ALT2 \
        OP_MAX32_DSP_IW_ALT2,	4, 1, { 0xC800000BULL },		0xFD00001FUL
#define MAX32_W \
        OP_MAX32_W,	4, 1, { 0xE400000FULL },		0xFF00000FUL
#define MAX32_D \
        OP_MAX32_D,	4, 1, { 0x83000002ULL },		0xFFC0000FUL
#define MAX32_DSP_L \
        OP_MAX32_DSP_L,	4, 1, { 0xC900000BULL },		0xFD00001FUL
#define MAX32_DSP_L_ALT2 \
        OP_MAX32_DSP_L_ALT2,	4, 1, { 0xC900000BULL },		0xFD00001FUL
#define MAX32_L \
        OP_MAX32_L,	4, 1, { 0xE500000FULL },		0xFF00000FUL
#define MAX32_DSP_LV \
        OP_MAX32_DSP_LV,	4, 1, { 0xC900001BULL },		0xFD00001FUL
#define MAX32_DSP_LV_ALT2 \
        OP_MAX32_DSP_LV_ALT2,	4, 1, { 0xC900001BULL },		0xFD00001FUL
#define MAX32_S \
        OP_MAX32_S,	4, 1, { 0x82000002ULL },		0xFFC0000FUL
#define MAX32_DSP_WV \
        OP_MAX32_DSP_WV,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAX32_DSP_VW \
        OP_MAX32_DSP_VW,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAX32_DSP_VIW \
        OP_MAX32_DSP_VIW,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAX32_DSP_WV_ALT2 \
        OP_MAX32_DSP_WV_ALT2,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAX32_DSP_VW_ALT2 \
        OP_MAX32_DSP_VW_ALT2,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAX32_DSP_VIW_ALT2 \
        OP_MAX32_DSP_VIW_ALT2,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAX32_DSP_VL \
        OP_MAX32_DSP_VL,	4, 1, { 0xC900001BULL },		0xFD00001FUL
#define MAX32_DSP_VL_ALT2 \
        OP_MAX32_DSP_VL_ALT2,	4, 1, { 0xC900001BULL },		0xFD00001FUL
#define MAX32_DSP_VW \
        OP_MAX32_DSP_VW,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAX32_DSP_VW_ALT2 \
        OP_MAX32_DSP_VW_ALT2,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAX32_DSP_W \
        OP_MAX32_DSP_W,	4, 1, { 0xC800000BULL },		0xFD00001FUL
#define MAX32_DSP_W_ALT2 \
        OP_MAX32_DSP_W_ALT2,	4, 1, { 0xC800000BULL },		0xFD00001FUL
#define MAX32_W \
        OP_MAX32_W,	4, 1, { 0xE400000FULL },		0xFF00000FUL
#define MAX32_DSP_WV \
        OP_MAX32_DSP_WV,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAX32_DSP_WV_ALT2 \
        OP_MAX32_DSP_WV_ALT2,	4, 1, { 0xC800001BULL },		0xFD00001FUL
#define MAXNM32_D \
        OP_MAXNM32_D,	4, 1, { 0x83000006ULL },		0xFFC0000FUL
#define MAXNM32_S \
        OP_MAXNM32_S,	4, 1, { 0x82000006ULL },		0xFFC0000FUL
#define MIN16_DSP \
        OP_MIN16_DSP,	2, 1, { 0x720BULL },			0xFE0FUL
#define MIN32_DSP \
        OP_MIN32_DSP,	4, 1, { 0xF20B0000ULL },		0xFE0FFFFFUL
#define MIN32_DSP_W \
        OP_MIN32_DSP_W,	4, 1, { 0xC8000003ULL },		0xFD00001FUL
#define MIN32_DSP_IW \
        OP_MIN32_DSP_IW,	4, 1, { 0xC8000003ULL },		0xFD00001FUL
#define MIN32_DSP_W_ALT2 \
        OP_MIN32_DSP_W_ALT2,	4, 1, { 0xC8000003ULL },		0xFD00001FUL
#define MIN32_DSP_IW_ALT2 \
        OP_MIN32_DSP_IW_ALT2,	4, 1, { 0xC8000003ULL },		0xFD00001FUL
#define MIN32_W \
        OP_MIN32_W,	4, 1, { 0xE400000BULL },		0xFF00000FUL
#define MIN32_D \
        OP_MIN32_D,	4, 1, { 0x8300000AULL },		0xFFC0000FUL
#define MIN32_DSP_L \
        OP_MIN32_DSP_L,	4, 1, { 0xC9000003ULL },		0xFD00001FUL
#define MIN32_DSP_L_ALT2 \
        OP_MIN32_DSP_L_ALT2,	4, 1, { 0xC9000003ULL },		0xFD00001FUL
#define MIN32_L \
        OP_MIN32_L,	4, 1, { 0xE500000BULL },		0xFF00000FUL
#define MIN32_DSP_LV \
        OP_MIN32_DSP_LV,	4, 1, { 0xC9000013ULL },		0xFD00001FUL
#define MIN32_DSP_LV_ALT2 \
        OP_MIN32_DSP_LV_ALT2,	4, 1, { 0xC9000013ULL },		0xFD00001FUL
#define MIN32_S \
        OP_MIN32_S,	4, 1, { 0x8200000AULL },		0xFFC0000FUL
#define MIN32_DSP_WV \
        OP_MIN32_DSP_WV,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MIN32_DSP_VW \
        OP_MIN32_DSP_VW,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MIN32_DSP_VIW \
        OP_MIN32_DSP_VIW,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MIN32_DSP_WV_ALT2 \
        OP_MIN32_DSP_WV_ALT2,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MIN32_DSP_VW_ALT2 \
        OP_MIN32_DSP_VW_ALT2,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MIN32_DSP_VIW_ALT2 \
        OP_MIN32_DSP_VIW_ALT2,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MIN32_DSP_VL \
        OP_MIN32_DSP_VL,	4, 1, { 0xC9000013ULL },		0xFD00001FUL
#define MIN32_DSP_VL_ALT2 \
        OP_MIN32_DSP_VL_ALT2,	4, 1, { 0xC9000013ULL },		0xFD00001FUL
#define MIN32_DSP_VW \
        OP_MIN32_DSP_VW,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MIN32_DSP_VW_ALT2 \
        OP_MIN32_DSP_VW_ALT2,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MIN32_DSP_W \
        OP_MIN32_DSP_W,	4, 1, { 0xC8000003ULL },		0xFD00001FUL
#define MIN32_DSP_W_ALT2 \
        OP_MIN32_DSP_W_ALT2,	4, 1, { 0xC8000003ULL },		0xFD00001FUL
#define MIN32_W \
        OP_MIN32_W,	4, 1, { 0xE400000BULL },		0xFF00000FUL
#define MIN32_DSP_WV \
        OP_MIN32_DSP_WV,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MIN32_DSP_WV_ALT2 \
        OP_MIN32_DSP_WV_ALT2,	4, 1, { 0xC8000013ULL },		0xFD00001FUL
#define MINNM32_D \
        OP_MINNM32_D,	4, 1, { 0x8300000EULL },		0xFFC0000FUL
#define MINNM32_S \
        OP_MINNM32_S,	4, 1, { 0x8200000EULL },		0xFFC0000FUL
#define MOV16_W \
        OP_MOV16_W,	2, 1, { 0x0200ULL },			0xFF00UL
#define MOV16_POPW \
        OP_MOV16_POPW,	2, 1, { 0x1C00ULL },			0xFF00UL
#define MOV16_PSHW \
        OP_MOV16_PSHW,	2, 1, { 0x1E00ULL },			0xFF00UL
#define MOV32_W \
        OP_MOV32_W,	4, 1, { 0x82000000ULL },		0xFF00000FUL
#define MOV32_WWUSR \
        OP_MOV32_WWUSR,	4, 1, { 0x82000000ULL },		0xFF00000FUL
#define MOV32_WUSRW \
        OP_MOV32_WUSRW,	4, 1, { 0x82000000ULL },		0xFF00000FUL
#define MOV32_WUSRUSR \
        OP_MOV32_WUSRUSR,	4, 1, { 0x82000000ULL },		0xFF00000FUL
#define MOV32_LOW \
        OP_MOV32_LOW,	4, 1, { 0xFC000003ULL },		0xFF00000FUL
#define MOV32_WLO \
        OP_MOV32_WLO,	4, 1, { 0xFC000007ULL },		0xFF00000FUL
#define MOV32_FPFPLLO \
        OP_MOV32_FPFPLLO,	4, 1, { 0x84000001ULL },		0xFE00000FUL
#define MOV32_FPLLOFP \
        OP_MOV32_FPLLOFP,	4, 1, { 0x86000001ULL },		0xFE00000FUL
#define MOV32_FW \
        OP_MOV32_FW,	4, 1, { 0x90000001ULL },		0xFC000013UL
#define MOV32_WF \
        OP_MOV32_WF,	4, 1, { 0x94000001ULL },		0xFC000013UL
#define MOV32_WK \
        OP_MOV32_WK,	4, 1, { 0x80000003ULL },		0xC0000003UL
#define MOV32_B \
        OP_MOV32_B,	4, 1, { 0x83000008ULL },		0xFF00000FUL
#define MOV32_BWUSR \
        OP_MOV32_BWUSR,	4, 1, { 0x83000008ULL },		0xFF00000FUL
#define MOV32_BUSRW \
        OP_MOV32_BUSRW,	4, 1, { 0x83000008ULL },		0xFF00000FUL
#define MOV32_BUSRUSR \
        OP_MOV32_BUSRUSR,	4, 1, { 0x83000008ULL },		0xFF00000FUL
#define MOV32_LOB \
        OP_MOV32_LOB,	4, 1, { 0xFD00000BULL },		0xFF00000FUL
#define MOV32_BLO \
        OP_MOV32_BLO,	4, 1, { 0xFD00000FULL },		0xFF00000FUL
#define MOV32_BK \
        OP_MOV32_BK,	4, 1, { 0x8800000DULL },		0xF800000FUL
#define MOV32_BF \
        OP_MOV32_BF,	4, 1, { 0x9C000001ULL },		0xFC000003UL
#define MOV32_BZ \
        OP_MOV32_BZ,	4, 1, { 0x82000008ULL },		0xFF00000FUL
#define MOV32_BZWUSR \
        OP_MOV32_BZWUSR,	4, 1, { 0x82000008ULL },		0xFF00000FUL
#define MOV32_LOBZ \
        OP_MOV32_LOBZ,	4, 1, { 0xFC00000BULL },		0xFF00000FUL
#define MOV32_FBZ \
        OP_MOV32_FBZ,	4, 1, { 0x98000001ULL },		0xFC000003UL
#define MOV32_BZK \
        OP_MOV32_BZK,	4, 1, { 0x80000003ULL },		0xC0000003UL
#define MOV32_D \
        OP_MOV32_D,	4, 1, { 0x87000002ULL },		0xFFC0000FUL
#define MOV16_L \
        OP_MOV16_L,	2, 1, { 0x0300ULL },			0xFF00UL
#define MOV16_POPLL \
        OP_MOV16_POPLL,	2, 1, { 0x1D00ULL },			0xFF00UL
#define MOV16_PSHLL \
        OP_MOV16_PSHLL,	2, 1, { 0x1F00ULL },			0xFF00UL
#define MOV16_WFP \
        OP_MOV16_WFP,	2, 1, { 0x0400ULL },			0xFE00UL
#define MOV16_FPW \
        OP_MOV16_FPW,	2, 1, { 0x0600ULL },			0xFE00UL
#define MOV16_WK \
        OP_MOV16_WK,	2, 1, { 0x0800ULL },			0xFE00UL
#define MOV16_W14K \
        OP_MOV16_W14K,	2, 1, { 0x0A00ULL },			0xFE00UL
#define MOV16_KW \
        OP_MOV16_KW,	2, 1, { 0x0C00ULL },			0xFE00UL
#define MOV16_KW14 \
        OP_MOV16_KW14,	2, 1, { 0x0E00ULL },			0xFE00UL
#define MOV16_LN \
        OP_MOV16_LN,	2, 1, { 0x1000ULL },			0xFE00UL
#define MOV32_L \
        OP_MOV32_L,	4, 1, { 0x83000000ULL },		0xFF00000FUL
#define MOV32_LWUSR \
        OP_MOV32_LWUSR,	4, 1, { 0x83000000ULL },		0xFF00000FUL
#define MOV32_LUSRW \
        OP_MOV32_LUSRW,	4, 1, { 0x83000000ULL },		0xFF00000FUL
#define MOV32_LUSRUSR \
        OP_MOV32_LUSRUSR,	4, 1, { 0x83000000ULL },		0xFF00000FUL
#define MOV32_LOL \
        OP_MOV32_LOL,	4, 1, { 0xFD000003ULL },		0xFF00000FUL
#define MOV32_LLO \
        OP_MOV32_LLO,	4, 1, { 0xFD000007ULL },		0xFF00000FUL
#define MOV32_WFSR \
        OP_MOV32_WFSR,	4, 1, { 0x84000000ULL },		0xFE00000FUL
#define MOV32_FPFPLLO2 \
        OP_MOV32_FPFPLLO2,	4, 1, { 0x84000001ULL },		0xFE00000FUL
#define MOV32_FSRW \
        OP_MOV32_FSRW,	4, 1, { 0x86000000ULL },		0xFE00000FUL
#define MOV32_FPLLOFP2 \
        OP_MOV32_FPLLOFP2,	4, 1, { 0x86000001ULL },		0xFE00000FUL
#define MOV32_FL \
        OP_MOV32_FL,	4, 1, { 0x90000011ULL },		0xFC000013UL
#define MOV32_LF \
        OP_MOV32_LF,	4, 1, { 0x94000011ULL },		0xFC000013UL
#define MOV64_FK \
        OP_MOV64_FK,	4, 2, { 0x82000001ULL, 0x82000005ULL },	0xFF00000FUL
#define MOV64_LLK \
        OP_MOV64_LLK,	4, 2, { 0x80000001ULL, 0x80000005ULL },	0xFE000007UL
#define MOV32_S \
        OP_MOV32_S,	4, 1, { 0x86000002ULL },		0xFFC0000FUL
#define MOV32_SLK \
        OP_MOV32_SLK,	4, 1, { 0x80000003ULL },		0xC0000003UL
#define MOV16_W \
        OP_MOV16_W,	2, 1, { 0x0200ULL },			0xFF00UL
#define MOV16_POPW \
        OP_MOV16_POPW,	2, 1, { 0x1C00ULL },			0xFF00UL
#define MOV16_PSHW \
        OP_MOV16_PSHW,	2, 1, { 0x1E00ULL },			0xFF00UL
#define MOV32_W \
        OP_MOV32_W,	4, 1, { 0x82000000ULL },		0xFF00000FUL
#define MOV32_WWUSR \
        OP_MOV32_WWUSR,	4, 1, { 0x82000000ULL },		0xFF00000FUL
#define MOV32_WUSRW \
        OP_MOV32_WUSRW,	4, 1, { 0x82000000ULL },		0xFF00000FUL
#define MOV32_WUSRUSR \
        OP_MOV32_WUSRUSR,	4, 1, { 0x82000000ULL },		0xFF00000FUL
#define MOV32_LOW \
        OP_MOV32_LOW,	4, 1, { 0xFC000003ULL },		0xFF00000FUL
#define MOV32_WLO \
        OP_MOV32_WLO,	4, 1, { 0xFC000007ULL },		0xFF00000FUL
#define MOV32_FW \
        OP_MOV32_FW,	4, 1, { 0x90000001ULL },		0xFC000013UL
#define MOV32_WF \
        OP_MOV32_WF,	4, 1, { 0x94000001ULL },		0xFC000013UL
#define MOV32_WK \
        OP_MOV32_WK,	4, 1, { 0x80000003ULL },		0xC0000003UL
#define MOVC32_D \
        OP_MOVC32_D,	4, 1, { 0x87000006ULL },		0xFFC0000FUL
#define MOVC32_S \
        OP_MOVC32_S,	4, 1, { 0x86000006ULL },		0xFFC0000FUL
#define MOVIF32_CMOVW \
        OP_MOVIF32_CMOVW,	4, 1, { 0xF6000003ULL },		0xFF00000FUL
#define MOVIF32_CMOVB \
        OP_MOVIF32_CMOVB,	4, 1, { 0xF700000BULL },		0xFF00000FUL
#define MOVIF32_CMOVBZ \
        OP_MOVIF32_CMOVBZ,	4, 1, { 0xF600000BULL },		0xFF00000FUL
#define MOVIF32_CMOVL \
        OP_MOVIF32_CMOVL,	4, 1, { 0xF7000003ULL },		0xFF00000FUL
#define MOVIF32_CMOVW \
        OP_MOVIF32_CMOVW,	4, 1, { 0xF6000003ULL },		0xFF00000FUL
#define MOVR32_W \
        OP_MOVR32_W,	4, 1, { 0x8200000CULL },		0xFF00000FUL
#define MOVR32_L \
        OP_MOVR32_L,	4, 1, { 0x8300000CULL },		0xFF00000FUL
#define MOVR32_W \
        OP_MOVR32_W,	4, 1, { 0x8200000CULL },		0xFF00000FUL
#define MOVS32_WK \
        OP_MOVS32_WK,	4, 1, { 0x88000001ULL },		0xF800000FUL
#define MOVS32_WKUSR \
        OP_MOVS32_WKUSR,	4, 1, { 0x88000001ULL },		0xF800000FUL
#define MOVS32_BK \
        OP_MOVS32_BK,	4, 1, { 0x8800000DULL },		0xF800000FUL
#define MOVS32_BKUSR \
        OP_MOVS32_BKUSR,	4, 1, { 0x8800000DULL },		0xF800000FUL
#define MOVS32_LK \
        OP_MOVS32_LK,	4, 1, { 0x88000009ULL },		0xF800000FUL
#define MOVS32_LKUSR \
        OP_MOVS32_LKUSR,	4, 1, { 0x88000009ULL },		0xF800000FUL
#define MOVS32_WK \
        OP_MOVS32_WK,	4, 1, { 0x88000001ULL },		0xF800000FUL
#define MOVS32_WKUSR \
        OP_MOVS32_WKUSR,	4, 1, { 0x88000001ULL },		0xF800000FUL
#define MPY32_DSP_W \
        OP_MPY32_DSP_W,	4, 1, { 0xD400003BULL },		0xFD00003FUL
#define MPY32_DSP_WAWB \
        OP_MPY32_DSP_WAWB,	4, 1, { 0xD4000003ULL },		0xFD000007UL
#define MPY32_DSP_L \
        OP_MPY32_DSP_L,	4, 1, { 0xD500003BULL },		0xFD00003FUL
#define MPY32_DSP_LAWB \
        OP_MPY32_DSP_LAWB,	4, 1, { 0xD5000003ULL },		0xFD000007UL
#define MPY32_DSP_NW \
        OP_MPY32_DSP_NW,	4, 1, { 0xD400003FULL },		0xFD00003FUL
#define MPY32_DSP_W \
        OP_MPY32_DSP_W,	4, 1, { 0xD400003BULL },		0xFD00003FUL
#define MPY32_DSP_WAWB \
        OP_MPY32_DSP_WAWB,	4, 1, { 0xD4000003ULL },		0xFD000007UL
#define MPYN32_DSP_W \
        OP_MPYN32_DSP_W,	4, 1, { 0xD400003FULL },		0xFD00003FUL
#define MPYN32_DSP_WAWB \
        OP_MPYN32_DSP_WAWB,	4, 1, { 0xD4000007ULL },		0xFD000007UL
#define MPYN32_DSP_L \
        OP_MPYN32_DSP_L,	4, 1, { 0xD500003FULL },		0xFD00003FUL
#define MPYN32_DSP_LAWB \
        OP_MPYN32_DSP_LAWB,	4, 1, { 0xD5000007ULL },		0xFD000007UL
#define MPYN32_DSP_W \
        OP_MPYN32_DSP_W,	4, 1, { 0xD400003FULL },		0xFD00003FUL
#define MPYN32_DSP_WAWB \
        OP_MPYN32_DSP_WAWB,	4, 1, { 0xD4000007ULL },		0xFD000007UL
#define MSC32_DSP_W \
        OP_MSC32_DSP_W,	4, 1, { 0xD000003FULL },		0xFD00003FUL
#define MSC32_DSP_WAWB \
        OP_MSC32_DSP_WAWB,	4, 1, { 0xD0000007ULL },		0xFD000007UL
#define MSC32_DSP_L \
        OP_MSC32_DSP_L,	4, 1, { 0xD100003FULL },		0xFD00003FUL
#define MSC32_DSP_LAWB \
        OP_MSC32_DSP_LAWB,	4, 1, { 0xD1000007ULL },		0xFD000007UL
#define MSC32_DSP_W \
        OP_MSC32_DSP_W,	4, 1, { 0xD000003FULL },		0xFD00003FUL
#define MSC32_DSP_WAWB \
        OP_MSC32_DSP_WAWB,	4, 1, { 0xD0000007ULL },		0xFD000007UL
#define MUL32_WF \
        OP_MUL32_WF,	4, 1, { 0xBA000001ULL },		0xFFF0000BUL
#define MUL32_WFW \
        OP_MUL32_WFW,	4, 1, { 0xBA000001ULL },		0xFF00000BUL
#define MUL32_BF \
        OP_MUL32_BF,	4, 1, { 0xBB000009ULL },		0xFFF0000BUL
#define MUL32_BFW \
        OP_MUL32_BFW,	4, 1, { 0xBB000009ULL },		0xFF00000BUL
#define MUL32_D \
        OP_MUL32_D,	4, 1, { 0x85000006ULL },		0xFFC0000FUL
#define MUL32_LF \
        OP_MUL32_LF,	4, 1, { 0xBB000001ULL },		0xFFF0000BUL
#define MUL32_LFW \
        OP_MUL32_LFW,	4, 1, { 0xBB000001ULL },		0xFF00000BUL
#define MUL32_S \
        OP_MUL32_S,	4, 1, { 0x84000006ULL },		0xFFC0000FUL
#define MUL16_SS \
        OP_MUL16_SS,	2, 1, { 0x1400ULL },			0xFF00UL
#define MUL32_SS \
        OP_MUL32_SS,	4, 1, { 0x94000000ULL },		0xFF00000FUL
#define MUL32_SW \
        OP_MUL32_SW,	4, 1, { 0x96000004ULL },		0xFF00000FUL
#define MUL32_UW \
        OP_MUL32_UW,	4, 1, { 0x94000004ULL },		0xFF00000FUL
#define MUL16_UU \
        OP_MUL16_UU,	2, 1, { 0x1600ULL },			0xFF00UL
#define MUL32_UU \
        OP_MUL32_UU,	4, 1, { 0x96000000ULL },		0xFF00000FUL
#define MUL32_WF \
        OP_MUL32_WF,	4, 1, { 0xBA000001ULL },		0xFFF0000BUL
#define MUL32_WFW \
        OP_MUL32_WFW,	4, 1, { 0xBA000001ULL },		0xFF00000BUL
#define MULFSS32_DSP_WF \
        OP_MULFSS32_DSP_WF,	4, 1, { 0xF8000002ULL },		0xFF00000FUL
#define MULFSS32_DSP_WKF \
        OP_MULFSS32_DSP_WKF,	4, 1, { 0xFC000006ULL },		0xFF00000FUL
#define MULFSS32_DSP_LF \
        OP_MULFSS32_DSP_LF,	4, 1, { 0xF9000002ULL },		0xFF00000FUL
#define MULFSS32_DSP_LKF \
        OP_MULFSS32_DSP_LKF,	4, 1, { 0xFD000006ULL },		0xFF00000FUL
#define MULFSS32_DSP_WF \
        OP_MULFSS32_DSP_WF,	4, 1, { 0xF8000002ULL },		0xFF00000FUL
#define MULFSS32_DSP_WKF \
        OP_MULFSS32_DSP_WKF,	4, 1, { 0xFC000006ULL },		0xFF00000FUL
#define MULFSU32_DSP_WF \
        OP_MULFSU32_DSP_WF,	4, 1, { 0xFA000006ULL },		0xFF00000FUL
#define MULFSU32_DSP_LF \
        OP_MULFSU32_DSP_LF,	4, 1, { 0xFB000006ULL },		0xFF00000FUL
#define MULFSU32_DSP_WF \
        OP_MULFSU32_DSP_WF,	4, 1, { 0xFA000006ULL },		0xFF00000FUL
#define MULFUS32_DSP_WF \
        OP_MULFUS32_DSP_WF,	4, 1, { 0xF8000006ULL },		0xFF00000FUL
#define MULFUS32_DSP_WKF \
        OP_MULFUS32_DSP_WKF,	4, 1, { 0xFC000002ULL },		0xFF00000FUL
#define MULFUS32_DSP_LF \
        OP_MULFUS32_DSP_LF,	4, 1, { 0xF9000006ULL },		0xFF00000FUL
#define MULFUS32_DSP_LKF \
        OP_MULFUS32_DSP_LKF,	4, 1, { 0xFD000002ULL },		0xFF00000FUL
#define MULFUS32_DSP_WF \
        OP_MULFUS32_DSP_WF,	4, 1, { 0xF8000006ULL },		0xFF00000FUL
#define MULFUS32_DSP_WKF \
        OP_MULFUS32_DSP_WKF,	4, 1, { 0xFC000002ULL },		0xFF00000FUL
#define MULFUU32_DSP_WF \
        OP_MULFUU32_DSP_WF,	4, 1, { 0xFA000002ULL },		0xFF00000FUL
#define MULFUU32_DSP_LF \
        OP_MULFUU32_DSP_LF,	4, 1, { 0xFB000002ULL },		0xFF00000FUL
#define MULFUU32_DSP_WF \
        OP_MULFUU32_DSP_WF,	4, 1, { 0xFA000002ULL },		0xFF00000FUL
#define MULISS32_DSP_WI \
        OP_MULISS32_DSP_WI,	4, 1, { 0xF800000AULL },		0xFF00000FUL
#define MULISS32_DSP_WKI \
        OP_MULISS32_DSP_WKI,	4, 1, { 0xFC00000EULL },		0xFF00000FUL
#define MULISS32_DSP_LI \
        OP_MULISS32_DSP_LI,	4, 1, { 0xF900000AULL },		0xFF00000FUL
#define MULISS32_DSP_LKI \
        OP_MULISS32_DSP_LKI,	4, 1, { 0xFD00000EULL },		0xFF00000FUL
#define MULISS32_DSP_WI \
        OP_MULISS32_DSP_WI,	4, 1, { 0xF800000AULL },		0xFF00000FUL
#define MULISS32_DSP_WKI \
        OP_MULISS32_DSP_WKI,	4, 1, { 0xFC00000EULL },		0xFF00000FUL
#define MULISU32_DSP_WI \
        OP_MULISU32_DSP_WI,	4, 1, { 0xFA00000EULL },		0xFF00000FUL
#define MULISU32_DSP_WK \
        OP_MULISU32_DSP_WK,	4, 1, { 0xFE00000EULL },		0xFF00000FUL
#define MULISU32_DSP_LI \
        OP_MULISU32_DSP_LI,	4, 1, { 0xFB00000EULL },		0xFF00000FUL
#define MULISU32_DSP_LK \
        OP_MULISU32_DSP_LK,	4, 1, { 0xFF00000EULL },		0xFF00000FUL
#define MULISU32_DSP_WI \
        OP_MULISU32_DSP_WI,	4, 1, { 0xFA00000EULL },		0xFF00000FUL
#define MULISU32_DSP_WK \
        OP_MULISU32_DSP_WK,	4, 1, { 0xFE00000EULL },		0xFF00000FUL
#define MULIUS32_DSP_WI \
        OP_MULIUS32_DSP_WI,	4, 1, { 0xF800000EULL },		0xFF00000FUL
#define MULIUS32_DSP_WKI \
        OP_MULIUS32_DSP_WKI,	4, 1, { 0xFC00000AULL },		0xFF00000FUL
#define MULIUS32_DSP_LI \
        OP_MULIUS32_DSP_LI,	4, 1, { 0xF900000EULL },		0xFF00000FUL
#define MULIUS32_DSP_LKI \
        OP_MULIUS32_DSP_LKI,	4, 1, { 0xFD00000AULL },		0xFF00000FUL
#define MULIUS32_DSP_WI \
        OP_MULIUS32_DSP_WI,	4, 1, { 0xF800000EULL },		0xFF00000FUL
#define MULIUS32_DSP_WKI \
        OP_MULIUS32_DSP_WKI,	4, 1, { 0xFC00000AULL },		0xFF00000FUL
#define MULIUU32_DSP_WI \
        OP_MULIUU32_DSP_WI,	4, 1, { 0xFA00000AULL },		0xFF00000FUL
#define MULIUU32_DSP_WK \
        OP_MULIUU32_DSP_WK,	4, 1, { 0xFE00000AULL },		0xFF00000FUL
#define MULIUU32_DSP_LI \
        OP_MULIUU32_DSP_LI,	4, 1, { 0xFB00000AULL },		0xFF00000FUL
#define MULIUU32_DSP_LK \
        OP_MULIUU32_DSP_LK,	4, 1, { 0xFF00000AULL },		0xFF00000FUL
#define MULIUU32_DSP_WI \
        OP_MULIUU32_DSP_WI,	4, 1, { 0xFA00000AULL },		0xFF00000FUL
#define MULIUU32_DSP_WK \
        OP_MULIUU32_DSP_WK,	4, 1, { 0xFE00000AULL },		0xFF00000FUL
#define MULSS16_W \
        OP_MULSS16_W,	2, 1, { 0x1400ULL },			0xFF00UL
#define MULSS32_SW \
        OP_MULSS32_SW,	4, 1, { 0x94000000ULL },		0xFF00100FUL
#define MULSS32_WK \
        OP_MULSS32_WK,	4, 1, { 0xF4000006ULL },		0xFF00100FUL
#define MULSS32_SD \
        OP_MULSS32_SD,	4, 1, { 0x95001000ULL },		0xFF00100FUL
#define MULSS32_DK \
        OP_MULSS32_DK,	4, 1, { 0xF5001006ULL },		0xFF00100FUL
#define MULSS16_L \
        OP_MULSS16_L,	2, 1, { 0x1500ULL },			0xFF00UL
#define MULSS32_SL \
        OP_MULSS32_SL,	4, 1, { 0x95000000ULL },		0xFF00100FUL
#define MULSS32_LK \
        OP_MULSS32_LK,	4, 1, { 0xF5000006ULL },		0xFF00100FUL
#define MULSS16_W \
        OP_MULSS16_W,	2, 1, { 0x1400ULL },			0xFF00UL
#define MULSS32_SW \
        OP_MULSS32_SW,	4, 1, { 0x94000000ULL },		0xFF00100FUL
#define MULSS32_WK \
        OP_MULSS32_WK,	4, 1, { 0xF4000006ULL },		0xFF00100FUL
#define MULSU32_SW \
        OP_MULSU32_SW,	4, 1, { 0x96000004ULL },		0xFF00100FUL
#define MULSU32_W \
        OP_MULSU32_W,	4, 1, { 0xF6000006ULL },		0xFF00100FUL
#define MULSU32_SD \
        OP_MULSU32_SD,	4, 1, { 0x97001004ULL },		0xFF00100FUL
#define MULSU32_D \
        OP_MULSU32_D,	4, 1, { 0xF7001006ULL },		0xFF00100FUL
#define MULSU32_SL \
        OP_MULSU32_SL,	4, 1, { 0x97000004ULL },		0xFF00100FUL
#define MULSU32_L \
        OP_MULSU32_L,	4, 1, { 0xF7000006ULL },		0xFF00100FUL
#define MULSU32_SW \
        OP_MULSU32_SW,	4, 1, { 0x96000004ULL },		0xFF00100FUL
#define MULSU32_W \
        OP_MULSU32_W,	4, 1, { 0xF6000006ULL },		0xFF00100FUL
#define MULUS32_UW \
        OP_MULUS32_UW,	4, 1, { 0x94000004ULL },		0xFF00100FUL
#define MULUS32_WK \
        OP_MULUS32_WK,	4, 1, { 0xF4000002ULL },		0xFF00100FUL
#define MULUS32_UD \
        OP_MULUS32_UD,	4, 1, { 0x95001004ULL },		0xFF00100FUL
#define MULUS32_DK \
        OP_MULUS32_DK,	4, 1, { 0xF5001002ULL },		0xFF00100FUL
#define MULUS32_UL \
        OP_MULUS32_UL,	4, 1, { 0x95000004ULL },		0xFF00100FUL
#define MULUS32_LK \
        OP_MULUS32_LK,	4, 1, { 0xF5000002ULL },		0xFF00100FUL
#define MULUS32_UW \
        OP_MULUS32_UW,	4, 1, { 0x94000004ULL },		0xFF00100FUL
#define MULUS32_WK \
        OP_MULUS32_WK,	4, 1, { 0xF4000002ULL },		0xFF00100FUL
#define MULUU16_W \
        OP_MULUU16_W,	2, 1, { 0x1600ULL },			0xFF00UL
#define MULUU32_UW \
        OP_MULUU32_UW,	4, 1, { 0x96000000ULL },		0xFF00100FUL
#define MULUU32_W \
        OP_MULUU32_W,	4, 1, { 0xF6000002ULL },		0xFF00000FUL
#define MULUU32_UD \
        OP_MULUU32_UD,	4, 1, { 0x97001000ULL },		0xFF00100FUL
#define MULUU32_D \
        OP_MULUU32_D,	4, 1, { 0xF7001002ULL },		0xFF00100FUL
#define MULUU16_L \
        OP_MULUU16_L,	2, 1, { 0x1700ULL },			0xFF00UL
#define MULUU32_UL \
        OP_MULUU32_UL,	4, 1, { 0x97000000ULL },		0xFF00100FUL
#define MULUU32_L \
        OP_MULUU32_L,	4, 1, { 0xF7000002ULL },		0xFF00000FUL
#define MULUU16_W \
        OP_MULUU16_W,	2, 1, { 0x1600ULL },			0xFF00UL
#define MULUU32_UW \
        OP_MULUU32_UW,	4, 1, { 0x96000000ULL },		0xFF00100FUL
#define MULUU32_W \
        OP_MULUU32_W,	4, 1, { 0xF6000002ULL },		0xFF00000FUL
#define MULW16_SS \
        OP_MULW16_SS,	2, 1, { 0x1400ULL },			0xFF00UL
#define MULW32_SSW \
        OP_MULW32_SSW,	4, 1, { 0x94000000ULL },		0xFF00000FUL
#define MULW32_SUW \
        OP_MULW32_SUW,	4, 1, { 0x96000004ULL },		0xFF00000FUL
#define NEG16_DSP \
        OP_NEG16_DSP,	2, 1, { 0x720AULL },			0xFE0FUL
#define NEG16_W \
        OP_NEG16_W,	2, 1, { 0x7A00ULL },			0xFF00UL
#define NEG32_DSP \
        OP_NEG32_DSP,	4, 1, { 0xF20A0000ULL },		0xFE0FFFFFUL
#define NEG32_W \
        OP_NEG32_W,	4, 1, { 0xFA000000ULL },		0xFF0003FFUL
#define NEG32_WFWC \
        OP_NEG32_WFWC,	4, 1, { 0xDA000001ULL },		0xFFF0000FUL
#define NEG32_WFW \
        OP_NEG32_WFW,	4, 1, { 0xDA000001ULL },		0xFF00000FUL
#define NEG32_WF \
        OP_NEG32_WF,	4, 1, { 0xDA000005ULL },		0xFF00000FUL
#define NEG32_B \
        OP_NEG32_B,	4, 1, { 0xFB000008ULL },		0xFF0003FFUL
#define NEG32_BFWC \
        OP_NEG32_BFWC,	4, 1, { 0xDB000009ULL },		0xFFF0000FUL
#define NEG32_BFW \
        OP_NEG32_BFW,	4, 1, { 0xDB000009ULL },		0xFF00000FUL
#define NEG32_BF \
        OP_NEG32_BF,	4, 1, { 0xDB00000DULL },		0xFF00000FUL
#define NEG32_BZ \
        OP_NEG32_BZ,	4, 1, { 0xFA000008ULL },		0xFF0003FFUL
#define NEG32_BZFWC \
        OP_NEG32_BZFWC,	4, 1, { 0xDA000009ULL },		0xFFF0000FUL
#define NEG32_BZFW \
        OP_NEG32_BZFW,	4, 1, { 0xDA000009ULL },		0xFF00000FUL
#define NEG32_D \
        OP_NEG32_D,	4, 1, { 0x89000006ULL },		0xFFC0000FUL
#define NEG16_L \
        OP_NEG16_L,	2, 1, { 0x7B00ULL },			0xFF00UL
#define NEG32_L \
        OP_NEG32_L,	4, 1, { 0xFB000000ULL },		0xFF0003FFUL
#define NEG32_LFWC \
        OP_NEG32_LFWC,	4, 1, { 0xDB000001ULL },		0xFFF0000FUL
#define NEG32_LFW \
        OP_NEG32_LFW,	4, 1, { 0xDB000001ULL },		0xFF00000FUL
#define NEG32_LF \
        OP_NEG32_LF,	4, 1, { 0xDB000005ULL },		0xFF00000FUL
#define NEG32_S \
        OP_NEG32_S,	4, 1, { 0x88000006ULL },		0xFFC0000FUL
#define NEG16_W \
        OP_NEG16_W,	2, 1, { 0x7A00ULL },			0xFF00UL
#define NEG32_W \
        OP_NEG32_W,	4, 1, { 0xFA000000ULL },		0xFF0003FFUL
#define NEG32_WFWC \
        OP_NEG32_WFWC,	4, 1, { 0xDA000001ULL },		0xFFF0000FUL
#define NEG32_WFW \
        OP_NEG32_WFW,	4, 1, { 0xDA000001ULL },		0xFF00000FUL
#define NEG32_WF \
        OP_NEG32_WF,	4, 1, { 0xDA000005ULL },		0xFF00000FUL
#define NEOP16 \
        OP_NEOP16,	2, 1, { 0x0000ULL },			0xFF00UL
#define NEOP32 \
        OP_NEOP32,	4, 1, { 0x80000000ULL },		0xFE00FFFFUL
#define NOP16 \
        OP_NOP16,	2, 1, { 0x0100ULL },			0xFF00UL
#define NOPR32 \
        OP_NOPR32,	4, 1, { 0xFE000003ULL },		0xFE000003UL
#define NORM32_DSP_W \
        OP_NORM32_DSP_W,	4, 1, { 0xC800000FULL },		0xFD00000FUL
#define NORM32_DSP_L \
        OP_NORM32_DSP_L,	4, 1, { 0xC900000FULL },		0xFD00000FUL
#define NORM32_DSP_W \
        OP_NORM32_DSP_W,	4, 1, { 0xC800000FULL },		0xFD00000FUL
#define POP16_POPL2 \
        OP_POP16_POPL2,	2, 1, { 0x1D0FULL },			0xFF0FUL
#define POP32 \
        OP_POP32,	4, 1, { 0xBD000001ULL },		0xFF000003UL
#define POP16_POPL \
        OP_POP16_POPL,	2, 1, { 0x1D0FULL },			0xFF0FUL
#define POP16_POPFSR \
        OP_POP16_POPFSR,	2, 1, { 0x2E00ULL },			0xFE00UL
#define POP32_POPL3 \
        OP_POP32_POPL3,	4, 1, { 0x9D0F0000ULL },		0xFF0FFFFFUL
#define POP32_POPFP \
        OP_POP32_POPFP,	4, 1, { 0xAE0F0000ULL },		0xFE0FFFFFUL
#define POP32_L \
        OP_POP32_L,	4, 1, { 0xBD000001ULL },		0xFF000003UL
#define PUSH16_PSHL2 \
        OP_PUSH16_PSHL2,	2, 1, { 0x1FF0ULL },			0xFFF0UL
#define PUSH32 \
        OP_PUSH32,	4, 1, { 0xBF000001ULL },		0xFF000003UL
#define PUSH16_PSHL \
        OP_PUSH16_PSHL,	2, 1, { 0x1FF0ULL },			0xFFF0UL
#define PUSH16_PSHFSR \
        OP_PUSH16_PSHFSR,	2, 1, { 0x2600ULL },			0xFE0CUL
#define PUSH32_PSHL3 \
        OP_PUSH32_PSHL3,	4, 1, { 0x9FF00000ULL },		0xFFF0FFFFUL
#define PUSH32_PSHFP \
        OP_PUSH32_PSHFP,	4, 1, { 0xA6000000ULL },		0xFE0FFFFFUL
#define PUSH32_L \
        OP_PUSH32_L,	4, 1, { 0xBF000001ULL },		0xFF000003UL
#define PWRSAV16 \
        OP_PWRSAV16,	2, 1, { 0x7207ULL },			0xFE0FUL
#define PWRSAV32 \
        OP_PWRSAV32,	4, 1, { 0xF2070000ULL },		0xFE0FFFFFUL
#define RCALL32_PC \
        OP_RCALL32_PC,	4, 1, { 0xD4000002ULL },		0xFE00000FUL
#define RCALL32_W \
        OP_RCALL32_W,	4, 1, { 0xD6000006ULL },		0xFE00000FUL
#define REPEAT16_LS \
        OP_REPEAT16_LS,	2, 1, { 0x720FULL },			0xFE0FUL
#define REPEAT32 \
        OP_REPEAT32,	4, 1, { 0xD4000006ULL },		0xFE00000FUL
#define REPEAT32_W \
        OP_REPEAT32_W,	4, 1, { 0xD8000002ULL },		0xFE000007UL
#define REPEAT32_W \
        OP_REPEAT32_W,	4, 1, { 0xD8000002ULL },		0xFE000007UL
#define RESET32 \
        OP_RESET32,	4, 1, { 0xFA000003ULL },		0xFE00001FUL
#define RETFIE16 \
        OP_RETFIE16,	2, 1, { 0x7200ULL },			0xFE0FUL
#define RETFIE32 \
        OP_RETFIE32,	4, 1, { 0xF2000000ULL },		0xFE0FFFFFUL
#define RETLW32_W \
        OP_RETLW32_W,	4, 1, { 0xCC000002ULL },		0xFF00000BUL
#define RETLW32_B \
        OP_RETLW32_B,	4, 1, { 0xCD00000AULL },		0xFF00000BUL
#define RETLW32_BZ \
        OP_RETLW32_BZ,	4, 1, { 0xCC00000AULL },		0xFF00000BUL
#define RETLW32_L \
        OP_RETLW32_L,	4, 1, { 0xCD000002ULL },		0xFF00000BUL
#define RETLW32_W \
        OP_RETLW32_W,	4, 1, { 0xCC000002ULL },		0xFF00000BUL
#define RETURN16 \
        OP_RETURN16,	2, 1, { 0x7201ULL },			0xFE0FUL
#define RETURN32 \
        OP_RETURN32,	4, 1, { 0xF2010000ULL },		0xFE0FFFFFUL
#define RLC16_W \
        OP_RLC16_W,	2, 1, { 0x3000ULL },			0xFF00UL
#define RLC32_WFWC \
        OP_RLC32_WFWC,	4, 1, { 0xB0000001ULL },		0xFFF0000FUL
#define RLC32_WFW \
        OP_RLC32_WFW,	4, 1, { 0xB0000001ULL },		0xFF00000FUL
#define RLC32_WF \
        OP_RLC32_WF,	4, 1, { 0xB0000005ULL },		0xFF00000FUL
#define RLC32_W \
        OP_RLC32_W,	4, 1, { 0xB0000000ULL },		0xFF00000BUL
#define RLC32_BFWC \
        OP_RLC32_BFWC,	4, 1, { 0xB1000009ULL },		0xFFF0000FUL
#define RLC32_BFW \
        OP_RLC32_BFW,	4, 1, { 0xB1000009ULL },		0xFF00000FUL
#define RLC32_BF \
        OP_RLC32_BF,	4, 1, { 0xB100000DULL },		0xFF00000FUL
#define RLC32_B \
        OP_RLC32_B,	4, 1, { 0xB1000008ULL },		0xFF00000BUL
#define RLC32_BZFWC \
        OP_RLC32_BZFWC,	4, 1, { 0xB0000009ULL },		0xFFF0000FUL
#define RLC32_BZFW \
        OP_RLC32_BZFW,	4, 1, { 0xB0000009ULL },		0xFF00000FUL
#define RLC32_BZ \
        OP_RLC32_BZ,	4, 1, { 0xB0000008ULL },		0xFF00000BUL
#define RLC16_L \
        OP_RLC16_L,	2, 1, { 0x3100ULL },			0xFF00UL
#define RLC32_LFWC \
        OP_RLC32_LFWC,	4, 1, { 0xB1000001ULL },		0xFFF0000FUL
#define RLC32_LFW \
        OP_RLC32_LFW,	4, 1, { 0xB1000001ULL },		0xFF00000FUL
#define RLC32_LF \
        OP_RLC32_LF,	4, 1, { 0xB1000005ULL },		0xFF00000FUL
#define RLC32_L \
        OP_RLC32_L,	4, 1, { 0xB1000000ULL },		0xFF00000BUL
#define RLC16_W \
        OP_RLC16_W,	2, 1, { 0x3000ULL },			0xFF00UL
#define RLC32_WFWC \
        OP_RLC32_WFWC,	4, 1, { 0xB0000001ULL },		0xFFF0000FUL
#define RLC32_WFW \
        OP_RLC32_WFW,	4, 1, { 0xB0000001ULL },		0xFF00000FUL
#define RLC32_WF \
        OP_RLC32_WF,	4, 1, { 0xB0000005ULL },		0xFF00000FUL
#define RLC32_W \
        OP_RLC32_W,	4, 1, { 0xB0000000ULL },		0xFF00000BUL
#define RLNC16_W \
        OP_RLNC16_W,	2, 1, { 0x3200ULL },			0xFF00UL
#define RLNC32_WFWC \
        OP_RLNC32_WFWC,	4, 1, { 0xB2000001ULL },		0xFFF0000FUL
#define RLNC32_WFW \
        OP_RLNC32_WFW,	4, 1, { 0xB2000001ULL },		0xFF00000FUL
#define RLNC32_WF \
        OP_RLNC32_WF,	4, 1, { 0xB2000005ULL },		0xFF00000FUL
#define RLNC32_W \
        OP_RLNC32_W,	4, 1, { 0xB2000000ULL },		0xFF00000BUL
#define RLNC32_BFWC \
        OP_RLNC32_BFWC,	4, 1, { 0xB3000009ULL },		0xFFF0000FUL
#define RLNC32_BFW \
        OP_RLNC32_BFW,	4, 1, { 0xB3000009ULL },		0xFF00000FUL
#define RLNC32_BF \
        OP_RLNC32_BF,	4, 1, { 0xB300000DULL },		0xFF00000FUL
#define RLNC32_B \
        OP_RLNC32_B,	4, 1, { 0xB3000008ULL },		0xFF00000BUL
#define RLNC32_BZFWC \
        OP_RLNC32_BZFWC,	4, 1, { 0xB2000009ULL },		0xFFF0000FUL
#define RLNC32_BZFW \
        OP_RLNC32_BZFW,	4, 1, { 0xB2000009ULL },		0xFF00000FUL
#define RLNC32_BZ \
        OP_RLNC32_BZ,	4, 1, { 0xB2000008ULL },		0xFF00000BUL
#define RLNC16_L \
        OP_RLNC16_L,	2, 1, { 0x3300ULL },			0xFF00UL
#define RLNC32_LFWC \
        OP_RLNC32_LFWC,	4, 1, { 0xB3000001ULL },		0xFFF0000FUL
#define RLNC32_LFW \
        OP_RLNC32_LFW,	4, 1, { 0xB3000001ULL },		0xFF00000FUL
#define RLNC32_LF \
        OP_RLNC32_LF,	4, 1, { 0xB3000005ULL },		0xFF00000FUL
#define RLNC32_L \
        OP_RLNC32_L,	4, 1, { 0xB3000000ULL },		0xFF00000BUL
#define RLNC16_W \
        OP_RLNC16_W,	2, 1, { 0x3200ULL },			0xFF00UL
#define RLNC32_WFWC \
        OP_RLNC32_WFWC,	4, 1, { 0xB2000001ULL },		0xFFF0000FUL
#define RLNC32_WFW \
        OP_RLNC32_WFW,	4, 1, { 0xB2000001ULL },		0xFF00000FUL
#define RLNC32_WF \
        OP_RLNC32_WF,	4, 1, { 0xB2000005ULL },		0xFF00000FUL
#define RLNC32_W \
        OP_RLNC32_W,	4, 1, { 0xB2000000ULL },		0xFF00000BUL
#define RRC16_W \
        OP_RRC16_W,	2, 1, { 0x3400ULL },			0xFF00UL
#define RRC32_WFWC \
        OP_RRC32_WFWC,	4, 1, { 0xB4000001ULL },		0xFFF0000FUL
#define RRC32_WFW \
        OP_RRC32_WFW,	4, 1, { 0xB4000001ULL },		0xFF00000FUL
#define RRC32_WF \
        OP_RRC32_WF,	4, 1, { 0xB4000005ULL },		0xFF00000FUL
#define RRC32_W \
        OP_RRC32_W,	4, 1, { 0xB4000000ULL },		0xFF00000BUL
#define RRC32_BFWC \
        OP_RRC32_BFWC,	4, 1, { 0xB5000009ULL },		0xFFF0000FUL
#define RRC32_BFW \
        OP_RRC32_BFW,	4, 1, { 0xB5000009ULL },		0xFF00000FUL
#define RRC32_BF \
        OP_RRC32_BF,	4, 1, { 0xB500000DULL },		0xFF00000FUL
#define RRC32_B \
        OP_RRC32_B,	4, 1, { 0xB5000008ULL },		0xFF00000BUL
#define RRC32_BZFWC \
        OP_RRC32_BZFWC,	4, 1, { 0xB4000009ULL },		0xFFF0000FUL
#define RRC32_BZFW \
        OP_RRC32_BZFW,	4, 1, { 0xB4000009ULL },		0xFF00000FUL
#define RRC32_BZ \
        OP_RRC32_BZ,	4, 1, { 0xB4000008ULL },		0xFF00000BUL
#define RRC16_L \
        OP_RRC16_L,	2, 1, { 0x3500ULL },			0xFF00UL
#define RRC32_LFWC \
        OP_RRC32_LFWC,	4, 1, { 0xB5000001ULL },		0xFFF0000FUL
#define RRC32_LFW \
        OP_RRC32_LFW,	4, 1, { 0xB5000001ULL },		0xFF00000FUL
#define RRC32_LF \
        OP_RRC32_LF,	4, 1, { 0xB5000005ULL },		0xFF00000FUL
#define RRC32_L \
        OP_RRC32_L,	4, 1, { 0xB5000000ULL },		0xFF00000BUL
#define RRC16_W \
        OP_RRC16_W,	2, 1, { 0x3400ULL },			0xFF00UL
#define RRC32_WFWC \
        OP_RRC32_WFWC,	4, 1, { 0xB4000001ULL },		0xFFF0000FUL
#define RRC32_WFW \
        OP_RRC32_WFW,	4, 1, { 0xB4000001ULL },		0xFF00000FUL
#define RRC32_WF \
        OP_RRC32_WF,	4, 1, { 0xB4000005ULL },		0xFF00000FUL
#define RRC32_W \
        OP_RRC32_W,	4, 1, { 0xB4000000ULL },		0xFF00000BUL
#define RRNC16_W \
        OP_RRNC16_W,	2, 1, { 0x3600ULL },			0xFF00UL
#define RRNC32_WFWC \
        OP_RRNC32_WFWC,	4, 1, { 0xB6000001ULL },		0xFFF0000FUL
#define RRNC32_WFW \
        OP_RRNC32_WFW,	4, 1, { 0xB6000001ULL },		0xFF00000FUL
#define RRNC32_WF \
        OP_RRNC32_WF,	4, 1, { 0xB6000005ULL },		0xFF00000FUL
#define RRNC32_W \
        OP_RRNC32_W,	4, 1, { 0xB6000000ULL },		0xFF00000BUL
#define RRNC32_BFWC \
        OP_RRNC32_BFWC,	4, 1, { 0xB7000009ULL },		0xFFF0000FUL
#define RRNC32_BFW \
        OP_RRNC32_BFW,	4, 1, { 0xB7000009ULL },		0xFF00000FUL
#define RRNC32_BF \
        OP_RRNC32_BF,	4, 1, { 0xB700000DULL },		0xFF00000FUL
#define RRNC32_B \
        OP_RRNC32_B,	4, 1, { 0xB7000008ULL },		0xFF00000BUL
#define RRNC32_BZFWC \
        OP_RRNC32_BZFWC,	4, 1, { 0xB6000009ULL },		0xFFF0000FUL
#define RRNC32_BZFW \
        OP_RRNC32_BZFW,	4, 1, { 0xB6000009ULL },		0xFF00000FUL
#define RRNC32_BZ \
        OP_RRNC32_BZ,	4, 1, { 0xB6000008ULL },		0xFF00000BUL
#define RRNC16_L \
        OP_RRNC16_L,	2, 1, { 0x3700ULL },			0xFF00UL
#define RRNC32_LFWC \
        OP_RRNC32_LFWC,	4, 1, { 0xB7000001ULL },		0xFFF0000FUL
#define RRNC32_LFW \
        OP_RRNC32_LFW,	4, 1, { 0xB7000001ULL },		0xFF00000FUL
#define RRNC32_LF \
        OP_RRNC32_LF,	4, 1, { 0xB7000005ULL },		0xFF00000FUL
#define RRNC32_L \
        OP_RRNC32_L,	4, 1, { 0xB7000000ULL },		0xFF00000BUL
#define RRNC16_W \
        OP_RRNC16_W,	2, 1, { 0x3600ULL },			0xFF00UL
#define RRNC32_WFWC \
        OP_RRNC32_WFWC,	4, 1, { 0xB6000001ULL },		0xFFF0000FUL
#define RRNC32_WFW \
        OP_RRNC32_WFW,	4, 1, { 0xB6000001ULL },		0xFF00000FUL
#define RRNC32_WF \
        OP_RRNC32_WF,	4, 1, { 0xB6000005ULL },		0xFF00000FUL
#define RRNC32_W \
        OP_RRNC32_W,	4, 1, { 0xB6000000ULL },		0xFF00000BUL
#define SAC32_DSP_WK \
        OP_SAC32_DSP_WK,	4, 1, { 0xC4000003ULL },		0xFD00000FUL
#define SAC32_DSP_W0K \
        OP_SAC32_DSP_W0K,	4, 1, { 0xC4000003ULL },		0xFD00000FUL
#define SAC32_DSP_WK_ALT2 \
        OP_SAC32_DSP_WK_ALT2,	4, 1, { 0xC4000003ULL },		0xFD00000FUL
#define SAC32_DSP_W0K_ALT2 \
        OP_SAC32_DSP_W0K_ALT2,	4, 1, { 0xC4000003ULL },		0xFD00000FUL
#define SAC32_DSP_LK \
        OP_SAC32_DSP_LK,	4, 1, { 0xC5000003ULL },		0xFD00000FUL
#define SAC32_DSP_L0K \
        OP_SAC32_DSP_L0K,	4, 1, { 0xC5000003ULL },		0xFD00000FUL
#define SAC32_DSP_LK_ALT2 \
        OP_SAC32_DSP_LK_ALT2,	4, 1, { 0xC5000003ULL },		0xFD00000FUL
#define SAC32_DSP_L0K_ALT2 \
        OP_SAC32_DSP_L0K_ALT2,	4, 1, { 0xC5000003ULL },		0xFD00000FUL
#define SAC32_DSP_RWK \
        OP_SAC32_DSP_RWK,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SAC32_DSP_RWK_ALT2 \
        OP_SAC32_DSP_RWK_ALT2,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SAC32_DSP_WK \
        OP_SAC32_DSP_WK,	4, 1, { 0xC4000003ULL },		0xFD00000FUL
#define SAC32_DSP_W0K \
        OP_SAC32_DSP_W0K,	4, 1, { 0xC4000003ULL },		0xFD00000FUL
#define SAC32_DSP_WK_ALT2 \
        OP_SAC32_DSP_WK_ALT2,	4, 1, { 0xC4000003ULL },		0xFD00000FUL
#define SAC32_DSP_W0K_ALT2 \
        OP_SAC32_DSP_W0K_ALT2,	4, 1, { 0xC4000003ULL },		0xFD00000FUL
#define SACR32_DSP_WW \
        OP_SACR32_DSP_WW,	4, 1, { 0xC8000007ULL },		0xFD00001FUL
#define SACR32_DSP_WW_ALT2 \
        OP_SACR32_DSP_WW_ALT2,	4, 1, { 0xC8000007ULL },		0xFD00001FUL
#define SACR32_DSP_WK \
        OP_SACR32_DSP_WK,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SACR32_DSP_W0K \
        OP_SACR32_DSP_W0K,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SACR32_DSP_WK_ALT2 \
        OP_SACR32_DSP_WK_ALT2,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SACR32_DSP_W0K_ALT2 \
        OP_SACR32_DSP_W0K_ALT2,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SACR32_DSP_LW \
        OP_SACR32_DSP_LW,	4, 1, { 0xC9000007ULL },		0xFD00001FUL
#define SACR32_DSP_LW_ALT2 \
        OP_SACR32_DSP_LW_ALT2,	4, 1, { 0xC9000007ULL },		0xFD00001FUL
#define SACR32_DSP_LK \
        OP_SACR32_DSP_LK,	4, 1, { 0xC500000BULL },		0xFD00000FUL
#define SACR32_DSP_L0K \
        OP_SACR32_DSP_L0K,	4, 1, { 0xC500000BULL },		0xFD00000FUL
#define SACR32_DSP_LK_ALT2 \
        OP_SACR32_DSP_LK_ALT2,	4, 1, { 0xC500000BULL },		0xFD00000FUL
#define SACR32_DSP_L0K_ALT2 \
        OP_SACR32_DSP_L0K_ALT2,	4, 1, { 0xC500000BULL },		0xFD00000FUL
#define SACR32_DSP_WW \
        OP_SACR32_DSP_WW,	4, 1, { 0xC8000007ULL },		0xFD00001FUL
#define SACR32_DSP_WW_ALT2 \
        OP_SACR32_DSP_WW_ALT2,	4, 1, { 0xC8000007ULL },		0xFD00001FUL
#define SACR32_DSP_WK \
        OP_SACR32_DSP_WK,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SACR32_DSP_W0K \
        OP_SACR32_DSP_W0K,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SACR32_DSP_WK_ALT2 \
        OP_SACR32_DSP_WK_ALT2,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SACR32_DSP_W0K_ALT2 \
        OP_SACR32_DSP_W0K_ALT2,	4, 1, { 0xC400000BULL },		0xFD00000FUL
#define SE16_B2 \
        OP_SE16_B2,	2, 1, { 0x7D00ULL },			0xFF00UL
#define SE32_B4 \
        OP_SE32_B4,	4, 1, { 0xFD000000ULL },		0xFF000003UL
#define SE16_B \
        OP_SE16_B,	2, 1, { 0x7D00ULL },			0xFF00UL
#define SE32_B3 \
        OP_SE32_B3,	4, 1, { 0xFD000000ULL },		0xFF000003UL
#define SE16_W \
        OP_SE16_W,	2, 1, { 0x7C00ULL },			0xFF00UL
#define SE32_W \
        OP_SE32_W,	4, 1, { 0xFC000000ULL },		0xFF000003UL
#define SETM32_W \
        OP_SETM32_W,	4, 1, { 0x8F0FE3F1ULL },		0xF90FE3FFUL
#define SETM32_WUSR \
        OP_SETM32_WUSR,	4, 1, { 0x8F0FE3F1ULL },		0xF90FE3FFUL
#define SETM32_WF \
        OP_SETM32_WF,	4, 1, { 0xAE000005ULL },		0xFF00000FUL
#define SETM32_B \
        OP_SETM32_B,	4, 1, { 0x8F0FE3FDULL },		0xF90FE3FFUL
#define SETM32_BUSR \
        OP_SETM32_BUSR,	4, 1, { 0x8F0FE3FDULL },		0xF90FE3FFUL
#define SETM32_BF \
        OP_SETM32_BF,	4, 1, { 0xAF00000DULL },		0xFF00000FUL
#define SETM32_L \
        OP_SETM32_L,	4, 1, { 0x8F0FE3F9ULL },		0xF90FE3FFUL
#define SETM32_LUSR \
        OP_SETM32_LUSR,	4, 1, { 0x8F0FE3F9ULL },		0xF90FE3FFUL
#define SETM32_LF \
        OP_SETM32_LF,	4, 1, { 0xAF000005ULL },		0xFF00000FUL
#define SETM32_W \
        OP_SETM32_W,	4, 1, { 0x8F0FE3F1ULL },		0xF90FE3FFUL
#define SETM32_WUSR \
        OP_SETM32_WUSR,	4, 1, { 0x8F0FE3F1ULL },		0xF90FE3FFUL
#define SETM32_WF \
        OP_SETM32_WF,	4, 1, { 0xAE000005ULL },		0xFF00000FUL
#define SFTAC32_DSP_W \
        OP_SFTAC32_DSP_W,	4, 1, { 0xCC000003ULL },		0xFD00000FUL
#define SFTAC32_DSP_LK \
        OP_SFTAC32_DSP_LK,	4, 1, { 0xCC000007ULL },		0xFC00000FUL
#define SFTAC32_DSP_L \
        OP_SFTAC32_DSP_L,	4, 1, { 0xCD000003ULL },		0xFD00000FUL
#define SFTAC32_DSP_W \
        OP_SFTAC32_DSP_W,	4, 1, { 0xCC000003ULL },		0xFD00000FUL
#define SIN32_S \
        OP_SIN32_S,	4, 1, { 0x8C000002ULL },		0xFEC0000FUL
#define SL16_W \
        OP_SL16_W,	2, 1, { 0x2C00ULL },			0xFF00UL
#define SL32_WFWC \
        OP_SL32_WFWC,	4, 1, { 0xA4000001ULL },		0xFFF0000FUL
#define SL32_WFW \
        OP_SL32_WFW,	4, 1, { 0xA4000001ULL },		0xFF00000FUL
#define SL32_WF \
        OP_SL32_WF,	4, 1, { 0xA4000005ULL },		0xFF00000FUL
#define SL32_W1 \
        OP_SL32_W1,	4, 1, { 0xAC000000ULL },		0xFF00000FUL
#define SL32_W \
        OP_SL32_W,	4, 1, { 0xAC000004ULL },		0xFF00000FUL
#define SL32_WK \
        OP_SL32_WK,	4, 1, { 0xA4000000ULL },		0xFE00000BUL
#define SL32_BFWC \
        OP_SL32_BFWC,	4, 1, { 0xA5000009ULL },		0xFFF0000FUL
#define SL32_BFW \
        OP_SL32_BFW,	4, 1, { 0xA5000009ULL },		0xFF00000FUL
#define SL32_BF \
        OP_SL32_BF,	4, 1, { 0xA500000DULL },		0xFF00000FUL
#define SL32_B1 \
        OP_SL32_B1,	4, 1, { 0xAD000008ULL },		0xFF00000FUL
#define SL32_B \
        OP_SL32_B,	4, 1, { 0xAD00000CULL },		0xFF00000FUL
#define SL32_BZFWC \
        OP_SL32_BZFWC,	4, 1, { 0xA4000009ULL },		0xFFF0000FUL
#define SL32_BZFW \
        OP_SL32_BZFW,	4, 1, { 0xA4000009ULL },		0xFF00000FUL
#define SL32_BZ1 \
        OP_SL32_BZ1,	4, 1, { 0xAC000008ULL },		0xFF00000FUL
#define SL32_BZ \
        OP_SL32_BZ,	4, 1, { 0xAC00000CULL },		0xFF00000FUL
#define SL16_L \
        OP_SL16_L,	2, 1, { 0x2D00ULL },			0xFF00UL
#define SL16_K \
        OP_SL16_K,	2, 1, { 0x2400ULL },			0xFE00UL
#define SL32_LFWC \
        OP_SL32_LFWC,	4, 1, { 0xA5000001ULL },		0xFFF0000FUL
#define SL32_LFW \
        OP_SL32_LFW,	4, 1, { 0xA5000001ULL },		0xFF00000FUL
#define SL32_LF \
        OP_SL32_LF,	4, 1, { 0xA5000005ULL },		0xFF00000FUL
#define SL32_L1 \
        OP_SL32_L1,	4, 1, { 0xAD000000ULL },		0xFF00000FUL
#define SL32_L \
        OP_SL32_L,	4, 1, { 0xAD000004ULL },		0xFF00000FUL
#define SL32_LK \
        OP_SL32_LK,	4, 1, { 0xA4000008ULL },		0xFE00000BUL
#define SL16_W \
        OP_SL16_W,	2, 1, { 0x2C00ULL },			0xFF00UL
#define SL32_WFWC \
        OP_SL32_WFWC,	4, 1, { 0xA4000001ULL },		0xFFF0000FUL
#define SL32_WFW \
        OP_SL32_WFW,	4, 1, { 0xA4000001ULL },		0xFF00000FUL
#define SL32_WF \
        OP_SL32_WF,	4, 1, { 0xA4000005ULL },		0xFF00000FUL
#define SL32_W1 \
        OP_SL32_W1,	4, 1, { 0xAC000000ULL },		0xFF00000FUL
#define SL32_W \
        OP_SL32_W,	4, 1, { 0xAC000004ULL },		0xFF00000FUL
#define SL32_WK \
        OP_SL32_WK,	4, 1, { 0xA4000000ULL },		0xFE00000BUL
#define SLAC32_DSP_LK \
        OP_SLAC32_DSP_LK,	4, 1, { 0xC5000007ULL },		0xFD00000FUL
#define SLAC32_DSP_L0K \
        OP_SLAC32_DSP_L0K,	4, 1, { 0xC5000007ULL },		0xFD00000FUL
#define SLAC32_DSP_LK_ALT2 \
        OP_SLAC32_DSP_LK_ALT2,	4, 1, { 0xC5000007ULL },		0xFD00000FUL
#define SLAC32_DSP_L0K_ALT2 \
        OP_SLAC32_DSP_L0K_ALT2,	4, 1, { 0xC5000007ULL },		0xFD00000FUL
#define SLAC32_DSP_LLK \
        OP_SLAC32_DSP_LLK,	4, 1, { 0xC5000007ULL },		0xFD00000FUL
#define SLAC32_DSP_LL0K \
        OP_SLAC32_DSP_LL0K,	4, 1, { 0xC5000007ULL },		0xFD00000FUL
#define SLAC32_DSP_LLK_ALT2 \
        OP_SLAC32_DSP_LLK_ALT2,	4, 1, { 0xC5000007ULL },		0xFD00000FUL
#define SLAC32_DSP_LL0K_ALT2 \
        OP_SLAC32_DSP_LL0K_ALT2,	4, 1, { 0xC5000007ULL },		0xFD00000FUL
#define SLM32_K \
        OP_SLM32_K,	4, 1, { 0xE000000BULL },		0xFE00000FUL
#define SLM32_K2 \
        OP_SLM32_K2,	4, 1, { 0xE000000BULL },		0xFE00000FUL
#define SLM32_L \
        OP_SLM32_L,	4, 1, { 0xE200000BULL },		0xFE00000FUL
#define SQR32_DSP_W \
        OP_SQR32_DSP_W,	4, 1, { 0xD400063BULL },		0xFD00073FUL
#define SQR32_DSP_WAWB \
        OP_SQR32_DSP_WAWB,	4, 1, { 0xD4000603ULL },		0xFD000707UL
#define SQR32_DSP_L \
        OP_SQR32_DSP_L,	4, 1, { 0xD500063BULL },		0xFD00073FUL
#define SQR32_DSP_LAWB \
        OP_SQR32_DSP_LAWB,	4, 1, { 0xD5000603ULL },		0xFD000707UL
#define SQR32_DSP_W \
        OP_SQR32_DSP_W,	4, 1, { 0xD400063BULL },		0xFD00073FUL
#define SQR32_DSP_WAWB \
        OP_SQR32_DSP_WAWB,	4, 1, { 0xD4000603ULL },		0xFD000707UL
#define SQRAC32_DSP_W \
        OP_SQRAC32_DSP_W,	4, 1, { 0xD000063BULL },		0xFD00073FUL
#define SQRAC32_DSP_WAWB \
        OP_SQRAC32_DSP_WAWB,	4, 1, { 0xD0000603ULL },		0xFD000707UL
#define SQRAC32_DSP_L \
        OP_SQRAC32_DSP_L,	4, 1, { 0xD100063BULL },		0xFD00073FUL
#define SQRAC32_DSP_LAWB \
        OP_SQRAC32_DSP_LAWB,	4, 1, { 0xD1000603ULL },		0xFD000707UL
#define SQRAC32_DSP_W \
        OP_SQRAC32_DSP_W,	4, 1, { 0xD000063BULL },		0xFD00073FUL
#define SQRAC32_DSP_WAWB \
        OP_SQRAC32_DSP_WAWB,	4, 1, { 0xD0000603ULL },		0xFD000707UL
#define SQRN32_DSP_W \
        OP_SQRN32_DSP_W,	4, 1, { 0xD400063FULL },		0xFD00073FUL
#define SQRN32_DSP_WAWB \
        OP_SQRN32_DSP_WAWB,	4, 1, { 0xD4000607ULL },		0xFD000707UL
#define SQRN32_DSP_L \
        OP_SQRN32_DSP_L,	4, 1, { 0xD500063FULL },		0xFD00073FUL
#define SQRN32_DSP_LAWB \
        OP_SQRN32_DSP_LAWB,	4, 1, { 0xD5000607ULL },		0xFD000707UL
#define SQRN32_DSP_W \
        OP_SQRN32_DSP_W,	4, 1, { 0xD400063FULL },		0xFD00073FUL
#define SQRN32_DSP_WAWB \
        OP_SQRN32_DSP_WAWB,	4, 1, { 0xD4000607ULL },		0xFD000707UL
#define SQRSC32_DSP_W \
        OP_SQRSC32_DSP_W,	4, 1, { 0xD000063FULL },		0xFD00073FUL
#define SQRSC32_DSP_WAWB \
        OP_SQRSC32_DSP_WAWB,	4, 1, { 0xD0000607ULL },		0xFD000707UL
#define SQRSC32_DSP_L \
        OP_SQRSC32_DSP_L,	4, 1, { 0xD100063FULL },		0xFD00073FUL
#define SQRSC32_DSP_LAWB \
        OP_SQRSC32_DSP_LAWB,	4, 1, { 0xD1000607ULL },		0xFD000707UL
#define SQRSC32_DSP_W \
        OP_SQRSC32_DSP_W,	4, 1, { 0xD000063FULL },		0xFD00073FUL
#define SQRSC32_DSP_WAWB \
        OP_SQRSC32_DSP_WAWB,	4, 1, { 0xD0000607ULL },		0xFD000707UL
#define SQRT32_D \
        OP_SQRT32_D,	4, 1, { 0x8900000AULL },		0xFFC0000FUL
#define SQRT32_S \
        OP_SQRT32_S,	4, 1, { 0x8800000AULL },		0xFFC0000FUL
#define SSTEP32 \
        OP_SSTEP32,	4, 1, { 0xFA00000FULL },		0xFE00001FUL
#define SUAC32_DSP_L0K \
        OP_SUAC32_DSP_L0K,	4, 1, { 0xC500000FULL },		0xFD0003FFUL
#define SUAC32_DSP_L0K_ALT2 \
        OP_SUAC32_DSP_L0K_ALT2,	4, 1, { 0xC500000FULL },		0xFD0003FFUL
#define SUAC32_DSP_LK \
        OP_SUAC32_DSP_LK,	4, 1, { 0xC500000FULL },		0xFD00000FUL
#define SUAC32_DSP_LK_ALT2 \
        OP_SUAC32_DSP_LK_ALT2,	4, 1, { 0xC500000FULL },		0xFD00000FUL
#define SUAC32_DSP_LL0K \
        OP_SUAC32_DSP_LL0K,	4, 1, { 0xC500000FULL },		0xFD0003FFUL
#define SUAC32_DSP_LL0K_ALT2 \
        OP_SUAC32_DSP_LL0K_ALT2,	4, 1, { 0xC500000FULL },		0xFD0003FFUL
#define SUAC32_DSP_LLK \
        OP_SUAC32_DSP_LLK,	4, 1, { 0xC500000FULL },		0xFD00000FUL
#define SUAC32_DSP_LLK_ALT2 \
        OP_SUAC32_DSP_LLK_ALT2,	4, 1, { 0xC500000FULL },		0xFD00000FUL
#define SUB16_DSP \
        OP_SUB16_DSP,	2, 1, { 0x7209ULL },			0xFE0FUL
#define SUB16_W \
        OP_SUB16_W,	2, 1, { 0x6400ULL },			0xFF00UL
#define SUB32_DSP \
        OP_SUB32_DSP,	4, 1, { 0xF2090000ULL },		0xFE0FFFFFUL
#define SUB32_F2 \
        OP_SUB32_F2,	4, 1, { 0xEC000001ULL },		0xFFF0000FUL
#define SUB32_F \
        OP_SUB32_F,	4, 1, { 0xEC000005ULL },		0xFFF0000FUL
#define SUB32_KW \
        OP_SUB32_KW,	4, 1, { 0xC4000002ULL },		0xFF00000FUL
#define SUB32_WFW \
        OP_SUB32_WFW,	4, 1, { 0xEC000001ULL },		0xFF00000FUL
#define SUB32_WFW \
        OP_SUB32_WFW,	4, 1, { 0xEC000001ULL },		0xFF00000FUL
#define SUB32_WF \
        OP_SUB32_WF,	4, 1, { 0xEC000005ULL },		0xFF00000FUL
#define SUB32_DSP_WK \
        OP_SUB32_DSP_WK,	4, 1, { 0xC000000FULL },		0xFD00000FUL
#define SUB32_DSP_W0K \
        OP_SUB32_DSP_W0K,	4, 1, { 0xC000000FULL },		0xFD00000FUL
#define SUB32_W \
        OP_SUB32_W,	4, 1, { 0xE4000000ULL },		0xFF00000BUL
#define SUB32_WK \
        OP_SUB32_WK,	4, 1, { 0xE4000002ULL },		0xFF00000BUL
#define SUB32_BFC2 \
        OP_SUB32_BFC2,	4, 1, { 0xED000009ULL },		0xFFF0000FUL
#define SUB32_BFC \
        OP_SUB32_BFC,	4, 1, { 0xED00000DULL },		0xFFF0000FUL
#define SUB32_KB \
        OP_SUB32_KB,	4, 1, { 0xC500000AULL },		0xFF00000FUL
#define SUB32_BFW \
        OP_SUB32_BFW,	4, 1, { 0xED000009ULL },		0xFF00000FUL
#define SUB32_BFW \
        OP_SUB32_BFW,	4, 1, { 0xED000009ULL },		0xFF00000FUL
#define SUB32_BF \
        OP_SUB32_BF,	4, 1, { 0xED00000DULL },		0xFF00000FUL
#define SUB32_B \
        OP_SUB32_B,	4, 1, { 0xE5000008ULL },		0xFF00000BUL
#define SUB32_BK \
        OP_SUB32_BK,	4, 1, { 0xE500000AULL },		0xFF00000BUL
#define SUB32_BZFC2 \
        OP_SUB32_BZFC2,	4, 1, { 0xEC000009ULL },		0xFFF0000FUL
#define SUB32_BZFC \
        OP_SUB32_BZFC,	4, 1, { 0xEC00000DULL },		0xFFF0000FUL
#define SUB32_KBZ \
        OP_SUB32_KBZ,	4, 1, { 0xC400000AULL },		0xFF00000FUL
#define SUB32_BZFW \
        OP_SUB32_BZFW,	4, 1, { 0xEC000009ULL },		0xFF00000FUL
#define SUB32_BZFW \
        OP_SUB32_BZFW,	4, 1, { 0xEC000009ULL },		0xFF00000FUL
#define SUB32_BZF \
        OP_SUB32_BZF,	4, 1, { 0xEC00000DULL },		0xFF00000FUL
#define SUB32_BZ \
        OP_SUB32_BZ,	4, 1, { 0xE4000008ULL },		0xFF00000BUL
#define SUB32_BZK \
        OP_SUB32_BZK,	4, 1, { 0xE400000AULL },		0xFF00000BUL
#define SUB32_D \
        OP_SUB32_D,	4, 1, { 0x81000006ULL },		0xFFC0000FUL
#define SUB16_L \
        OP_SUB16_L,	2, 1, { 0x6500ULL },			0xFF00UL
#define SUB16_K \
        OP_SUB16_K,	2, 1, { 0x7600ULL },			0xFE00UL
#define SUB16_LN \
        OP_SUB16_LN,	2, 1, { 0x7600ULL },			0xFE00UL
#define SUB32_LFC2 \
        OP_SUB32_LFC2,	4, 1, { 0xED000001ULL },		0xFFF0000FUL
#define SUB32_LFC \
        OP_SUB32_LFC,	4, 1, { 0xED000005ULL },		0xFFF0000FUL
#define SUB32_KL \
        OP_SUB32_KL,	4, 1, { 0xC5000002ULL },		0xFF00000FUL
#define SUB32_LFW \
        OP_SUB32_LFW,	4, 1, { 0xED000001ULL },		0xFF00000FUL
#define SUB32_LFW2 \
        OP_SUB32_LFW2,	4, 1, { 0xED000001ULL },		0xFF00000FUL
#define SUB32_LF \
        OP_SUB32_LF,	4, 1, { 0xED000005ULL },		0xFF00000FUL
#define SUB32_DSP_LK \
        OP_SUB32_DSP_LK,	4, 1, { 0xC100000FULL },		0xFD00000FUL
#define SUB32_DSP_L0K \
        OP_SUB32_DSP_L0K,	4, 1, { 0xC100000FULL },		0xFD00000FUL
#define SUB32_L \
        OP_SUB32_L,	4, 1, { 0xE5000000ULL },		0xFF00000BUL
#define SUB32_LK \
        OP_SUB32_LK,	4, 1, { 0xE5000002ULL },		0xFF00000BUL
#define SUB32_S \
        OP_SUB32_S,	4, 1, { 0x80000006ULL },		0xFFC0000FUL
#define SUB16_W \
        OP_SUB16_W,	2, 1, { 0x6400ULL },			0xFF00UL
#define SUB32_F2 \
        OP_SUB32_F2,	4, 1, { 0xEC000001ULL },		0xFFF0000FUL
#define SUB32_F \
        OP_SUB32_F,	4, 1, { 0xEC000005ULL },		0xFFF0000FUL
#define SUB32_KW \
        OP_SUB32_KW,	4, 1, { 0xC4000002ULL },		0xFF00000FUL
#define SUB32_WFW \
        OP_SUB32_WFW,	4, 1, { 0xEC000001ULL },		0xFF00000FUL
#define SUB32_WFW \
        OP_SUB32_WFW,	4, 1, { 0xEC000001ULL },		0xFF00000FUL
#define SUB32_WF \
        OP_SUB32_WF,	4, 1, { 0xEC000005ULL },		0xFF00000FUL
#define SUB32_DSP_WK \
        OP_SUB32_DSP_WK,	4, 1, { 0xC000000FULL },		0xFD00000FUL
#define SUB32_DSP_W0K \
        OP_SUB32_DSP_W0K,	4, 1, { 0xC000000FULL },		0xFD00000FUL
#define SUB32_W \
        OP_SUB32_W,	4, 1, { 0xE4000000ULL },		0xFF00000BUL
#define SUB32_WK \
        OP_SUB32_WK,	4, 1, { 0xE4000002ULL },		0xFF00000BUL
#define SUBB16_W \
        OP_SUBB16_W,	2, 1, { 0x6600ULL },			0xFF00UL
#define SUBB32_F2 \
        OP_SUBB32_F2,	4, 1, { 0xEE000001ULL },		0xFFF0000FUL
#define SUBB32_F \
        OP_SUBB32_F,	4, 1, { 0xEE000005ULL },		0xFFF0000FUL
#define SUBB32_KW \
        OP_SUBB32_KW,	4, 1, { 0xC6000002ULL },		0xFF00000FUL
#define SUBB32_KW1 \
        OP_SUBB32_KW1,	4, 1, { 0xC6000002ULL },		0xFF00000FUL
#define SUBB32_WFW \
        OP_SUBB32_WFW,	4, 1, { 0xEE000001ULL },		0xFF00000FUL
#define SUBB32_WFW2 \
        OP_SUBB32_WFW2,	4, 1, { 0xEE000001ULL },		0xFF00000FUL
#define SUBB32_WF \
        OP_SUBB32_WF,	4, 1, { 0xEE000005ULL },		0xFF00000FUL
#define SUBB32_W \
        OP_SUBB32_W,	4, 1, { 0xE6000000ULL },		0xFF00000BUL
#define SUBB32_WK \
        OP_SUBB32_WK,	4, 1, { 0xE6000002ULL },		0xFF00000BUL
#define SUBB32_BF2 \
        OP_SUBB32_BF2,	4, 1, { 0xEF000009ULL },		0xFFF0000FUL
#define SUBB32_BF \
        OP_SUBB32_BF,	4, 1, { 0xEF00000DULL },		0xFFF0000FUL
#define SUBB32_KB \
        OP_SUBB32_KB,	4, 1, { 0xC700000AULL },		0xFF00000FUL
#define SUBB32_KB1 \
        OP_SUBB32_KB1,	4, 1, { 0xC700000AULL },		0xFF00000FUL
#define SUBB32_BFW \
        OP_SUBB32_BFW,	4, 1, { 0xEF000009ULL },		0xFF00000FUL
#define SUBB32_BFW2 \
        OP_SUBB32_BFW2,	4, 1, { 0xEF000009ULL },		0xFF00000FUL
#define SUBB32_BF3 \
        OP_SUBB32_BF3,	4, 1, { 0xEF00000DULL },		0xFF00000FUL
#define SUBB32_B \
        OP_SUBB32_B,	4, 1, { 0xE7000008ULL },		0xFF00000BUL
#define SUBB32_BK \
        OP_SUBB32_BK,	4, 1, { 0xE700000AULL },		0xFF00000BUL
#define SUBB32_BZF2 \
        OP_SUBB32_BZF2,	4, 1, { 0xEE000009ULL },		0xFFF0000FUL
#define SUBB32_BZF \
        OP_SUBB32_BZF,	4, 1, { 0xEE00000DULL },		0xFFF0000FUL
#define SUBB32_KBZ \
        OP_SUBB32_KBZ,	4, 1, { 0xC600000AULL },		0xFF00000FUL
#define SUBB32_BZFW \
        OP_SUBB32_BZFW,	4, 1, { 0xEE000009ULL },		0xFF00000FUL
#define SUBB32_BZFW2 \
        OP_SUBB32_BZFW2,	4, 1, { 0xEE000009ULL },		0xFF00000FUL
#define SUBB32_BZF3 \
        OP_SUBB32_BZF3,	4, 1, { 0xEE00000DULL },		0xFF00000FUL
#define SUBB32_BZ \
        OP_SUBB32_BZ,	4, 1, { 0xE6000008ULL },		0xFF00000BUL
#define SUBB32_BZK \
        OP_SUBB32_BZK,	4, 1, { 0xE600000AULL },		0xFF00000BUL
#define SUBB16_L \
        OP_SUBB16_L,	2, 1, { 0x6700ULL },			0xFF00UL
#define SUBB32_LFC2 \
        OP_SUBB32_LFC2,	4, 1, { 0xEF000001ULL },		0xFFF0000FUL
#define SUBB32_LFC \
        OP_SUBB32_LFC,	4, 1, { 0xEF000005ULL },		0xFFF0000FUL
#define SUBB32_KL \
        OP_SUBB32_KL,	4, 1, { 0xC7000002ULL },		0xFF00000FUL
#define SUBB32_KL1 \
        OP_SUBB32_KL1,	4, 1, { 0xC7000002ULL },		0xFF00000FUL
#define SUBB32_LFW \
        OP_SUBB32_LFW,	4, 1, { 0xEF000001ULL },		0xFF00000FUL
#define SUBB32_LFW2 \
        OP_SUBB32_LFW2,	4, 1, { 0xEF000001ULL },		0xFF00000FUL
#define SUBB32_LF \
        OP_SUBB32_LF,	4, 1, { 0xEF000005ULL },		0xFF00000FUL
#define SUBB32_L \
        OP_SUBB32_L,	4, 1, { 0xE7000000ULL },		0xFF00000BUL
#define SUBB32_LK \
        OP_SUBB32_LK,	4, 1, { 0xE7000002ULL },		0xFF00000BUL
#define SUBB16_W \
        OP_SUBB16_W,	2, 1, { 0x6600ULL },			0xFF00UL
#define SUBB32_F2 \
        OP_SUBB32_F2,	4, 1, { 0xEE000001ULL },		0xFFF0000FUL
#define SUBB32_F \
        OP_SUBB32_F,	4, 1, { 0xEE000005ULL },		0xFFF0000FUL
#define SUBB32_KW \
        OP_SUBB32_KW,	4, 1, { 0xC6000002ULL },		0xFF00000FUL
#define SUBB32_KW1 \
        OP_SUBB32_KW1,	4, 1, { 0xC6000002ULL },		0xFF00000FUL
#define SUBB32_WFW \
        OP_SUBB32_WFW,	4, 1, { 0xEE000001ULL },		0xFF00000FUL
#define SUBB32_WFW2 \
        OP_SUBB32_WFW2,	4, 1, { 0xEE000001ULL },		0xFF00000FUL
#define SUBB32_WF \
        OP_SUBB32_WF,	4, 1, { 0xEE000005ULL },		0xFF00000FUL
#define SUBB32_W \
        OP_SUBB32_W,	4, 1, { 0xE6000000ULL },		0xFF00000BUL
#define SUBB32_WK \
        OP_SUBB32_WK,	4, 1, { 0xE6000002ULL },		0xFF00000BUL
#define SUBBR16_W \
        OP_SUBBR16_W,	2, 1, { 0x6E00ULL },			0xFF00UL
#define SUBBR32_WFC2 \
        OP_SUBBR32_WFC2,	4, 1, { 0xE6000001ULL },		0xFFF0000FUL
#define SUBBR32_WFC \
        OP_SUBBR32_WFC,	4, 1, { 0xE6000005ULL },		0xFFF0000FUL
#define SUBBR32_WFW \
        OP_SUBBR32_WFW,	4, 1, { 0xE6000001ULL },		0xFF00000FUL
#define SUBBR32_WFW2 \
        OP_SUBBR32_WFW2,	4, 1, { 0xE6000001ULL },		0xFF00000FUL
#define SUBBR32_WF \
        OP_SUBBR32_WF,	4, 1, { 0xE6000005ULL },		0xFF00000FUL
#define SUBBR32_W \
        OP_SUBBR32_W,	4, 1, { 0xEE000000ULL },		0xFF00000BUL
#define SUBBR32_WK \
        OP_SUBBR32_WK,	4, 1, { 0xEE000002ULL },		0xFF00000BUL
#define SUBBR32_BFC2 \
        OP_SUBBR32_BFC2,	4, 1, { 0xE7000009ULL },		0xFFF0000FUL
#define SUBBR32_BFC \
        OP_SUBBR32_BFC,	4, 1, { 0xE700000DULL },		0xFFF0000FUL
#define SUBBR32_BFW \
        OP_SUBBR32_BFW,	4, 1, { 0xE7000009ULL },		0xFF00000FUL
#define SUBBR32_BFW2 \
        OP_SUBBR32_BFW2,	4, 1, { 0xE7000009ULL },		0xFF00000FUL
#define SUBBR32_BF \
        OP_SUBBR32_BF,	4, 1, { 0xE700000DULL },		0xFF00000FUL
#define SUBBR32_B \
        OP_SUBBR32_B,	4, 1, { 0xEF000008ULL },		0xFF00000BUL
#define SUBBR32_BK \
        OP_SUBBR32_BK,	4, 1, { 0xEF00000AULL },		0xFF00000BUL
#define SUBBR32_BZFC2 \
        OP_SUBBR32_BZFC2,	4, 1, { 0xE6000009ULL },		0xFFF0000FUL
#define SUBBR32_BZFC \
        OP_SUBBR32_BZFC,	4, 1, { 0xE600000DULL },		0xFFF0000FUL
#define SUBBR32_BZFW \
        OP_SUBBR32_BZFW,	4, 1, { 0xE6000009ULL },		0xFF00000FUL
#define SUBBR32_BZFW2 \
        OP_SUBBR32_BZFW2,	4, 1, { 0xE6000009ULL },		0xFF00000FUL
#define SUBBR32_BZF \
        OP_SUBBR32_BZF,	4, 1, { 0xE600000DULL },		0xFF00000FUL
#define SUBBR32_BZ \
        OP_SUBBR32_BZ,	4, 1, { 0xEE000008ULL },		0xFF00000BUL
#define SUBBR32_BZK \
        OP_SUBBR32_BZK,	4, 1, { 0xEE00000AULL },		0xFF00000BUL
#define SUBBR16_L \
        OP_SUBBR16_L,	2, 1, { 0x6F00ULL },			0xFF00UL
#define SUBBR32_LFC2 \
        OP_SUBBR32_LFC2,	4, 1, { 0xE7000001ULL },		0xFFF0000FUL
#define SUBBR32_LFC \
        OP_SUBBR32_LFC,	4, 1, { 0xE7000005ULL },		0xFFF0000FUL
#define SUBBR32_LFW \
        OP_SUBBR32_LFW,	4, 1, { 0xE7000001ULL },		0xFF00000FUL
#define SUBBR32_LFW2 \
        OP_SUBBR32_LFW2,	4, 1, { 0xE7000001ULL },		0xFF00000FUL
#define SUBBR32_LF \
        OP_SUBBR32_LF,	4, 1, { 0xE7000005ULL },		0xFF00000FUL
#define SUBBR32_L \
        OP_SUBBR32_L,	4, 1, { 0xEF000000ULL },		0xFF00000BUL
#define SUBBR32_LK \
        OP_SUBBR32_LK,	4, 1, { 0xEF000002ULL },		0xFF00000BUL
#define SUBBR16_W \
        OP_SUBBR16_W,	2, 1, { 0x6E00ULL },			0xFF00UL
#define SUBBR32_WFC2 \
        OP_SUBBR32_WFC2,	4, 1, { 0xE6000001ULL },		0xFFF0000FUL
#define SUBBR32_WFC \
        OP_SUBBR32_WFC,	4, 1, { 0xE6000005ULL },		0xFFF0000FUL
#define SUBBR32_WFW \
        OP_SUBBR32_WFW,	4, 1, { 0xE6000001ULL },		0xFF00000FUL
#define SUBBR32_WFW2 \
        OP_SUBBR32_WFW2,	4, 1, { 0xE6000001ULL },		0xFF00000FUL
#define SUBBR32_WF \
        OP_SUBBR32_WF,	4, 1, { 0xE6000005ULL },		0xFF00000FUL
#define SUBBR32_W \
        OP_SUBBR32_W,	4, 1, { 0xEE000000ULL },		0xFF00000BUL
#define SUBBR32_WK \
        OP_SUBBR32_WK,	4, 1, { 0xEE000002ULL },		0xFF00000BUL
#define SUBR16_W \
        OP_SUBR16_W,	2, 1, { 0x6C00ULL },			0xFF00UL
#define SUBR16_WZK \
        OP_SUBR16_WZK,	2, 1, { 0x7A00ULL },			0xFF00UL
#define SUBR32_F2 \
        OP_SUBR32_F2,	4, 1, { 0xE4000001ULL },		0xFFF0000FUL
#define SUBR32_F \
        OP_SUBR32_F,	4, 1, { 0xE4000005ULL },		0xFFF0000FUL
#define SUBR32_WFW \
        OP_SUBR32_WFW,	4, 1, { 0xE4000001ULL },		0xFF00000FUL
#define SUBR32_WFW \
        OP_SUBR32_WFW,	4, 1, { 0xE4000001ULL },		0xFF00000FUL
#define SUBR32_WF \
        OP_SUBR32_WF,	4, 1, { 0xE4000005ULL },		0xFF00000FUL
#define SUBR32_W \
        OP_SUBR32_W,	4, 1, { 0xEC000000ULL },		0xFF00000FUL
#define SUBR32_WK \
        OP_SUBR32_WK,	4, 1, { 0xFA000000ULL },		0xFF00000BUL
#define SUBR32_BFC2 \
        OP_SUBR32_BFC2,	4, 1, { 0xE5000009ULL },		0xFFF0000FUL
#define SUBR32_BFC \
        OP_SUBR32_BFC,	4, 1, { 0xE500000DULL },		0xFFF0000FUL
#define SUBR32_BFW \
        OP_SUBR32_BFW,	4, 1, { 0xE5000009ULL },		0xFF00000FUL
#define SUBR32_BFW2 \
        OP_SUBR32_BFW2,	4, 1, { 0xE5000009ULL },		0xFF00000FUL
#define SUBR32_BF \
        OP_SUBR32_BF,	4, 1, { 0xE500000DULL },		0xFF00000FUL
#define SUBR32_B \
        OP_SUBR32_B,	4, 1, { 0xED000008ULL },		0xFF00000FUL
#define SUBR32_BK \
        OP_SUBR32_BK,	4, 1, { 0xFB000008ULL },		0xFF00000BUL
#define SUBR32_BZFC2 \
        OP_SUBR32_BZFC2,	4, 1, { 0xE4000009ULL },		0xFFF0000FUL
#define SUBR32_BZFC \
        OP_SUBR32_BZFC,	4, 1, { 0xE400000DULL },		0xFFF0000FUL
#define SUBR32_BZFW \
        OP_SUBR32_BZFW,	4, 1, { 0xE4000009ULL },		0xFF00000FUL
#define SUBR32_BZFW \
        OP_SUBR32_BZFW,	4, 1, { 0xE4000009ULL },		0xFF00000FUL
#define SUBR32_BZF \
        OP_SUBR32_BZF,	4, 1, { 0xE400000DULL },		0xFF00000FUL
#define SUBR32_BZ \
        OP_SUBR32_BZ,	4, 1, { 0xEC000008ULL },		0xFF00000FUL
#define SUBR32_BZK \
        OP_SUBR32_BZK,	4, 1, { 0xFA000008ULL },		0xFF00000BUL
#define SUBR16_L \
        OP_SUBR16_L,	2, 1, { 0x6D00ULL },			0xFF00UL
#define SUBR16_LZK \
        OP_SUBR16_LZK,	2, 1, { 0x7B00ULL },			0xFF00UL
#define SUBR32_LFC2 \
        OP_SUBR32_LFC2,	4, 1, { 0xE5000001ULL },		0xFFF0000FUL
#define SUBR32_LFC \
        OP_SUBR32_LFC,	4, 1, { 0xE5000005ULL },		0xFFF0000FUL
#define SUBR32_LFW \
        OP_SUBR32_LFW,	4, 1, { 0xE5000001ULL },		0xFF00000FUL
#define SUBR32_LFW2 \
        OP_SUBR32_LFW2,	4, 1, { 0xE5000001ULL },		0xFF00000FUL
#define SUBR32_LF \
        OP_SUBR32_LF,	4, 1, { 0xE5000005ULL },		0xFF00000FUL
#define SUBR32_L \
        OP_SUBR32_L,	4, 1, { 0xED000000ULL },		0xFF00000FUL
#define SUBR32_LK \
        OP_SUBR32_LK,	4, 1, { 0xFB000000ULL },		0xFF00000BUL
#define SUBR16_W \
        OP_SUBR16_W,	2, 1, { 0x6C00ULL },			0xFF00UL
#define SUBR16_WZK \
        OP_SUBR16_WZK,	2, 1, { 0x7A00ULL },			0xFF00UL
#define SUBR32_F2 \
        OP_SUBR32_F2,	4, 1, { 0xE4000001ULL },		0xFFF0000FUL
#define SUBR32_F \
        OP_SUBR32_F,	4, 1, { 0xE4000005ULL },		0xFFF0000FUL
#define SUBR32_WFW \
        OP_SUBR32_WFW,	4, 1, { 0xE4000001ULL },		0xFF00000FUL
#define SUBR32_WFW \
        OP_SUBR32_WFW,	4, 1, { 0xE4000001ULL },		0xFF00000FUL
#define SUBR32_WF \
        OP_SUBR32_WF,	4, 1, { 0xE4000005ULL },		0xFF00000FUL
#define SUBR32_W \
        OP_SUBR32_W,	4, 1, { 0xEC000000ULL },		0xFF00000FUL
#define SUBR32_WK \
        OP_SUBR32_WK,	4, 1, { 0xFA000000ULL },		0xFF00000BUL
#define SWAP32_W \
        OP_SWAP32_W,	4, 1, { 0xF6000007ULL },		0xFF00000FUL
#define SWAP32_W \
        OP_SWAP32_W,	4, 1, { 0xF6000007ULL },		0xFF00000FUL
#define SWAP32_B \
        OP_SWAP32_B,	4, 1, { 0xF700000FULL },		0xFF00000FUL
#define SWAP32_BZ \
        OP_SWAP32_BZ,	4, 1, { 0xF600000FULL },		0xFF00000FUL
#define SWAP32_L \
        OP_SWAP32_L,	4, 1, { 0xF7000007ULL },		0xFF00000FUL
#define SWAP32_W \
        OP_SWAP32_W,	4, 1, { 0xF6000007ULL },		0xFF00000FUL
#define TST32_WFW0 \
        OP_TST32_WFW0,	4, 1, { 0xD2000001ULL },		0xFF00000FUL
#define TST32_WFW \
        OP_TST32_WFW,	4, 1, { 0xD2000001ULL },		0xFF00000FUL
#define TST32_WFF \
        OP_TST32_WFF,	4, 1, { 0xD2000005ULL },		0xFF00000FUL
#define TST32_BFW0 \
        OP_TST32_BFW0,	4, 1, { 0xD3000009ULL },		0xFF00000FUL
#define TST32_BFW \
        OP_TST32_BFW,	4, 1, { 0xD3000009ULL },		0xFF00000FUL
#define TST32_BFF \
        OP_TST32_BFF,	4, 1, { 0xD300000DULL },		0xFF00000FUL
#define TST32_BZFW0 \
        OP_TST32_BZFW0,	4, 1, { 0xD2000009ULL },		0xFF00000FUL
#define TST32_BZFW \
        OP_TST32_BZFW,	4, 1, { 0xD2000009ULL },		0xFF00000FUL
#define TST32_D \
        OP_TST32_D,	4, 1, { 0x95000002ULL },		0xFFC0000FUL
#define TST32_LFW0 \
        OP_TST32_LFW0,	4, 1, { 0xD3000001ULL },		0xFF00000FUL
#define TST32_LFW \
        OP_TST32_LFW,	4, 1, { 0xD3000001ULL },		0xFF00000FUL
#define TST32_LFF \
        OP_TST32_LFF,	4, 1, { 0xD3000005ULL },		0xFF00000FUL
#define TST32_S \
        OP_TST32_S,	4, 1, { 0x94000002ULL },		0xFFC0000FUL
#define TST32_WFW0 \
        OP_TST32_WFW0,	4, 1, { 0xD2000001ULL },		0xFF00000FUL
#define TST32_WFW \
        OP_TST32_WFW,	4, 1, { 0xD2000001ULL },		0xFF00000FUL
#define TST32_WFF \
        OP_TST32_WFF,	4, 1, { 0xD2000005ULL },		0xFF00000FUL
#define UFEX32 \
        OP_UFEX32,	4, 1, { 0xFA000007ULL },		0xFE00000FUL
#define ULNK16 \
        OP_ULNK16,	2, 1, { 0x7203ULL },			0xFE0FUL
#define ULNK32 \
        OP_ULNK32,	4, 1, { 0xF2030000ULL },		0xFE0FFFFFUL
#define URUN32 \
        OP_URUN32,	4, 1, { 0xFA00000BULL },		0xFE00000FUL
#define XOR16_W \
        OP_XOR16_W,	2, 1, { 0x7000ULL },			0xFF00UL
#define XOR32_F2 \
        OP_XOR32_F2,	4, 1, { 0xF0000001ULL },		0xFFF0000FUL
#define XOR32_F \
        OP_XOR32_F,	4, 1, { 0xF0000005ULL },		0xFFF0000FUL
#define XOR32_KW \
        OP_XOR32_KW,	4, 1, { 0xD0000002ULL },		0xFF00000FUL
#define XOR32_WFW \
        OP_XOR32_WFW,	4, 1, { 0xF0000001ULL },		0xFF00000FUL
#define XOR32_WFW2 \
        OP_XOR32_WFW2,	4, 1, { 0xF0000001ULL },		0xFF00000FUL
#define XOR32_WF \
        OP_XOR32_WF,	4, 1, { 0xF0000005ULL },		0xFF00000FUL
#define XOR32_KWUSR \
        OP_XOR32_KWUSR,	4, 1, { 0xD0000002ULL },		0xFF00000BUL
#define XOR32_W \
        OP_XOR32_W,	4, 1, { 0xF0000000ULL },		0xFF00000BUL
#define XOR32_UW \
        OP_XOR32_UW,	4, 1, { 0xF0000000ULL },		0xFF00000BUL
#define XOR32_UWU \
        OP_XOR32_UWU,	4, 1, { 0xF0000000ULL },		0xFF00000BUL
#define XOR32_WU \
        OP_XOR32_WU,	4, 1, { 0xF0000000ULL },		0xFF00000BUL
#define XOR32_WK \
        OP_XOR32_WK,	4, 1, { 0xF0000002ULL },		0xFF00000BUL
#define XOR32_UWK \
        OP_XOR32_UWK,	4, 1, { 0xF0000002ULL },		0xFF00000BUL
#define XOR32_UWKU \
        OP_XOR32_UWKU,	4, 1, { 0xF0000002ULL },		0xFF00000BUL
#define XOR32_WKU \
        OP_XOR32_WKU,	4, 1, { 0xF0000002ULL },		0xFF00000BUL
#define XOR32_BFC2 \
        OP_XOR32_BFC2,	4, 1, { 0xF1000009ULL },		0xFFF0000FUL
#define XOR32_BFC \
        OP_XOR32_BFC,	4, 1, { 0xF100000DULL },		0xFFF0000FUL
#define XOR32_KB \
        OP_XOR32_KB,	4, 1, { 0xD100000AULL },		0xFF00000FUL
#define XOR32_BFW \
        OP_XOR32_BFW,	4, 1, { 0xF1000009ULL },		0xFF00000FUL
#define XOR32_BFW2 \
        OP_XOR32_BFW2,	4, 1, { 0xF1000009ULL },		0xFF00000FUL
#define XOR32_BF \
        OP_XOR32_BF,	4, 1, { 0xF100000DULL },		0xFF00000FUL
#define XOR32_KBUSR \
        OP_XOR32_KBUSR,	4, 1, { 0xD100000AULL },		0xFF00000BUL
#define XOR32_B \
        OP_XOR32_B,	4, 1, { 0xF1000008ULL },		0xFF00000BUL
#define XOR32_UB \
        OP_XOR32_UB,	4, 1, { 0xF1000008ULL },		0xFF00000BUL
#define XOR32_UBU \
        OP_XOR32_UBU,	4, 1, { 0xF1000008ULL },		0xFF00000BUL
#define XOR32_BU \
        OP_XOR32_BU,	4, 1, { 0xF1000008ULL },		0xFF00000BUL
#define XOR32_BK \
        OP_XOR32_BK,	4, 1, { 0xF100000AULL },		0xFF00000BUL
#define XOR32_UBK \
        OP_XOR32_UBK,	4, 1, { 0xF100000AULL },		0xFF00000BUL
#define XOR32_UBKU \
        OP_XOR32_UBKU,	4, 1, { 0xF100000AULL },		0xFF00000BUL
#define XOR32_BKU \
        OP_XOR32_BKU,	4, 1, { 0xF100000AULL },		0xFF00000BUL
#define XOR32_BZFC2 \
        OP_XOR32_BZFC2,	4, 1, { 0xF0000009ULL },		0xFFF0000FUL
#define XOR32_BZFC \
        OP_XOR32_BZFC,	4, 1, { 0xF000000DULL },		0xFFF0000FUL
#define XOR32_KBZ \
        OP_XOR32_KBZ,	4, 1, { 0xD000000AULL },		0xFF00000FUL
#define XOR32_BZFW \
        OP_XOR32_BZFW,	4, 1, { 0xF0000009ULL },		0xFF00000FUL
#define XOR32_BZFW2 \
        OP_XOR32_BZFW2,	4, 1, { 0xF0000009ULL },		0xFF00000FUL
#define XOR32_BZF \
        OP_XOR32_BZF,	4, 1, { 0xF000000DULL },		0xFF00000FUL
#define XOR32_KBZUSR \
        OP_XOR32_KBZUSR,	4, 1, { 0xD000000AULL },		0xFF00000BUL
#define XOR32_BZ \
        OP_XOR32_BZ,	4, 1, { 0xF0000008ULL },		0xFF00000BUL
#define XOR32_UBZ \
        OP_XOR32_UBZ,	4, 1, { 0xF0000008ULL },		0xFF00000BUL
#define XOR32_BZK \
        OP_XOR32_BZK,	4, 1, { 0xF000000AULL },		0xFF00000BUL
#define XOR32_UBZK \
        OP_XOR32_UBZK,	4, 1, { 0xF000000AULL },		0xFF00000BUL
#define XOR32_BZKU \
        OP_XOR32_BZKU,	4, 1, { 0xF000000AULL },		0xFF00000BUL
#define XOR16_L \
        OP_XOR16_L,	2, 1, { 0x7100ULL },			0xFF00UL
#define XOR32_LFC2 \
        OP_XOR32_LFC2,	4, 1, { 0xF1000001ULL },		0xFFF0000FUL
#define XOR32_LFC \
        OP_XOR32_LFC,	4, 1, { 0xF1000005ULL },		0xFFF0000FUL
#define XOR32_KL \
        OP_XOR32_KL,	4, 1, { 0xD1000002ULL },		0xFF00000FUL
#define XOR32_LFW \
        OP_XOR32_LFW,	4, 1, { 0xF1000001ULL },		0xFF00000FUL
#define XOR32_LFW2 \
        OP_XOR32_LFW2,	4, 1, { 0xF1000001ULL },		0xFF00000FUL
#define XOR32_LF \
        OP_XOR32_LF,	4, 1, { 0xF1000005ULL },		0xFF00000FUL
#define XOR32_KLUSR \
        OP_XOR32_KLUSR,	4, 1, { 0xD1000002ULL },		0xFF00000BUL
#define XOR32_L \
        OP_XOR32_L,	4, 1, { 0xF1000000ULL },		0xFF00000BUL
#define XOR32_UL \
        OP_XOR32_UL,	4, 1, { 0xF1000000ULL },		0xFF00000BUL
#define XOR32_ULU \
        OP_XOR32_ULU,	4, 1, { 0xF1000000ULL },		0xFF00000BUL
#define XOR32_LU \
        OP_XOR32_LU,	4, 1, { 0xF1000000ULL },		0xFF00000BUL
#define XOR32_LK \
        OP_XOR32_LK,	4, 1, { 0xF1000002ULL },		0xFF00000BUL
#define XOR32_ULK \
        OP_XOR32_ULK,	4, 1, { 0xF1000002ULL },		0xFF00000BUL
#define XOR32_ULKU \
        OP_XOR32_ULKU,	4, 1, { 0xF1000002ULL },		0xFF00000BUL
#define XOR32_LKU \
        OP_XOR32_LKU,	4, 1, { 0xF1000002ULL },		0xFF00000BUL
#define XOR16_W \
        OP_XOR16_W,	2, 1, { 0x7000ULL },			0xFF00UL
#define XOR32_F2 \
        OP_XOR32_F2,	4, 1, { 0xF0000001ULL },		0xFFF0000FUL
#define XOR32_F \
        OP_XOR32_F,	4, 1, { 0xF0000005ULL },		0xFFF0000FUL
#define XOR32_KW \
        OP_XOR32_KW,	4, 1, { 0xD0000002ULL },		0xFF00000FUL
#define XOR32_WFW \
        OP_XOR32_WFW,	4, 1, { 0xF0000001ULL },		0xFF00000FUL
#define XOR32_WFW2 \
        OP_XOR32_WFW2,	4, 1, { 0xF0000001ULL },		0xFF00000FUL
#define XOR32_WF \
        OP_XOR32_WF,	4, 1, { 0xF0000005ULL },		0xFF00000FUL
#define XOR32_KWUSR \
        OP_XOR32_KWUSR,	4, 1, { 0xD0000002ULL },		0xFF00000BUL
#define XOR32_W \
        OP_XOR32_W,	4, 1, { 0xF0000000ULL },		0xFF00000BUL
#define XOR32_UW \
        OP_XOR32_UW,	4, 1, { 0xF0000000ULL },		0xFF00000BUL
#define XOR32_UWU \
        OP_XOR32_UWU,	4, 1, { 0xF0000000ULL },		0xFF00000BUL
#define XOR32_WU \
        OP_XOR32_WU,	4, 1, { 0xF0000000ULL },		0xFF00000BUL
#define XOR32_WK \
        OP_XOR32_WK,	4, 1, { 0xF0000002ULL },		0xFF00000BUL
#define XOR32_UWK \
        OP_XOR32_UWK,	4, 1, { 0xF0000002ULL },		0xFF00000BUL
#define XOR32_UWKU \
        OP_XOR32_UWKU,	4, 1, { 0xF0000002ULL },		0xFF00000BUL
#define XOR32_WKU \
        OP_XOR32_WKU,	4, 1, { 0xF0000002ULL },		0xFF00000BUL
#define ZE16_BZ2 \
        OP_ZE16_BZ2,	2, 1, { 0x7F00ULL },			0xFF00UL
#define ZE32_BZ4 \
        OP_ZE32_BZ4,	4, 1, { 0xFF000000ULL },		0xFF000003UL
#define ZE16_BZ \
        OP_ZE16_BZ,	2, 1, { 0x7F00ULL },			0xFF00UL
#define ZE32_BZ3 \
        OP_ZE32_BZ3,	4, 1, { 0xFF000000ULL },		0xFF000003UL
#define ZE16_W \
        OP_ZE16_W,	2, 1, { 0x7E00ULL },			0xFF00UL
#define ZE32_W \
        OP_ZE32_W,	4, 1, { 0xFE000000ULL },		0xFF000003UL
