C:\Users\cax68\Documents\VSCODE\Rust\trip-analyzer\target\debug\deps\strsim-3115a431b20e3b00.rmeta: C:\Users\cax68\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.8.0\src\lib.rs

C:\Users\cax68\Documents\VSCODE\Rust\trip-analyzer\target\debug\deps\libstrsim-3115a431b20e3b00.rlib: C:\Users\cax68\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.8.0\src\lib.rs

C:\Users\cax68\Documents\VSCODE\Rust\trip-analyzer\target\debug\deps\strsim-3115a431b20e3b00.d: C:\Users\cax68\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.8.0\src\lib.rs

C:\Users\cax68\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.8.0\src\lib.rs:
