{
  "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "designs/2266/top.sv:1.1-40.10"
      },
      "ports": {
        "input_data": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "output_data": {
          "direction": "output",
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ]
        }
      },
      "cells": {
        "$auto$opt_expr.cc:276:group_cell_inputs$84": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 ],
            "Y": [ 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42 ]
          }
        },
        "$sub$designs/2266/top.sv:22$4": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000010111"
          },
          "attributes": {
            "src": "designs/2266/top.sv:22.22-22.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 31, "1", 33, 34, 35, 36, "1", 38, 39, "1", "1", 42, "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 ],
            "Y": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        },
        "$sub$designs/2266/top.sv:38$76": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010001",
            "Y_WIDTH": "00000000000000000000000000010001"
          },
          "attributes": {
            "src": "designs/2266/top.sv:38.37-38.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
            "Y": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ]
          }
        }
      },
      "netnames": {
        "$auto$opt_expr.cc:205:group_cell_inputs$83": {
          "hide_name": 1,
          "bits": [ 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "unused_bits": "1 6 9 10"
          }
        },
        "input_data": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "designs/2266/top.sv:2.18-2.28"
          }
        },
        "output_data": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ],
          "attributes": {
            "src": "designs/2266/top.sv:3.19-3.30"
          }
        },
        "temp_0": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "designs/2266/top.sv:6.18-6.24",
            "unused_bits": "17 18 19 20 21 22"
          }
        }
      }
    }
  }
}
