var group__MFXSTM32L152__Exported__Constants =
[
    [ "IDD Control Register Defines", "group__IDD__Control__Register__Defines.html", "group__IDD__Control__Register__Defines" ],
    [ "IDD PreDelay Defines", "group__IDD__PreDelay__Defines.html", "group__IDD__PreDelay__Defines" ],
    [ "IDD Delta DElay Defines", "group__IDD__DeltaDelay__Defines.html", "group__IDD__DeltaDelay__Defines" ],
    [ "MFXSTM32L152_GPIO_DIR_IN", "group__MFXSTM32L152__Exported__Constants.html#gaf095e441f20ae967d6e74897948bb8a5", null ],
    [ "MFXSTM32L152_GPIO_PIN_0", "group__MFXSTM32L152__Exported__Constants.html#gad0bdd614f3754fa1b610d0e467027b3f", null ],
    [ "MFXSTM32L152_ID_1", "group__MFXSTM32L152__Exported__Constants.html#gafd188041d67beb42381d59a0f22d2614", null ],
    [ "MFXSTM32L152_IDD_ERROR_SRC", "group__MFXSTM32L152__Exported__Constants.html#ga6d038345ea8df314df1bc92d1aec4e8f", null ],
    [ "MFXSTM32L152_IRQ_TS_OVF", "group__MFXSTM32L152__Exported__Constants.html#ga85fb49fd3275c81574704d29b975239c", null ],
    [ "MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN", "group__MFXSTM32L152__Exported__Constants.html#ga8350676a6ed6b0755a298953c7a23641", null ],
    [ "MFXSTM32L152_REG_ADR_ERROR_MSG", "group__MFXSTM32L152__Exported__Constants.html#gacb95b7d0ff8c6ed1ec410268444c8b82", null ],
    [ "MFXSTM32L152_REG_ADR_ERROR_SRC", "group__MFXSTM32L152__Exported__Constants.html#ga15902394380e3558ae7a3fc003b28edd", null ],
    [ "MFXSTM32L152_REG_ADR_FW_VERSION_MSB", "group__MFXSTM32L152__Exported__Constants.html#ga52e586c652536fbc032d597a930f22f7", null ],
    [ "MFXSTM32L152_REG_ADR_GPIO_DIR1", "group__MFXSTM32L152__Exported__Constants.html#gac845cd034f6fda67ce7f722be41eed47", null ],
    [ "MFXSTM32L152_REG_ADR_GPIO_PUPD1", "group__MFXSTM32L152__Exported__Constants.html#ga3646adcd657b6a681511e28693c65534", null ],
    [ "MFXSTM32L152_REG_ADR_GPIO_STATE1", "group__MFXSTM32L152__Exported__Constants.html#ga055a67ccb288b26bf98f6e1c16dee521", null ],
    [ "MFXSTM32L152_REG_ADR_GPIO_TYPE1", "group__MFXSTM32L152__Exported__Constants.html#ga032bb1b5345ab70ceee565db272b247d", null ],
    [ "MFXSTM32L152_REG_ADR_GPO_CLR1", "group__MFXSTM32L152__Exported__Constants.html#ga850294d363cc1ebc32eab04e19a3d596", null ],
    [ "MFXSTM32L152_REG_ADR_GPO_SET1", "group__MFXSTM32L152__Exported__Constants.html#ga0592212385426403828ee509fdcfb2b1", null ],
    [ "MFXSTM32L152_REG_ADR_ID", "group__MFXSTM32L152__Exported__Constants.html#ga4a737520601cd9769114f6be710c9d90", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_MSB", "group__MFXSTM32L152__Exported__Constants.html#ga2408823f07e396ad04e589ad34f68112", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_CTRL", "group__MFXSTM32L152__Exported__Constants.html#ga74c7df5b9cf98dd1517dcf9fd723e67a", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_GAIN_MSB", "group__MFXSTM32L152__Exported__Constants.html#gac2aaf0982320ee76f969e45cea68daf7", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY", "group__MFXSTM32L152__Exported__Constants.html#ga67724ca084f2b10c5829ca667c5a5b8a", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS", "group__MFXSTM32L152__Exported__Constants.html#ga0cf95eec8bbbf91701df5cc996888622", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_PRE_DELAY", "group__MFXSTM32L152__Exported__Constants.html#gaed11e691d1a64185bc1cb6e917dd18bb", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION", "group__MFXSTM32L152__Exported__Constants.html#ga8a47f743731219c46774dfa2ecd388d7", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB", "group__MFXSTM32L152__Exported__Constants.html#ga90c2bb46980d53e389eebb0f09893e3b", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_SHUNT_USED", "group__MFXSTM32L152__Exported__Constants.html#ga83a102f045dbb8a8dbe6a1d36469d2aa", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD", "group__MFXSTM32L152__Exported__Constants.html#ga99c47d47beba7633996910265220b37d", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_VALUE_MSB", "group__MFXSTM32L152__Exported__Constants.html#gaf3c0374a9756a1b8b5928596fcc4f249", null ],
    [ "MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB", "group__MFXSTM32L152__Exported__Constants.html#gab611e4640a40e98896b951593061b2ff", null ],
    [ "MFXSTM32L152_REG_ADR_IRQ_ACK", "group__MFXSTM32L152__Exported__Constants.html#gad97423a997f61e60fbe25bfe798d23ee", null ],
    [ "MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1", "group__MFXSTM32L152__Exported__Constants.html#ga77ba4e65a8cd17d82bbe9a3d4afd73af", null ],
    [ "MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1", "group__MFXSTM32L152__Exported__Constants.html#ga09cdbc8a7f2e051c2bda16df919e3c95", null ],
    [ "MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1", "group__MFXSTM32L152__Exported__Constants.html#gab67dedbc2b7a1da355f704b11c25ad75", null ],
    [ "MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1", "group__MFXSTM32L152__Exported__Constants.html#ga4dfd93397ab3210157e9fb7a019a2683", null ],
    [ "MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1", "group__MFXSTM32L152__Exported__Constants.html#ga33b78377e7db84720d29274f7e30f161", null ],
    [ "MFXSTM32L152_REG_ADR_IRQ_PENDING", "group__MFXSTM32L152__Exported__Constants.html#gaceb4d1d15b4006cd4e674c9ae92d95a0", null ],
    [ "MFXSTM32L152_REG_ADR_IRQ_SRC_EN", "group__MFXSTM32L152__Exported__Constants.html#gad9f6ddf0f7738180f89c9a13df8aeaca", null ],
    [ "MFXSTM32L152_REG_ADR_MFX_IRQ_OUT", "group__MFXSTM32L152__Exported__Constants.html#gaf14834969cb26a6b504df022d7514592", null ],
    [ "MFXSTM32L152_REG_ADR_SYS_CTRL", "group__MFXSTM32L152__Exported__Constants.html#gafbece9a2508be72ff6d9843a80977bc6", null ],
    [ "MFXSTM32L152_REG_ADR_VDD_REF_MSB", "group__MFXSTM32L152__Exported__Constants.html#gabfac218d60d8afa907ee507c01ef782f", null ],
    [ "MFXSTM32L152_SWRST", "group__MFXSTM32L152__Exported__Constants.html#gae6e47ac82e189a2099c27bf64e29b507", null ],
    [ "MFXSTM32L152_TS_CTRL_STATUS", "group__MFXSTM32L152__Exported__Constants.html#gae82781ebfb94db530be91f19a3a7719d", null ],
    [ "MFXSTM32L152_TS_SETTLING", "group__MFXSTM32L152__Exported__Constants.html#gaec79021c6d0fd9343db622bd85d7dd92", null ]
];