<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>utoronto.ca</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_music_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>PWM_generator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 28 01:52:56 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c7089387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_music_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 28 01:52:56 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c7089387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>PWM_generator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 28 01:52:56 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1578b60d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_music_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 28 01:52:56 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1578b60d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 28 01:53:38 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c7089387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PWM_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AUD_SD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>song_byte_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>index</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>divisor</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>max_index</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/music_data.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a971/src/audio_pwm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_music_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/music_data.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a971/src/audio_pwm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_music_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_music_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_music_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_music_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_music_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_music_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PWM_generator_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_music_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>music</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ae786a_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb45247_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd7e904_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622e4f3c_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c958d1f_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317fc500_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9cfdaa_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484a5cab_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f63376f_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603d142b_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c32d1f3_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f95068_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cd3faa_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f1c3e_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a28104a_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34755c14_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bed4ebd_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc9ae73_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b6d464_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f92b177_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1529f52a_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dac1574_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c16d740_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114017f1_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1c69d8_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb4bdb_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f19b12b_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f52289c_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237c85b9_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7da1c0_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e2df7d_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bed4ff5_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422f7032_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c988ee3_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fec4940_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f0ec67_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e62482_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436e5f83_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b04f895_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebfdc4c_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445a0e5d_ARCHIVE_LOCATION">c:/users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6d65d7_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8fd68d_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60226508_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743929a8_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784c9112_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481990aa_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74822568_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c137210_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d6946c_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d635e7_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b37e469_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7944a0c6_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699ef79_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ac858e_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194b94eb_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3add40e6_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afe96e0_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f12b96e_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e0f4c6_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639c669a_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31da3443_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d91c9a_ARCHIVE_LOCATION">c:/Users/chelmec4/ip_repo/audio</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2b80b98c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d07293bb"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="446caf36"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
