Analysis & Synthesis Status : Successful - Thu Oct 10 23:32:21 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : projetoVerilog
Top-level Entity Name : Controle
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 16
    Dedicated logic registers : 15
Total registers : 15
Total pins : 57
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
