{
  "Top": "kernel0",
  "RtlTop": "kernel0",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel0_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_B",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -name_max_length=50"
    ],
    "DirectiveTcl": ["set_directive_top kernel0 -name kernel0"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel0"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "32787 ~ 33776",
    "Latency": "32801"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel0",
    "Version": "1.0",
    "DisplayName": "Kernel0",
    "Revision": "2113731747",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel0_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/kernel_kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel0_A_IO_L2_in.vhd",
      "impl\/vhdl\/kernel0_A_IO_L2_in_boundary.vhd",
      "impl\/vhdl\/kernel0_A_IO_L2_in_inter_trans.vhd",
      "impl\/vhdl\/kernel0_A_IO_L2_in_inter_trans_boundary.vhd",
      "impl\/vhdl\/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.vhd",
      "impl\/vhdl\/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.vhd",
      "impl\/vhdl\/kernel0_A_IO_L2_in_intra_trans.vhd",
      "impl\/vhdl\/kernel0_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.vhd",
      "impl\/vhdl\/kernel0_A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/kernel0_A_IO_L3_in.vhd",
      "impl\/vhdl\/kernel0_A_IO_L3_in_serialize.vhd",
      "impl\/vhdl\/kernel0_A_PE_dummy_in.vhd",
      "impl\/vhdl\/kernel0_A_PE_dummy_in_1.vhd",
      "impl\/vhdl\/kernel0_B_IO_L2_in.vhd",
      "impl\/vhdl\/kernel0_B_IO_L2_in_boundary.vhd",
      "impl\/vhdl\/kernel0_B_IO_L2_in_inter_trans.vhd",
      "impl\/vhdl\/kernel0_B_IO_L2_in_inter_trans_boundary.vhd",
      "impl\/vhdl\/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.vhd",
      "impl\/vhdl\/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.vhd",
      "impl\/vhdl\/kernel0_B_IO_L2_in_intra_trans.vhd",
      "impl\/vhdl\/kernel0_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.vhd",
      "impl\/vhdl\/kernel0_B_IO_L3_in.vhd",
      "impl\/vhdl\/kernel0_B_IO_L3_in_serialize.vhd",
      "impl\/vhdl\/kernel0_B_PE_dummy_in.vhd",
      "impl\/vhdl\/kernel0_B_PE_dummy_in_2.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_boundary_wrapper.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_boundary_wrapper_6.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_wrapper.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L1_out_wrapper_7.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L2_out.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L2_out_boundary.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L3_out.vhd",
      "impl\/vhdl\/kernel0_C_drain_IO_L3_out_serialize.vhd",
      "impl\/vhdl\/kernel0_control_s_axi.vhd",
      "impl\/vhdl\/kernel0_entry_proc.vhd",
      "impl\/vhdl\/kernel0_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/kernel0_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/kernel0_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/kernel0_fifo_w64_d13_S.vhd",
      "impl\/vhdl\/kernel0_fifo_w128_d2_S.vhd",
      "impl\/vhdl\/kernel0_fifo_w512_d2_S.vhd",
      "impl\/vhdl\/kernel0_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/kernel0_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel0_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/kernel0_gmem_A_m_axi.vhd",
      "impl\/vhdl\/kernel0_gmem_B_m_axi.vhd",
      "impl\/vhdl\/kernel0_gmem_C_m_axi.vhd",
      "impl\/vhdl\/kernel0_mux_8_3_64_1_1.vhd",
      "impl\/vhdl\/kernel0_PE.vhd",
      "impl\/vhdl\/kernel0_PE_local_C_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/kernel0_PE_wrapper.vhd",
      "impl\/vhdl\/kernel0_PE_wrapper_3.vhd",
      "impl\/vhdl\/kernel0_PE_wrapper_4.vhd",
      "impl\/vhdl\/kernel0_PE_wrapper_5.vhd",
      "impl\/vhdl\/kernel0_start_for_A_IO_L2_in_boundary_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_A_IO_L2_in_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_A_IO_L3_in_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_A_PE_dummy_in_1_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_A_PE_dummy_in_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_B_IO_L2_in_boundary_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_B_IO_L2_in_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_B_IO_L3_in_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_B_PE_dummy_in_2_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_B_PE_dummy_in_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_C_drain_IO_L1_out_wrapper_7_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_C_drain_IO_L1_out_wrapper_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_C_drain_IO_L2_out_boundary_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_C_drain_IO_L2_out_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_C_drain_IO_L3_out_serialize_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_C_drain_IO_L3_out_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_PE_wrapper_3_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_PE_wrapper_4_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_PE_wrapper_5_U0.vhd",
      "impl\/vhdl\/kernel0_start_for_PE_wrapper_U0.vhd",
      "impl\/vhdl\/kernel0.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel0_A_IO_L2_in.v",
      "impl\/verilog\/kernel0_A_IO_L2_in_boundary.v",
      "impl\/verilog\/kernel0_A_IO_L2_in_inter_trans.v",
      "impl\/verilog\/kernel0_A_IO_L2_in_inter_trans_boundary.v",
      "impl\/verilog\/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.v",
      "impl\/verilog\/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.v",
      "impl\/verilog\/kernel0_A_IO_L2_in_intra_trans.v",
      "impl\/verilog\/kernel0_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.v",
      "impl\/verilog\/kernel0_A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/kernel0_A_IO_L3_in.v",
      "impl\/verilog\/kernel0_A_IO_L3_in_serialize.v",
      "impl\/verilog\/kernel0_A_PE_dummy_in.v",
      "impl\/verilog\/kernel0_A_PE_dummy_in_1.v",
      "impl\/verilog\/kernel0_B_IO_L2_in.v",
      "impl\/verilog\/kernel0_B_IO_L2_in_boundary.v",
      "impl\/verilog\/kernel0_B_IO_L2_in_inter_trans.v",
      "impl\/verilog\/kernel0_B_IO_L2_in_inter_trans_boundary.v",
      "impl\/verilog\/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.v",
      "impl\/verilog\/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.v",
      "impl\/verilog\/kernel0_B_IO_L2_in_intra_trans.v",
      "impl\/verilog\/kernel0_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.v",
      "impl\/verilog\/kernel0_B_IO_L3_in.v",
      "impl\/verilog\/kernel0_B_IO_L3_in_serialize.v",
      "impl\/verilog\/kernel0_B_PE_dummy_in.v",
      "impl\/verilog\/kernel0_B_PE_dummy_in_2.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_boundary_wrapper.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_boundary_wrapper_6.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_wrapper.v",
      "impl\/verilog\/kernel0_C_drain_IO_L1_out_wrapper_7.v",
      "impl\/verilog\/kernel0_C_drain_IO_L2_out.v",
      "impl\/verilog\/kernel0_C_drain_IO_L2_out_boundary.v",
      "impl\/verilog\/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.v",
      "impl\/verilog\/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.v",
      "impl\/verilog\/kernel0_C_drain_IO_L3_out.v",
      "impl\/verilog\/kernel0_C_drain_IO_L3_out_serialize.v",
      "impl\/verilog\/kernel0_control_s_axi.v",
      "impl\/verilog\/kernel0_entry_proc.v",
      "impl\/verilog\/kernel0_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/kernel0_fifo_w32_d2_S.v",
      "impl\/verilog\/kernel0_fifo_w64_d2_S.v",
      "impl\/verilog\/kernel0_fifo_w64_d13_S.v",
      "impl\/verilog\/kernel0_fifo_w128_d2_S.v",
      "impl\/verilog\/kernel0_fifo_w512_d2_S.v",
      "impl\/verilog\/kernel0_flow_control_loop_pipe.v",
      "impl\/verilog\/kernel0_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel0_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/kernel0_gmem_A_m_axi.v",
      "impl\/verilog\/kernel0_gmem_B_m_axi.v",
      "impl\/verilog\/kernel0_gmem_C_m_axi.v",
      "impl\/verilog\/kernel0_mux_8_3_64_1_1.v",
      "impl\/verilog\/kernel0_PE.v",
      "impl\/verilog\/kernel0_PE_local_C_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/kernel0_PE_wrapper.v",
      "impl\/verilog\/kernel0_PE_wrapper_3.v",
      "impl\/verilog\/kernel0_PE_wrapper_4.v",
      "impl\/verilog\/kernel0_PE_wrapper_5.v",
      "impl\/verilog\/kernel0_start_for_A_IO_L2_in_boundary_U0.v",
      "impl\/verilog\/kernel0_start_for_A_IO_L2_in_U0.v",
      "impl\/verilog\/kernel0_start_for_A_IO_L3_in_U0.v",
      "impl\/verilog\/kernel0_start_for_A_PE_dummy_in_1_U0.v",
      "impl\/verilog\/kernel0_start_for_A_PE_dummy_in_U0.v",
      "impl\/verilog\/kernel0_start_for_B_IO_L2_in_boundary_U0.v",
      "impl\/verilog\/kernel0_start_for_B_IO_L2_in_U0.v",
      "impl\/verilog\/kernel0_start_for_B_IO_L3_in_U0.v",
      "impl\/verilog\/kernel0_start_for_B_PE_dummy_in_2_U0.v",
      "impl\/verilog\/kernel0_start_for_B_PE_dummy_in_U0.v",
      "impl\/verilog\/kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0.v",
      "impl\/verilog\/kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0.v",
      "impl\/verilog\/kernel0_start_for_C_drain_IO_L1_out_wrapper_7_U0.v",
      "impl\/verilog\/kernel0_start_for_C_drain_IO_L1_out_wrapper_U0.v",
      "impl\/verilog\/kernel0_start_for_C_drain_IO_L2_out_boundary_U0.v",
      "impl\/verilog\/kernel0_start_for_C_drain_IO_L2_out_U0.v",
      "impl\/verilog\/kernel0_start_for_C_drain_IO_L3_out_serialize_U0.v",
      "impl\/verilog\/kernel0_start_for_C_drain_IO_L3_out_U0.v",
      "impl\/verilog\/kernel0_start_for_PE_wrapper_3_U0.v",
      "impl\/verilog\/kernel0_start_for_PE_wrapper_4_U0.v",
      "impl\/verilog\/kernel0_start_for_PE_wrapper_5_U0.v",
      "impl\/verilog\/kernel0_start_for_PE_wrapper_U0.v",
      "impl\/verilog\/kernel0.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel0_v1_0\/data\/kernel0.mdd",
      "impl\/misc\/drivers\/kernel0_v1_0\/data\/kernel0.tcl",
      "impl\/misc\/drivers\/kernel0_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel0_v1_0\/src\/xkernel0.c",
      "impl\/misc\/drivers\/kernel0_v1_0\/src\/xkernel0.h",
      "impl\/misc\/drivers\/kernel0_v1_0\/src\/xkernel0_hw.h",
      "impl\/misc\/drivers\/kernel0_v1_0\/src\/xkernel0_linux.c",
      "impl\/misc\/drivers\/kernel0_v1_0\/src\/xkernel0_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel0_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/kernel0_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel0.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel0_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel0_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel0_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel0_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        },
        {
          "offset": "0x28",
          "name": "C_1",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 31 to 0 of C"
            }]
        },
        {
          "offset": "0x2c",
          "name": "C_2",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 63 to 32 of C"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "C"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem_A:m_axi_gmem_B:m_axi_gmem_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_A_",
      "paramPrefix": "C_M_AXI_GMEM_A_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_A_ARADDR",
        "m_axi_gmem_A_ARBURST",
        "m_axi_gmem_A_ARCACHE",
        "m_axi_gmem_A_ARID",
        "m_axi_gmem_A_ARLEN",
        "m_axi_gmem_A_ARLOCK",
        "m_axi_gmem_A_ARPROT",
        "m_axi_gmem_A_ARQOS",
        "m_axi_gmem_A_ARREADY",
        "m_axi_gmem_A_ARREGION",
        "m_axi_gmem_A_ARSIZE",
        "m_axi_gmem_A_ARUSER",
        "m_axi_gmem_A_ARVALID",
        "m_axi_gmem_A_AWADDR",
        "m_axi_gmem_A_AWBURST",
        "m_axi_gmem_A_AWCACHE",
        "m_axi_gmem_A_AWID",
        "m_axi_gmem_A_AWLEN",
        "m_axi_gmem_A_AWLOCK",
        "m_axi_gmem_A_AWPROT",
        "m_axi_gmem_A_AWQOS",
        "m_axi_gmem_A_AWREADY",
        "m_axi_gmem_A_AWREGION",
        "m_axi_gmem_A_AWSIZE",
        "m_axi_gmem_A_AWUSER",
        "m_axi_gmem_A_AWVALID",
        "m_axi_gmem_A_BID",
        "m_axi_gmem_A_BREADY",
        "m_axi_gmem_A_BRESP",
        "m_axi_gmem_A_BUSER",
        "m_axi_gmem_A_BVALID",
        "m_axi_gmem_A_RDATA",
        "m_axi_gmem_A_RID",
        "m_axi_gmem_A_RLAST",
        "m_axi_gmem_A_RREADY",
        "m_axi_gmem_A_RRESP",
        "m_axi_gmem_A_RUSER",
        "m_axi_gmem_A_RVALID",
        "m_axi_gmem_A_WDATA",
        "m_axi_gmem_A_WID",
        "m_axi_gmem_A_WLAST",
        "m_axi_gmem_A_WREADY",
        "m_axi_gmem_A_WSTRB",
        "m_axi_gmem_A_WUSER",
        "m_axi_gmem_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "A"
        }
      ]
    },
    "m_axi_gmem_B": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_B_",
      "paramPrefix": "C_M_AXI_GMEM_B_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_B_ARADDR",
        "m_axi_gmem_B_ARBURST",
        "m_axi_gmem_B_ARCACHE",
        "m_axi_gmem_B_ARID",
        "m_axi_gmem_B_ARLEN",
        "m_axi_gmem_B_ARLOCK",
        "m_axi_gmem_B_ARPROT",
        "m_axi_gmem_B_ARQOS",
        "m_axi_gmem_B_ARREADY",
        "m_axi_gmem_B_ARREGION",
        "m_axi_gmem_B_ARSIZE",
        "m_axi_gmem_B_ARUSER",
        "m_axi_gmem_B_ARVALID",
        "m_axi_gmem_B_AWADDR",
        "m_axi_gmem_B_AWBURST",
        "m_axi_gmem_B_AWCACHE",
        "m_axi_gmem_B_AWID",
        "m_axi_gmem_B_AWLEN",
        "m_axi_gmem_B_AWLOCK",
        "m_axi_gmem_B_AWPROT",
        "m_axi_gmem_B_AWQOS",
        "m_axi_gmem_B_AWREADY",
        "m_axi_gmem_B_AWREGION",
        "m_axi_gmem_B_AWSIZE",
        "m_axi_gmem_B_AWUSER",
        "m_axi_gmem_B_AWVALID",
        "m_axi_gmem_B_BID",
        "m_axi_gmem_B_BREADY",
        "m_axi_gmem_B_BRESP",
        "m_axi_gmem_B_BUSER",
        "m_axi_gmem_B_BVALID",
        "m_axi_gmem_B_RDATA",
        "m_axi_gmem_B_RID",
        "m_axi_gmem_B_RLAST",
        "m_axi_gmem_B_RREADY",
        "m_axi_gmem_B_RRESP",
        "m_axi_gmem_B_RUSER",
        "m_axi_gmem_B_RVALID",
        "m_axi_gmem_B_WDATA",
        "m_axi_gmem_B_WID",
        "m_axi_gmem_B_WLAST",
        "m_axi_gmem_B_WREADY",
        "m_axi_gmem_B_WSTRB",
        "m_axi_gmem_B_WUSER",
        "m_axi_gmem_B_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "B"
        }
      ]
    },
    "m_axi_gmem_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_C_",
      "paramPrefix": "C_M_AXI_GMEM_C_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_C_ARADDR",
        "m_axi_gmem_C_ARBURST",
        "m_axi_gmem_C_ARCACHE",
        "m_axi_gmem_C_ARID",
        "m_axi_gmem_C_ARLEN",
        "m_axi_gmem_C_ARLOCK",
        "m_axi_gmem_C_ARPROT",
        "m_axi_gmem_C_ARQOS",
        "m_axi_gmem_C_ARREADY",
        "m_axi_gmem_C_ARREGION",
        "m_axi_gmem_C_ARSIZE",
        "m_axi_gmem_C_ARUSER",
        "m_axi_gmem_C_ARVALID",
        "m_axi_gmem_C_AWADDR",
        "m_axi_gmem_C_AWBURST",
        "m_axi_gmem_C_AWCACHE",
        "m_axi_gmem_C_AWID",
        "m_axi_gmem_C_AWLEN",
        "m_axi_gmem_C_AWLOCK",
        "m_axi_gmem_C_AWPROT",
        "m_axi_gmem_C_AWQOS",
        "m_axi_gmem_C_AWREADY",
        "m_axi_gmem_C_AWREGION",
        "m_axi_gmem_C_AWSIZE",
        "m_axi_gmem_C_AWUSER",
        "m_axi_gmem_C_AWVALID",
        "m_axi_gmem_C_BID",
        "m_axi_gmem_C_BREADY",
        "m_axi_gmem_C_BRESP",
        "m_axi_gmem_C_BUSER",
        "m_axi_gmem_C_BVALID",
        "m_axi_gmem_C_RDATA",
        "m_axi_gmem_C_RID",
        "m_axi_gmem_C_RLAST",
        "m_axi_gmem_C_RREADY",
        "m_axi_gmem_C_RRESP",
        "m_axi_gmem_C_RUSER",
        "m_axi_gmem_C_RVALID",
        "m_axi_gmem_C_WDATA",
        "m_axi_gmem_C_WID",
        "m_axi_gmem_C_WLAST",
        "m_axi_gmem_C_WREADY",
        "m_axi_gmem_C_WSTRB",
        "m_axi_gmem_C_WUSER",
        "m_axi_gmem_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "C"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "C"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_A_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_A_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_A_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_A_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_A_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_B_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_B_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_B_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_B_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_B_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_B_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_B_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_B_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_B_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_B_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_B_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_B_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_B_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_B_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_B_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_B_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_B_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_B_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_B_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_B_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_B_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_B_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_B_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_B_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_B_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_B_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_B_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_B_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_B_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_B_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_B_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_B_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_B_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_B_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_B_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_B_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_C_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_C_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_C_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel0",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "A_IO_L3_in_serialize",
          "InstanceName": "A_IO_L3_in_serialize_U0"
        },
        {
          "ModuleName": "B_IO_L3_in_serialize",
          "InstanceName": "B_IO_L3_in_serialize_U0"
        },
        {
          "ModuleName": "A_IO_L3_in",
          "InstanceName": "A_IO_L3_in_U0"
        },
        {
          "ModuleName": "B_IO_L3_in",
          "InstanceName": "B_IO_L3_in_U0"
        },
        {
          "ModuleName": "A_IO_L2_in",
          "InstanceName": "A_IO_L2_in_U0",
          "Instances": [
            {
              "ModuleName": "A_IO_L2_in_intra_trans",
              "InstanceName": "grp_A_IO_L2_in_intra_trans_fu_142",
              "Instances": [{
                  "ModuleName": "A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI",
                  "InstanceName": "grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38"
                }]
            },
            {
              "ModuleName": "A_IO_L2_in_inter_trans",
              "InstanceName": "grp_A_IO_L2_in_inter_trans_fu_152",
              "Instances": [
                {
                  "ModuleName": "A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3",
                  "InstanceName": "grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52"
                },
                {
                  "ModuleName": "A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2",
                  "InstanceName": "grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "B_IO_L2_in",
          "InstanceName": "B_IO_L2_in_U0",
          "Instances": [
            {
              "ModuleName": "B_IO_L2_in_intra_trans",
              "InstanceName": "grp_B_IO_L2_in_intra_trans_fu_142",
              "Instances": [{
                  "ModuleName": "B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V",
                  "InstanceName": "grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38"
                }]
            },
            {
              "ModuleName": "B_IO_L2_in_inter_trans",
              "InstanceName": "grp_B_IO_L2_in_inter_trans_fu_152",
              "Instances": [
                {
                  "ModuleName": "B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3",
                  "InstanceName": "grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52"
                },
                {
                  "ModuleName": "B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2",
                  "InstanceName": "grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "A_IO_L2_in_boundary",
          "InstanceName": "A_IO_L2_in_boundary_U0",
          "Instances": [
            {
              "ModuleName": "A_IO_L2_in_intra_trans",
              "InstanceName": "grp_A_IO_L2_in_intra_trans_fu_140",
              "Instances": [{
                  "ModuleName": "A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI",
                  "InstanceName": "grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38"
                }]
            },
            {
              "ModuleName": "A_IO_L2_in_inter_trans_boundary",
              "InstanceName": "grp_A_IO_L2_in_inter_trans_boundary_fu_150"
            }
          ]
        },
        {
          "ModuleName": "B_IO_L2_in_boundary",
          "InstanceName": "B_IO_L2_in_boundary_U0",
          "Instances": [
            {
              "ModuleName": "B_IO_L2_in_intra_trans",
              "InstanceName": "grp_B_IO_L2_in_intra_trans_fu_140",
              "Instances": [{
                  "ModuleName": "B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V",
                  "InstanceName": "grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38"
                }]
            },
            {
              "ModuleName": "B_IO_L2_in_inter_trans_boundary",
              "InstanceName": "grp_B_IO_L2_in_inter_trans_boundary_fu_150"
            }
          ]
        },
        {
          "ModuleName": "PE_wrapper",
          "InstanceName": "PE_wrapper_U0",
          "Instances": [{
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_30"
            }]
        },
        {
          "ModuleName": "PE_wrapper_3",
          "InstanceName": "PE_wrapper_3_U0",
          "Instances": [{
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_30"
            }]
        },
        {
          "ModuleName": "PE_wrapper_4",
          "InstanceName": "PE_wrapper_4_U0",
          "Instances": [{
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_30"
            }]
        },
        {
          "ModuleName": "PE_wrapper_5",
          "InstanceName": "PE_wrapper_5_U0",
          "Instances": [{
              "ModuleName": "PE",
              "InstanceName": "grp_PE_fu_30"
            }]
        },
        {
          "ModuleName": "A_PE_dummy_in_1",
          "InstanceName": "A_PE_dummy_in_1_U0"
        },
        {
          "ModuleName": "B_PE_dummy_in_2",
          "InstanceName": "B_PE_dummy_in_2_U0"
        },
        {
          "ModuleName": "C_drain_IO_L1_out_boundary_wrapper",
          "InstanceName": "C_drain_IO_L1_out_boundary_wrapper_U0",
          "Instances": [
            {
              "ModuleName": "C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1",
              "InstanceName": "grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_fu_58"
            },
            {
              "ModuleName": "C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s",
              "InstanceName": "grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_fu_65"
            }
          ]
        },
        {
          "ModuleName": "A_PE_dummy_in",
          "InstanceName": "A_PE_dummy_in_U0"
        },
        {
          "ModuleName": "B_PE_dummy_in",
          "InstanceName": "B_PE_dummy_in_U0"
        },
        {
          "ModuleName": "C_drain_IO_L1_out_wrapper",
          "InstanceName": "C_drain_IO_L1_out_wrapper_U0",
          "Instances": [{
              "ModuleName": "C_drain_IO_L1_out",
              "InstanceName": "grp_C_drain_IO_L1_out_fu_26",
              "Instances": [
                {
                  "ModuleName": "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s",
                  "InstanceName": "grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83"
                },
                {
                  "ModuleName": "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s",
                  "InstanceName": "grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90"
                },
                {
                  "ModuleName": "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s",
                  "InstanceName": "grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98"
                }
              ]
            }]
        },
        {
          "ModuleName": "C_drain_IO_L1_out_boundary_wrapper_6",
          "InstanceName": "C_drain_IO_L1_out_boundary_wrapper_6_U0",
          "Instances": [
            {
              "ModuleName": "C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1",
              "InstanceName": "grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58"
            },
            {
              "ModuleName": "C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI",
              "InstanceName": "grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65"
            }
          ]
        },
        {
          "ModuleName": "C_drain_IO_L1_out_wrapper_7",
          "InstanceName": "C_drain_IO_L1_out_wrapper_7_U0",
          "Instances": [{
              "ModuleName": "C_drain_IO_L1_out",
              "InstanceName": "grp_C_drain_IO_L1_out_fu_26",
              "Instances": [
                {
                  "ModuleName": "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s",
                  "InstanceName": "grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83"
                },
                {
                  "ModuleName": "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s",
                  "InstanceName": "grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90"
                },
                {
                  "ModuleName": "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s",
                  "InstanceName": "grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98"
                }
              ]
            }]
        },
        {
          "ModuleName": "C_drain_IO_L2_out_boundary",
          "InstanceName": "C_drain_IO_L2_out_boundary_U0"
        },
        {
          "ModuleName": "C_drain_IO_L2_out",
          "InstanceName": "C_drain_IO_L2_out_U0",
          "Instances": [
            {
              "ModuleName": "C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS",
              "InstanceName": "grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76"
            },
            {
              "ModuleName": "C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS",
              "InstanceName": "grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84"
            }
          ]
        },
        {
          "ModuleName": "C_drain_IO_L3_out",
          "InstanceName": "C_drain_IO_L3_out_U0"
        },
        {
          "ModuleName": "C_drain_IO_L3_out_serialize",
          "InstanceName": "C_drain_IO_L3_out_serialize_U0"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "A_IO_L3_in_serialize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_IO_L3_in": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_IO_L2_in_inter_trans": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_IO_L2_in_intra_trans": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_IO_L2_in": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_IO_L2_in_inter_trans_boundary": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_IO_L2_in_boundary": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L3_in_serialize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L3_in": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L2_in_inter_trans": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L2_in_intra_trans": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L2_in": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L2_in_inter_trans_boundary": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_IO_L2_in_boundary": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_wrapper": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_wrapper_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_wrapper_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PE_wrapper_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_PE_dummy_in_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "A_PE_dummy_in": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_PE_dummy_in_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "B_PE_dummy_in": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_boundary_wrapper": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_wrapper": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_boundary_wrapper_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L1_out_wrapper_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L2_out_boundary": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L2_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L3_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "C_drain_IO_L3_out_serialize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.374"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L3_in_serialize": {
        "Latency": {
          "LatencyBest": "1035",
          "LatencyAvg": "1035",
          "LatencyWorst": "1035",
          "PipelineII": "1035",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_38_1",
            "TripCount": "1024",
            "Latency": "1033",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "675",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L3_in": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.824"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "108",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.824"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_3",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.612"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_100_2",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L2_in_inter_trans": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.824"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_97_1",
            "TripCount": "2",
            "Latency": "24",
            "PipelineII": "",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "28",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "239",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "514",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.193"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "32",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "279",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L2_in_intra_trans": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "258",
          "LatencyWorst": "515",
          "PipelineIIMin": "1",
          "PipelineIIMax": "515",
          "PipelineII": "1 ~ 515",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.193"
        },
        "Area": {
          "FF": "35",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "304",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L2_in": {
        "Latency": {
          "LatencyBest": "1771",
          "LatencyAvg": "16940",
          "LatencyWorst": "33645",
          "PipelineIIMin": "1771",
          "PipelineIIMax": "33645",
          "PipelineII": "1771 ~ 33645",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.193"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_173_1",
            "TripCount": "4",
            "LatencyMin": "1768",
            "LatencyMax": "33128",
            "Latency": "1768 ~ 33128",
            "PipelineII": "",
            "PipelineDepthMin": "442",
            "PipelineDepthMax": "8282",
            "PipelineDepth": "442 ~ 8282",
            "Loops": [{
                "Name": "VITIS_LOOP_174_2",
                "TripCount": "4",
                "LatencyMin": "440",
                "LatencyMax": "8280",
                "Latency": "440 ~ 8280",
                "PipelineII": "",
                "PipelineDepthMin": "110",
                "PipelineDepthMax": "2070",
                "PipelineDepth": "110 ~ 2070",
                "Loops": [{
                    "Name": "VITIS_LOOP_175_3",
                    "TripCount": "4",
                    "LatencyMin": "108",
                    "LatencyMax": "2068",
                    "Latency": "108 ~ 2068",
                    "PipelineII": "",
                    "PipelineDepthMin": "27",
                    "PipelineDepthMax": "517",
                    "PipelineDepth": "27 ~ 517"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "95",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "833",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L2_in_inter_trans_boundary": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.612"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_140_2",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_IO_L2_in_boundary": {
        "Latency": {
          "LatencyBest": "811",
          "LatencyAvg": "16940",
          "LatencyWorst": "33645",
          "PipelineIIMin": "811",
          "PipelineIIMax": "33645",
          "PipelineII": "811 ~ 33645",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.193"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_270_1",
            "TripCount": "4",
            "LatencyMin": "808",
            "LatencyMax": "33128",
            "Latency": "808 ~ 33128",
            "PipelineII": "",
            "PipelineDepthMin": "202",
            "PipelineDepthMax": "8282",
            "PipelineDepth": "202 ~ 8282",
            "Loops": [{
                "Name": "VITIS_LOOP_271_2",
                "TripCount": "4",
                "LatencyMin": "200",
                "LatencyMax": "8280",
                "Latency": "200 ~ 8280",
                "PipelineII": "",
                "PipelineDepthMin": "50",
                "PipelineDepthMax": "2070",
                "PipelineDepth": "50 ~ 2070",
                "Loops": [{
                    "Name": "VITIS_LOOP_272_3",
                    "TripCount": "4",
                    "LatencyMin": "48",
                    "LatencyMax": "2068",
                    "Latency": "48 ~ 2068",
                    "PipelineII": "",
                    "PipelineDepthMin": "12",
                    "PipelineDepthMax": "517",
                    "PipelineDepth": "12 ~ 517"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "78",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "658",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L3_in_serialize": {
        "Latency": {
          "LatencyBest": "1035",
          "LatencyAvg": "1035",
          "LatencyWorst": "1035",
          "PipelineII": "1035",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_383_1",
            "TripCount": "1024",
            "Latency": "1033",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "675",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L3_in": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.824"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "108",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.824"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_457_3",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.612"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_445_2",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L2_in_inter_trans": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.824"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_442_1",
            "TripCount": "2",
            "Latency": "24",
            "PipelineII": "",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "28",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "239",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V": {
        "Latency": {
          "LatencyBest": "516",
          "LatencyAvg": "516",
          "LatencyWorst": "516",
          "PipelineII": "516",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.604"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3",
            "TripCount": "512",
            "Latency": "514",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "63",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "565",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L2_in_intra_trans": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "259",
          "LatencyWorst": "517",
          "PipelineIIMin": "1",
          "PipelineIIMax": "517",
          "PipelineII": "1 ~ 517",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.604"
        },
        "Area": {
          "FF": "66",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "590",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L2_in": {
        "Latency": {
          "LatencyBest": "1771",
          "LatencyAvg": "17005",
          "LatencyWorst": "33775",
          "PipelineIIMin": "1771",
          "PipelineIIMax": "33775",
          "PipelineII": "1771 ~ 33775",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.604"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_518_1",
            "TripCount": "4",
            "LatencyMin": "1768",
            "LatencyMax": "33256",
            "Latency": "1768 ~ 33256",
            "PipelineII": "",
            "PipelineDepthMin": "442",
            "PipelineDepthMax": "8314",
            "PipelineDepth": "442 ~ 8314",
            "Loops": [{
                "Name": "VITIS_LOOP_519_2",
                "TripCount": "4",
                "LatencyMin": "440",
                "LatencyMax": "8312",
                "Latency": "440 ~ 8312",
                "PipelineII": "",
                "PipelineDepthMin": "110",
                "PipelineDepthMax": "2078",
                "PipelineDepth": "110 ~ 2078",
                "Loops": [{
                    "Name": "VITIS_LOOP_520_3",
                    "TripCount": "4",
                    "LatencyMin": "108",
                    "LatencyMax": "2076",
                    "Latency": "108 ~ 2076",
                    "PipelineII": "",
                    "PipelineDepthMin": "27",
                    "PipelineDepthMax": "519",
                    "PipelineDepth": "27 ~ 519"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "126",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1119",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L2_in_inter_trans_boundary": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.612"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_485_2",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_IO_L2_in_boundary": {
        "Latency": {
          "LatencyBest": "811",
          "LatencyAvg": "17005",
          "LatencyWorst": "33775",
          "PipelineIIMin": "811",
          "PipelineIIMax": "33775",
          "PipelineII": "811 ~ 33775",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.604"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_615_1",
            "TripCount": "4",
            "LatencyMin": "808",
            "LatencyMax": "33256",
            "Latency": "808 ~ 33256",
            "PipelineII": "",
            "PipelineDepthMin": "202",
            "PipelineDepthMax": "8314",
            "PipelineDepth": "202 ~ 8314",
            "Loops": [{
                "Name": "VITIS_LOOP_616_2",
                "TripCount": "4",
                "LatencyMin": "200",
                "LatencyMax": "8312",
                "Latency": "200 ~ 8312",
                "PipelineII": "",
                "PipelineDepthMin": "50",
                "PipelineDepthMax": "2078",
                "PipelineDepth": "50 ~ 2078",
                "Loops": [{
                    "Name": "VITIS_LOOP_617_3",
                    "TripCount": "4",
                    "LatencyMin": "48",
                    "LatencyMax": "2076",
                    "Latency": "48 ~ 2076",
                    "PipelineII": "",
                    "PipelineDepthMin": "12",
                    "PipelineDepthMax": "519",
                    "PipelineDepth": "12 ~ 519"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "109",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "944",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "PE": {
        "Latency": {
          "LatencyBest": "32785",
          "LatencyAvg": "32785",
          "LatencyWorst": "32785",
          "PipelineII": "32785",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.586"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6",
            "TripCount": "32768",
            "Latency": "32783",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1364",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1336",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "PE_wrapper": {
        "Latency": {
          "LatencyBest": "32786",
          "LatencyAvg": "32786",
          "LatencyWorst": "32786",
          "PipelineII": "32786",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.586"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1369",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1415",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "PE_wrapper_3": {
        "Latency": {
          "LatencyBest": "32786",
          "LatencyAvg": "32786",
          "LatencyWorst": "32786",
          "PipelineII": "32786",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.586"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1369",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1415",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "PE_wrapper_4": {
        "Latency": {
          "LatencyBest": "32786",
          "LatencyAvg": "32786",
          "LatencyWorst": "32786",
          "PipelineII": "32786",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.586"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1369",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1415",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "PE_wrapper_5": {
        "Latency": {
          "LatencyBest": "32786",
          "LatencyAvg": "32786",
          "LatencyWorst": "32786",
          "PipelineII": "32786",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.586"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1369",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1415",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_PE_dummy_in_1": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.409"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "A_PE_dummy_in": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.409"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_PE_dummy_in_2": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.409"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "B_PE_dummy_in": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.409"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_849_1_VITIS_LOOP_851_2",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "198",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.967"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_927_2_VITIS_LOOP_929_3",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_boundary_wrapper": {
        "Latency": {
          "LatencyBest": "1441",
          "LatencyAvg": "1441",
          "LatencyWorst": "1441",
          "PipelineII": "1441",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1000_1_VITIS_LOOP_1001_2",
            "TripCount": "16",
            "Latency": "1440",
            "PipelineII": "",
            "PipelineDepth": "90"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "88",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "503",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_849_1_VITIS_LOOP_851_2",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "198",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.810"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_899_4_VITIS_LOOP_901_5",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "85",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.967"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_885_2_VITIS_LOOP_887_3",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out": {
        "Latency": {
          "LatencyBest": "1777",
          "LatencyAvg": "1777",
          "LatencyWorst": "1777",
          "PipelineII": "1777",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_953_1_VITIS_LOOP_954_2",
            "TripCount": "16",
            "Latency": "1776",
            "PipelineII": "",
            "PipelineDepth": "111",
            "Loops": [{
                "Name": "VITIS_LOOP_882_1",
                "TripCount": "2",
                "Latency": "40",
                "PipelineII": "",
                "PipelineDepth": "20"
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "106",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "639",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_wrapper": {
        "Latency": {
          "LatencyBest": "1778",
          "LatencyAvg": "1778",
          "LatencyWorst": "1778",
          "PipelineII": "1778",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "111",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "700",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_849_1_VITIS_LOOP_851_2",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "198",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.967"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_927_2_VITIS_LOOP_929_3",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_boundary_wrapper_6": {
        "Latency": {
          "LatencyBest": "1441",
          "LatencyAvg": "1441",
          "LatencyWorst": "1441",
          "PipelineII": "1441",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1000_1_VITIS_LOOP_1001_2",
            "TripCount": "16",
            "Latency": "1440",
            "PipelineII": "",
            "PipelineDepth": "90"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "88",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "503",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L1_out_wrapper_7": {
        "Latency": {
          "LatencyBest": "1778",
          "LatencyAvg": "1778",
          "LatencyWorst": "1778",
          "PipelineII": "1778",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "FF": "111",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "700",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L2_out_boundary": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "514",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.810"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "97",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.810"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "87",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.810"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "87",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L2_out": {
        "Latency": {
          "LatencyBest": "1153",
          "LatencyAvg": "1153",
          "LatencyWorst": "1153",
          "PipelineII": "1153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.810"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3",
            "TripCount": "32",
            "Latency": "1152",
            "PipelineII": "",
            "PipelineDepth": "36"
          }],
        "Area": {
          "FF": "48",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "376",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L3_out": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.810"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "C_drain_IO_L3_out_serialize": {
        "Latency": {
          "LatencyBest": "1032",
          "LatencyAvg": "1032",
          "LatencyWorst": "1032",
          "PipelineII": "1032",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1164_1",
            "TripCount": "256",
            "Latency": "1030",
            "PipelineII": "4",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "725",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "274",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel0": {
        "Latency": {
          "LatencyBest": "32801",
          "LatencyAvg": "32801",
          "LatencyWorst": "33784",
          "PipelineIIMin": "32787",
          "PipelineIIMax": "33776",
          "PipelineII": "32787 ~ 33776",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "BRAM_18K": "174",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "4",
          "DSP": "40",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "29216",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "27120",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-12 16:27:09 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1.1"
  }
}
