// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pfb_multichannel_decimate_pfb (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        stream_read_to_compute_dout,
        stream_read_to_compute_num_data_valid,
        stream_read_to_compute_fifo_cap,
        stream_read_to_compute_empty_n,
        stream_read_to_compute_read,
        stream_compute_to_fft_din,
        stream_compute_to_fft_num_data_valid,
        stream_compute_to_fft_fifo_cap,
        stream_compute_to_fft_full_n,
        stream_compute_to_fft_write,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        coeff
);

parameter    ap_ST_fsm_state1 = 75'd1;
parameter    ap_ST_fsm_state2 = 75'd2;
parameter    ap_ST_fsm_state3 = 75'd4;
parameter    ap_ST_fsm_state4 = 75'd8;
parameter    ap_ST_fsm_state5 = 75'd16;
parameter    ap_ST_fsm_state6 = 75'd32;
parameter    ap_ST_fsm_state7 = 75'd64;
parameter    ap_ST_fsm_state8 = 75'd128;
parameter    ap_ST_fsm_state9 = 75'd256;
parameter    ap_ST_fsm_state10 = 75'd512;
parameter    ap_ST_fsm_state11 = 75'd1024;
parameter    ap_ST_fsm_state12 = 75'd2048;
parameter    ap_ST_fsm_state13 = 75'd4096;
parameter    ap_ST_fsm_state14 = 75'd8192;
parameter    ap_ST_fsm_state15 = 75'd16384;
parameter    ap_ST_fsm_state16 = 75'd32768;
parameter    ap_ST_fsm_state17 = 75'd65536;
parameter    ap_ST_fsm_state18 = 75'd131072;
parameter    ap_ST_fsm_state19 = 75'd262144;
parameter    ap_ST_fsm_state20 = 75'd524288;
parameter    ap_ST_fsm_state21 = 75'd1048576;
parameter    ap_ST_fsm_state22 = 75'd2097152;
parameter    ap_ST_fsm_state23 = 75'd4194304;
parameter    ap_ST_fsm_state24 = 75'd8388608;
parameter    ap_ST_fsm_state25 = 75'd16777216;
parameter    ap_ST_fsm_state26 = 75'd33554432;
parameter    ap_ST_fsm_state27 = 75'd67108864;
parameter    ap_ST_fsm_state28 = 75'd134217728;
parameter    ap_ST_fsm_state29 = 75'd268435456;
parameter    ap_ST_fsm_state30 = 75'd536870912;
parameter    ap_ST_fsm_state31 = 75'd1073741824;
parameter    ap_ST_fsm_state32 = 75'd2147483648;
parameter    ap_ST_fsm_state33 = 75'd4294967296;
parameter    ap_ST_fsm_state34 = 75'd8589934592;
parameter    ap_ST_fsm_state35 = 75'd17179869184;
parameter    ap_ST_fsm_state36 = 75'd34359738368;
parameter    ap_ST_fsm_state37 = 75'd68719476736;
parameter    ap_ST_fsm_state38 = 75'd137438953472;
parameter    ap_ST_fsm_state39 = 75'd274877906944;
parameter    ap_ST_fsm_state40 = 75'd549755813888;
parameter    ap_ST_fsm_state41 = 75'd1099511627776;
parameter    ap_ST_fsm_state42 = 75'd2199023255552;
parameter    ap_ST_fsm_state43 = 75'd4398046511104;
parameter    ap_ST_fsm_state44 = 75'd8796093022208;
parameter    ap_ST_fsm_state45 = 75'd17592186044416;
parameter    ap_ST_fsm_state46 = 75'd35184372088832;
parameter    ap_ST_fsm_state47 = 75'd70368744177664;
parameter    ap_ST_fsm_state48 = 75'd140737488355328;
parameter    ap_ST_fsm_state49 = 75'd281474976710656;
parameter    ap_ST_fsm_state50 = 75'd562949953421312;
parameter    ap_ST_fsm_state51 = 75'd1125899906842624;
parameter    ap_ST_fsm_state52 = 75'd2251799813685248;
parameter    ap_ST_fsm_state53 = 75'd4503599627370496;
parameter    ap_ST_fsm_state54 = 75'd9007199254740992;
parameter    ap_ST_fsm_state55 = 75'd18014398509481984;
parameter    ap_ST_fsm_state56 = 75'd36028797018963968;
parameter    ap_ST_fsm_state57 = 75'd72057594037927936;
parameter    ap_ST_fsm_state58 = 75'd144115188075855872;
parameter    ap_ST_fsm_state59 = 75'd288230376151711744;
parameter    ap_ST_fsm_state60 = 75'd576460752303423488;
parameter    ap_ST_fsm_state61 = 75'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 75'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 75'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 75'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 75'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 75'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 75'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 75'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 75'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 75'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 75'd1180591620717411303424;
parameter    ap_ST_fsm_pp0_stage0 = 75'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 75'd4722366482869645213696;
parameter    ap_ST_fsm_pp1_stage0 = 75'd9444732965739290427392;
parameter    ap_ST_fsm_state82 = 75'd18889465931478580854784;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [127:0] stream_read_to_compute_dout;
input  [12:0] stream_read_to_compute_num_data_valid;
input  [12:0] stream_read_to_compute_fifo_cap;
input   stream_read_to_compute_empty_n;
output   stream_read_to_compute_read;
output  [127:0] stream_compute_to_fft_din;
input  [12:0] stream_compute_to_fft_num_data_valid;
input  [12:0] stream_compute_to_fft_fifo_cap;
input   stream_compute_to_fft_full_n;
output   stream_compute_to_fft_write;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [15:0] m_axi_gmem_WDATA;
output  [1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [15:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [9:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] coeff;

reg ap_done;
reg ap_idle;
reg start_write;
reg stream_read_to_compute_read;
reg stream_compute_to_fft_write;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [74:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [0:0] coeff_loaded;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0;
reg   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1;
reg   [1:0] write_bank_idx;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0;
reg    stream_read_to_compute_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage0;
reg    stream_compute_to_fft_blk_n;
reg    ap_enable_reg_pp1_iter6;
reg    gmem_blk_n_AR;
wire   [0:0] coeff_loaded_load_load_fu_1024_p1;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg   [11:0] i353_reg_958;
reg   [12:0] phi_urem_reg_969;
reg   [25:0] phi_mul_reg_980;
reg   [9:0] k354_reg_991;
reg   [10:0] phi_urem357_reg_1002;
reg   [21:0] phi_mul355_reg_1013;
reg   [0:0] coeff_loaded_load_reg_2579;
reg    ap_block_state1;
reg    ap_block_state1_io;
wire   [2:0] trunc_ln23_fu_1049_p1;
reg   [2:0] trunc_ln23_reg_2589;
reg    ap_block_state72_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] gmem_addr_read_reg_2593;
wire   [11:0] i_fu_1053_p2;
reg   [11:0] i_reg_2602;
wire   [12:0] select_ln23_fu_1071_p3;
reg   [12:0] select_ln23_reg_2607;
wire   [0:0] icmp_ln23_fu_1079_p2;
reg   [0:0] icmp_ln23_reg_2612;
wire   [25:0] add_ln23_1_fu_1085_p2;
reg    ap_enable_reg_pp0_iter1;
reg   [1:0] write_bank_idx_load_load_fu_1116_p1;
reg   [1:0] write_bank_idx_load_reg_2621;
wire    ap_CS_fsm_state74;
wire   [2:0] trunc_ln30_fu_1176_p1;
reg   [2:0] trunc_ln30_reg_2649;
reg    ap_block_state75_pp1_stage0_iter0;
reg    ap_block_state81_pp1_stage0_iter6;
reg    ap_block_pp1_stage0_11001;
reg   [2:0] trunc_ln30_reg_2649_pp1_iter1_reg;
reg   [2:0] trunc_ln30_reg_2649_pp1_iter2_reg;
wire   [15:0] input_pack_i_fu_1180_p1;
reg  signed [15:0] input_pack_i_reg_2657;
reg  signed [15:0] input_pack_i_reg_2657_pp1_iter1_reg;
reg  signed [15:0] input_pack_q_reg_2662;
reg  signed [15:0] input_pack_q_reg_2662_pp1_iter1_reg;
reg  signed [15:0] input_pack_i_4_reg_2667;
reg  signed [15:0] input_pack_i_4_reg_2667_pp1_iter1_reg;
reg  signed [15:0] input_pack_q_4_reg_2672;
reg  signed [15:0] input_pack_q_4_reg_2672_pp1_iter1_reg;
reg  signed [15:0] input_pack_i_5_reg_2677;
reg  signed [15:0] input_pack_i_5_reg_2677_pp1_iter1_reg;
reg  signed [15:0] input_pack_q_5_reg_2682;
reg  signed [15:0] input_pack_q_5_reg_2682_pp1_iter1_reg;
reg  signed [15:0] input_pack_i_6_reg_2687;
reg  signed [15:0] input_pack_i_6_reg_2687_pp1_iter1_reg;
reg  signed [15:0] input_pack_i_6_reg_2687_pp1_iter2_reg;
reg  signed [15:0] input_pack_q_6_reg_2692;
reg  signed [15:0] input_pack_q_6_reg_2692_pp1_iter1_reg;
reg  signed [15:0] input_pack_q_6_reg_2692_pp1_iter2_reg;
reg   [8:0] tmp_2_reg_2857;
reg   [8:0] tmp_2_reg_2857_pp1_iter1_reg;
reg   [9:0] tmp_3_reg_2862;
reg   [9:0] tmp_3_reg_2862_pp1_iter1_reg;
reg   [9:0] tmp_4_reg_2867;
wire   [9:0] k_fu_1350_p2;
reg   [9:0] k_reg_2872;
wire   [10:0] select_ln51_fu_1368_p3;
reg   [10:0] select_ln51_reg_2877;
wire   [0:0] icmp_ln30_fu_1376_p2;
reg   [0:0] icmp_ln30_reg_2882;
reg   [0:0] icmp_ln30_reg_2882_pp1_iter1_reg;
wire   [21:0] add_ln30_1_fu_1382_p2;
reg   [21:0] add_ln30_1_reg_2886;
reg    ap_enable_reg_pp1_iter1;
wire   [15:0] sample_i_1_fu_1415_p11;
reg   [15:0] sample_i_1_reg_2941;
reg   [15:0] sample_i_1_reg_2941_pp1_iter2_reg;
reg  signed [15:0] sample_i_1_reg_2941_pp1_iter3_reg;
wire   [15:0] sample_i_2_fu_1438_p11;
reg   [15:0] sample_i_2_reg_2946;
reg   [15:0] sample_i_2_reg_2946_pp1_iter2_reg;
reg  signed [15:0] sample_i_2_reg_2946_pp1_iter3_reg;
wire   [15:0] sample_i_3_fu_1461_p11;
reg  signed [15:0] sample_i_3_reg_2951;
wire   [15:0] sample_i_5_fu_1484_p11;
reg   [15:0] sample_i_5_reg_2956;
reg   [15:0] sample_i_5_reg_2956_pp1_iter2_reg;
reg  signed [15:0] sample_i_5_reg_2956_pp1_iter3_reg;
wire   [15:0] sample_i_6_fu_1507_p11;
reg   [15:0] sample_i_6_reg_2961;
reg   [15:0] sample_i_6_reg_2961_pp1_iter2_reg;
reg  signed [15:0] sample_i_6_reg_2961_pp1_iter3_reg;
wire   [15:0] sample_i_7_fu_1530_p11;
reg  signed [15:0] sample_i_7_reg_2966;
wire   [15:0] sample_i_9_fu_1553_p11;
reg   [15:0] sample_i_9_reg_2971;
reg   [15:0] sample_i_9_reg_2971_pp1_iter2_reg;
reg  signed [15:0] sample_i_9_reg_2971_pp1_iter3_reg;
wire   [15:0] sample_i_fu_1576_p11;
reg   [15:0] sample_i_reg_2976;
reg   [15:0] sample_i_reg_2976_pp1_iter2_reg;
reg  signed [15:0] sample_i_reg_2976_pp1_iter3_reg;
wire   [15:0] sample_i_16_fu_1599_p11;
reg  signed [15:0] sample_i_16_reg_2981;
wire   [15:0] sample_i_10_fu_1622_p11;
reg   [15:0] sample_i_10_reg_2986;
reg   [15:0] sample_i_10_reg_2986_pp1_iter2_reg;
reg  signed [15:0] sample_i_10_reg_2986_pp1_iter3_reg;
wire   [15:0] sample_i_11_fu_1645_p11;
reg   [15:0] sample_i_11_reg_2991;
reg   [15:0] sample_i_11_reg_2991_pp1_iter2_reg;
reg  signed [15:0] sample_i_11_reg_2991_pp1_iter3_reg;
wire   [15:0] sample_i_13_fu_1668_p11;
reg  signed [15:0] sample_i_13_reg_2996;
wire   [15:0] sample_q_1_fu_1691_p11;
reg   [15:0] sample_q_1_reg_3001;
reg   [15:0] sample_q_1_reg_3001_pp1_iter2_reg;
reg  signed [15:0] sample_q_1_reg_3001_pp1_iter3_reg;
wire   [15:0] sample_q_2_fu_1714_p11;
reg   [15:0] sample_q_2_reg_3006;
reg   [15:0] sample_q_2_reg_3006_pp1_iter2_reg;
reg  signed [15:0] sample_q_2_reg_3006_pp1_iter3_reg;
wire   [15:0] sample_q_3_fu_1737_p11;
reg  signed [15:0] sample_q_3_reg_3011;
wire   [15:0] sample_q_5_fu_1760_p11;
reg   [15:0] sample_q_5_reg_3016;
reg   [15:0] sample_q_5_reg_3016_pp1_iter2_reg;
reg  signed [15:0] sample_q_5_reg_3016_pp1_iter3_reg;
wire   [15:0] sample_q_6_fu_1783_p11;
reg   [15:0] sample_q_6_reg_3021;
reg   [15:0] sample_q_6_reg_3021_pp1_iter2_reg;
reg  signed [15:0] sample_q_6_reg_3021_pp1_iter3_reg;
wire   [15:0] sample_q_7_fu_1806_p11;
reg  signed [15:0] sample_q_7_reg_3026;
wire   [15:0] sample_q_9_fu_1829_p11;
reg   [15:0] sample_q_9_reg_3031;
reg   [15:0] sample_q_9_reg_3031_pp1_iter2_reg;
reg  signed [15:0] sample_q_9_reg_3031_pp1_iter3_reg;
wire   [15:0] sample_q_fu_1852_p11;
reg   [15:0] sample_q_reg_3036;
reg   [15:0] sample_q_reg_3036_pp1_iter2_reg;
reg  signed [15:0] sample_q_reg_3036_pp1_iter3_reg;
wire   [15:0] sample_q_16_fu_1875_p11;
reg  signed [15:0] sample_q_16_reg_3041;
wire   [15:0] sample_q_10_fu_1898_p11;
reg   [15:0] sample_q_10_reg_3046;
reg   [15:0] sample_q_10_reg_3046_pp1_iter2_reg;
reg  signed [15:0] sample_q_10_reg_3046_pp1_iter3_reg;
wire   [15:0] sample_q_11_fu_1921_p11;
reg   [15:0] sample_q_11_reg_3051;
reg   [15:0] sample_q_11_reg_3051_pp1_iter2_reg;
reg  signed [15:0] sample_q_11_reg_3051_pp1_iter3_reg;
wire   [15:0] sample_q_13_fu_1944_p11;
reg  signed [15:0] sample_q_13_reg_3056;
wire  signed [30:0] sext_ln54_fu_1994_p1;
reg  signed [30:0] sext_ln54_reg_3061;
wire  signed [30:0] sext_ln54_10_fu_2062_p1;
wire   [15:0] w_1_fu_2087_p13;
reg   [15:0] w_1_reg_3205;
wire   [15:0] w_2_fu_2114_p13;
reg   [15:0] w_2_reg_3210;
wire   [30:0] mul_ln55_3_fu_2144_p2;
reg   [30:0] mul_ln55_3_reg_3215;
reg   [30:0] mul_ln55_3_reg_3215_pp1_iter4_reg;
wire   [30:0] mul_ln51_3_fu_2152_p2;
reg   [30:0] mul_ln51_3_reg_3220;
reg   [30:0] mul_ln51_3_reg_3220_pp1_iter4_reg;
wire  signed [30:0] mul_ln51_4_fu_2163_p2;
wire  signed [30:0] mul_ln51_5_fu_2175_p2;
wire  signed [30:0] mul_ln51_6_fu_2184_p2;
wire  signed [30:0] mul_ln51_7_fu_2193_p2;
wire  signed [30:0] mul_ln51_8_fu_2202_p2;
wire  signed [30:0] mul_ln51_9_fu_2211_p2;
wire   [30:0] mul_ln51_10_fu_2220_p2;
reg   [30:0] mul_ln51_10_reg_3255;
wire  signed [30:0] mul_ln51_11_fu_2229_p2;
wire  signed [30:0] mul_ln51_12_fu_2238_p2;
wire  signed [30:0] mul_ln51_13_fu_2247_p2;
wire  signed [30:0] mul_ln51_14_fu_2256_p2;
wire  signed [30:0] mul_ln51_15_fu_2265_p2;
wire  signed [30:0] mul_ln51_16_fu_2274_p2;
wire  signed [30:0] mul_ln51_17_fu_2283_p2;
wire   [30:0] mul_ln51_18_fu_2292_p2;
reg   [30:0] mul_ln51_18_reg_3295;
wire  signed [30:0] mul_ln51_19_fu_2301_p2;
reg   [15:0] result_pack_i_1_reg_3305;
reg   [15:0] result_pack_i_2_reg_3310;
reg   [15:0] result_pack_i_3_reg_3315;
reg   [15:0] result_pack_q_1_reg_3320;
reg   [15:0] result_pack_q_2_reg_3325;
reg   [15:0] result_pack_q_3_reg_3330;
reg   [15:0] result_pack_i_reg_3335;
reg   [15:0] result_pack_q_reg_3340;
wire    ap_CS_fsm_state71;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg   [11:0] ap_phi_mux_i353_phi_fu_962_p4;
reg   [12:0] ap_phi_mux_phi_urem_phi_fu_973_p4;
reg   [9:0] ap_phi_mux_k354_phi_fu_995_p4;
reg   [10:0] ap_phi_mux_phi_urem357_phi_fu_1006_p4;
reg   [21:0] ap_phi_mux_phi_mul355_phi_fu_1017_p4;
wire   [63:0] zext_ln23_fu_1101_p1;
wire   [63:0] zext_ln30_fu_1124_p1;
wire   [63:0] zext_ln30_1_fu_1398_p1;
wire   [63:0] zext_ln52_2_fu_1407_p1;
wire   [63:0] zext_ln52_fu_2004_p1;
wire   [63:0] zext_ln52_1_fu_2012_p1;
wire  signed [63:0] sext_ln23_fu_1038_p1;
wire   [1:0] add_ln64_fu_2442_p2;
wire    ap_CS_fsm_state82;
reg    ap_block_pp1_stage0_01001;
wire   [62:0] trunc_ln_fu_1028_p4;
wire   [12:0] add_ln23_2_fu_1059_p2;
wire   [0:0] icmp_ln23_1_fu_1065_p2;
wire   [9:0] tmp_fu_1091_p4;
wire   [10:0] zext_ln6_fu_1120_p1;
wire  signed [10:0] xor_ln_fu_1160_p3;
wire   [10:0] mul_ln52_fu_1290_p0;
wire   [12:0] mul_ln52_fu_1290_p1;
wire   [22:0] mul_ln52_fu_1290_p2;
wire   [11:0] zext_ln52_4_cast_fu_1168_p3;
wire   [11:0] mul_ln52_1_fu_1310_p0;
wire   [13:0] mul_ln52_1_fu_1310_p1;
wire   [24:0] mul_ln52_1_fu_1310_p2;
wire  signed [11:0] sext_ln52_fu_1326_p1;
wire   [11:0] mul_ln52_2_fu_1334_p0;
wire   [13:0] mul_ln52_2_fu_1334_p1;
wire   [24:0] mul_ln52_2_fu_1334_p2;
wire   [10:0] add_ln51_fu_1356_p2;
wire   [0:0] icmp_ln51_fu_1362_p2;
wire   [7:0] tmp_1_fu_1388_p4;
wire   [15:0] sample_i_1_fu_1415_p9;
wire   [15:0] sample_i_2_fu_1438_p9;
wire   [15:0] sample_i_3_fu_1461_p9;
wire   [15:0] sample_i_5_fu_1484_p9;
wire   [15:0] sample_i_6_fu_1507_p9;
wire   [15:0] sample_i_7_fu_1530_p9;
wire   [15:0] sample_i_9_fu_1553_p9;
wire   [15:0] sample_i_fu_1576_p9;
wire   [15:0] sample_i_16_fu_1599_p9;
wire   [15:0] sample_i_10_fu_1622_p9;
wire   [15:0] sample_i_11_fu_1645_p9;
wire   [15:0] sample_i_13_fu_1668_p9;
wire   [15:0] sample_q_1_fu_1691_p9;
wire   [15:0] sample_q_2_fu_1714_p9;
wire   [15:0] sample_q_3_fu_1737_p9;
wire   [15:0] sample_q_5_fu_1760_p9;
wire   [15:0] sample_q_6_fu_1783_p9;
wire   [15:0] sample_q_7_fu_1806_p9;
wire   [15:0] sample_q_9_fu_1829_p9;
wire   [15:0] sample_q_fu_1852_p9;
wire   [15:0] sample_q_16_fu_1875_p9;
wire   [15:0] sample_q_10_fu_1898_p9;
wire   [15:0] sample_q_11_fu_1921_p9;
wire   [15:0] sample_q_13_fu_1944_p9;
wire   [15:0] w_fu_1967_p11;
wire   [15:0] w_fu_1967_p13;
wire   [15:0] w_3_fu_2020_p11;
wire   [15:0] w_3_fu_2020_p13;
wire   [15:0] w_1_fu_2087_p11;
wire   [15:0] w_2_fu_2114_p11;
wire  signed [15:0] mul_ln55_3_fu_2144_p0;
wire  signed [15:0] mul_ln51_3_fu_2152_p0;
wire  signed [15:0] mul_ln51_4_fu_2163_p1;
wire  signed [30:0] sext_ln54_6_fu_2160_p1;
wire  signed [15:0] mul_ln51_5_fu_2175_p1;
wire  signed [30:0] sext_ln54_8_fu_2172_p1;
wire  signed [15:0] mul_ln51_6_fu_2184_p1;
wire  signed [15:0] mul_ln51_7_fu_2193_p1;
wire  signed [15:0] mul_ln51_8_fu_2202_p1;
wire  signed [15:0] mul_ln51_9_fu_2211_p1;
wire  signed [15:0] mul_ln51_10_fu_2220_p1;
wire  signed [15:0] mul_ln51_11_fu_2229_p1;
wire  signed [15:0] mul_ln51_12_fu_2238_p1;
wire  signed [15:0] mul_ln51_13_fu_2247_p1;
wire  signed [15:0] mul_ln51_14_fu_2256_p1;
wire  signed [15:0] mul_ln51_15_fu_2265_p1;
wire  signed [15:0] mul_ln51_16_fu_2274_p1;
wire  signed [15:0] mul_ln51_17_fu_2283_p1;
wire  signed [15:0] mul_ln51_18_fu_2292_p1;
wire  signed [15:0] mul_ln51_19_fu_2301_p1;
wire  signed [30:0] grp_fu_2507_p3;
wire  signed [30:0] grp_fu_2453_p3;
(* use_dsp48 = "no" *) wire   [30:0] tmp2_fu_2307_p2;
wire  signed [30:0] grp_fu_2516_p3;
wire  signed [30:0] grp_fu_2471_p3;
(* use_dsp48 = "no" *) wire   [30:0] tmp6_fu_2321_p2;
wire  signed [30:0] grp_fu_2525_p3;
wire  signed [30:0] grp_fu_2489_p3;
(* use_dsp48 = "no" *) wire   [30:0] tmp10_fu_2335_p2;
wire  signed [30:0] grp_fu_2534_p3;
wire  signed [30:0] grp_fu_2462_p3;
(* use_dsp48 = "no" *) wire   [30:0] tmp14_fu_2349_p2;
wire  signed [30:0] grp_fu_2543_p3;
wire  signed [30:0] grp_fu_2480_p3;
(* use_dsp48 = "no" *) wire   [30:0] tmp18_fu_2363_p2;
wire  signed [30:0] grp_fu_2552_p3;
wire  signed [30:0] grp_fu_2498_p3;
(* use_dsp48 = "no" *) wire   [30:0] tmp22_fu_2377_p2;
wire  signed [30:0] grp_fu_2561_p3;
wire   [30:0] tmp36_fu_2391_p2;
wire  signed [30:0] grp_fu_2570_p3;
wire   [30:0] tmp38_fu_2400_p2;
(* use_dsp48 = "no" *) wire   [30:0] tmp26_fu_2395_p2;
(* use_dsp48 = "no" *) wire   [30:0] tmp30_fu_2404_p2;
wire  signed [15:0] grp_fu_2453_p0;
wire  signed [15:0] grp_fu_2462_p0;
wire  signed [15:0] grp_fu_2471_p0;
wire  signed [15:0] grp_fu_2480_p0;
wire  signed [15:0] grp_fu_2489_p0;
wire  signed [15:0] grp_fu_2498_p0;
wire  signed [15:0] grp_fu_2507_p1;
wire  signed [15:0] grp_fu_2516_p1;
wire  signed [15:0] grp_fu_2525_p1;
wire  signed [15:0] grp_fu_2534_p1;
wire  signed [15:0] grp_fu_2543_p1;
wire  signed [15:0] grp_fu_2552_p1;
wire  signed [15:0] grp_fu_2561_p1;
wire  signed [15:0] grp_fu_2570_p1;
reg    grp_fu_2453_ce;
reg    grp_fu_2462_ce;
reg    grp_fu_2471_ce;
reg    grp_fu_2480_ce;
reg    grp_fu_2489_ce;
reg    grp_fu_2498_ce;
reg    grp_fu_2507_ce;
reg    grp_fu_2516_ce;
reg    grp_fu_2525_ce;
reg    grp_fu_2534_ce;
reg    grp_fu_2543_ce;
reg    grp_fu_2552_ce;
reg    grp_fu_2561_ce;
reg    grp_fu_2570_ce;
reg   [74:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state82_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [24:0] mul_ln52_1_fu_1310_p00;
wire   [24:0] mul_ln52_2_fu_1334_p00;
wire   [22:0] mul_ln52_fu_1290_p00;
reg    ap_condition_1024;
wire   [1:0] sample_i_1_fu_1415_p1;
wire  signed [1:0] sample_i_1_fu_1415_p3;
wire  signed [1:0] sample_i_1_fu_1415_p5;
wire   [1:0] sample_i_1_fu_1415_p7;
wire  signed [1:0] sample_i_2_fu_1438_p1;
wire  signed [1:0] sample_i_2_fu_1438_p3;
wire   [1:0] sample_i_2_fu_1438_p5;
wire   [1:0] sample_i_2_fu_1438_p7;
wire  signed [1:0] sample_i_3_fu_1461_p1;
wire   [1:0] sample_i_3_fu_1461_p3;
wire   [1:0] sample_i_3_fu_1461_p5;
wire  signed [1:0] sample_i_3_fu_1461_p7;
wire   [1:0] sample_i_5_fu_1484_p1;
wire  signed [1:0] sample_i_5_fu_1484_p3;
wire  signed [1:0] sample_i_5_fu_1484_p5;
wire   [1:0] sample_i_5_fu_1484_p7;
wire  signed [1:0] sample_i_6_fu_1507_p1;
wire  signed [1:0] sample_i_6_fu_1507_p3;
wire   [1:0] sample_i_6_fu_1507_p5;
wire   [1:0] sample_i_6_fu_1507_p7;
wire  signed [1:0] sample_i_7_fu_1530_p1;
wire   [1:0] sample_i_7_fu_1530_p3;
wire   [1:0] sample_i_7_fu_1530_p5;
wire  signed [1:0] sample_i_7_fu_1530_p7;
wire   [1:0] sample_i_9_fu_1553_p1;
wire  signed [1:0] sample_i_9_fu_1553_p3;
wire  signed [1:0] sample_i_9_fu_1553_p5;
wire   [1:0] sample_i_9_fu_1553_p7;
wire  signed [1:0] sample_i_fu_1576_p1;
wire  signed [1:0] sample_i_fu_1576_p3;
wire   [1:0] sample_i_fu_1576_p5;
wire   [1:0] sample_i_fu_1576_p7;
wire  signed [1:0] sample_i_16_fu_1599_p1;
wire   [1:0] sample_i_16_fu_1599_p3;
wire   [1:0] sample_i_16_fu_1599_p5;
wire  signed [1:0] sample_i_16_fu_1599_p7;
wire   [1:0] sample_i_10_fu_1622_p1;
wire  signed [1:0] sample_i_10_fu_1622_p3;
wire  signed [1:0] sample_i_10_fu_1622_p5;
wire   [1:0] sample_i_10_fu_1622_p7;
wire  signed [1:0] sample_i_11_fu_1645_p1;
wire  signed [1:0] sample_i_11_fu_1645_p3;
wire   [1:0] sample_i_11_fu_1645_p5;
wire   [1:0] sample_i_11_fu_1645_p7;
wire  signed [1:0] sample_i_13_fu_1668_p1;
wire   [1:0] sample_i_13_fu_1668_p3;
wire   [1:0] sample_i_13_fu_1668_p5;
wire  signed [1:0] sample_i_13_fu_1668_p7;
wire   [1:0] sample_q_1_fu_1691_p1;
wire  signed [1:0] sample_q_1_fu_1691_p3;
wire  signed [1:0] sample_q_1_fu_1691_p5;
wire   [1:0] sample_q_1_fu_1691_p7;
wire  signed [1:0] sample_q_2_fu_1714_p1;
wire  signed [1:0] sample_q_2_fu_1714_p3;
wire   [1:0] sample_q_2_fu_1714_p5;
wire   [1:0] sample_q_2_fu_1714_p7;
wire  signed [1:0] sample_q_3_fu_1737_p1;
wire   [1:0] sample_q_3_fu_1737_p3;
wire   [1:0] sample_q_3_fu_1737_p5;
wire  signed [1:0] sample_q_3_fu_1737_p7;
wire   [1:0] sample_q_5_fu_1760_p1;
wire  signed [1:0] sample_q_5_fu_1760_p3;
wire  signed [1:0] sample_q_5_fu_1760_p5;
wire   [1:0] sample_q_5_fu_1760_p7;
wire  signed [1:0] sample_q_6_fu_1783_p1;
wire  signed [1:0] sample_q_6_fu_1783_p3;
wire   [1:0] sample_q_6_fu_1783_p5;
wire   [1:0] sample_q_6_fu_1783_p7;
wire  signed [1:0] sample_q_7_fu_1806_p1;
wire   [1:0] sample_q_7_fu_1806_p3;
wire   [1:0] sample_q_7_fu_1806_p5;
wire  signed [1:0] sample_q_7_fu_1806_p7;
wire   [1:0] sample_q_9_fu_1829_p1;
wire  signed [1:0] sample_q_9_fu_1829_p3;
wire  signed [1:0] sample_q_9_fu_1829_p5;
wire   [1:0] sample_q_9_fu_1829_p7;
wire  signed [1:0] sample_q_fu_1852_p1;
wire  signed [1:0] sample_q_fu_1852_p3;
wire   [1:0] sample_q_fu_1852_p5;
wire   [1:0] sample_q_fu_1852_p7;
wire  signed [1:0] sample_q_16_fu_1875_p1;
wire   [1:0] sample_q_16_fu_1875_p3;
wire   [1:0] sample_q_16_fu_1875_p5;
wire  signed [1:0] sample_q_16_fu_1875_p7;
wire   [1:0] sample_q_10_fu_1898_p1;
wire  signed [1:0] sample_q_10_fu_1898_p3;
wire  signed [1:0] sample_q_10_fu_1898_p5;
wire   [1:0] sample_q_10_fu_1898_p7;
wire  signed [1:0] sample_q_11_fu_1921_p1;
wire  signed [1:0] sample_q_11_fu_1921_p3;
wire   [1:0] sample_q_11_fu_1921_p5;
wire   [1:0] sample_q_11_fu_1921_p7;
wire  signed [1:0] sample_q_13_fu_1944_p1;
wire   [1:0] sample_q_13_fu_1944_p3;
wire   [1:0] sample_q_13_fu_1944_p5;
wire  signed [1:0] sample_q_13_fu_1944_p7;
wire   [2:0] w_fu_1967_p1;
wire   [2:0] w_fu_1967_p3;
wire   [2:0] w_fu_1967_p5;
wire   [2:0] w_fu_1967_p7;
wire  signed [2:0] w_fu_1967_p9;
wire   [2:0] w_3_fu_2020_p1;
wire  signed [2:0] w_3_fu_2020_p3;
wire   [2:0] w_3_fu_2020_p5;
wire   [2:0] w_3_fu_2020_p7;
wire   [2:0] w_3_fu_2020_p9;
wire   [2:0] w_1_fu_2087_p1;
wire   [2:0] w_1_fu_2087_p3;
wire   [2:0] w_1_fu_2087_p5;
wire  signed [2:0] w_1_fu_2087_p7;
wire   [2:0] w_1_fu_2087_p9;
wire   [2:0] w_2_fu_2114_p1;
wire   [2:0] w_2_fu_2114_p3;
wire  signed [2:0] w_2_fu_2114_p5;
wire   [2:0] w_2_fu_2114_p7;
wire   [2:0] w_2_fu_2114_p9;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 75'd1;
#0 coeff_loaded = 1'd0;
#0 write_bank_idx = 2'd0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
end

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 820 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0),
    .d0(gmem_addr_read_reg_2593),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0),
    .address1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1),
    .ce1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1),
    .q1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 820 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0),
    .d0(gmem_addr_read_reg_2593),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0),
    .address1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1),
    .ce1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1),
    .q1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 820 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0),
    .d0(gmem_addr_read_reg_2593),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0),
    .address1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1),
    .ce1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1),
    .q1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 820 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0),
    .d0(gmem_addr_read_reg_2593),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0),
    .address1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1),
    .ce1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1),
    .q1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 820 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0),
    .d0(gmem_addr_read_reg_2593),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0),
    .address1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1),
    .ce1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1),
    .q1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0),
    .d0(input_pack_i_fu_1180_p1),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0),
    .d0(input_pack_i_fu_1180_p1),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0),
    .d0(input_pack_i_fu_1180_p1),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0),
    .d0(input_pack_i_fu_1180_p1),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0)
);

pfb_multichannel_decimate_pfb_decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memog8j #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0)
);

pfb_multichannel_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U18(
    .din0(mul_ln52_fu_1290_p0),
    .din1(mul_ln52_fu_1290_p1),
    .dout(mul_ln52_fu_1290_p2)
);

pfb_multichannel_mul_12ns_14ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 25 ))
mul_12ns_14ns_25_1_1_U19(
    .din0(mul_ln52_1_fu_1310_p0),
    .din1(mul_ln52_1_fu_1310_p1),
    .dout(mul_ln52_1_fu_1310_p2)
);

pfb_multichannel_mul_12ns_14ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 25 ))
mul_12ns_14ns_25_1_1_U20(
    .din0(mul_ln52_2_fu_1334_p0),
    .din1(mul_ln52_2_fu_1334_p1),
    .dout(mul_ln52_2_fu_1334_p2)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U21(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0),
    .def(sample_i_1_fu_1415_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_1_fu_1415_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U22(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0),
    .def(sample_i_2_fu_1438_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_2_fu_1438_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U23(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0),
    .def(sample_i_3_fu_1461_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_3_fu_1461_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U24(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0),
    .def(sample_i_5_fu_1484_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_5_fu_1484_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U25(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0),
    .def(sample_i_6_fu_1507_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_6_fu_1507_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U26(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0),
    .def(sample_i_7_fu_1530_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_7_fu_1530_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U27(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0),
    .def(sample_i_9_fu_1553_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_9_fu_1553_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U28(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0),
    .def(sample_i_fu_1576_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_fu_1576_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U29(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0),
    .def(sample_i_16_fu_1599_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_16_fu_1599_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U30(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0),
    .def(sample_i_10_fu_1622_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_10_fu_1622_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U31(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0),
    .def(sample_i_11_fu_1645_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_11_fu_1645_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U32(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0),
    .def(sample_i_13_fu_1668_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_i_13_fu_1668_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U33(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0),
    .def(sample_q_1_fu_1691_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_1_fu_1691_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U34(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0),
    .def(sample_q_2_fu_1714_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_2_fu_1714_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U35(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0),
    .def(sample_q_3_fu_1737_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_3_fu_1737_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U36(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0),
    .def(sample_q_5_fu_1760_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_5_fu_1760_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U37(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0),
    .def(sample_q_6_fu_1783_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_6_fu_1783_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U38(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0),
    .def(sample_q_7_fu_1806_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_7_fu_1806_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U39(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0),
    .def(sample_q_9_fu_1829_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_9_fu_1829_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U40(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0),
    .def(sample_q_fu_1852_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_fu_1852_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U41(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0),
    .def(sample_q_16_fu_1875_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_16_fu_1875_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U42(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0),
    .def(sample_q_10_fu_1898_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_10_fu_1898_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U43(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0),
    .def(sample_q_11_fu_1921_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_11_fu_1921_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U44(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0),
    .def(sample_q_13_fu_1944_p9),
    .sel(write_bank_idx_load_reg_2621),
    .dout(sample_q_13_fu_1944_p11)
);

pfb_multichannel_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U45(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1),
    .din4(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1),
    .def(w_fu_1967_p11),
    .sel(trunc_ln30_reg_2649_pp1_iter1_reg),
    .dout(w_fu_1967_p13)
);

pfb_multichannel_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h4 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h1 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h2 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U46(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q1),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q1),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q1),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q1),
    .din4(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q1),
    .def(w_3_fu_2020_p11),
    .sel(trunc_ln30_reg_2649_pp1_iter1_reg),
    .dout(w_3_fu_2020_p13)
);

pfb_multichannel_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h4 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h0 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U47(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0),
    .din4(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0),
    .def(w_1_fu_2087_p11),
    .sel(trunc_ln30_reg_2649_pp1_iter2_reg),
    .dout(w_1_fu_2087_p13)
);

pfb_multichannel_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h4 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h1 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U48(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0),
    .din4(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0),
    .def(w_2_fu_2114_p11),
    .sel(trunc_ln30_reg_2649_pp1_iter2_reg),
    .dout(w_2_fu_2114_p13)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U49(
    .din0(mul_ln55_3_fu_2144_p0),
    .din1(input_pack_i_6_reg_2687_pp1_iter2_reg),
    .dout(mul_ln55_3_fu_2144_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U50(
    .din0(mul_ln51_3_fu_2152_p0),
    .din1(input_pack_q_6_reg_2692_pp1_iter2_reg),
    .dout(mul_ln51_3_fu_2152_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U51(
    .din0(sample_i_1_reg_2941_pp1_iter3_reg),
    .din1(mul_ln51_4_fu_2163_p1),
    .dout(mul_ln51_4_fu_2163_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U52(
    .din0(sample_i_2_reg_2946_pp1_iter3_reg),
    .din1(mul_ln51_5_fu_2175_p1),
    .dout(mul_ln51_5_fu_2175_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U53(
    .din0(sample_i_5_reg_2956_pp1_iter3_reg),
    .din1(mul_ln51_6_fu_2184_p1),
    .dout(mul_ln51_6_fu_2184_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U54(
    .din0(sample_i_6_reg_2961_pp1_iter3_reg),
    .din1(mul_ln51_7_fu_2193_p1),
    .dout(mul_ln51_7_fu_2193_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U55(
    .din0(sample_i_9_reg_2971_pp1_iter3_reg),
    .din1(mul_ln51_8_fu_2202_p1),
    .dout(mul_ln51_8_fu_2202_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U56(
    .din0(sample_i_reg_2976_pp1_iter3_reg),
    .din1(mul_ln51_9_fu_2211_p1),
    .dout(mul_ln51_9_fu_2211_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U57(
    .din0(sample_i_10_reg_2986_pp1_iter3_reg),
    .din1(mul_ln51_10_fu_2220_p1),
    .dout(mul_ln51_10_fu_2220_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U58(
    .din0(sample_i_11_reg_2991_pp1_iter3_reg),
    .din1(mul_ln51_11_fu_2229_p1),
    .dout(mul_ln51_11_fu_2229_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U59(
    .din0(sample_q_1_reg_3001_pp1_iter3_reg),
    .din1(mul_ln51_12_fu_2238_p1),
    .dout(mul_ln51_12_fu_2238_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U60(
    .din0(sample_q_2_reg_3006_pp1_iter3_reg),
    .din1(mul_ln51_13_fu_2247_p1),
    .dout(mul_ln51_13_fu_2247_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U61(
    .din0(sample_q_5_reg_3016_pp1_iter3_reg),
    .din1(mul_ln51_14_fu_2256_p1),
    .dout(mul_ln51_14_fu_2256_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U62(
    .din0(sample_q_6_reg_3021_pp1_iter3_reg),
    .din1(mul_ln51_15_fu_2265_p1),
    .dout(mul_ln51_15_fu_2265_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U63(
    .din0(sample_q_9_reg_3031_pp1_iter3_reg),
    .din1(mul_ln51_16_fu_2274_p1),
    .dout(mul_ln51_16_fu_2274_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U64(
    .din0(sample_q_reg_3036_pp1_iter3_reg),
    .din1(mul_ln51_17_fu_2283_p1),
    .dout(mul_ln51_17_fu_2283_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U65(
    .din0(sample_q_10_reg_3046_pp1_iter3_reg),
    .din1(mul_ln51_18_fu_2292_p1),
    .dout(mul_ln51_18_fu_2292_p2)
);

pfb_multichannel_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U66(
    .din0(sample_q_11_reg_3051_pp1_iter3_reg),
    .din1(mul_ln51_19_fu_2301_p1),
    .dout(mul_ln51_19_fu_2301_p2)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2453_p0),
    .din1(input_pack_i_reg_2657_pp1_iter1_reg),
    .din2(mul_ln51_4_fu_2163_p2),
    .ce(grp_fu_2453_ce),
    .dout(grp_fu_2453_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2462_p0),
    .din1(input_pack_q_reg_2662_pp1_iter1_reg),
    .din2(mul_ln51_12_fu_2238_p2),
    .ce(grp_fu_2462_ce),
    .dout(grp_fu_2462_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2471_p0),
    .din1(input_pack_i_4_reg_2667_pp1_iter1_reg),
    .din2(mul_ln51_6_fu_2184_p2),
    .ce(grp_fu_2471_ce),
    .dout(grp_fu_2471_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2480_p0),
    .din1(input_pack_q_4_reg_2672_pp1_iter1_reg),
    .din2(mul_ln51_14_fu_2256_p2),
    .ce(grp_fu_2480_ce),
    .dout(grp_fu_2480_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2489_p0),
    .din1(input_pack_i_5_reg_2677_pp1_iter1_reg),
    .din2(mul_ln51_8_fu_2202_p2),
    .ce(grp_fu_2489_ce),
    .dout(grp_fu_2489_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2498_p0),
    .din1(input_pack_q_5_reg_2682_pp1_iter1_reg),
    .din2(mul_ln51_16_fu_2274_p2),
    .ce(grp_fu_2498_ce),
    .dout(grp_fu_2498_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_3_reg_2951),
    .din1(grp_fu_2507_p1),
    .din2(mul_ln51_5_fu_2175_p2),
    .ce(grp_fu_2507_ce),
    .dout(grp_fu_2507_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_7_reg_2966),
    .din1(grp_fu_2516_p1),
    .din2(mul_ln51_7_fu_2193_p2),
    .ce(grp_fu_2516_ce),
    .dout(grp_fu_2516_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_16_reg_2981),
    .din1(grp_fu_2525_p1),
    .din2(mul_ln51_9_fu_2211_p2),
    .ce(grp_fu_2525_ce),
    .dout(grp_fu_2525_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_3_reg_3011),
    .din1(grp_fu_2534_p1),
    .din2(mul_ln51_13_fu_2247_p2),
    .ce(grp_fu_2534_ce),
    .dout(grp_fu_2534_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_7_reg_3026),
    .din1(grp_fu_2543_p1),
    .din2(mul_ln51_15_fu_2265_p2),
    .ce(grp_fu_2543_ce),
    .dout(grp_fu_2543_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_16_reg_3041),
    .din1(grp_fu_2552_p1),
    .din2(mul_ln51_17_fu_2283_p2),
    .ce(grp_fu_2552_ce),
    .dout(grp_fu_2552_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_13_reg_2996),
    .din1(grp_fu_2561_p1),
    .din2(mul_ln51_11_fu_2229_p2),
    .ce(grp_fu_2561_ce),
    .dout(grp_fu_2561_p3)
);

pfb_multichannel_mac_muladd_16s_16s_31s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31s_31_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_13_reg_3056),
    .din1(grp_fu_2570_p1),
    .din2(mul_ln51_19_fu_2301_p2),
    .ce(grp_fu_2570_ce),
    .dout(grp_fu_2570_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state82)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state71)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state71)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state74)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end else if ((1'b1 == ap_CS_fsm_state74)) begin
            ap_enable_reg_pp1_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln23_reg_2612 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i353_reg_958 <= i_reg_2602;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        i353_reg_958 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln30_reg_2882 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        k354_reg_991 <= k_reg_2872;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        k354_reg_991 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln30_reg_2882_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        phi_mul355_reg_1013 <= add_ln30_1_reg_2886;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        phi_mul355_reg_1013 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln23_reg_2612 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_mul_reg_980 <= add_ln23_1_fu_1085_p2;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        phi_mul_reg_980 <= 26'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln30_reg_2882 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        phi_urem357_reg_1002 <= select_ln51_reg_2877;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        phi_urem357_reg_1002 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln23_reg_2612 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_urem_reg_969 <= select_ln23_reg_2607;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        phi_urem_reg_969 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln30_1_reg_2886 <= add_ln30_1_fu_1382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((coeff_loaded_load_reg_2579 == 1'd0) & (1'b1 == ap_CS_fsm_state74))) begin
        coeff_loaded <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state1_io) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        coeff_loaded_load_reg_2579 <= coeff_loaded;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_addr_read_reg_2593 <= m_axi_gmem_RDATA;
        icmp_ln23_reg_2612 <= icmp_ln23_fu_1079_p2;
        trunc_ln23_reg_2589 <= trunc_ln23_fu_1049_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_2602 <= i_fu_1053_p2;
        select_ln23_reg_2607 <= select_ln23_fu_1071_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln30_reg_2882 <= icmp_ln30_fu_1376_p2;
        icmp_ln30_reg_2882_pp1_iter1_reg <= icmp_ln30_reg_2882;
        input_pack_i_4_reg_2667 <= {{stream_read_to_compute_dout[47:32]}};
        input_pack_i_4_reg_2667_pp1_iter1_reg <= input_pack_i_4_reg_2667;
        input_pack_i_5_reg_2677 <= {{stream_read_to_compute_dout[79:64]}};
        input_pack_i_5_reg_2677_pp1_iter1_reg <= input_pack_i_5_reg_2677;
        input_pack_i_6_reg_2687 <= {{stream_read_to_compute_dout[111:96]}};
        input_pack_i_6_reg_2687_pp1_iter1_reg <= input_pack_i_6_reg_2687;
        input_pack_i_reg_2657 <= input_pack_i_fu_1180_p1;
        input_pack_i_reg_2657_pp1_iter1_reg <= input_pack_i_reg_2657;
        input_pack_q_4_reg_2672 <= {{stream_read_to_compute_dout[63:48]}};
        input_pack_q_4_reg_2672_pp1_iter1_reg <= input_pack_q_4_reg_2672;
        input_pack_q_5_reg_2682 <= {{stream_read_to_compute_dout[95:80]}};
        input_pack_q_5_reg_2682_pp1_iter1_reg <= input_pack_q_5_reg_2682;
        input_pack_q_6_reg_2692 <= {{stream_read_to_compute_dout[127:112]}};
        input_pack_q_6_reg_2692_pp1_iter1_reg <= input_pack_q_6_reg_2692;
        input_pack_q_reg_2662 <= {{stream_read_to_compute_dout[31:16]}};
        input_pack_q_reg_2662_pp1_iter1_reg <= input_pack_q_reg_2662;
        sample_i_10_reg_2986 <= sample_i_10_fu_1622_p11;
        sample_i_11_reg_2991 <= sample_i_11_fu_1645_p11;
        sample_i_13_reg_2996 <= sample_i_13_fu_1668_p11;
        sample_i_16_reg_2981 <= sample_i_16_fu_1599_p11;
        sample_i_1_reg_2941 <= sample_i_1_fu_1415_p11;
        sample_i_2_reg_2946 <= sample_i_2_fu_1438_p11;
        sample_i_3_reg_2951 <= sample_i_3_fu_1461_p11;
        sample_i_5_reg_2956 <= sample_i_5_fu_1484_p11;
        sample_i_6_reg_2961 <= sample_i_6_fu_1507_p11;
        sample_i_7_reg_2966 <= sample_i_7_fu_1530_p11;
        sample_i_9_reg_2971 <= sample_i_9_fu_1553_p11;
        sample_i_reg_2976 <= sample_i_fu_1576_p11;
        sample_q_10_reg_3046 <= sample_q_10_fu_1898_p11;
        sample_q_11_reg_3051 <= sample_q_11_fu_1921_p11;
        sample_q_13_reg_3056 <= sample_q_13_fu_1944_p11;
        sample_q_16_reg_3041 <= sample_q_16_fu_1875_p11;
        sample_q_1_reg_3001 <= sample_q_1_fu_1691_p11;
        sample_q_2_reg_3006 <= sample_q_2_fu_1714_p11;
        sample_q_3_reg_3011 <= sample_q_3_fu_1737_p11;
        sample_q_5_reg_3016 <= sample_q_5_fu_1760_p11;
        sample_q_6_reg_3021 <= sample_q_6_fu_1783_p11;
        sample_q_7_reg_3026 <= sample_q_7_fu_1806_p11;
        sample_q_9_reg_3031 <= sample_q_9_fu_1829_p11;
        sample_q_reg_3036 <= sample_q_fu_1852_p11;
        tmp_2_reg_2857 <= {{mul_ln52_fu_1290_p2[22:14]}};
        tmp_2_reg_2857_pp1_iter1_reg <= tmp_2_reg_2857;
        tmp_3_reg_2862 <= {{mul_ln52_1_fu_1310_p2[24:15]}};
        tmp_3_reg_2862_pp1_iter1_reg <= tmp_3_reg_2862;
        tmp_4_reg_2867 <= {{mul_ln52_2_fu_1334_p2[24:15]}};
        trunc_ln30_reg_2649 <= trunc_ln30_fu_1176_p1;
        trunc_ln30_reg_2649_pp1_iter1_reg <= trunc_ln30_reg_2649;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        input_pack_i_6_reg_2687_pp1_iter2_reg <= input_pack_i_6_reg_2687_pp1_iter1_reg;
        input_pack_q_6_reg_2692_pp1_iter2_reg <= input_pack_q_6_reg_2692_pp1_iter1_reg;
        mul_ln51_10_reg_3255 <= mul_ln51_10_fu_2220_p2;
        mul_ln51_18_reg_3295 <= mul_ln51_18_fu_2292_p2;
        mul_ln51_3_reg_3220 <= mul_ln51_3_fu_2152_p2;
        mul_ln51_3_reg_3220_pp1_iter4_reg <= mul_ln51_3_reg_3220;
        mul_ln55_3_reg_3215 <= mul_ln55_3_fu_2144_p2;
        mul_ln55_3_reg_3215_pp1_iter4_reg <= mul_ln55_3_reg_3215;
        result_pack_i_1_reg_3305 <= {{tmp2_fu_2307_p2[30:15]}};
        result_pack_i_2_reg_3310 <= {{tmp6_fu_2321_p2[30:15]}};
        result_pack_i_3_reg_3315 <= {{tmp10_fu_2335_p2[30:15]}};
        result_pack_i_reg_3335 <= {{tmp26_fu_2395_p2[30:15]}};
        result_pack_q_1_reg_3320 <= {{tmp14_fu_2349_p2[30:15]}};
        result_pack_q_2_reg_3325 <= {{tmp18_fu_2363_p2[30:15]}};
        result_pack_q_3_reg_3330 <= {{tmp22_fu_2377_p2[30:15]}};
        result_pack_q_reg_3340 <= {{tmp30_fu_2404_p2[30:15]}};
        sample_i_10_reg_2986_pp1_iter2_reg <= sample_i_10_reg_2986;
        sample_i_10_reg_2986_pp1_iter3_reg <= sample_i_10_reg_2986_pp1_iter2_reg;
        sample_i_11_reg_2991_pp1_iter2_reg <= sample_i_11_reg_2991;
        sample_i_11_reg_2991_pp1_iter3_reg <= sample_i_11_reg_2991_pp1_iter2_reg;
        sample_i_1_reg_2941_pp1_iter2_reg <= sample_i_1_reg_2941;
        sample_i_1_reg_2941_pp1_iter3_reg <= sample_i_1_reg_2941_pp1_iter2_reg;
        sample_i_2_reg_2946_pp1_iter2_reg <= sample_i_2_reg_2946;
        sample_i_2_reg_2946_pp1_iter3_reg <= sample_i_2_reg_2946_pp1_iter2_reg;
        sample_i_5_reg_2956_pp1_iter2_reg <= sample_i_5_reg_2956;
        sample_i_5_reg_2956_pp1_iter3_reg <= sample_i_5_reg_2956_pp1_iter2_reg;
        sample_i_6_reg_2961_pp1_iter2_reg <= sample_i_6_reg_2961;
        sample_i_6_reg_2961_pp1_iter3_reg <= sample_i_6_reg_2961_pp1_iter2_reg;
        sample_i_9_reg_2971_pp1_iter2_reg <= sample_i_9_reg_2971;
        sample_i_9_reg_2971_pp1_iter3_reg <= sample_i_9_reg_2971_pp1_iter2_reg;
        sample_i_reg_2976_pp1_iter2_reg <= sample_i_reg_2976;
        sample_i_reg_2976_pp1_iter3_reg <= sample_i_reg_2976_pp1_iter2_reg;
        sample_q_10_reg_3046_pp1_iter2_reg <= sample_q_10_reg_3046;
        sample_q_10_reg_3046_pp1_iter3_reg <= sample_q_10_reg_3046_pp1_iter2_reg;
        sample_q_11_reg_3051_pp1_iter2_reg <= sample_q_11_reg_3051;
        sample_q_11_reg_3051_pp1_iter3_reg <= sample_q_11_reg_3051_pp1_iter2_reg;
        sample_q_1_reg_3001_pp1_iter2_reg <= sample_q_1_reg_3001;
        sample_q_1_reg_3001_pp1_iter3_reg <= sample_q_1_reg_3001_pp1_iter2_reg;
        sample_q_2_reg_3006_pp1_iter2_reg <= sample_q_2_reg_3006;
        sample_q_2_reg_3006_pp1_iter3_reg <= sample_q_2_reg_3006_pp1_iter2_reg;
        sample_q_5_reg_3016_pp1_iter2_reg <= sample_q_5_reg_3016;
        sample_q_5_reg_3016_pp1_iter3_reg <= sample_q_5_reg_3016_pp1_iter2_reg;
        sample_q_6_reg_3021_pp1_iter2_reg <= sample_q_6_reg_3021;
        sample_q_6_reg_3021_pp1_iter3_reg <= sample_q_6_reg_3021_pp1_iter2_reg;
        sample_q_9_reg_3031_pp1_iter2_reg <= sample_q_9_reg_3031;
        sample_q_9_reg_3031_pp1_iter3_reg <= sample_q_9_reg_3031_pp1_iter2_reg;
        sample_q_reg_3036_pp1_iter2_reg <= sample_q_reg_3036;
        sample_q_reg_3036_pp1_iter3_reg <= sample_q_reg_3036_pp1_iter2_reg;
        sext_ln54_reg_3061 <= sext_ln54_fu_1994_p1;
        trunc_ln30_reg_2649_pp1_iter2_reg <= trunc_ln30_reg_2649_pp1_iter1_reg;
        w_1_reg_3205 <= w_1_fu_2087_p13;
        w_2_reg_3210 <= w_2_fu_2114_p13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        k_reg_2872 <= k_fu_1350_p2;
        select_ln51_reg_2877 <= select_ln51_fu_1368_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        write_bank_idx <= add_ln64_fu_2442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        write_bank_idx_load_load_fu_1116_p1 <= write_bank_idx;
        write_bank_idx_load_reg_2621 <= write_bank_idx_load_load_fu_1116_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state1_io) | (1'b1 == ap_block_state1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln23_fu_1079_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_1376_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln23_reg_2612 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i353_phi_fu_962_p4 = i_reg_2602;
    end else begin
        ap_phi_mux_i353_phi_fu_962_p4 = i353_reg_958;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln30_reg_2882 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_k354_phi_fu_995_p4 = k_reg_2872;
    end else begin
        ap_phi_mux_k354_phi_fu_995_p4 = k354_reg_991;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln30_reg_2882_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_phi_mul355_phi_fu_1017_p4 = add_ln30_1_reg_2886;
    end else begin
        ap_phi_mux_phi_mul355_phi_fu_1017_p4 = phi_mul355_reg_1013;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln30_reg_2882 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_phi_urem357_phi_fu_1006_p4 = select_ln51_reg_2877;
    end else begin
        ap_phi_mux_phi_urem357_phi_fu_1006_p4 = phi_urem357_reg_1002;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln23_reg_2612 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_phi_urem_phi_fu_973_p4 = select_ln23_reg_2607;
    end else begin
        ap_phi_mux_phi_urem_phi_fu_973_p4 = phi_urem_reg_969;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((write_bank_idx_load_reg_2621 == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = zext_ln52_1_fu_2012_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = zext_ln52_fu_2004_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = zext_ln23_fu_1101_p1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1024)) begin
        if ((trunc_ln30_reg_2649 == 3'd1)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 = zext_ln52_2_fu_1407_p1;
        end else if ((trunc_ln30_reg_2649 == 3'd3)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 = zext_ln30_1_fu_1398_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln23_reg_2589 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = zext_ln52_1_fu_2012_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = zext_ln52_fu_2004_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = zext_ln23_fu_1101_p1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1024)) begin
        if ((trunc_ln30_reg_2649 == 3'd0)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 = zext_ln52_2_fu_1407_p1;
        end else if ((trunc_ln30_reg_2649 == 3'd2)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 = zext_ln30_1_fu_1398_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln23_reg_2589 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = zext_ln52_1_fu_2012_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = zext_ln52_fu_2004_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = zext_ln23_fu_1101_p1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1024)) begin
        if ((trunc_ln30_reg_2649 == 3'd4)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 = zext_ln52_2_fu_1407_p1;
        end else if ((trunc_ln30_reg_2649 == 3'd1)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 = zext_ln30_1_fu_1398_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln23_reg_2589 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = zext_ln52_1_fu_2012_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = zext_ln52_fu_2004_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = zext_ln23_fu_1101_p1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1024)) begin
        if ((trunc_ln30_reg_2649 == 3'd3)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 = zext_ln52_2_fu_1407_p1;
        end else if ((trunc_ln30_reg_2649 == 3'd0)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 = zext_ln30_1_fu_1398_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln23_reg_2589 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = zext_ln52_1_fu_2012_p1;
    end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = zext_ln52_fu_2004_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = zext_ln23_fu_1101_p1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1024)) begin
        if ((trunc_ln30_reg_2649 == 3'd2)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 = zext_ln52_2_fu_1407_p1;
        end else if ((trunc_ln30_reg_2649 == 3'd4)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 = zext_ln30_1_fu_1398_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp1_iter2 == 1'b1) & (trunc_ln30_reg_2649_pp1_iter1_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (trunc_ln30_reg_2649 == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln23_reg_2589 == 3'd0) & ~(trunc_ln23_reg_2589 == 3'd1) & ~(trunc_ln23_reg_2589 == 3'd2) & ~(trunc_ln23_reg_2589 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (coeff_loaded == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2453_ce = 1'b1;
    end else begin
        grp_fu_2453_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2462_ce = 1'b1;
    end else begin
        grp_fu_2462_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2471_ce = 1'b1;
    end else begin
        grp_fu_2471_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2480_ce = 1'b1;
    end else begin
        grp_fu_2480_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2489_ce = 1'b1;
    end else begin
        grp_fu_2489_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2498_ce = 1'b1;
    end else begin
        grp_fu_2498_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2507_ce = 1'b1;
    end else begin
        grp_fu_2507_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2516_ce = 1'b1;
    end else begin
        grp_fu_2516_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2525_ce = 1'b1;
    end else begin
        grp_fu_2525_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2534_ce = 1'b1;
    end else begin
        grp_fu_2534_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2543_ce = 1'b1;
    end else begin
        grp_fu_2543_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2552_ce = 1'b1;
    end else begin
        grp_fu_2552_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2561_ce = 1'b1;
    end else begin
        grp_fu_2561_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2570_ce = 1'b1;
    end else begin
        grp_fu_2570_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state1_io) | (1'b1 == ap_block_state1)) & (coeff_loaded == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        stream_compute_to_fft_blk_n = stream_compute_to_fft_full_n;
    end else begin
        stream_compute_to_fft_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        stream_compute_to_fft_write = 1'b1;
    end else begin
        stream_compute_to_fft_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        stream_read_to_compute_blk_n = stream_read_to_compute_empty_n;
    end else begin
        stream_read_to_compute_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        stream_read_to_compute_read = 1'b1;
    end else begin
        stream_read_to_compute_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b1 == ap_block_state1_io) | (1'b1 == ap_block_state1)) & (coeff_loaded_load_load_fu_1024_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else if ((~((1'b1 == ap_block_state1_io) | (1'b1 == ap_block_state1)) & (coeff_loaded == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_1_fu_1085_p2 = (phi_mul_reg_980 + 26'd13108);

assign add_ln23_2_fu_1059_p2 = (ap_phi_mux_phi_urem_phi_fu_973_p4 + 13'd1);

assign add_ln30_1_fu_1382_p2 = (ap_phi_mux_phi_mul355_phi_fu_1017_p4 + 22'd3277);

assign add_ln51_fu_1356_p2 = (ap_phi_mux_phi_urem357_phi_fu_1006_p4 + 11'd1);

assign add_ln64_fu_2442_p2 = (write_bank_idx_load_load_fu_1116_p1 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd74];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_block_state72_pp0_stage0_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_block_state72_pp0_stage0_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((1'b1 == ap_block_state81_pp1_stage0_iter6) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b1 == ap_block_state75_pp1_stage0_iter0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((1'b1 == ap_block_state81_pp1_stage0_iter6) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b1 == ap_block_state75_pp1_stage0_iter0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((1'b1 == ap_block_state81_pp1_stage0_iter6) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b1 == ap_block_state75_pp1_stage0_iter0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_io = ((coeff_loaded == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state72_pp0_stage0_iter0 = (m_axi_gmem_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state75_pp1_stage0_iter0 = (stream_read_to_compute_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state81_pp1_stage0_iter6 = (stream_compute_to_fft_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_1024 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign coeff_loaded_load_load_fu_1024_p1 = coeff_loaded;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0 = {{stream_read_to_compute_dout[95:80]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0 = {{stream_read_to_compute_dout[63:48]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0 = {{stream_read_to_compute_dout[63:48]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0 = {{stream_read_to_compute_dout[63:48]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0 = {{stream_read_to_compute_dout[63:48]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0 = {{stream_read_to_compute_dout[31:16]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0 = {{stream_read_to_compute_dout[31:16]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0 = {{stream_read_to_compute_dout[31:16]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0 = {{stream_read_to_compute_dout[31:16]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0 = {{stream_read_to_compute_dout[111:96]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0 = {{stream_read_to_compute_dout[111:96]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0 = {{stream_read_to_compute_dout[111:96]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0 = {{stream_read_to_compute_dout[111:96]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0 = {{stream_read_to_compute_dout[79:64]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0 = {{stream_read_to_compute_dout[79:64]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0 = {{stream_read_to_compute_dout[79:64]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0 = {{stream_read_to_compute_dout[79:64]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0 = {{stream_read_to_compute_dout[47:32]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0 = {{stream_read_to_compute_dout[47:32]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0 = {{stream_read_to_compute_dout[47:32]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0 = {{stream_read_to_compute_dout[47:32]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0 = {{stream_read_to_compute_dout[127:112]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0 = {{stream_read_to_compute_dout[127:112]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0 = {{stream_read_to_compute_dout[127:112]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0 = {{stream_read_to_compute_dout[127:112]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0 = {{stream_read_to_compute_dout[95:80]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0 = {{stream_read_to_compute_dout[95:80]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0 = zext_ln30_fu_1124_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0 = {{stream_read_to_compute_dout[95:80]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0 = zext_ln30_fu_1124_p1;

assign grp_fu_2453_p0 = sext_ln54_fu_1994_p1;

assign grp_fu_2462_p0 = sext_ln54_fu_1994_p1;

assign grp_fu_2471_p0 = sext_ln54_fu_1994_p1;

assign grp_fu_2480_p0 = sext_ln54_fu_1994_p1;

assign grp_fu_2489_p0 = sext_ln54_fu_1994_p1;

assign grp_fu_2498_p0 = sext_ln54_fu_1994_p1;

assign grp_fu_2507_p1 = sext_ln54_10_fu_2062_p1;

assign grp_fu_2516_p1 = sext_ln54_10_fu_2062_p1;

assign grp_fu_2525_p1 = sext_ln54_10_fu_2062_p1;

assign grp_fu_2534_p1 = sext_ln54_10_fu_2062_p1;

assign grp_fu_2543_p1 = sext_ln54_10_fu_2062_p1;

assign grp_fu_2552_p1 = sext_ln54_10_fu_2062_p1;

assign grp_fu_2561_p1 = sext_ln54_10_fu_2062_p1;

assign grp_fu_2570_p1 = sext_ln54_10_fu_2062_p1;

assign i_fu_1053_p2 = (ap_phi_mux_i353_phi_fu_962_p4 + 12'd1);

assign icmp_ln23_1_fu_1065_p2 = ((add_ln23_2_fu_1059_p2 < 13'd5) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1079_p2 = ((ap_phi_mux_i353_phi_fu_962_p4 == 12'd4095) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_1376_p2 = ((ap_phi_mux_k354_phi_fu_995_p4 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1362_p2 = ((add_ln51_fu_1356_p2 < 11'd5) ? 1'b1 : 1'b0);

assign input_pack_i_fu_1180_p1 = stream_read_to_compute_dout[15:0];

assign k_fu_1350_p2 = (ap_phi_mux_k354_phi_fu_995_p4 + 10'd1);

assign m_axi_gmem_ARADDR = sext_ln23_fu_1038_p1;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd4096;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 16'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 2'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign mul_ln51_10_fu_2220_p1 = sext_ln54_6_fu_2160_p1;

assign mul_ln51_11_fu_2229_p1 = sext_ln54_8_fu_2172_p1;

assign mul_ln51_12_fu_2238_p1 = sext_ln54_6_fu_2160_p1;

assign mul_ln51_13_fu_2247_p1 = sext_ln54_8_fu_2172_p1;

assign mul_ln51_14_fu_2256_p1 = sext_ln54_6_fu_2160_p1;

assign mul_ln51_15_fu_2265_p1 = sext_ln54_8_fu_2172_p1;

assign mul_ln51_16_fu_2274_p1 = sext_ln54_6_fu_2160_p1;

assign mul_ln51_17_fu_2283_p1 = sext_ln54_8_fu_2172_p1;

assign mul_ln51_18_fu_2292_p1 = sext_ln54_6_fu_2160_p1;

assign mul_ln51_19_fu_2301_p1 = sext_ln54_8_fu_2172_p1;

assign mul_ln51_3_fu_2152_p0 = sext_ln54_reg_3061;

assign mul_ln51_4_fu_2163_p1 = sext_ln54_6_fu_2160_p1;

assign mul_ln51_5_fu_2175_p1 = sext_ln54_8_fu_2172_p1;

assign mul_ln51_6_fu_2184_p1 = sext_ln54_6_fu_2160_p1;

assign mul_ln51_7_fu_2193_p1 = sext_ln54_8_fu_2172_p1;

assign mul_ln51_8_fu_2202_p1 = sext_ln54_6_fu_2160_p1;

assign mul_ln51_9_fu_2211_p1 = sext_ln54_8_fu_2172_p1;

assign mul_ln52_1_fu_1310_p0 = mul_ln52_1_fu_1310_p00;

assign mul_ln52_1_fu_1310_p00 = zext_ln52_4_cast_fu_1168_p3;

assign mul_ln52_1_fu_1310_p1 = 25'd6554;

assign mul_ln52_2_fu_1334_p0 = mul_ln52_2_fu_1334_p00;

assign mul_ln52_2_fu_1334_p00 = $unsigned(sext_ln52_fu_1326_p1);

assign mul_ln52_2_fu_1334_p1 = 25'd6554;

assign mul_ln52_fu_1290_p0 = mul_ln52_fu_1290_p00;

assign mul_ln52_fu_1290_p00 = $unsigned(xor_ln_fu_1160_p3);

assign mul_ln52_fu_1290_p1 = 23'd3277;

assign mul_ln55_3_fu_2144_p0 = sext_ln54_reg_3061;

assign sample_i_10_fu_1622_p9 = 'bx;

assign sample_i_11_fu_1645_p9 = 'bx;

assign sample_i_13_fu_1668_p9 = 'bx;

assign sample_i_16_fu_1599_p9 = 'bx;

assign sample_i_1_fu_1415_p9 = 'bx;

assign sample_i_2_fu_1438_p9 = 'bx;

assign sample_i_3_fu_1461_p9 = 'bx;

assign sample_i_5_fu_1484_p9 = 'bx;

assign sample_i_6_fu_1507_p9 = 'bx;

assign sample_i_7_fu_1530_p9 = 'bx;

assign sample_i_9_fu_1553_p9 = 'bx;

assign sample_i_fu_1576_p9 = 'bx;

assign sample_q_10_fu_1898_p9 = 'bx;

assign sample_q_11_fu_1921_p9 = 'bx;

assign sample_q_13_fu_1944_p9 = 'bx;

assign sample_q_16_fu_1875_p9 = 'bx;

assign sample_q_1_fu_1691_p9 = 'bx;

assign sample_q_2_fu_1714_p9 = 'bx;

assign sample_q_3_fu_1737_p9 = 'bx;

assign sample_q_5_fu_1760_p9 = 'bx;

assign sample_q_6_fu_1783_p9 = 'bx;

assign sample_q_7_fu_1806_p9 = 'bx;

assign sample_q_9_fu_1829_p9 = 'bx;

assign sample_q_fu_1852_p9 = 'bx;

assign select_ln23_fu_1071_p3 = ((icmp_ln23_1_fu_1065_p2[0:0] == 1'b1) ? add_ln23_2_fu_1059_p2 : 13'd0);

assign select_ln51_fu_1368_p3 = ((icmp_ln51_fu_1362_p2[0:0] == 1'b1) ? add_ln51_fu_1356_p2 : 11'd0);

assign sext_ln23_fu_1038_p1 = $signed(trunc_ln_fu_1028_p4);

assign sext_ln52_fu_1326_p1 = xor_ln_fu_1160_p3;

assign sext_ln54_10_fu_2062_p1 = $signed(w_3_fu_2020_p13);

assign sext_ln54_6_fu_2160_p1 = $signed(w_1_reg_3205);

assign sext_ln54_8_fu_2172_p1 = $signed(w_2_reg_3210);

assign sext_ln54_fu_1994_p1 = $signed(w_fu_1967_p13);

assign start_out = real_start;

assign stream_compute_to_fft_din = {{{{{{{{result_pack_q_reg_3340}, {result_pack_i_reg_3335}}, {result_pack_q_3_reg_3330}}, {result_pack_i_3_reg_3315}}, {result_pack_q_2_reg_3325}}, {result_pack_i_2_reg_3310}}, {result_pack_q_1_reg_3320}}, {result_pack_i_1_reg_3305}};

assign tmp10_fu_2335_p2 = ($signed(grp_fu_2525_p3) + $signed(grp_fu_2489_p3));

assign tmp14_fu_2349_p2 = ($signed(grp_fu_2534_p3) + $signed(grp_fu_2462_p3));

assign tmp18_fu_2363_p2 = ($signed(grp_fu_2543_p3) + $signed(grp_fu_2480_p3));

assign tmp22_fu_2377_p2 = ($signed(grp_fu_2552_p3) + $signed(grp_fu_2498_p3));

assign tmp26_fu_2395_p2 = ($signed(grp_fu_2561_p3) + $signed(tmp36_fu_2391_p2));

assign tmp2_fu_2307_p2 = ($signed(grp_fu_2507_p3) + $signed(grp_fu_2453_p3));

assign tmp30_fu_2404_p2 = ($signed(grp_fu_2570_p3) + $signed(tmp38_fu_2400_p2));

assign tmp36_fu_2391_p2 = (mul_ln51_10_reg_3255 + mul_ln55_3_reg_3215_pp1_iter4_reg);

assign tmp38_fu_2400_p2 = (mul_ln51_18_reg_3295 + mul_ln51_3_reg_3220_pp1_iter4_reg);

assign tmp6_fu_2321_p2 = ($signed(grp_fu_2516_p3) + $signed(grp_fu_2471_p3));

assign tmp_1_fu_1388_p4 = {{ap_phi_mux_phi_mul355_phi_fu_1017_p4[21:14]}};

assign tmp_fu_1091_p4 = {{phi_mul_reg_980[25:16]}};

assign trunc_ln23_fu_1049_p1 = ap_phi_mux_phi_urem_phi_fu_973_p4[2:0];

assign trunc_ln30_fu_1176_p1 = ap_phi_mux_phi_urem357_phi_fu_1006_p4[2:0];

assign trunc_ln_fu_1028_p4 = {{coeff[63:1]}};

assign w_1_fu_2087_p11 = 'bx;

assign w_2_fu_2114_p11 = 'bx;

assign w_3_fu_2020_p11 = 'bx;

assign w_fu_1967_p11 = 'bx;

assign xor_ln_fu_1160_p3 = {{1'd1}, {ap_phi_mux_k354_phi_fu_995_p4}};

assign zext_ln23_fu_1101_p1 = tmp_fu_1091_p4;

assign zext_ln30_1_fu_1398_p1 = tmp_1_fu_1388_p4;

assign zext_ln30_fu_1124_p1 = ap_phi_mux_k354_phi_fu_995_p4;

assign zext_ln52_1_fu_2012_p1 = tmp_3_reg_2862_pp1_iter1_reg;

assign zext_ln52_2_fu_1407_p1 = tmp_4_reg_2867;

assign zext_ln52_4_cast_fu_1168_p3 = {{1'd1}, {zext_ln6_fu_1120_p1}};

assign zext_ln52_fu_2004_p1 = tmp_2_reg_2857_pp1_iter1_reg;

assign zext_ln6_fu_1120_p1 = ap_phi_mux_k354_phi_fu_995_p4;

endmodule //pfb_multichannel_decimate_pfb
