
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem test36_thm.extracted_1._1 : ∀ (x : BitVec 32), True ∧ (x + 7#32 &&& 240#32).msb = true → False :=
sorry