$date
	Sun Oct 23 07:40:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#899863
b10011 !
1"
#899866
b10011 &
b10011 %
1$
#899867
0"
#899870
b111010 &
b111010 %
#899874
b11101 &
b11101 %
#899878
b1011000 &
b1011000 %
#899882
b101100 &
b101100 %
#899886
b10110 &
b10110 %
#899890
b1011 &
b1011 %
#899894
b100010 &
b100010 %
#899898
b10001 &
b10001 %
#899902
b110100 &
b110100 %
#899906
b11010 &
b11010 %
#899910
b1101 &
b1101 %
#899914
b101000 &
b101000 %
#899918
b10100 &
b10100 %
#899922
b1010 &
b1010 %
#899926
b101 &
b101 %
#899930
b10000 &
b10000 %
#899934
b1000 &
b1000 %
#899938
b100 &
b100 %
#899942
b10 &
b10 %
#899946
b1 &
b1 %
1#
#899950
b0 &
0#
b0 %
0$
#1845810
b1010 &
b1010 %
1$
b1010 !
1"
#1845811
0"
#1845814
b101 &
b101 %
#1845818
b10000 &
b10000 %
#1845822
b1000 &
b1000 %
#1845826
b100 &
b100 %
#1845830
b10 &
b10 %
#1845834
b1 &
b1 %
1#
#1845838
b0 &
0#
b0 %
0$
#2839625
b10 !
1"
#2839626
b10 &
b10 %
1$
#2839627
0"
#2839630
b1 &
1#
b1 %
#2839634
b0 &
b0 %
0#
0$
#4500012
