<stg><name>receiver_Pipeline_VITIS_LOOP_264_22</name>


<trans_list>

<trans id="333" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:2 %sext_ln268_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln268_2

]]></Node>
<StgValue><ssdm name="sext_ln268_2_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:3 %sext_ln268_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln268

]]></Node>
<StgValue><ssdm name="sext_ln268_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="40" op_0_bw="24">
<![CDATA[
newFuncRoot:4 %sext_ln268_2_cast = sext i24 %sext_ln268_2_read

]]></Node>
<StgValue><ssdm name="sext_ln268_2_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="40" op_0_bw="24">
<![CDATA[
newFuncRoot:5 %sext_ln268_cast = sext i24 %sext_ln268_read

]]></Node>
<StgValue><ssdm name="sext_ln268_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_7, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_6, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_5, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_4, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_3, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_2, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_1, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_7, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_6, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_5, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_4, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_3, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_2, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_1, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i13 236, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:24 %br_ln0 = br void %for.body841

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body841:0 %j_1 = load i8 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body841:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body841:2 %icmp_ln264 = icmp_ult  i8 %j_1, i8 224

]]></Node>
<StgValue><ssdm name="icmp_ln264"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body841:3 %br_ln264 = br i1 %icmp_ln264, void %cleanup.loopexit.exitStub, void %for.body841.split

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body841.split:0 %i_load = load i13 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:5 %lshr_ln263_1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_load, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln263_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
for.body841.split:6 %zext_ln263_1 = zext i8 %lshr_ln263_1

]]></Node>
<StgValue><ssdm name="zext_ln263_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:7 %matched_I_12_addr = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln263_1

]]></Node>
<StgValue><ssdm name="matched_I_12_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:8 %matched_I_12_load = load i8 %matched_I_12_addr

]]></Node>
<StgValue><ssdm name="matched_I_12_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:10 %matched_Q_12_addr = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln263_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:11 %matched_Q_12_load = load i8 %matched_Q_12_addr

]]></Node>
<StgValue><ssdm name="matched_Q_12_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body841.split:21 %add_ln264 = add i8 %lshr_ln263_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
for.body841.split:22 %zext_ln268 = zext i8 %add_ln264

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:23 %matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:24 %matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:48 %matched_I_12_load_1 = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_12_load_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:75 %matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:8 %matched_I_12_load = load i8 %matched_I_12_addr

]]></Node>
<StgValue><ssdm name="matched_I_12_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:11 %matched_Q_12_load = load i8 %matched_Q_12_addr

]]></Node>
<StgValue><ssdm name="matched_Q_12_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body841.split:25 %add_ln264_1 = add i8 %lshr_ln263_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln264_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
for.body841.split:26 %zext_ln268_1 = zext i8 %add_ln264_1

]]></Node>
<StgValue><ssdm name="zext_ln268_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:27 %matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_1

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:28 %matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body841.split:29 %add_ln264_2 = add i8 %lshr_ln263_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln264_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
for.body841.split:30 %zext_ln268_2 = zext i8 %add_ln264_2

]]></Node>
<StgValue><ssdm name="zext_ln268_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:31 %matched_I_12_addr_3 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:32 %matched_Q_12_addr_3 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:48 %matched_I_12_load_1 = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_12_load_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:52 %matched_I_12_load_2 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_I_12_load_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:56 %matched_I_12_load_3 = load i8 %matched_I_12_addr_3

]]></Node>
<StgValue><ssdm name="matched_I_12_load_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:75 %matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:83 %matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:91 %matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:9 %sext_ln268_1 = sext i18 %matched_I_12_load

]]></Node>
<StgValue><ssdm name="sext_ln268_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:12 %sext_ln268_3 = sext i18 %matched_Q_12_load

]]></Node>
<StgValue><ssdm name="sext_ln268_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:13 %mul_ln268 = mul i40 %sext_ln268_cast, i40 %sext_ln268_1

]]></Node>
<StgValue><ssdm name="mul_ln268"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:18 %mul_ln269_1 = mul i40 %sext_ln268_cast, i40 %sext_ln268_3

]]></Node>
<StgValue><ssdm name="mul_ln269_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body841.split:33 %add_ln264_3 = add i8 %lshr_ln263_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln264_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
for.body841.split:34 %zext_ln268_3 = zext i8 %add_ln264_3

]]></Node>
<StgValue><ssdm name="zext_ln268_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:35 %matched_I_12_addr_4 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_3

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:36 %matched_Q_12_addr_4 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_3

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body841.split:37 %add_ln264_4 = add i8 %lshr_ln263_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln264_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
for.body841.split:38 %zext_ln268_4 = zext i8 %add_ln264_4

]]></Node>
<StgValue><ssdm name="zext_ln268_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:39 %matched_I_12_addr_5 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_4

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:40 %matched_Q_12_addr_5 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_4

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:49 %sext_ln268_4 = sext i18 %matched_I_12_load_1

]]></Node>
<StgValue><ssdm name="sext_ln268_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:50 %mul_ln269_2 = mul i40 %sext_ln268_cast, i40 %sext_ln268_4

]]></Node>
<StgValue><ssdm name="mul_ln269_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:52 %matched_I_12_load_2 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_I_12_load_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:56 %matched_I_12_load_3 = load i8 %matched_I_12_addr_3

]]></Node>
<StgValue><ssdm name="matched_I_12_load_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:60 %matched_I_12_load_4 = load i8 %matched_I_12_addr_4

]]></Node>
<StgValue><ssdm name="matched_I_12_load_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:64 %matched_I_12_load_5 = load i8 %matched_I_12_addr_5

]]></Node>
<StgValue><ssdm name="matched_I_12_load_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:76 %sext_ln268_11 = sext i18 %matched_Q_12_load_1

]]></Node>
<StgValue><ssdm name="sext_ln268_11"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:80 %mul_ln269_8 = mul i40 %sext_ln268_cast, i40 %sext_ln268_11

]]></Node>
<StgValue><ssdm name="mul_ln269_8"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:83 %matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:91 %matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:99 %matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:107 %matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body841.split:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %j_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:13 %mul_ln268 = mul i40 %sext_ln268_cast, i40 %sext_ln268_1

]]></Node>
<StgValue><ssdm name="mul_ln268"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:14 %mul_ln268_1 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_3

]]></Node>
<StgValue><ssdm name="mul_ln268_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:17 %mul_ln269 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_1

]]></Node>
<StgValue><ssdm name="mul_ln269"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:18 %mul_ln269_1 = mul i40 %sext_ln268_cast, i40 %sext_ln268_3

]]></Node>
<StgValue><ssdm name="mul_ln269_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body841.split:41 %add_ln264_5 = add i8 %lshr_ln263_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln264_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
for.body841.split:42 %zext_ln268_5 = zext i8 %add_ln264_5

]]></Node>
<StgValue><ssdm name="zext_ln268_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:43 %matched_I_12_addr_6 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_5

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:44 %matched_Q_12_addr_6 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_5

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_6"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body841.split:45 %add_ln264_6 = add i8 %lshr_ln263_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln264_6"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
for.body841.split:46 %zext_ln268_6 = zext i8 %add_ln264_6

]]></Node>
<StgValue><ssdm name="zext_ln268_6"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:47 %matched_I_12_addr_7 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_6

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_7"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:50 %mul_ln269_2 = mul i40 %sext_ln268_cast, i40 %sext_ln268_4

]]></Node>
<StgValue><ssdm name="mul_ln269_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:51 %mul_ln268_2 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_4

]]></Node>
<StgValue><ssdm name="mul_ln268_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:53 %sext_ln268_5 = sext i18 %matched_I_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln268_5"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:54 %mul_ln269_3 = mul i40 %sext_ln268_cast, i40 %sext_ln268_5

]]></Node>
<StgValue><ssdm name="mul_ln269_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:57 %sext_ln268_6 = sext i18 %matched_I_12_load_3

]]></Node>
<StgValue><ssdm name="sext_ln268_6"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:58 %mul_ln269_4 = mul i40 %sext_ln268_cast, i40 %sext_ln268_6

]]></Node>
<StgValue><ssdm name="mul_ln269_4"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:60 %matched_I_12_load_4 = load i8 %matched_I_12_addr_4

]]></Node>
<StgValue><ssdm name="matched_I_12_load_4"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:64 %matched_I_12_load_5 = load i8 %matched_I_12_addr_5

]]></Node>
<StgValue><ssdm name="matched_I_12_load_5"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:68 %matched_I_12_load_6 = load i8 %matched_I_12_addr_6

]]></Node>
<StgValue><ssdm name="matched_I_12_load_6"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:72 %matched_I_12_load_7 = load i8 %matched_I_12_addr_7

]]></Node>
<StgValue><ssdm name="matched_I_12_load_7"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:74 %matched_Q_12_addr_7 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_6

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_7"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:77 %mul_ln268_8 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_11

]]></Node>
<StgValue><ssdm name="mul_ln268_8"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:80 %mul_ln269_8 = mul i40 %sext_ln268_cast, i40 %sext_ln268_11

]]></Node>
<StgValue><ssdm name="mul_ln269_8"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:84 %sext_ln268_12 = sext i18 %matched_Q_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln268_12"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:88 %mul_ln269_9 = mul i40 %sext_ln268_cast, i40 %sext_ln268_12

]]></Node>
<StgValue><ssdm name="mul_ln269_9"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:92 %sext_ln268_13 = sext i18 %matched_Q_12_load_3

]]></Node>
<StgValue><ssdm name="sext_ln268_13"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:96 %mul_ln269_10 = mul i40 %sext_ln268_cast, i40 %sext_ln268_13

]]></Node>
<StgValue><ssdm name="mul_ln269_10"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:99 %matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_4"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:107 %matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_5"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:115 %matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_6"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:123 %matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_7"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body841.split:165 %add_ln270 = add i13 %i_load, i13 256

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body841.split:166 %add_ln264_7 = add i8 %j_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln264_7"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body841.split:167 %store_ln264 = store i13 %add_ln270, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body841.split:168 %store_ln264 = store i8 %add_ln264_7, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="132" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:13 %mul_ln268 = mul i40 %sext_ln268_cast, i40 %sext_ln268_1

]]></Node>
<StgValue><ssdm name="mul_ln268"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:14 %mul_ln268_1 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_3

]]></Node>
<StgValue><ssdm name="mul_ln268_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:17 %mul_ln269 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_1

]]></Node>
<StgValue><ssdm name="mul_ln269"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:18 %mul_ln269_1 = mul i40 %sext_ln268_cast, i40 %sext_ln268_3

]]></Node>
<StgValue><ssdm name="mul_ln269_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:50 %mul_ln269_2 = mul i40 %sext_ln268_cast, i40 %sext_ln268_4

]]></Node>
<StgValue><ssdm name="mul_ln269_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:51 %mul_ln268_2 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_4

]]></Node>
<StgValue><ssdm name="mul_ln268_2"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:54 %mul_ln269_3 = mul i40 %sext_ln268_cast, i40 %sext_ln268_5

]]></Node>
<StgValue><ssdm name="mul_ln269_3"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:55 %mul_ln268_3 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_5

]]></Node>
<StgValue><ssdm name="mul_ln268_3"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:58 %mul_ln269_4 = mul i40 %sext_ln268_cast, i40 %sext_ln268_6

]]></Node>
<StgValue><ssdm name="mul_ln269_4"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:59 %mul_ln268_4 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_6

]]></Node>
<StgValue><ssdm name="mul_ln268_4"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:61 %sext_ln268_7 = sext i18 %matched_I_12_load_4

]]></Node>
<StgValue><ssdm name="sext_ln268_7"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:62 %mul_ln269_5 = mul i40 %sext_ln268_cast, i40 %sext_ln268_7

]]></Node>
<StgValue><ssdm name="mul_ln269_5"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:65 %sext_ln268_8 = sext i18 %matched_I_12_load_5

]]></Node>
<StgValue><ssdm name="sext_ln268_8"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:66 %mul_ln269_6 = mul i40 %sext_ln268_cast, i40 %sext_ln268_8

]]></Node>
<StgValue><ssdm name="mul_ln269_6"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:68 %matched_I_12_load_6 = load i8 %matched_I_12_addr_6

]]></Node>
<StgValue><ssdm name="matched_I_12_load_6"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:72 %matched_I_12_load_7 = load i8 %matched_I_12_addr_7

]]></Node>
<StgValue><ssdm name="matched_I_12_load_7"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:77 %mul_ln268_8 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_11

]]></Node>
<StgValue><ssdm name="mul_ln268_8"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:80 %mul_ln269_8 = mul i40 %sext_ln268_cast, i40 %sext_ln268_11

]]></Node>
<StgValue><ssdm name="mul_ln269_8"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:85 %mul_ln268_9 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_12

]]></Node>
<StgValue><ssdm name="mul_ln268_9"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:88 %mul_ln269_9 = mul i40 %sext_ln268_cast, i40 %sext_ln268_12

]]></Node>
<StgValue><ssdm name="mul_ln269_9"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:93 %mul_ln268_10 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_13

]]></Node>
<StgValue><ssdm name="mul_ln268_10"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:96 %mul_ln269_10 = mul i40 %sext_ln268_cast, i40 %sext_ln268_13

]]></Node>
<StgValue><ssdm name="mul_ln269_10"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:100 %sext_ln268_14 = sext i18 %matched_Q_12_load_4

]]></Node>
<StgValue><ssdm name="sext_ln268_14"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:104 %mul_ln269_11 = mul i40 %sext_ln268_cast, i40 %sext_ln268_14

]]></Node>
<StgValue><ssdm name="mul_ln269_11"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:108 %sext_ln268_15 = sext i18 %matched_Q_12_load_5

]]></Node>
<StgValue><ssdm name="sext_ln268_15"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:112 %mul_ln269_12 = mul i40 %sext_ln268_cast, i40 %sext_ln268_15

]]></Node>
<StgValue><ssdm name="mul_ln269_12"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:115 %matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_6"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="8">
<![CDATA[
for.body841.split:123 %matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="160" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:14 %mul_ln268_1 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_3

]]></Node>
<StgValue><ssdm name="mul_ln268_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:15 %sub_ln268 = sub i40 %mul_ln268, i40 %mul_ln268_1

]]></Node>
<StgValue><ssdm name="sub_ln268"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:17 %mul_ln269 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_1

]]></Node>
<StgValue><ssdm name="mul_ln269"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:19 %add_ln269 = add i40 %mul_ln269_1, i40 %mul_ln269

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:51 %mul_ln268_2 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_4

]]></Node>
<StgValue><ssdm name="mul_ln268_2"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:54 %mul_ln269_3 = mul i40 %sext_ln268_cast, i40 %sext_ln268_5

]]></Node>
<StgValue><ssdm name="mul_ln269_3"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:55 %mul_ln268_3 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_5

]]></Node>
<StgValue><ssdm name="mul_ln268_3"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:58 %mul_ln269_4 = mul i40 %sext_ln268_cast, i40 %sext_ln268_6

]]></Node>
<StgValue><ssdm name="mul_ln269_4"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:59 %mul_ln268_4 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_6

]]></Node>
<StgValue><ssdm name="mul_ln268_4"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:62 %mul_ln269_5 = mul i40 %sext_ln268_cast, i40 %sext_ln268_7

]]></Node>
<StgValue><ssdm name="mul_ln269_5"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:63 %mul_ln268_5 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_7

]]></Node>
<StgValue><ssdm name="mul_ln268_5"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:66 %mul_ln269_6 = mul i40 %sext_ln268_cast, i40 %sext_ln268_8

]]></Node>
<StgValue><ssdm name="mul_ln269_6"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:67 %mul_ln268_6 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_8

]]></Node>
<StgValue><ssdm name="mul_ln268_6"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:69 %sext_ln268_9 = sext i18 %matched_I_12_load_6

]]></Node>
<StgValue><ssdm name="sext_ln268_9"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:70 %mul_ln269_7 = mul i40 %sext_ln268_cast, i40 %sext_ln268_9

]]></Node>
<StgValue><ssdm name="mul_ln269_7"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:73 %sext_ln268_10 = sext i18 %matched_I_12_load_7

]]></Node>
<StgValue><ssdm name="sext_ln268_10"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:77 %mul_ln268_8 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_11

]]></Node>
<StgValue><ssdm name="mul_ln268_8"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:78 %sub_ln268_1 = sub i40 %mul_ln269_2, i40 %mul_ln268_8

]]></Node>
<StgValue><ssdm name="sub_ln268_1"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:81 %add_ln269_1 = add i40 %mul_ln269_8, i40 %mul_ln268_2

]]></Node>
<StgValue><ssdm name="add_ln269_1"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:85 %mul_ln268_9 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_12

]]></Node>
<StgValue><ssdm name="mul_ln268_9"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:88 %mul_ln269_9 = mul i40 %sext_ln268_cast, i40 %sext_ln268_12

]]></Node>
<StgValue><ssdm name="mul_ln269_9"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:93 %mul_ln268_10 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_13

]]></Node>
<StgValue><ssdm name="mul_ln268_10"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:96 %mul_ln269_10 = mul i40 %sext_ln268_cast, i40 %sext_ln268_13

]]></Node>
<StgValue><ssdm name="mul_ln269_10"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:101 %mul_ln268_11 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_14

]]></Node>
<StgValue><ssdm name="mul_ln268_11"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:104 %mul_ln269_11 = mul i40 %sext_ln268_cast, i40 %sext_ln268_14

]]></Node>
<StgValue><ssdm name="mul_ln269_11"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:109 %mul_ln268_12 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_15

]]></Node>
<StgValue><ssdm name="mul_ln268_12"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:112 %mul_ln269_12 = mul i40 %sext_ln268_cast, i40 %sext_ln268_15

]]></Node>
<StgValue><ssdm name="mul_ln269_12"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:116 %sext_ln268_16 = sext i18 %matched_Q_12_load_6

]]></Node>
<StgValue><ssdm name="sext_ln268_16"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:120 %mul_ln269_13 = mul i40 %sext_ln268_cast, i40 %sext_ln268_16

]]></Node>
<StgValue><ssdm name="mul_ln269_13"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="40" op_0_bw="18">
<![CDATA[
for.body841.split:124 %sext_ln268_17 = sext i18 %matched_Q_12_load_7

]]></Node>
<StgValue><ssdm name="sext_ln268_17"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:125 %mul_ln268_14 = mul i40 %sext_ln268_cast, i40 %sext_ln268_10

]]></Node>
<StgValue><ssdm name="mul_ln268_14"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:146 %mul_ln269_15 = mul i40 %sext_ln268_cast, i40 %sext_ln268_17

]]></Node>
<StgValue><ssdm name="mul_ln269_15"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0">
<![CDATA[
cleanup.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="1">
<![CDATA[
for.body841.split:4 %zext_ln263 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:15 %sub_ln268 = sub i40 %mul_ln268, i40 %mul_ln268_1

]]></Node>
<StgValue><ssdm name="sub_ln268"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:16 %trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:19 %add_ln269 = add i40 %mul_ln269_1, i40 %mul_ln269

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:20 %trunc_ln1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:55 %mul_ln268_3 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_5

]]></Node>
<StgValue><ssdm name="mul_ln268_3"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:59 %mul_ln268_4 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_6

]]></Node>
<StgValue><ssdm name="mul_ln268_4"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:62 %mul_ln269_5 = mul i40 %sext_ln268_cast, i40 %sext_ln268_7

]]></Node>
<StgValue><ssdm name="mul_ln269_5"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:63 %mul_ln268_5 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_7

]]></Node>
<StgValue><ssdm name="mul_ln268_5"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:66 %mul_ln269_6 = mul i40 %sext_ln268_cast, i40 %sext_ln268_8

]]></Node>
<StgValue><ssdm name="mul_ln269_6"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:67 %mul_ln268_6 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_8

]]></Node>
<StgValue><ssdm name="mul_ln268_6"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:70 %mul_ln269_7 = mul i40 %sext_ln268_cast, i40 %sext_ln268_9

]]></Node>
<StgValue><ssdm name="mul_ln269_7"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:71 %mul_ln268_7 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_9

]]></Node>
<StgValue><ssdm name="mul_ln268_7"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:78 %sub_ln268_1 = sub i40 %mul_ln269_2, i40 %mul_ln268_8

]]></Node>
<StgValue><ssdm name="sub_ln268_1"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:79 %trunc_ln268_1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_1, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln268_1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:81 %add_ln269_1 = add i40 %mul_ln269_8, i40 %mul_ln268_2

]]></Node>
<StgValue><ssdm name="add_ln269_1"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:82 %trunc_ln269_1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_1, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_1"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:85 %mul_ln268_9 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_12

]]></Node>
<StgValue><ssdm name="mul_ln268_9"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:86 %sub_ln268_2 = sub i40 %mul_ln269_3, i40 %mul_ln268_9

]]></Node>
<StgValue><ssdm name="sub_ln268_2"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:89 %add_ln269_2 = add i40 %mul_ln269_9, i40 %mul_ln268_3

]]></Node>
<StgValue><ssdm name="add_ln269_2"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:93 %mul_ln268_10 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_13

]]></Node>
<StgValue><ssdm name="mul_ln268_10"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:94 %sub_ln268_3 = sub i40 %mul_ln269_4, i40 %mul_ln268_10

]]></Node>
<StgValue><ssdm name="sub_ln268_3"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:97 %add_ln269_3 = add i40 %mul_ln269_10, i40 %mul_ln268_4

]]></Node>
<StgValue><ssdm name="add_ln269_3"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:101 %mul_ln268_11 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_14

]]></Node>
<StgValue><ssdm name="mul_ln268_11"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:104 %mul_ln269_11 = mul i40 %sext_ln268_cast, i40 %sext_ln268_14

]]></Node>
<StgValue><ssdm name="mul_ln269_11"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:109 %mul_ln268_12 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_15

]]></Node>
<StgValue><ssdm name="mul_ln268_12"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:112 %mul_ln269_12 = mul i40 %sext_ln268_cast, i40 %sext_ln268_15

]]></Node>
<StgValue><ssdm name="mul_ln269_12"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:117 %mul_ln268_13 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_16

]]></Node>
<StgValue><ssdm name="mul_ln268_13"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:120 %mul_ln269_13 = mul i40 %sext_ln268_cast, i40 %sext_ln268_16

]]></Node>
<StgValue><ssdm name="mul_ln269_13"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:125 %mul_ln268_14 = mul i40 %sext_ln268_cast, i40 %sext_ln268_10

]]></Node>
<StgValue><ssdm name="mul_ln268_14"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:126 %mul_ln268_15 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_17

]]></Node>
<StgValue><ssdm name="mul_ln268_15"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:129 %result_I_0_addr = getelementptr i24 %result_I_0, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_I_0_addr"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:130 %store_ln268 = store i24 %trunc_ln, i1 %result_I_0_addr

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:131 %result_I_1_addr = getelementptr i24 %result_I_1, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_I_1_addr"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:132 %store_ln268 = store i24 %trunc_ln268_1, i1 %result_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:145 %mul_ln269_14 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_10

]]></Node>
<StgValue><ssdm name="mul_ln269_14"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:146 %mul_ln269_15 = mul i40 %sext_ln268_cast, i40 %sext_ln268_17

]]></Node>
<StgValue><ssdm name="mul_ln269_15"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:149 %result_Q_0_addr = getelementptr i24 %result_Q_0, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_Q_0_addr"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:150 %store_ln269 = store i24 %trunc_ln1, i1 %result_Q_0_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:151 %result_Q_1_addr = getelementptr i24 %result_Q_1, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_Q_1_addr"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:152 %store_ln269 = store i24 %trunc_ln269_1, i1 %result_Q_1_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="233" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:63 %mul_ln268_5 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_7

]]></Node>
<StgValue><ssdm name="mul_ln268_5"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:67 %mul_ln268_6 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_8

]]></Node>
<StgValue><ssdm name="mul_ln268_6"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:70 %mul_ln269_7 = mul i40 %sext_ln268_cast, i40 %sext_ln268_9

]]></Node>
<StgValue><ssdm name="mul_ln269_7"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:71 %mul_ln268_7 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_9

]]></Node>
<StgValue><ssdm name="mul_ln268_7"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:86 %sub_ln268_2 = sub i40 %mul_ln269_3, i40 %mul_ln268_9

]]></Node>
<StgValue><ssdm name="sub_ln268_2"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:87 %trunc_ln268_2 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_2, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln268_2"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:89 %add_ln269_2 = add i40 %mul_ln269_9, i40 %mul_ln268_3

]]></Node>
<StgValue><ssdm name="add_ln269_2"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:90 %trunc_ln269_2 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_2, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_2"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:94 %sub_ln268_3 = sub i40 %mul_ln269_4, i40 %mul_ln268_10

]]></Node>
<StgValue><ssdm name="sub_ln268_3"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:95 %trunc_ln268_3 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_3, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln268_3"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:97 %add_ln269_3 = add i40 %mul_ln269_10, i40 %mul_ln268_4

]]></Node>
<StgValue><ssdm name="add_ln269_3"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:98 %trunc_ln269_3 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_3, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_3"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:101 %mul_ln268_11 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_14

]]></Node>
<StgValue><ssdm name="mul_ln268_11"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:102 %sub_ln268_4 = sub i40 %mul_ln269_5, i40 %mul_ln268_11

]]></Node>
<StgValue><ssdm name="sub_ln268_4"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:105 %add_ln269_4 = add i40 %mul_ln269_11, i40 %mul_ln268_5

]]></Node>
<StgValue><ssdm name="add_ln269_4"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:109 %mul_ln268_12 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_15

]]></Node>
<StgValue><ssdm name="mul_ln268_12"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:110 %sub_ln268_5 = sub i40 %mul_ln269_6, i40 %mul_ln268_12

]]></Node>
<StgValue><ssdm name="sub_ln268_5"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:113 %add_ln269_5 = add i40 %mul_ln269_12, i40 %mul_ln268_6

]]></Node>
<StgValue><ssdm name="add_ln269_5"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:117 %mul_ln268_13 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_16

]]></Node>
<StgValue><ssdm name="mul_ln268_13"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:120 %mul_ln269_13 = mul i40 %sext_ln268_cast, i40 %sext_ln268_16

]]></Node>
<StgValue><ssdm name="mul_ln269_13"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:125 %mul_ln268_14 = mul i40 %sext_ln268_cast, i40 %sext_ln268_10

]]></Node>
<StgValue><ssdm name="mul_ln268_14"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:126 %mul_ln268_15 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_17

]]></Node>
<StgValue><ssdm name="mul_ln268_15"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:133 %result_I_2_addr = getelementptr i24 %result_I_2, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_I_2_addr"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:134 %store_ln268 = store i24 %trunc_ln268_2, i1 %result_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:135 %result_I_3_addr = getelementptr i24 %result_I_3, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_I_3_addr"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:136 %store_ln268 = store i24 %trunc_ln268_3, i1 %result_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:145 %mul_ln269_14 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_10

]]></Node>
<StgValue><ssdm name="mul_ln269_14"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:146 %mul_ln269_15 = mul i40 %sext_ln268_cast, i40 %sext_ln268_17

]]></Node>
<StgValue><ssdm name="mul_ln269_15"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:153 %result_Q_2_addr = getelementptr i24 %result_Q_2, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_Q_2_addr"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:154 %store_ln269 = store i24 %trunc_ln269_2, i1 %result_Q_2_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:155 %result_Q_3_addr = getelementptr i24 %result_Q_3, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_Q_3_addr"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:156 %store_ln269 = store i24 %trunc_ln269_3, i1 %result_Q_3_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="265" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:71 %mul_ln268_7 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_9

]]></Node>
<StgValue><ssdm name="mul_ln268_7"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:102 %sub_ln268_4 = sub i40 %mul_ln269_5, i40 %mul_ln268_11

]]></Node>
<StgValue><ssdm name="sub_ln268_4"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:103 %trunc_ln268_4 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_4, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln268_4"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:105 %add_ln269_4 = add i40 %mul_ln269_11, i40 %mul_ln268_5

]]></Node>
<StgValue><ssdm name="add_ln269_4"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:106 %trunc_ln269_4 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_4, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_4"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:110 %sub_ln268_5 = sub i40 %mul_ln269_6, i40 %mul_ln268_12

]]></Node>
<StgValue><ssdm name="sub_ln268_5"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:111 %trunc_ln268_5 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_5, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln268_5"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:113 %add_ln269_5 = add i40 %mul_ln269_12, i40 %mul_ln268_6

]]></Node>
<StgValue><ssdm name="add_ln269_5"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:114 %trunc_ln269_5 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_5, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_5"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:117 %mul_ln268_13 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_16

]]></Node>
<StgValue><ssdm name="mul_ln268_13"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:118 %sub_ln268_6 = sub i40 %mul_ln269_7, i40 %mul_ln268_13

]]></Node>
<StgValue><ssdm name="sub_ln268_6"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:121 %add_ln269_6 = add i40 %mul_ln269_13, i40 %mul_ln268_7

]]></Node>
<StgValue><ssdm name="add_ln269_6"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:126 %mul_ln268_15 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_17

]]></Node>
<StgValue><ssdm name="mul_ln268_15"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:127 %sub_ln268_7 = sub i40 %mul_ln268_14, i40 %mul_ln268_15

]]></Node>
<StgValue><ssdm name="sub_ln268_7"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:137 %result_I_4_addr = getelementptr i24 %result_I_4, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_I_4_addr"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:138 %store_ln268 = store i24 %trunc_ln268_4, i1 %result_I_4_addr

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:139 %result_I_5_addr = getelementptr i24 %result_I_5, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_I_5_addr"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:140 %store_ln268 = store i24 %trunc_ln268_5, i1 %result_I_5_addr

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:145 %mul_ln269_14 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_10

]]></Node>
<StgValue><ssdm name="mul_ln269_14"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:147 %add_ln269_7 = add i40 %mul_ln269_15, i40 %mul_ln269_14

]]></Node>
<StgValue><ssdm name="add_ln269_7"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:157 %result_Q_4_addr = getelementptr i24 %result_Q_4, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_Q_4_addr"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:158 %store_ln269 = store i24 %trunc_ln269_4, i1 %result_Q_4_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:159 %result_Q_5_addr = getelementptr i24 %result_Q_5, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_Q_5_addr"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:160 %store_ln269 = store i24 %trunc_ln269_5, i1 %result_Q_5_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body841.split:1 %speclooptripcount_ln263 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln263"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body841.split:2 %specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln264"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:118 %sub_ln268_6 = sub i40 %mul_ln269_7, i40 %mul_ln268_13

]]></Node>
<StgValue><ssdm name="sub_ln268_6"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:119 %trunc_ln268_6 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_6, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln268_6"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:121 %add_ln269_6 = add i40 %mul_ln269_13, i40 %mul_ln268_7

]]></Node>
<StgValue><ssdm name="add_ln269_6"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:122 %trunc_ln269_6 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_6, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_6"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:127 %sub_ln268_7 = sub i40 %mul_ln268_14, i40 %mul_ln268_15

]]></Node>
<StgValue><ssdm name="sub_ln268_7"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:128 %trunc_ln268_7 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_7, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln268_7"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:141 %result_I_6_addr = getelementptr i24 %result_I_6, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_I_6_addr"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:142 %store_ln268 = store i24 %trunc_ln268_6, i1 %result_I_6_addr

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:143 %result_I_7_addr = getelementptr i24 %result_I_7, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_I_7_addr"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:144 %store_ln268 = store i24 %trunc_ln268_7, i1 %result_I_7_addr

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body841.split:147 %add_ln269_7 = add i40 %mul_ln269_15, i40 %mul_ln269_14

]]></Node>
<StgValue><ssdm name="add_ln269_7"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body841.split:148 %trunc_ln269_7 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_7, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_7"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:161 %result_Q_6_addr = getelementptr i24 %result_Q_6, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_Q_6_addr"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:162 %store_ln269 = store i24 %trunc_ln269_6, i1 %result_Q_6_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body841.split:163 %result_Q_7_addr = getelementptr i24 %result_Q_7, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="result_Q_7_addr"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.body841.split:164 %store_ln269 = store i24 %trunc_ln269_7, i1 %result_Q_7_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
for.body841.split:169 %br_ln264 = br void %for.body841

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
