<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/axi_core/axi_dac_core/axi_dac_core.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b149ab1ccab96ed12cd84b06194c8551.html">axi_core</a></li><li class="navelem"><a class="el" href="dir_67674b3444278590977702ae33b0a938.html">axi_dac_core</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">axi_dac_core.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="axi__dac__core_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef AXI_DAC_CORE_H_</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define AXI_DAC_CORE_H_</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/***************************** Include Files **********************************/</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*************************** Types Declarations *******************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">enum</span> {</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#adc29c2ff13d900c2f185ee95427fb06cadd306c60fe09761d21b7926b19f0eb68">   45</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#adc29c2ff13d900c2f185ee95427fb06cadd306c60fe09761d21b7926b19f0eb68">AXI_DAC_BUS_TYPE_NONE</a>,</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#adc29c2ff13d900c2f185ee95427fb06ca622966791d954da6a83a248c2e0ab076">   46</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#adc29c2ff13d900c2f185ee95427fb06ca622966791d954da6a83a248c2e0ab076">AXI_DAC_BUS_TYPE_QSPI</a>,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;};</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structaxi__dac.html">   53</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structaxi__dac.html">axi_dac</a> {</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structaxi__dac.html#ad4b08a4e351d34e96e9cac3fa177614c">   55</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structaxi__dac.html#ad4b08a4e351d34e96e9cac3fa177614c">name</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structaxi__dac.html#a612ddbf5a2daac65d6b9a25b01159b7d">   57</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac.html#a612ddbf5a2daac65d6b9a25b01159b7d">base</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structaxi__dac.html#a5117b248dad32affd3a14105be02fa6d">   59</a></span>&#160;    uint8_t <a class="code" href="structaxi__dac.html#a5117b248dad32affd3a14105be02fa6d">num_channels</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structaxi__dac.html#a3a2b005a1835f2ce4ca0fa0b52430bef">   61</a></span>&#160;    uint64_t <a class="code" href="structaxi__dac.html#a3a2b005a1835f2ce4ca0fa0b52430bef">clock_hz</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structaxi__dac.html#a8500a0683e1ce044d1b0763a292caec2">   63</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structaxi__dac__channel.html">axi_dac_channel</a> *<a class="code" href="structaxi__dac.html#a8500a0683e1ce044d1b0763a292caec2">channels</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structaxi__dac.html#a43c47f79f6c8a99723b191adb717a4c2">   65</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac.html#a43c47f79f6c8a99723b191adb717a4c2">bus_type</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;};</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structaxi__dac__init.html">   68</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structaxi__dac__init.html">axi_dac_init</a> {</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structaxi__dac__init.html#a77ee4c5d86b915ec9879b7943058054d">   70</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structaxi__dac__init.html#a77ee4c5d86b915ec9879b7943058054d">name</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structaxi__dac__init.html#a75b7d33e2199be516931852fb52ab89f">   72</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac__init.html#a75b7d33e2199be516931852fb52ab89f">base</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structaxi__dac__init.html#a64914985c5e35a98fad7aac97ef3ce08">   74</a></span>&#160;    uint8_t <a class="code" href="structaxi__dac__init.html#a64914985c5e35a98fad7aac97ef3ce08">num_channels</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structaxi__dac__init.html#afccd788a5b5c41a9dbc603b0a22cdaaf">   76</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structaxi__dac__channel.html">axi_dac_channel</a> *<a class="code" href="structaxi__dac__init.html#afccd788a5b5c41a9dbc603b0a22cdaaf">channels</a>;</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structaxi__dac__init.html#a67ed8c09a0a03d3afaa8be16ccd8ae57">   78</a></span>&#160;    uint8_t <a class="code" href="structaxi__dac__init.html#a67ed8c09a0a03d3afaa8be16ccd8ae57">rate</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structaxi__dac__init.html#a1af976b7f719b076b278a7b3e1c1968b">   80</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac__init.html#a1af976b7f719b076b278a7b3e1c1968b">bus_type</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;};</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252">   83</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252">axi_dac_data_sel</a> {</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a0167552774fbfef3f35ef71f75b4e8fd">   84</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a0167552774fbfef3f35ef71f75b4e8fd">AXI_DAC_DATA_SEL_DDS</a>,</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a07ca33dfcabe4abbafe239db42185d7d">   85</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a07ca33dfcabe4abbafe239db42185d7d">AXI_DAC_DATA_SEL_SED</a>,</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252ab9d5e4341b343868dc677ac28b9a2f42">   86</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252ab9d5e4341b343868dc677ac28b9a2f42">AXI_DAC_DATA_SEL_DMA</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252ae4acf1a9fa16da43bfe966abb5cd78c9">   87</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252ae4acf1a9fa16da43bfe966abb5cd78c9">AXI_DAC_DATA_SEL_ZERO</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a99e8f5bbc27fd6e3435bb9b05eec1090">   88</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a99e8f5bbc27fd6e3435bb9b05eec1090">AXI_DAC_DATA_SEL_PN7</a>,</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252aa21fea13e2659df1f841a384395f7e99">   89</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252aa21fea13e2659df1f841a384395f7e99">AXI_DAC_DATA_SEL_PN15</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a1a43e8e6fc6d7659856672b2dc54a1af">   90</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a1a43e8e6fc6d7659856672b2dc54a1af">AXI_DAC_DATA_SEL_PN23</a>,</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252aaa68a35a71ad88551d7bf60abd382683">   91</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252aaa68a35a71ad88551d7bf60abd382683">AXI_DAC_DATA_SEL_PN31</a>,</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a80231ef2522b4da4db3dab7b6635be33">   92</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a80231ef2522b4da4db3dab7b6635be33">AXI_DAC_DATA_SEL_LB</a>,</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252ae760b6c4ee7fb4ba3a7aefc70452805b">   93</a></span>&#160;    <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252ae760b6c4ee7fb4ba3a7aefc70452805b">AXI_DAC_DATA_SEL_PNXX</a>,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;};</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html">   96</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structaxi__dac__channel.html">axi_dac_channel</a> {</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html#a949e84ec9300a998564571e987725629">   97</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac__channel.html#a949e84ec9300a998564571e987725629">dds_frequency_0</a>;       <span class="comment">// in hz (1000*1000 for MHz)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html#a2d170f3be395af3477fe1835f8547b3a">   98</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac__channel.html#a2d170f3be395af3477fe1835f8547b3a">dds_phase_0</a>;           <span class="comment">// in milli(?) angles (90*1000 for 90 degrees = pi/2)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html#aed478f7835864eadd4c8bd72ec234190">   99</a></span>&#160;    int32_t <a class="code" href="structaxi__dac__channel.html#aed478f7835864eadd4c8bd72ec234190">dds_scale_0</a>;            <span class="comment">// in micro units (1.0*1000*1000 is 1.0)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html#a5e3a5d1aae3674943886e9aa7966df49">  100</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac__channel.html#a5e3a5d1aae3674943886e9aa7966df49">dds_frequency_1</a>;       <span class="comment">// in hz (1000*1000 for MHz)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html#a48950ba4126057783010c1a3fa399253">  101</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac__channel.html#a48950ba4126057783010c1a3fa399253">dds_phase_1</a>;           <span class="comment">// in milli(?) angles (90*1000 for 90 degrees = pi/2)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html#ada2d1d106e01f92972623502cb4373b1">  102</a></span>&#160;    int32_t <a class="code" href="structaxi__dac__channel.html#ada2d1d106e01f92972623502cb4373b1">dds_scale_1</a>;            <span class="comment">// in micro units (1.0*1000*1000 is 1.0)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html#a4cd3b616926ca29531bccb01b115c857">  103</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac__channel.html#a4cd3b616926ca29531bccb01b115c857">dds_dual_tone</a>;         <span class="comment">// if using single tone for this channel, set to 0x0</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html#a84b7a7a18644c76347150bba4380ff5a">  104</a></span>&#160;    uint32_t <a class="code" href="structaxi__dac__channel.html#a84b7a7a18644c76347150bba4380ff5a">pat_data</a>;              <span class="comment">// if using SED/debug that sort of thing</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structaxi__dac__channel.html#ab0b289ef4285747eaf6cfdc7f65cdc74">  105</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252">axi_dac_data_sel</a> <a class="code" href="structaxi__dac__channel.html#ab0b289ef4285747eaf6cfdc7f65cdc74">sel</a>;      <span class="comment">// set to one of the enumerated type above.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;};</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> uint16_t <a class="code" href="axi__dac__core_8h.html#af6849ddda96bf0d354265ff36f773254">sine_lut</a>[128];</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> uint32_t <a class="code" href="axi__dac__core_8h.html#a2f050f6b5ce6d07bfdc167f2a193b708">sine_lut_iq</a>[1024];</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/************************ Functions Declarations ******************************/</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a850806ebd8683e0117203ee4a94551d1">axi_dac_init_begin</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> **dac_core,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;               <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structaxi__dac__init.html">axi_dac_init</a> *init);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#aba64f3b2eab7f43cac40ea91a16723dd">axi_dac_init_finish</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c">axi_dac_init</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> **dac_core,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;             <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structaxi__dac__init.html">axi_dac_init</a> *init);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a5e57abcf261ea09aa5ebadbe631a0e22">axi_dac_remove</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a7360018a633493f6b484f4998987850a">axi_dac_set_datasel</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                int32_t chan,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                <span class="keyword">enum</span> <a class="code" href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252">axi_dac_data_sel</a> sel);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#ad7909af351f85cf17569c5bb8af29095">axi_dac_dds_set_frequency</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                  uint32_t chan, uint32_t freq_hz);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a6a695a527794ce81ff7e3872b4bdfbcd">axi_dac_dds_get_frequency</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                  uint32_t chan, uint32_t *freq);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#aac5b9f0acb2160c1bd2a6bdc23e252f7">axi_dac_dds_set_phase</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                  uint32_t chan, uint32_t phase);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a99ead95ff87dbf47e260a69de786fa7d">axi_dac_dds_get_phase</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                  uint32_t chan, uint32_t *phase);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#ada770f78e6c5cd0f59c55a5c4ab17d61">axi_dac_dds_set_scale</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                  uint32_t chan,</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                  int32_t scale_micro_units);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a3055c85d631da576ffe7ba92ba3b99b6">axi_dac_dds_get_scale</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                  uint32_t chan,</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                  int32_t *scale_micro_units);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a31322d214502d875c6cfd1a80584ae91">axi_dac_set_buff</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;             uint32_t address,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;             uint16_t *buff,</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;             uint32_t buff_size);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;uint32_t <a class="code" href="axi__dac__core_8h.html#a7d8234efe8d436506b58b8cf3abc2318">axi_dac_set_sine_lut</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                  uint32_t address);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a60f51e081e1551d79104925d7bf5e8e6">axi_dac_dds_get_calib_scale</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                    uint32_t chan,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                    int32_t *val,</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                    int32_t *val2);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a7deedbe015196aad9fa87457867bb89c">axi_dac_dds_get_calib_phase</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                    uint32_t chan,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                    int32_t *val,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                    int32_t *val2);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a98dd0822ee22ede7d9fac21d0fac612c">axi_dac_dds_set_calib_scale</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                    uint32_t chan,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                    int32_t val,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                    int32_t val2);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a21b69643186832e96542838f0a077637">axi_dac_dds_set_calib_phase</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                    uint32_t chan,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                    int32_t val,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                    int32_t val2);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#abd2fd8255a3a77a7ab737e4ac048f337">axi_dac_load_custom_data</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                 <span class="keyword">const</span> uint32_t *custom_data_iq,</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                 uint32_t custom_tx_count,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                 uint32_t address);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#ad2e10485918e87d7d2c6f6a72c971544">axi_dac_data_setup</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a4d843cad23a06079bb7d6245fe0a277f">axi_dac_bus_read</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;             uint32_t reg_addr,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;             uint32_t *reg_data,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;             uint8_t data_size);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a35b4348d0812ce072dc10f58ab748508">axi_dac_bus_write</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;              uint32_t reg_addr,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;              uint32_t reg_data,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;              uint8_t data_size);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a4cd031cad59c11cbe7a078e617a7cc46">axi_dac_set_ddr</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <span class="keywordtype">bool</span> enable);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#afff2fa81b555036327565a0dae937dfd">axi_dac_set_data_stream</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                <span class="keywordtype">bool</span> enable);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a6c7981356943ccd12b99e7590e8e0c23">axi_dac_data_transfer_addr</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                   uint32_t address);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;int32_t <a class="code" href="axi__dac__core_8h.html#a742bbc91b524a8102cf6d120fdb34c29">axi_dac_data_format_set</a>(<span class="keyword">struct</span> <a class="code" href="structaxi__dac.html">axi_dac</a> *dac,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                <span class="keywordtype">int</span> format);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aaxi__dac__core_8h_html_afff2fa81b555036327565a0dae937dfd"><div class="ttname"><a href="axi__dac__core_8h.html#afff2fa81b555036327565a0dae937dfd">axi_dac_set_data_stream</a></div><div class="ttdeci">int32_t axi_dac_set_data_stream(struct axi_dac *dac, bool enable)</div><div class="ttdoc">AXI DAC Set data stream mode.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:535</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a98dd0822ee22ede7d9fac21d0fac612c"><div class="ttname"><a href="axi__dac__core_8c.html#a98dd0822ee22ede7d9fac21d0fac612c">axi_dac_dds_set_calib_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_set_calib_scale(struct axi_dac *dac, uint32_t chan, int32_t val, int32_t val2)</div><div class="ttdoc">Calibrate scale for specific AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:909</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ad2e10485918e87d7d2c6f6a72c971544"><div class="ttname"><a href="axi__dac__core_8c.html#ad2e10485918e87d7d2c6f6a72c971544">axi_dac_data_setup</a></div><div class="ttdeci">int32_t axi_dac_data_setup(struct axi_dac *dac)</div><div class="ttdoc">AXI DAC Data Setup.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1193</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252ae4acf1a9fa16da43bfe966abb5cd78c9"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252ae4acf1a9fa16da43bfe966abb5cd78c9">AXI_DAC_DATA_SEL_ZERO</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_ZERO</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:87</div></div>
<div class="ttc" id="astructaxi__dac_html_ad4b08a4e351d34e96e9cac3fa177614c"><div class="ttname"><a href="structaxi__dac.html#ad4b08a4e351d34e96e9cac3fa177614c">axi_dac::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:55</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a4cd031cad59c11cbe7a078e617a7cc46"><div class="ttname"><a href="axi__dac__core_8c.html#a4cd031cad59c11cbe7a078e617a7cc46">axi_dac_set_ddr</a></div><div class="ttdeci">int32_t axi_dac_set_ddr(struct axi_dac *dac, bool enable)</div><div class="ttdoc">AXI DAC Set DDR (bus double-data-rate) mode.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:520</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a7360018a633493f6b484f4998987850a"><div class="ttname"><a href="axi__dac__core_8h.html#a7360018a633493f6b484f4998987850a">axi_dac_set_datasel</a></div><div class="ttdeci">int32_t axi_dac_set_datasel(struct axi_dac *dac, int32_t chan, enum axi_dac_data_sel sel)</div><div class="ttdoc">AXI DAC Set Data type for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:590</div></div>
<div class="ttc" id="ano__os__alloc_8h_html"><div class="ttname"><a href="no__os__alloc_8h.html">no_os_alloc.h</a></div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_ada770f78e6c5cd0f59c55a5c4ab17d61"><div class="ttname"><a href="axi__dac__core_8h.html#ada770f78e6c5cd0f59c55a5c4ab17d61">axi_dac_dds_set_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_set_scale(struct axi_dac *dac, uint32_t chan, int32_t scale_micro_units)</div><div class="ttdoc">AXI DAC Set DDS scale for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:714</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_adcdbdd5b6d8e5155180f52c597c61a28"><div class="ttname"><a href="axi__dac__core_8c.html#adcdbdd5b6d8e5155180f52c597c61a28">AXI_DAC_SDR_DDR_N</a></div><div class="ttdeci">#define AXI_DAC_SDR_DDR_N</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:58</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a636792a0aca48695117470681e0b409f"><div class="ttname"><a href="axi__dac__core_8c.html#a636792a0aca48695117470681e0b409f">axi_dac_read</a></div><div class="ttdeci">int32_t axi_dac_read(struct axi_dac *dac, uint32_t reg_addr, uint32_t *reg_data)</div><div class="ttdoc">AXI DAC Data Read.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:363</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a12cb00eaab003a66eb874ca5cddd90e9"><div class="ttname"><a href="axi__dac__core_8c.html#a12cb00eaab003a66eb874ca5cddd90e9">AXI_DAC_IQCOR_COEFF_1</a></div><div class="ttdeci">#define AXI_DAC_IQCOR_COEFF_1(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:119</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a850806ebd8683e0117203ee4a94551d1"><div class="ttname"><a href="axi__dac__core_8c.html#a850806ebd8683e0117203ee4a94551d1">axi_dac_init_begin</a></div><div class="ttdeci">int32_t axi_dac_init_begin(struct axi_dac **dac_core, const struct axi_dac_init *init)</div><div class="ttdoc">Begin AXI DAC Initialization.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1098</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a3055c85d631da576ffe7ba92ba3b99b6"><div class="ttname"><a href="axi__dac__core_8h.html#a3055c85d631da576ffe7ba92ba3b99b6">axi_dac_dds_get_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_get_scale(struct axi_dac *dac, uint32_t chan, int32_t *scale_micro_units)</div><div class="ttdoc">AXI DAC Get DDS scale for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:745</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a60f51e081e1551d79104925d7bf5e8e6"><div class="ttname"><a href="axi__dac__core_8c.html#a60f51e081e1551d79104925d7bf5e8e6">axi_dac_dds_get_calib_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_get_calib_scale(struct axi_dac *dac, uint32_t chan, int32_t *val, int32_t *val2)</div><div class="ttdoc">Get the scale calibration values for AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:925</div></div>
<div class="ttc" id="astructaxi__dac_html_a3a2b005a1835f2ce4ca0fa0b52430bef"><div class="ttname"><a href="structaxi__dac.html#a3a2b005a1835f2ce4ca0fa0b52430bef">axi_dac::clock_hz</a></div><div class="ttdeci">uint64_t clock_hz</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:61</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a7d8234efe8d436506b58b8cf3abc2318"><div class="ttname"><a href="axi__dac__core_8c.html#a7d8234efe8d436506b58b8cf3abc2318">axi_dac_set_sine_lut</a></div><div class="ttdeci">uint32_t axi_dac_set_sine_lut(struct axi_dac *dac, uint32_t address)</div><div class="ttdoc">AXI DAC Set data based on a Sine Lookup Table.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:971</div></div>
<div class="ttc" id="astructaxi__dac__init_html_a75b7d33e2199be516931852fb52ab89f"><div class="ttname"><a href="structaxi__dac__init.html#a75b7d33e2199be516931852fb52ab89f">axi_dac_init::base</a></div><div class="ttdeci">uint32_t base</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:72</div></div>
<div class="ttc" id="astructaxi__dac__channel_html_a84b7a7a18644c76347150bba4380ff5a"><div class="ttname"><a href="structaxi__dac__channel.html#a84b7a7a18644c76347150bba4380ff5a">axi_dac_channel::pat_data</a></div><div class="ttdeci">uint32_t pat_data</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:104</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a75ddae43902aa602785bd93ee51b0907"><div class="ttname"><a href="axi__dac__core_8c.html#a75ddae43902aa602785bd93ee51b0907">AXI_DAC_REG_CLK_RATIO</a></div><div class="ttdeci">#define AXI_DAC_REG_CLK_RATIO</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:69</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_aa063c6262c2a7e44ce78165a6c5e13b5"><div class="ttname"><a href="axi__dac__core_8c.html#aa063c6262c2a7e44ce78165a6c5e13b5">axi_dac_read_poll_timeout</a></div><div class="ttdeci">int32_t axi_dac_read_poll_timeout(struct axi_dac *dac, uint32_t reg_addr, uint32_t mask, uint32_t value, uint32_t sleep_us, uint32_t timeout_us)</div><div class="ttdoc">AXI DAC Read Data until condition is met.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:417</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_adc29c2ff13d900c2f185ee95427fb06ca622966791d954da6a83a248c2e0ab076"><div class="ttname"><a href="axi__dac__core_8h.html#adc29c2ff13d900c2f185ee95427fb06ca622966791d954da6a83a248c2e0ab076">AXI_DAC_BUS_TYPE_QSPI</a></div><div class="ttdeci">@ AXI_DAC_BUS_TYPE_QSPI</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:46</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a7e41269e5709f320a4b4fd9204489f0d"><div class="ttname"><a href="axi__dac__core_8c.html#a7e41269e5709f320a4b4fd9204489f0d">AXI_DAC_UI_STATUS</a></div><div class="ttdeci">#define AXI_DAC_UI_STATUS</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:92</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_aba64f3b2eab7f43cac40ea91a16723dd"><div class="ttname"><a href="axi__dac__core_8c.html#aba64f3b2eab7f43cac40ea91a16723dd">axi_dac_init_finish</a></div><div class="ttdeci">int32_t axi_dac_init_finish(struct axi_dac *dac)</div><div class="ttdoc">Begin AXI DAC Initialization.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1123</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252a0167552774fbfef3f35ef71f75b4e8fd"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a0167552774fbfef3f35ef71f75b4e8fd">AXI_DAC_DATA_SEL_DDS</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_DDS</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:84</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_af6849ddda96bf0d354265ff36f773254"><div class="ttname"><a href="axi__dac__core_8c.html#af6849ddda96bf0d354265ff36f773254">sine_lut</a></div><div class="ttdeci">const uint16_t sine_lut[128]</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:126</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a99ead95ff87dbf47e260a69de786fa7d"><div class="ttname"><a href="axi__dac__core_8h.html#a99ead95ff87dbf47e260a69de786fa7d">axi_dac_dds_get_phase</a></div><div class="ttdeci">int32_t axi_dac_dds_get_phase(struct axi_dac *dac, uint32_t chan, uint32_t *phase)</div><div class="ttdoc">AXI DAC Get DDS phase for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:688</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_adc29c2ff13d900c2f185ee95427fb06cadd306c60fe09761d21b7926b19f0eb68"><div class="ttname"><a href="axi__dac__core_8h.html#adc29c2ff13d900c2f185ee95427fb06cadd306c60fe09761d21b7926b19f0eb68">AXI_DAC_BUS_TYPE_NONE</a></div><div class="ttdeci">@ AXI_DAC_BUS_TYPE_NONE</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:45</div></div>
<div class="ttc" id="ano__os__delay_8h_html"><div class="ttname"><a href="no__os__delay_8h.html">no_os_delay.h</a></div><div class="ttdoc">Header file of Delay functions.</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_aa53685676f7a39def5222c973ac0f57e"><div class="ttname"><a href="axi__dac__core_8c.html#aa53685676f7a39def5222c973ac0f57e">DAC_REG_DATA_PATTERN</a></div><div class="ttdeci">#define DAC_REG_DATA_PATTERN(c)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:105</div></div>
<div class="ttc" id="astructaxi__dac__channel_html_a5e3a5d1aae3674943886e9aa7966df49"><div class="ttname"><a href="structaxi__dac__channel.html#a5e3a5d1aae3674943886e9aa7966df49">axi_dac_channel::dds_frequency_1</a></div><div class="ttdeci">uint32_t dds_frequency_1</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:100</div></div>
<div class="ttc" id="astructaxi__dac__channel_html_a48950ba4126057783010c1a3fa399253"><div class="ttname"><a href="structaxi__dac__channel.html#a48950ba4126057783010c1a3fa399253">axi_dac_channel::dds_phase_1</a></div><div class="ttdeci">uint32_t dds_phase_1</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:101</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a31322d214502d875c6cfd1a80584ae91"><div class="ttname"><a href="axi__dac__core_8c.html#a31322d214502d875c6cfd1a80584ae91">axi_dac_set_buff</a></div><div class="ttdeci">int32_t axi_dac_set_buff(struct axi_dac *dac, uint32_t address, uint16_t *buff, uint32_t buff_size)</div><div class="ttdoc">AXI DAC Set data buffer.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1036</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a81691bd4e0ba4e955950be348f365301"><div class="ttname"><a href="axi__dac__core_8c.html#a81691bd4e0ba4e955950be348f365301">axi_dac_dds_from_signed_mag_fmt</a></div><div class="ttdeci">void axi_dac_dds_from_signed_mag_fmt(uint32_t val, int32_t *r_val, int32_t *r_val2)</div><div class="ttdoc">AXI DAC Convert from signed magnitude format.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:808</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a6a695a527794ce81ff7e3872b4bdfbcd"><div class="ttname"><a href="axi__dac__core_8h.html#a6a695a527794ce81ff7e3872b4bdfbcd">axi_dac_dds_get_frequency</a></div><div class="ttdeci">int32_t axi_dac_dds_get_frequency(struct axi_dac *dac, uint32_t chan, uint32_t *freq)</div><div class="ttdoc">AXI DAC Get DDS frequency for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:638</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a4d843cad23a06079bb7d6245fe0a277f"><div class="ttname"><a href="axi__dac__core_8h.html#a4d843cad23a06079bb7d6245fe0a277f">axi_dac_bus_read</a></div><div class="ttdeci">int32_t axi_dac_bus_read(struct axi_dac *dac, uint32_t reg_addr, uint32_t *reg_data, uint8_t data_size)</div><div class="ttdoc">AXI DAC Bus Data Read.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:488</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_aac5b9f0acb2160c1bd2a6bdc23e252f7"><div class="ttname"><a href="axi__dac__core_8c.html#aac5b9f0acb2160c1bd2a6bdc23e252f7">axi_dac_dds_set_phase</a></div><div class="ttdeci">int32_t axi_dac_dds_set_phase(struct axi_dac *dac, uint32_t chan, uint32_t phase)</div><div class="ttdoc">AXI DAC Set DDS phase for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:663</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_abb57c65ac8a225b80a13ea776ca511e7"><div class="ttname"><a href="axi__dac__core_8c.html#abb57c65ac8a225b80a13ea776ca511e7">AXI_DAC_SYNC</a></div><div class="ttdeci">#define AXI_DAC_SYNC</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:55</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_afff2fa81b555036327565a0dae937dfd"><div class="ttname"><a href="axi__dac__core_8c.html#afff2fa81b555036327565a0dae937dfd">axi_dac_set_data_stream</a></div><div class="ttdeci">int32_t axi_dac_set_data_stream(struct axi_dac *dac, bool enable)</div><div class="ttdoc">AXI DAC Set data stream mode.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:535</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a76bf9db0a9794f761d73669c69df4e9f"><div class="ttname"><a href="axi__dac__core_8c.html#a76bf9db0a9794f761d73669c69df4e9f">AXI_DAC_IQCOR_COEFF_2</a></div><div class="ttdeci">#define AXI_DAC_IQCOR_COEFF_2(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:121</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ad7909af351f85cf17569c5bb8af29095"><div class="ttname"><a href="axi__dac__core_8c.html#ad7909af351f85cf17569c5bb8af29095">axi_dac_dds_set_frequency</a></div><div class="ttdeci">int32_t axi_dac_dds_set_frequency(struct axi_dac *dac, uint32_t chan, uint32_t freq_hz)</div><div class="ttdoc">AXI DAC Set DDS frequency for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:614</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_adff5f1fb11946abbc3210b1e947477fe"><div class="ttname"><a href="axi__dac__core_8c.html#adff5f1fb11946abbc3210b1e947477fe">AXI_DAC_CNTRL_DATA_WR</a></div><div class="ttdeci">#define AXI_DAC_CNTRL_DATA_WR</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:81</div></div>
<div class="ttc" id="astructaxi__dac__init_html_afccd788a5b5c41a9dbc603b0a22cdaaf"><div class="ttname"><a href="structaxi__dac__init.html#afccd788a5b5c41a9dbc603b0a22cdaaf">axi_dac_init::channels</a></div><div class="ttdeci">struct axi_dac_channel * channels</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:76</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a0e3693b6a56b8cd661c9616727a8e635"><div class="ttname"><a href="axi__dac__core_8c.html#a0e3693b6a56b8cd661c9616727a8e635">AXI_DAC_RD_ADDR</a></div><div class="ttdeci">#define AXI_DAC_RD_ADDR(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:124</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ad1d933b45bd7eb803b03584b9ec2f2a5"><div class="ttname"><a href="axi__dac__core_8c.html#ad1d933b45bd7eb803b03584b9ec2f2a5">AXI_DAC_TO_DDS_INIT</a></div><div class="ttdeci">#define AXI_DAC_TO_DDS_INIT(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:101</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ada770f78e6c5cd0f59c55a5c4ab17d61"><div class="ttname"><a href="axi__dac__core_8c.html#ada770f78e6c5cd0f59c55a5c4ab17d61">axi_dac_dds_set_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_set_scale(struct axi_dac *dac, uint32_t chan, int32_t scale_micro_units)</div><div class="ttdoc">AXI DAC Set DDS scale for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:714</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ab9f7857d098a35e52819fbb572bf87ed"><div class="ttname"><a href="axi__dac__core_8c.html#ab9f7857d098a35e52819fbb572bf87ed">AXI_DAC_REG_SYNC_CONTROL</a></div><div class="ttdeci">#define AXI_DAC_REG_SYNC_CONTROL</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:54</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html"><div class="ttname"><a href="axi__dac__core_8h.html">axi_dac_core.h</a></div><div class="ttdoc">Driver for the Analog Devices AXI-DAC-CORE module.</div></div>
<div class="ttc" id="ano__os__axi__io_8h_html"><div class="ttname"><a href="no__os__axi__io_8h.html">no_os_axi_io.h</a></div><div class="ttdoc">Header file of AXI IO.</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252aa21fea13e2659df1f841a384395f7e99"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252aa21fea13e2659df1f841a384395f7e99">AXI_DAC_DATA_SEL_PN15</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_PN15</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:89</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a56f283771e6a0edeb0d5222417c86422"><div class="ttname"><a href="axi__dac__core_8c.html#a56f283771e6a0edeb0d5222417c86422">AXI_DAC_REG_STATUS</a></div><div class="ttdeci">#define AXI_DAC_REG_STATUS</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:73</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a7d8234efe8d436506b58b8cf3abc2318"><div class="ttname"><a href="axi__dac__core_8h.html#a7d8234efe8d436506b58b8cf3abc2318">axi_dac_set_sine_lut</a></div><div class="ttdeci">uint32_t axi_dac_set_sine_lut(struct axi_dac *dac, uint32_t address)</div><div class="ttdoc">AXI DAC Set data based on a Sine Lookup Table.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:971</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a21b69643186832e96542838f0a077637"><div class="ttname"><a href="axi__dac__core_8h.html#a21b69643186832e96542838f0a077637">axi_dac_dds_set_calib_phase</a></div><div class="ttdeci">int32_t axi_dac_dds_set_calib_phase(struct axi_dac *dac, uint32_t chan, int32_t val, int32_t val2)</div><div class="ttdoc">Calibrate phase for specific AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:941</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a9742c9aa632f0f024718c3a6c42f26d7"><div class="ttname"><a href="axi__dac__core_8c.html#a9742c9aa632f0f024718c3a6c42f26d7">AXI_DAC_REG_RSTN</a></div><div class="ttdeci">#define AXI_DAC_REG_RSTN</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:50</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ac987f9dca0fafc5ea3902054c8834eb7"><div class="ttname"><a href="axi__dac__core_8c.html#ac987f9dca0fafc5ea3902054c8834eb7">AXI_DAC_REG_DATA_SELECT</a></div><div class="ttdeci">#define AXI_DAC_REG_DATA_SELECT(c)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:107</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_aef28b4e1cd90f701a5975838aa094824"><div class="ttname"><a href="axi__dac__core_8c.html#aef28b4e1cd90f701a5975838aa094824">AXI_DAC_DDS_INCR</a></div><div class="ttdeci">#define AXI_DAC_DDS_INCR(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:102</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a0c978cf49e164ac722586cd8ebbe99e6"><div class="ttname"><a href="axi__dac__core_8c.html#a0c978cf49e164ac722586cd8ebbe99e6">AXI_DAC_REG_CLK_FREQ</a></div><div class="ttdeci">#define AXI_DAC_REG_CLK_FREQ</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:65</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a5a1be043b913b694a4e48aaa6d6c6072"><div class="ttname"><a href="axi__dac__core_8c.html#a5a1be043b913b694a4e48aaa6d6c6072">AXI_DAC_RATE</a></div><div class="ttdeci">#define AXI_DAC_RATE(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:62</div></div>
<div class="ttc" id="ano__os__util_8h_html_a4539b90e759d0e6eb5af53d2f2f7c998"><div class="ttname"><a href="no__os__util_8h.html#a4539b90e759d0e6eb5af53d2f2f7c998">no_os_do_div</a></div><div class="ttdeci">uint64_t no_os_do_div(uint64_t *n, uint64_t base)</div></div>
<div class="ttc" id="ano__os__delay_8h_html_aa86f6721c09eeef0e8cddf25b4678df8"><div class="ttname"><a href="no__os__delay_8h.html#aa86f6721c09eeef0e8cddf25b4678df8">no_os_mdelay</a></div><div class="ttdeci">void no_os_mdelay(uint32_t msecs)</div><div class="ttdoc">Wait until msecs milliseconds passed.</div><div class="ttdef"><b>Definition:</b> aducm3029_delay.c:126</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a7deedbe015196aad9fa87457867bb89c"><div class="ttname"><a href="axi__dac__core_8c.html#a7deedbe015196aad9fa87457867bb89c">axi_dac_dds_get_calib_phase</a></div><div class="ttdeci">int32_t axi_dac_dds_get_calib_phase(struct axi_dac *dac, uint32_t chan, int32_t *val, int32_t *val2)</div><div class="ttdoc">Get the phase calibration values for AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:957</div></div>
<div class="ttc" id="ano__os__error_8h_html"><div class="ttname"><a href="no__os__error_8h.html">no_os_error.h</a></div><div class="ttdoc">Error codes definition.</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a8f989670e138f9ee1140f77d028b1ccd"><div class="ttname"><a href="axi__dac__core_8c.html#a8f989670e138f9ee1140f77d028b1ccd">axi_dac_write</a></div><div class="ttdeci">int32_t axi_dac_write(struct axi_dac *dac, uint32_t reg_addr, uint32_t reg_data)</div><div class="ttdoc">AXI DAC Data Write.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:379</div></div>
<div class="ttc" id="astructaxi__dac__channel_html"><div class="ttname"><a href="structaxi__dac__channel.html">axi_dac_channel</a></div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:96</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_accbece9df3321841e6faf9f05d5e14fa"><div class="ttname"><a href="axi__dac__core_8c.html#accbece9df3321841e6faf9f05d5e14fa">AXI_DAC_DATA_WR_8</a></div><div class="ttdeci">#define AXI_DAC_DATA_WR_8(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:83</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a4cd031cad59c11cbe7a078e617a7cc46"><div class="ttname"><a href="axi__dac__core_8h.html#a4cd031cad59c11cbe7a078e617a7cc46">axi_dac_set_ddr</a></div><div class="ttdeci">int32_t axi_dac_set_ddr(struct axi_dac *dac, bool enable)</div><div class="ttdoc">AXI DAC Set DDR (bus double-data-rate) mode.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:520</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a7360018a633493f6b484f4998987850a"><div class="ttname"><a href="axi__dac__core_8c.html#a7360018a633493f6b484f4998987850a">axi_dac_set_datasel</a></div><div class="ttdeci">int32_t axi_dac_set_datasel(struct axi_dac *dac, int32_t chan, enum axi_dac_data_sel sel)</div><div class="ttdoc">AXI DAC Set Data type for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:590</div></div>
<div class="ttc" id="astructaxi__dac__init_html_a77ee4c5d86b915ec9879b7943058054d"><div class="ttname"><a href="structaxi__dac__init.html#a77ee4c5d86b915ec9879b7943058054d">axi_dac_init::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:70</div></div>
<div class="ttc" id="astructaxi__dac_html_a612ddbf5a2daac65d6b9a25b01159b7d"><div class="ttname"><a href="structaxi__dac.html#a612ddbf5a2daac65d6b9a25b01159b7d">axi_dac::base</a></div><div class="ttdeci">uint32_t base</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:57</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a429f8c6d55a41b624713e264053fadbe"><div class="ttname"><a href="axi__dac__core_8c.html#a429f8c6d55a41b624713e264053fadbe">AXI_DAC_DATA_WR_16</a></div><div class="ttdeci">#define AXI_DAC_DATA_WR_16(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:82</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a60f51e081e1551d79104925d7bf5e8e6"><div class="ttname"><a href="axi__dac__core_8h.html#a60f51e081e1551d79104925d7bf5e8e6">axi_dac_dds_get_calib_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_get_calib_scale(struct axi_dac *dac, uint32_t chan, int32_t *val, int32_t *val2)</div><div class="ttdoc">Get the scale calibration values for AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:925</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_affd7d4cfd5c837582913022cf5980315"><div class="ttname"><a href="axi__dac__core_8c.html#affd7d4cfd5c837582913022cf5980315">axi_dac_update_bits</a></div><div class="ttdeci">void axi_dac_update_bits(struct axi_dac *dac, uint32_t reg_addr, uint32_t reg_mask, uint32_t reg_data)</div><div class="ttdoc">AXI DAC Update Data bits.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:395</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a9d1fe982388f80f22037125e9a329006"><div class="ttname"><a href="axi__dac__core_8c.html#a9d1fe982388f80f22037125e9a329006">AXI_DAC_DDS_SCALE</a></div><div class="ttdeci">#define AXI_DAC_DDS_SCALE(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:96</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a2f050f6b5ce6d07bfdc167f2a193b708"><div class="ttname"><a href="axi__dac__core_8h.html#a2f050f6b5ce6d07bfdc167f2a193b708">sine_lut_iq</a></div><div class="ttdeci">const uint32_t sine_lut_iq[1024]</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:145</div></div>
<div class="ttc" id="astructaxi__dac__channel_html_a949e84ec9300a998564571e987725629"><div class="ttname"><a href="structaxi__dac__channel.html#a949e84ec9300a998564571e987725629">axi_dac_channel::dds_frequency_0</a></div><div class="ttdeci">uint32_t dds_frequency_0</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:97</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ac4dae5807f56710c9a52216f13658106"><div class="ttname"><a href="axi__dac__core_8c.html#ac4dae5807f56710c9a52216f13658106">AXI_DAC_REG_RATECNTRL</a></div><div class="ttdeci">#define AXI_DAC_REG_RATECNTRL</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:61</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_aff71f84c5b3d0ff3b8fc976980f51358"><div class="ttname"><a href="axi__dac__core_8c.html#aff71f84c5b3d0ff3b8fc976980f51358">AXI_DAC_TO_IQCOR_COEFF_1</a></div><div class="ttdeci">#define AXI_DAC_TO_IQCOR_COEFF_1(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:120</div></div>
<div class="ttc" id="astructaxi__dac__init_html"><div class="ttname"><a href="structaxi__dac__init.html">axi_dac_init</a></div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:68</div></div>
<div class="ttc" id="astructaxi__dac__channel_html_aed478f7835864eadd4c8bd72ec234190"><div class="ttname"><a href="structaxi__dac__channel.html#aed478f7835864eadd4c8bd72ec234190">axi_dac_channel::dds_scale_0</a></div><div class="ttdeci">int32_t dds_scale_0</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:99</div></div>
<div class="ttc" id="astructaxi__dac__init_html_a67ed8c09a0a03d3afaa8be16ccd8ae57"><div class="ttname"><a href="structaxi__dac__init.html#a67ed8c09a0a03d3afaa8be16ccd8ae57">axi_dac_init::rate</a></div><div class="ttdeci">uint8_t rate</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:78</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a8567f5faf56f209af6caed1d30584fc2"><div class="ttname"><a href="axi__dac__core_8c.html#a8567f5faf56f209af6caed1d30584fc2">AXI_DAC_TRANSFER_DATA</a></div><div class="ttdeci">#define AXI_DAC_TRANSFER_DATA</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:88</div></div>
<div class="ttc" id="astructaxi__dac__init_html_a64914985c5e35a98fad7aac97ef3ce08"><div class="ttname"><a href="structaxi__dac__init.html#a64914985c5e35a98fad7aac97ef3ce08">axi_dac_init::num_channels</a></div><div class="ttdeci">uint8_t num_channels</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:74</div></div>
<div class="ttc" id="ano__os__axi__io_8h_html_a9d7b9f79ca6bfc1436eba5c22c8b7058"><div class="ttname"><a href="no__os__axi__io_8h.html#a9d7b9f79ca6bfc1436eba5c22c8b7058">no_os_axi_io_read</a></div><div class="ttdeci">int32_t no_os_axi_io_read(uint32_t base, uint32_t offset, uint32_t *data)</div><div class="ttdoc">AXI IO Altera specific read function.</div><div class="ttdef"><b>Definition:</b> altera_axi_io.c:53</div></div>
<div class="ttc" id="astructaxi__dac_html"><div class="ttname"><a href="structaxi__dac.html">axi_dac</a></div><div class="ttdoc">AXI DAC Device Descriptor.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:53</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252a1a43e8e6fc6d7659856672b2dc54a1af"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a1a43e8e6fc6d7659856672b2dc54a1af">AXI_DAC_DATA_SEL_PN23</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_PN23</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:90</div></div>
<div class="ttc" id="astructaxi__dac_html_a5117b248dad32affd3a14105be02fa6d"><div class="ttname"><a href="structaxi__dac.html#a5117b248dad32affd3a14105be02fa6d">axi_dac::num_channels</a></div><div class="ttdeci">uint8_t num_channels</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:59</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_af6849ddda96bf0d354265ff36f773254"><div class="ttname"><a href="axi__dac__core_8h.html#af6849ddda96bf0d354265ff36f773254">sine_lut</a></div><div class="ttdeci">const uint16_t sine_lut[128]</div><div class="ttdef"><b>Definition:</b> adc_demo.c:47</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a98dd0822ee22ede7d9fac21d0fac612c"><div class="ttname"><a href="axi__dac__core_8h.html#a98dd0822ee22ede7d9fac21d0fac612c">axi_dac_dds_set_calib_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_set_calib_scale(struct axi_dac *dac, uint32_t chan, int32_t val, int32_t val2)</div><div class="ttdoc">Calibrate scale for specific AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:909</div></div>
<div class="ttc" id="astructaxi__dac_html_a8500a0683e1ce044d1b0763a292caec2"><div class="ttname"><a href="structaxi__dac.html#a8500a0683e1ce044d1b0763a292caec2">axi_dac::channels</a></div><div class="ttdeci">struct axi_dac_channel * channels</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:63</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a5e57abcf261ea09aa5ebadbe631a0e22"><div class="ttname"><a href="axi__dac__core_8h.html#a5e57abcf261ea09aa5ebadbe631a0e22">axi_dac_remove</a></div><div class="ttdeci">int32_t axi_dac_remove(struct axi_dac *dac)</div><div class="ttdoc">AXI DAC Resources deallocation.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1238</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a35b4348d0812ce072dc10f58ab748508"><div class="ttname"><a href="axi__dac__core_8c.html#a35b4348d0812ce072dc10f58ab748508">axi_dac_bus_write</a></div><div class="ttdeci">int32_t axi_dac_bus_write(struct axi_dac *dac, uint32_t reg_addr, uint32_t reg_data, uint8_t data_size)</div><div class="ttdoc">AXI DAC Bus Data Write.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:444</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a0c22989931b4132e50d424c35ffc0d7c"><div class="ttname"><a href="axi__dac__core_8c.html#a0c22989931b4132e50d424c35ffc0d7c">AXI_DAC_REG_DDS_SCALE</a></div><div class="ttdeci">#define AXI_DAC_REG_DDS_SCALE(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:95</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a4d843cad23a06079bb7d6245fe0a277f"><div class="ttname"><a href="axi__dac__core_8c.html#a4d843cad23a06079bb7d6245fe0a277f">axi_dac_bus_read</a></div><div class="ttdeci">int32_t axi_dac_bus_read(struct axi_dac *dac, uint32_t reg_addr, uint32_t *reg_data, uint8_t data_size)</div><div class="ttdoc">AXI DAC Bus Data Read.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:488</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a5281c99320a54eeab6931198f726a55f"><div class="ttname"><a href="axi__dac__core_8c.html#a5281c99320a54eeab6931198f726a55f">AXI_DAC_REG_CNTRL_2</a></div><div class="ttdeci">#define AXI_DAC_REG_CNTRL_2</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:57</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_aac5b9f0acb2160c1bd2a6bdc23e252f7"><div class="ttname"><a href="axi__dac__core_8h.html#aac5b9f0acb2160c1bd2a6bdc23e252f7">axi_dac_dds_set_phase</a></div><div class="ttdeci">int32_t axi_dac_dds_set_phase(struct axi_dac *dac, uint32_t chan, uint32_t phase)</div><div class="ttdoc">AXI DAC Set DDS phase for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:663</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_abd2fd8255a3a77a7ab737e4ac048f337"><div class="ttname"><a href="axi__dac__core_8h.html#abd2fd8255a3a77a7ab737e4ac048f337">axi_dac_load_custom_data</a></div><div class="ttdeci">int32_t axi_dac_load_custom_data(struct axi_dac *dac, const uint32_t *custom_data_iq, uint32_t custom_tx_count, uint32_t address)</div><div class="ttdoc">AXI DAC Load custom data.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1063</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_ad7909af351f85cf17569c5bb8af29095"><div class="ttname"><a href="axi__dac__core_8h.html#ad7909af351f85cf17569c5bb8af29095">axi_dac_dds_set_frequency</a></div><div class="ttdeci">int32_t axi_dac_dds_set_frequency(struct axi_dac *dac, uint32_t chan, uint32_t freq_hz)</div><div class="ttdoc">AXI DAC Set DDS frequency for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:614</div></div>
<div class="ttc" id="ano__os__alloc_8h_html_a13ef94eec36fc8e67178c0d6c3714d0b"><div class="ttname"><a href="no__os__alloc_8h.html#a13ef94eec36fc8e67178c0d6c3714d0b">no_os_malloc</a></div><div class="ttdeci">void * no_os_malloc(size_t size)</div><div class="ttdoc">Allocate memory and return a pointer to it.</div><div class="ttdef"><b>Definition:</b> chibios_alloc.c:43</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a88b7d1d48e908b038ef3faea467aaa0c"><div class="ttname"><a href="axi__dac__core_8c.html#a88b7d1d48e908b038ef3faea467aaa0c">axi_dac_init</a></div><div class="ttdeci">int32_t axi_dac_init(struct axi_dac **dac_core, const struct axi_dac_init *init)</div><div class="ttdoc">AXI DAC Main Initialization.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1154</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_af715b53c384bc2abb134196d84d36003"><div class="ttname"><a href="axi__dac__core_8c.html#af715b53c384bc2abb134196d84d36003">AXI_DAC_REG_CHAN_CNTRL_8</a></div><div class="ttdeci">#define AXI_DAC_REG_CHAN_CNTRL_8(c)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:118</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_afe926f2a63ef0727d39fcb0febb460df"><div class="ttname"><a href="axi__dac__core_8c.html#afe926f2a63ef0727d39fcb0febb460df">AXI_DAC_SYMB_8B</a></div><div class="ttdeci">#define AXI_DAC_SYMB_8B</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:59</div></div>
<div class="ttc" id="ano__os__alloc_8h_html_a77a0bbe66f9f737c8880e9bb6aa26dde"><div class="ttname"><a href="no__os__alloc_8h.html#a77a0bbe66f9f737c8880e9bb6aa26dde">no_os_free</a></div><div class="ttdeci">void no_os_free(void *ptr)</div><div class="ttdoc">Deallocate memory previously allocated by a call to no_os_calloc or no_os_malloc.</div><div class="ttdef"><b>Definition:</b> chibios_alloc.c:69</div></div>
<div class="ttc" id="astructaxi__dac__channel_html_a2d170f3be395af3477fe1835f8547b3a"><div class="ttname"><a href="structaxi__dac__channel.html#a2d170f3be395af3477fe1835f8547b3a">axi_dac_channel::dds_phase_0</a></div><div class="ttdeci">uint32_t dds_phase_0</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:98</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a6c7981356943ccd12b99e7590e8e0c23"><div class="ttname"><a href="axi__dac__core_8h.html#a6c7981356943ccd12b99e7590e8e0c23">axi_dac_data_transfer_addr</a></div><div class="ttdeci">int32_t axi_dac_data_transfer_addr(struct axi_dac *dac, uint32_t address)</div><div class="ttdoc">AXI DAC Set starting dma data trasfer address.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:550</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a2f050f6b5ce6d07bfdc167f2a193b708"><div class="ttname"><a href="axi__dac__core_8c.html#a2f050f6b5ce6d07bfdc167f2a193b708">sine_lut_iq</a></div><div class="ttdeci">const uint32_t sine_lut_iq[1024]</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:145</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a71ba4ca5fc9ce297c63418e83c84b7f7"><div class="ttname"><a href="axi__dac__core_8c.html#a71ba4ca5fc9ce297c63418e83c84b7f7">AXI_DAC_ADDRESS</a></div><div class="ttdeci">#define AXI_DAC_ADDRESS(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:86</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a1e160d9b4afc3a5400b3038a79c80c38"><div class="ttname"><a href="axi__dac__core_8c.html#a1e160d9b4afc3a5400b3038a79c80c38">AXI_DAC_BUSY</a></div><div class="ttdeci">#define AXI_DAC_BUSY</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:93</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252a07ca33dfcabe4abbafe239db42185d7d"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a07ca33dfcabe4abbafe239db42185d7d">AXI_DAC_DATA_SEL_SED</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_SED</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:85</div></div>
<div class="ttc" id="ano__os__delay_8h_html_a057492191394b226f4731ef8a76a50a7"><div class="ttname"><a href="no__os__delay_8h.html#a057492191394b226f4731ef8a76a50a7">no_os_udelay</a></div><div class="ttdeci">void no_os_udelay(uint32_t usecs)</div><div class="ttdoc">Wait until usecs microseconds passed.</div><div class="ttdef"><b>Definition:</b> aducm3029_delay.c:114</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_aad3e96d503d64a5a404e734548e4c116"><div class="ttname"><a href="axi__dac__core_8c.html#aad3e96d503d64a5a404e734548e4c116">AXI_DAC_REG_DDS_INIT_INCR</a></div><div class="ttdeci">#define AXI_DAC_REG_DDS_INIT_INCR(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:99</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a742bbc91b524a8102cf6d120fdb34c29"><div class="ttname"><a href="axi__dac__core_8h.html#a742bbc91b524a8102cf6d120fdb34c29">axi_dac_data_format_set</a></div><div class="ttdeci">int32_t axi_dac_data_format_set(struct axi_dac *dac, int format)</div><div class="ttdoc">AXI DAC data format.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:570</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a7deedbe015196aad9fa87457867bb89c"><div class="ttname"><a href="axi__dac__core_8h.html#a7deedbe015196aad9fa87457867bb89c">axi_dac_dds_get_calib_phase</a></div><div class="ttdeci">int32_t axi_dac_dds_get_calib_phase(struct axi_dac *dac, uint32_t chan, int32_t *val, int32_t *val2)</div><div class="ttdoc">Get the phase calibration values for AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:957</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_ad2e10485918e87d7d2c6f6a72c971544"><div class="ttname"><a href="axi__dac__core_8h.html#ad2e10485918e87d7d2c6f6a72c971544">axi_dac_data_setup</a></div><div class="ttdeci">int32_t axi_dac_data_setup(struct axi_dac *dac)</div><div class="ttdoc">AXI DAC Data Setup.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1193</div></div>
<div class="ttc" id="astructaxi__dac_html_a43c47f79f6c8a99723b191adb717a4c2"><div class="ttname"><a href="structaxi__dac.html#a43c47f79f6c8a99723b191adb717a4c2">axi_dac::bus_type</a></div><div class="ttdeci">uint32_t bus_type</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:65</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_aa74b310f7fd4b885c13776fcd194a395"><div class="ttname"><a href="axi__dac__core_8c.html#aa74b310f7fd4b885c13776fcd194a395">AXI_DAC_REG_CHAN_CNTRL_6</a></div><div class="ttdeci">#define AXI_DAC_REG_CHAN_CNTRL_6(c)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:111</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_afbec71da4b3cf2c6c7a69cf6231f3f74"><div class="ttname"><a href="axi__dac__core_8c.html#afbec71da4b3cf2c6c7a69cf6231f3f74">AXI_DAC_CNTRL_DATA_RD</a></div><div class="ttdeci">#define AXI_DAC_CNTRL_DATA_RD</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:79</div></div>
<div class="ttc" id="ano__os__axi__io_8h_html_abc659fe8bbdbb93d7f76886a95e0bd89"><div class="ttname"><a href="no__os__axi__io_8h.html#abc659fe8bbdbb93d7f76886a95e0bd89">no_os_axi_io_write</a></div><div class="ttdeci">int32_t no_os_axi_io_write(uint32_t base, uint32_t offset, uint32_t data)</div><div class="ttdoc">AXI IO Altera specific write function.</div><div class="ttdef"><b>Definition:</b> altera_axi_io.c:67</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a850806ebd8683e0117203ee4a94551d1"><div class="ttname"><a href="axi__dac__core_8h.html#a850806ebd8683e0117203ee4a94551d1">axi_dac_init_begin</a></div><div class="ttdeci">int32_t axi_dac_init_begin(struct axi_dac **dac_core, const struct axi_dac_init *init)</div><div class="ttdoc">Begin AXI DAC Initialization.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1098</div></div>
<div class="ttc" id="astructaxi__dac__init_html_a1af976b7f719b076b278a7b3e1c1968b"><div class="ttname"><a href="structaxi__dac__init.html#a1af976b7f719b076b278a7b3e1c1968b">axi_dac_init::bus_type</a></div><div class="ttdeci">uint32_t bus_type</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:80</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a5e57abcf261ea09aa5ebadbe631a0e22"><div class="ttname"><a href="axi__dac__core_8c.html#a5e57abcf261ea09aa5ebadbe631a0e22">axi_dac_remove</a></div><div class="ttdeci">int32_t axi_dac_remove(struct axi_dac *dac)</div><div class="ttdoc">AXI DAC Resources deallocation.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1238</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ae3dadbaf7b0ac927c692265045ce8a84"><div class="ttname"><a href="axi__dac__core_8c.html#ae3dadbaf7b0ac927c692265045ce8a84">axi_dac_dds_to_signed_mag_fmt</a></div><div class="ttdeci">uint32_t axi_dac_dds_to_signed_mag_fmt(int32_t val, int32_t val2)</div><div class="ttdoc">AXI DAC Convert to signed magnitude format.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:772</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a3055c85d631da576ffe7ba92ba3b99b6"><div class="ttname"><a href="axi__dac__core_8c.html#a3055c85d631da576ffe7ba92ba3b99b6">axi_dac_dds_get_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_get_scale(struct axi_dac *dac, uint32_t chan, int32_t *scale_micro_units)</div><div class="ttdoc">AXI DAC Get DDS scale for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:745</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a193fe7d7888baed799ea0b1c7a94fe71"><div class="ttname"><a href="axi__dac__core_8c.html#a193fe7d7888baed799ea0b1c7a94fe71">AXI_DAC_IQCOR_ENB</a></div><div class="ttdeci">#define AXI_DAC_IQCOR_ENB</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:112</div></div>
<div class="ttc" id="astructaxi__dac__channel_html_ab0b289ef4285747eaf6cfdc7f65cdc74"><div class="ttname"><a href="structaxi__dac__channel.html#ab0b289ef4285747eaf6cfdc7f65cdc74">axi_dac_channel::sel</a></div><div class="ttdeci">enum axi_dac_data_sel sel</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:105</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a44cc1ff972edd9937471f4b514f8b2a2"><div class="ttname"><a href="axi__dac__core_8c.html#a44cc1ff972edd9937471f4b514f8b2a2">AXI_DAC_MMCM_RSTN</a></div><div class="ttdeci">#define AXI_DAC_MMCM_RSTN</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:51</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a35b4348d0812ce072dc10f58ab748508"><div class="ttname"><a href="axi__dac__core_8h.html#a35b4348d0812ce072dc10f58ab748508">axi_dac_bus_write</a></div><div class="ttdeci">int32_t axi_dac_bus_write(struct axi_dac *dac, uint32_t reg_addr, uint32_t reg_data, uint8_t data_size)</div><div class="ttdoc">AXI DAC Bus Data Write.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:444</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252aaa68a35a71ad88551d7bf60abd382683"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252aaa68a35a71ad88551d7bf60abd382683">AXI_DAC_DATA_SEL_PN31</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_PN31</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:91</div></div>
<div class="ttc" id="astructaxi__dac__channel_html_a4cd3b616926ca29531bccb01b115c857"><div class="ttname"><a href="structaxi__dac__channel.html#a4cd3b616926ca29531bccb01b115c857">axi_dac_channel::dds_dual_tone</a></div><div class="ttdeci">uint32_t dds_dual_tone</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:103</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_abd2fd8255a3a77a7ab737e4ac048f337"><div class="ttname"><a href="axi__dac__core_8c.html#abd2fd8255a3a77a7ab737e4ac048f337">axi_dac_load_custom_data</a></div><div class="ttdeci">int32_t axi_dac_load_custom_data(struct axi_dac *dac, const uint32_t *custom_data_iq, uint32_t custom_tx_count, uint32_t address)</div><div class="ttdoc">AXI DAC Load custom data.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1063</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a2773435f862f04e5f8d97c0caa0d2332"><div class="ttname"><a href="axi__dac__core_8c.html#a2773435f862f04e5f8d97c0caa0d2332">AXI_DAC_TO_IQCOR_COEFF_2</a></div><div class="ttdeci">#define AXI_DAC_TO_IQCOR_COEFF_2(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:122</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252ab9d5e4341b343868dc677ac28b9a2f42"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252ab9d5e4341b343868dc677ac28b9a2f42">AXI_DAC_DATA_SEL_DMA</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_DMA</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:86</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a20e7d255653e85d3514a02912ba53834"><div class="ttname"><a href="axi__dac__core_8c.html#a20e7d255653e85d3514a02912ba53834">AXI_DAC_REG_CHAN_CNTRL_7</a></div><div class="ttdeci">#define AXI_DAC_REG_CHAN_CNTRL_7(c)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:114</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ac24c649831c2fdc83a67242f68ac67f5"><div class="ttname"><a href="axi__dac__core_8c.html#ac24c649831c2fdc83a67242f68ac67f5">AXI_DAC_DDS_INIT</a></div><div class="ttdeci">#define AXI_DAC_DDS_INIT(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:100</div></div>
<div class="ttc" id="ano__os__util_8h_html"><div class="ttname"><a href="no__os__util_8h.html">no_os_util.h</a></div><div class="ttdoc">Header file of utility functions.</div></div>
<div class="ttc" id="astructaxi__dac__channel_html_ada2d1d106e01f92972623502cb4373b1"><div class="ttname"><a href="structaxi__dac__channel.html#ada2d1d106e01f92972623502cb4373b1">axi_dac_channel::dds_scale_1</a></div><div class="ttdeci">int32_t dds_scale_1</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:102</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a21b69643186832e96542838f0a077637"><div class="ttname"><a href="axi__dac__core_8c.html#a21b69643186832e96542838f0a077637">axi_dac_dds_set_calib_phase</a></div><div class="ttdeci">int32_t axi_dac_dds_set_calib_phase(struct axi_dac *dac, uint32_t chan, int32_t val, int32_t val2)</div><div class="ttdoc">Calibrate phase for specific AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:941</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_aba64f3b2eab7f43cac40ea91a16723dd"><div class="ttname"><a href="axi__dac__core_8h.html#aba64f3b2eab7f43cac40ea91a16723dd">axi_dac_init_finish</a></div><div class="ttdeci">int32_t axi_dac_init_finish(struct axi_dac *dac)</div><div class="ttdoc">Begin AXI DAC Initialization.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1123</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a81729b0079b4bb960e8b6dc807b6f7a7"><div class="ttname"><a href="axi__dac__core_8c.html#a81729b0079b4bb960e8b6dc807b6f7a7">AXI_DAC_TO_DDS_SCALE</a></div><div class="ttdeci">#define AXI_DAC_TO_DDS_SCALE(x)</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:97</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a1fdfdc7b00860f64e074fb11a374f8f3"><div class="ttname"><a href="axi__dac__core_8c.html#a1fdfdc7b00860f64e074fb11a374f8f3">AXI_DAC_STREAM_ENABLE</a></div><div class="ttdeci">#define AXI_DAC_STREAM_ENABLE</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:89</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a88b7d1d48e908b038ef3faea467aaa0c"><div class="ttname"><a href="axi__dac__core_8h.html#a88b7d1d48e908b038ef3faea467aaa0c">axi_dac_init</a></div><div class="ttdeci">int32_t axi_dac_init(struct axi_dac **dac_core, const struct axi_dac_init *init)</div><div class="ttdoc">AXI DAC Main Initialization.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1154</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252">axi_dac_data_sel</a></div><div class="ttdeci">axi_dac_data_sel</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:83</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252a80231ef2522b4da4db3dab7b6635be33"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a80231ef2522b4da4db3dab7b6635be33">AXI_DAC_DATA_SEL_LB</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_LB</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:92</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252a99e8f5bbc27fd6e3435bb9b05eec1090"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252a99e8f5bbc27fd6e3435bb9b05eec1090">AXI_DAC_DATA_SEL_PN7</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_PN7</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:88</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a6c7981356943ccd12b99e7590e8e0c23"><div class="ttname"><a href="axi__dac__core_8c.html#a6c7981356943ccd12b99e7590e8e0c23">axi_dac_data_transfer_addr</a></div><div class="ttdeci">int32_t axi_dac_data_transfer_addr(struct axi_dac *dac, uint32_t address)</div><div class="ttdoc">AXI DAC Set starting dma data trasfer address.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:550</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a5224640fc3b69c7f065d69a4731d34fa"><div class="ttname"><a href="axi__dac__core_8c.html#a5224640fc3b69c7f065d69a4731d34fa">AXI_DAC_RSTN</a></div><div class="ttdeci">#define AXI_DAC_RSTN</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:52</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a41d8338bbb6779100a91f7048459b252ae760b6c4ee7fb4ba3a7aefc70452805b"><div class="ttname"><a href="axi__dac__core_8h.html#a41d8338bbb6779100a91f7048459b252ae760b6c4ee7fb4ba3a7aefc70452805b">AXI_DAC_DATA_SEL_PNXX</a></div><div class="ttdeci">@ AXI_DAC_DATA_SEL_PNXX</div><div class="ttdef"><b>Definition:</b> axi_dac_core.h:93</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a059f91ac693379d33c7afdef3709d6e5"><div class="ttname"><a href="axi__dac__core_8c.html#a059f91ac693379d33c7afdef3709d6e5">axi_dac_dds_get_calib_phase_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_get_calib_phase_scale(struct axi_dac *dac, uint32_t phase, uint32_t chan, int32_t *val, int32_t *val2)</div><div class="ttdoc">Get the phase scale calibration values for AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:880</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a99ead95ff87dbf47e260a69de786fa7d"><div class="ttname"><a href="axi__dac__core_8c.html#a99ead95ff87dbf47e260a69de786fa7d">axi_dac_dds_get_phase</a></div><div class="ttdeci">int32_t axi_dac_dds_get_phase(struct axi_dac *dac, uint32_t chan, uint32_t *phase)</div><div class="ttdoc">AXI DAC Get DDS phase for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:688</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a742bbc91b524a8102cf6d120fdb34c29"><div class="ttname"><a href="axi__dac__core_8c.html#a742bbc91b524a8102cf6d120fdb34c29">axi_dac_data_format_set</a></div><div class="ttdeci">int32_t axi_dac_data_format_set(struct axi_dac *dac, int format)</div><div class="ttdoc">AXI DAC data format.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:570</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a76745c5fbac79bf4d5e1ae6fda96dacf"><div class="ttname"><a href="axi__dac__core_8c.html#a76745c5fbac79bf4d5e1ae6fda96dacf">axi_dac_dds_set_calib_phase_scale</a></div><div class="ttdeci">int32_t axi_dac_dds_set_calib_phase_scale(struct axi_dac *dac, uint32_t phase, uint32_t chan, int32_t val, int32_t val2)</div><div class="ttdoc">Calibrate phase scale for specific AXI DAC channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:845</div></div>
<div class="ttc" id="aaxi__dac__core_8h_html_a31322d214502d875c6cfd1a80584ae91"><div class="ttname"><a href="axi__dac__core_8h.html#a31322d214502d875c6cfd1a80584ae91">axi_dac_set_buff</a></div><div class="ttdeci">int32_t axi_dac_set_buff(struct axi_dac *dac, uint32_t address, uint16_t *buff, uint32_t buff_size)</div><div class="ttdoc">AXI DAC Set data buffer.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:1036</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_a6a695a527794ce81ff7e3872b4bdfbcd"><div class="ttname"><a href="axi__dac__core_8c.html#a6a695a527794ce81ff7e3872b4bdfbcd">axi_dac_dds_get_frequency</a></div><div class="ttdeci">int32_t axi_dac_dds_get_frequency(struct axi_dac *dac, uint32_t chan, uint32_t *freq)</div><div class="ttdoc">AXI DAC Get DDS frequency for specific channel.</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:638</div></div>
<div class="ttc" id="aaxi__dac__core_8c_html_ad7d246697cc814315f7ff540679d9e54"><div class="ttname"><a href="axi__dac__core_8c.html#ad7d246697cc814315f7ff540679d9e54">AXI_DAC_REG_CUSTOM_CTRL</a></div><div class="ttdeci">#define AXI_DAC_REG_CUSTOM_CTRL</div><div class="ttdef"><b>Definition:</b> axi_dac_core.c:85</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
