Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jul  2 03:22:44 2024
| Host         : deulamco-4060M running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.646        0.000                      0                   89        0.178        0.000                      0                   89        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_100m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m            5.646        0.000                      0                   89        0.178        0.000                      0                   89        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_100m                    
(none)                      clk_100m      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :            0  Failing Endpoints,  Worst Slack        5.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.395%)  route 3.042ns (78.605%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.965     9.566    cnt[0]_i_1__0_n_0
    SLICE_X7Y66          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.889    15.389    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.287    15.676    
                         clock uncertainty           -0.035    15.641    
    SLICE_X7Y66          FDRE (Setup_fdre_C_R)       -0.429    15.212    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.395%)  route 3.042ns (78.605%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.965     9.566    cnt[0]_i_1__0_n_0
    SLICE_X7Y66          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.889    15.389    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.287    15.676    
                         clock uncertainty           -0.035    15.641    
    SLICE_X7Y66          FDRE (Setup_fdre_C_R)       -0.429    15.212    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.395%)  route 3.042ns (78.605%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.965     9.566    cnt[0]_i_1__0_n_0
    SLICE_X7Y66          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.889    15.389    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.287    15.676    
                         clock uncertainty           -0.035    15.641    
    SLICE_X7Y66          FDRE (Setup_fdre_C_R)       -0.429    15.212    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.395%)  route 3.042ns (78.605%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 15.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.965     9.566    cnt[0]_i_1__0_n_0
    SLICE_X7Y66          FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.889    15.389    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.287    15.676    
                         clock uncertainty           -0.035    15.641    
    SLICE_X7Y66          FDRE (Setup_fdre_C_R)       -0.429    15.212    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.828ns (21.916%)  route 2.950ns (78.084%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.873     9.474    cnt[0]_i_1__0_n_0
    SLICE_X7Y67          FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.888    15.388    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X7Y67          FDRE (Setup_fdre_C_R)       -0.429    15.211    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.828ns (21.916%)  route 2.950ns (78.084%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.873     9.474    cnt[0]_i_1__0_n_0
    SLICE_X7Y67          FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.888    15.388    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X7Y67          FDRE (Setup_fdre_C_R)       -0.429    15.211    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.828ns (21.916%)  route 2.950ns (78.084%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.873     9.474    cnt[0]_i_1__0_n_0
    SLICE_X7Y67          FDRE                                         r  cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.888    15.388    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X7Y67          FDRE (Setup_fdre_C_R)       -0.429    15.211    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.828ns (21.916%)  route 2.950ns (78.084%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.873     9.474    cnt[0]_i_1__0_n_0
    SLICE_X7Y67          FDRE                                         r  cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.888    15.388    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X7Y67          FDRE (Setup_fdre_C_R)       -0.429    15.211    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.204%)  route 2.901ns (77.796%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.824     9.425    cnt[0]_i_1__0_n_0
    SLICE_X7Y68          FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.886    15.386    clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.429    15.209    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.204%)  route 2.901ns (77.796%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     7.014    cnt_reg[14]
    SLICE_X6Y69          LUT4 (Prop_lut4_I0_O)        0.124     7.138 f  stb_i_9/O
                         net (fo=1, routed)           0.524     7.662    stb_i_9_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.786 r  stb_i_5/O
                         net (fo=2, routed)           0.691     8.477    stb_i_5_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.601 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.824     9.425    cnt[0]_i_1__0_n_0
    SLICE_X7Y68          FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.886    15.386    clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.287    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.429    15.209    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 stb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.713     1.658    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  stb_reg/Q
                         net (fo=9, routed)           0.133     1.932    stb_reg_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.048     1.980 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.980    counter[3]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.988     2.181    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.131     1.802    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 stb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.713     1.658    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  stb_reg/Q
                         net (fo=9, routed)           0.133     1.932    stb_reg_n_0
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.045     1.977 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.977    counter[2]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.988     2.181    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120     1.791    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 stb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.713     1.658    clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  stb_reg/Q
                         net (fo=9, routed)           0.137     1.936    stb_reg_n_0
    SLICE_X2Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.981 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.981    counter[0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.988     2.181    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.792    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.710     1.655    clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.796 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.117     1.914    cnt_reg[27]
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.022 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.022    cnt_reg[24]_i_1_n_4
    SLICE_X7Y72          FDRE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.985     2.178    clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.523     1.655    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.105     1.760    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.712     1.657    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.798 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.916    cnt_reg[15]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.024 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    cnt_reg[12]_i_1_n_4
    SLICE_X7Y69          FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.988     2.181    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.524     1.657    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.105     1.762    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.710     1.655    clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.796 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.119     1.916    cnt_reg[23]
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.024 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    cnt_reg[20]_i_1_n_4
    SLICE_X7Y71          FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.986     2.179    clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.524     1.655    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.105     1.760    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.715     1.660    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     1.801 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.921    cnt_reg[3]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.029 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.029    cnt_reg[0]_i_2_n_4
    SLICE_X7Y66          FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.991     2.184    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.524     1.660    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.105     1.765    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.714     1.659    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141     1.800 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.920    cnt_reg[7]
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.028 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.028    cnt_reg[4]_i_1_n_4
    SLICE_X7Y67          FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.183    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.524     1.659    
    SLICE_X7Y67          FDRE (Hold_fdre_C_D)         0.105     1.764    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.713     1.658    clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.799 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.919    cnt_reg[11]
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.027 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.027    cnt_reg[8]_i_1_n_4
    SLICE_X7Y68          FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.989     2.182    clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.524     1.658    
    SLICE_X7Y68          FDRE (Hold_fdre_C_D)         0.105     1.763    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.708     1.653    clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.794 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.119     1.914    cnt_reg[31]
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.022 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.022    cnt_reg[28]_i_1_n_4
    SLICE_X7Y73          FDRE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.983     2.176    clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnt_reg[31]/C
                         clock pessimism             -0.523     1.653    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.105     1.758    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y66    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y68    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y68    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y69    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y70    cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y70    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y68    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y68    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y68    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y68    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69    cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y68    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y68    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y68    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y68    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69    cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y69    cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100m
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_led_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 4.098ns (51.228%)  route 3.901ns (48.772%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    pwm_led_0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  pwm_led_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  pwm_led_0/cnt_reg[3]/Q
                         net (fo=20, routed)          1.303     7.455    pwm_led_0/pwm_led_7/cnt_reg[3]
    SLICE_X0Y70          LUT4 (Prop_lut4_I3_O)        0.124     7.579 r  pwm_led_0/pwm_out0_carry_i_7__6/O
                         net (fo=1, routed)           0.000     7.579    pwm_led_7/led[7]_0[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.129 r  pwm_led_7/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           2.599    10.727    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         2.968    13.695 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.695    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.808ns  (logic 4.239ns (54.293%)  route 3.569ns (45.707%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.478     6.174 r  counter_reg[3]/Q
                         net (fo=12, routed)          1.397     7.571    pwm_led_0/pwm_out0_carry_2
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.295     7.866 r  pwm_led_0/pwm_out0_carry_i_7__2/O
                         net (fo=1, routed)           0.000     7.866    pwm_led_3/led[3]_0[1]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.416 r  pwm_led_3/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           2.171    10.588    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.916    13.504 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.504    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_led_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 4.188ns (56.595%)  route 3.212ns (43.405%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    pwm_led_0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  pwm_led_0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.419     6.115 r  pwm_led_0/cnt_reg[2]/Q
                         net (fo=21, routed)          1.190     7.305    pwm_led_0/pwm_led_7/cnt_reg[2]
    SLICE_X1Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.604 r  pwm_led_0/pwm_out0_carry_i_7__4/O
                         net (fo=1, routed)           0.000     7.604    pwm_led_5/led[5]_0[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.154 r  pwm_led_5/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           2.022    10.176    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.920    13.095 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.095    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_led_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 4.027ns (55.440%)  route 3.237ns (44.560%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    pwm_led_0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  pwm_led_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.419     6.115 r  pwm_led_0/cnt_reg[4]/Q
                         net (fo=19, routed)          1.196     7.311    pwm_led_0/pwm_led_7/cnt_reg[4]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.296     7.607 r  pwm_led_0/pwm_out0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.607    pwm_led_2/led[2]_0[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.005 r  pwm_led_2/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           2.041    10.046    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.914    12.960 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.960    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 3.911ns (54.055%)  route 3.324ns (45.945%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.009     5.694    clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  dis_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456     6.150 r  dis_reg/Q
                         net (fo=64, routed)          1.314     7.464    pwm_led_0/dis
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.124     7.588 r  pwm_led_0/pwm_out0_carry_i_5__3/O
                         net (fo=1, routed)           0.000     7.588    pwm_led_4/led[4]_0[3]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.989 r  pwm_led_4/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           2.011     9.999    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.930    12.930 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.930    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.044ns (56.108%)  route 3.164ns (43.892%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.009     5.694    clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  dis_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456     6.150 r  dis_reg/Q
                         net (fo=64, routed)          1.164     7.314    pwm_led_0/dis
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.124     7.438 r  pwm_led_0/pwm_out0_carry_i_7__5/O
                         net (fo=1, routed)           0.000     7.438    pwm_led_6/led[6]_0[1]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.988 r  pwm_led_6/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           1.999     9.988    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.914    12.902 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.902    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 3.971ns (55.279%)  route 3.212ns (44.721%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     6.214 r  counter_reg[0]/Q
                         net (fo=15, routed)          1.232     7.446    pwm_led_0/pwm_out0_carry_0
    SLICE_X2Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.570 r  pwm_led_0/pwm_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.570    pwm_led_0/pwm_out0_carry_i_5_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.946 r  pwm_led_0/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           1.980     9.926    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.953    12.879 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.879    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_led_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.092ns  (logic 4.060ns (57.246%)  route 3.032ns (42.754%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.011     5.696    pwm_led_0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  pwm_led_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     6.152 r  pwm_led_0/cnt_reg[1]/Q
                         net (fo=22, routed)          1.035     7.187    pwm_led_0/pwm_led_7/cnt_reg[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     7.311 r  pwm_led_0/pwm_out0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.311    pwm_led_1/S[0]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.843 r  pwm_led_1/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           1.997     9.840    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.948    12.788 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.788    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_led_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.503ns (69.973%)  route 0.645ns (30.027%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.712     1.657    pwm_led_0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  pwm_led_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.798 f  pwm_led_0/cnt_reg[3]/Q
                         net (fo=20, routed)          0.203     2.001    pwm_led_0/pwm_led_7/cnt_reg[3]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.049     2.050 r  pwm_led_0/pwm_out0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     2.050    pwm_led_4/led[4][1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.169 r  pwm_led_4/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.442     2.611    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.194     3.805 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.805    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.506ns (69.735%)  route 0.654ns (30.265%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.714     1.659    clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.823 r  counter_reg[6]/Q
                         net (fo=10, routed)          0.200     2.024    pwm_led_0/pwm_out0_carry_5
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.045     2.069 r  pwm_led_0/pwm_out0_carry_i_3__5/O
                         net (fo=1, routed)           0.000     2.069    pwm_led_6/led[6][1]
    SLICE_X0Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.188 r  pwm_led_6/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.453     2.641    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.178     3.819 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.819    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.453ns (66.439%)  route 0.734ns (33.561%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.710     1.655    clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  dis_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.796 f  dis_reg/Q
                         net (fo=64, routed)          0.253     2.050    pwm_led_0/dis
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.042     2.092 r  pwm_led_0/pwm_out0_carry_i_1__1/O
                         net (fo=1, routed)           0.000     2.092    pwm_led_2/led[2][3]
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.184 r  pwm_led_2/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.481     2.664    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.178     3.842 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.842    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_led_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.533ns (68.919%)  route 0.691ns (31.081%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.712     1.657    pwm_led_0/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  pwm_led_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.798 f  pwm_led_0/cnt_reg[0]/Q
                         net (fo=23, routed)          0.232     2.030    pwm_led_0/pwm_led_7/cnt_reg[0]
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.048     2.078 r  pwm_led_0/pwm_out0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.078    pwm_led_1/DI[0]
    SLICE_X3Y69          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.210 r  pwm_led_1/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.459     2.669    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.212     3.881 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.881    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.521ns (68.194%)  route 0.709ns (31.806%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.714     1.659    clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.148     1.807 r  counter_reg[5]/Q
                         net (fo=10, routed)          0.243     2.050    pwm_led_0/pwm_out0_carry_4
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.097     2.147 r  pwm_led_0/pwm_out0_carry_i_1__4/O
                         net (fo=1, routed)           0.000     2.147    pwm_led_5/led[5][3]
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.239 r  pwm_led_5/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.467     2.706    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.184     3.889 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.889    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_led_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.501ns (67.111%)  route 0.736ns (32.889%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.712     1.657    pwm_led_0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  pwm_led_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.798 f  pwm_led_0/cnt_reg[1]/Q
                         net (fo=22, routed)          0.218     2.016    pwm_led_0/pwm_led_7/cnt_reg[1]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.048     2.064 r  pwm_led_0/pwm_out0_carry_i_4__2/O
                         net (fo=1, routed)           0.000     2.064    pwm_led_3/led[3][0]
    SLICE_X1Y69          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.196 r  pwm_led_3/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.517     2.714    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.180     3.894 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.894    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.497ns (66.654%)  route 0.749ns (33.346%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.710     1.655    clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  dis_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.796 f  dis_reg/Q
                         net (fo=64, routed)          0.316     2.112    pwm_led_0/dis
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.049     2.161 r  pwm_led_0/pwm_out0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.161    pwm_led_0/pwm_out0_carry_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.252 r  pwm_led_0/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.433     2.685    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.216     3.902 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.902    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.569ns (62.325%)  route 0.948ns (37.675%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.714     1.659    clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.148     1.807 r  counter_reg[7]/Q
                         net (fo=9, routed)           0.218     2.025    pwm_led_0/pwm_out0_carry_6
    SLICE_X0Y70          LUT4 (Prop_lut4_I2_O)        0.098     2.123 r  pwm_led_0/pwm_out0_carry_i_1__6/O
                         net (fo=1, routed)           0.000     2.123    pwm_led_7/led[7][3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.215 r  pwm_led_7/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.731     2.946    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.231     4.177 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.177    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100m

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.808ns  (logic 1.204ns (17.685%)  route 5.604ns (82.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.965     6.808    cnt[0]_i_1__0_n_0
    SLICE_X7Y66          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.889     5.389    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.808ns  (logic 1.204ns (17.685%)  route 5.604ns (82.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.965     6.808    cnt[0]_i_1__0_n_0
    SLICE_X7Y66          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.889     5.389    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.808ns  (logic 1.204ns (17.685%)  route 5.604ns (82.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.965     6.808    cnt[0]_i_1__0_n_0
    SLICE_X7Y66          FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.889     5.389    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.808ns  (logic 1.204ns (17.685%)  route 5.604ns (82.315%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.965     6.808    cnt[0]_i_1__0_n_0
    SLICE_X7Y66          FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.889     5.389    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.716ns  (logic 1.204ns (17.928%)  route 5.512ns (82.072%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.873     6.716    cnt[0]_i_1__0_n_0
    SLICE_X7Y67          FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.888     5.388    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.716ns  (logic 1.204ns (17.928%)  route 5.512ns (82.072%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.873     6.716    cnt[0]_i_1__0_n_0
    SLICE_X7Y67          FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.888     5.388    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.716ns  (logic 1.204ns (17.928%)  route 5.512ns (82.072%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.873     6.716    cnt[0]_i_1__0_n_0
    SLICE_X7Y67          FDRE                                         r  cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.888     5.388    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.716ns  (logic 1.204ns (17.928%)  route 5.512ns (82.072%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.873     6.716    cnt[0]_i_1__0_n_0
    SLICE_X7Y67          FDRE                                         r  cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.888     5.388    clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  cnt_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.667ns  (logic 1.204ns (18.059%)  route 5.463ns (81.941%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.824     6.667    cnt[0]_i_1__0_n_0
    SLICE_X7Y68          FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.886     5.386    clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  cnt_reg[10]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.667ns  (logic 1.204ns (18.059%)  route 5.463ns (81.941%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.639     5.719    sw_IBUF[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.843 r  cnt[0]_i_1__0/O
                         net (fo=32, routed)          0.824     6.667    cnt[0]_i_1__0_n_0
    SLICE_X7Y68          FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.886     5.386    clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.204ns (12.190%)  route 1.469ns (87.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.469     1.673    sw_IBUF[0]
    SLICE_X7Y73          FDRE                                         r  cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.983     2.176    clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnt_reg[28]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.204ns (12.190%)  route 1.469ns (87.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.469     1.673    sw_IBUF[0]
    SLICE_X7Y73          FDRE                                         r  cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.983     2.176    clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnt_reg[29]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.204ns (12.190%)  route 1.469ns (87.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.469     1.673    sw_IBUF[0]
    SLICE_X7Y73          FDRE                                         r  cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.983     2.176    clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnt_reg[30]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.204ns (12.190%)  route 1.469ns (87.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.469     1.673    sw_IBUF[0]
    SLICE_X7Y73          FDRE                                         r  cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.983     2.176    clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnt_reg[31]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.204ns (11.749%)  route 1.532ns (88.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.532     1.736    sw_IBUF[0]
    SLICE_X7Y72          FDRE                                         r  cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.985     2.178    clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  cnt_reg[24]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.204ns (11.749%)  route 1.532ns (88.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.532     1.736    sw_IBUF[0]
    SLICE_X7Y72          FDRE                                         r  cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.985     2.178    clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  cnt_reg[25]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.204ns (11.749%)  route 1.532ns (88.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.532     1.736    sw_IBUF[0]
    SLICE_X7Y72          FDRE                                         r  cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.985     2.178    clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  cnt_reg[26]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.204ns (11.749%)  route 1.532ns (88.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.532     1.736    sw_IBUF[0]
    SLICE_X7Y72          FDRE                                         r  cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.985     2.178    clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  cnt_reg[27]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            dis_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.192ns (10.977%)  route 1.553ns (89.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         0.192     0.192 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           1.553     1.745    sw_IBUF[1]
    SLICE_X4Y71          FDRE                                         r  dis_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.986     2.179    clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  dis_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            dis_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.192ns (10.817%)  route 1.579ns (89.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         0.192     0.192 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           1.579     1.771    sw_IBUF[1]
    SLICE_X4Y71          FDRE                                         r  dis_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.986     2.179    clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  dis_reg/C





