

================================================================
== Vivado HLS Report for 'readkeyvalues0_157'
================================================================
* Date:           Mon Jul 27 22:43:18 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  266|  266|  266|  266|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- READKEYVALUES_LOOP1  |  257|  257|         3|          1|          1|   256|    yes   |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       61|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      113|    -|
|Register             |        -|      -|      585|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      585|      174|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_120_p2                |     +    |      0|  0|  31|          31|          31|
    |i_fu_142_p2                        |     +    |      0|  0|   9|           9|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1275_fu_136_p2              |   icmp   |      0|  0|  13|           9|          10|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  61|          54|          47|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_104_p4  |   9|          2|    9|         18|
    |buffer_V_we0                  |   9|          2|   64|        128|
    |i_0_reg_100                   |   9|          2|    9|         18|
    |kvdram_V_blk_n_AR             |   9|          2|    1|          2|
    |kvdram_V_blk_n_R              |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 113|         25|   87|        183|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln321_reg_153                  |   31|   0|   31|          0|
    |ap_CS_fsm                          |   10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |i_0_reg_100                        |    9|   0|    9|          0|
    |i_0_reg_100_pp0_iter1_reg          |    9|   0|    9|          0|
    |i_reg_168                          |    9|   0|    9|          0|
    |icmp_ln1275_reg_164                |    1|   0|    1|          0|
    |icmp_ln1275_reg_164_pp0_iter1_reg  |    1|   0|    1|          0|
    |kvdram_V_addr_read_reg_173         |  512|   0|  512|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  585|   0|  585|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | readkeyvalues0.157 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | readkeyvalues0.157 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | readkeyvalues0.157 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | readkeyvalues0.157 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | readkeyvalues0.157 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | readkeyvalues0.157 | return value |
|m_axi_kvdram_V_AWVALID   | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWREADY   |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWADDR    | out |   32|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWID      | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWLEN     | out |   32|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWSIZE    | out |    3|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWBURST   | out |    2|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWLOCK    | out |    2|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWCACHE   | out |    4|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWPROT    | out |    3|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWQOS     | out |    4|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWREGION  | out |    4|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_AWUSER    | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_WVALID    | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_WREADY    |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_WDATA     | out |  512|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_WSTRB     | out |   64|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_WLAST     | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_WID       | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_WUSER     | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARVALID   | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARREADY   |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARADDR    | out |   32|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARID      | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARLEN     | out |   32|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARSIZE    | out |    3|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARBURST   | out |    2|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARLOCK    | out |    2|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARCACHE   | out |    4|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARPROT    | out |    3|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARQOS     | out |    4|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARREGION  | out |    4|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_ARUSER    | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_RVALID    |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_RREADY    | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_RDATA     |  in |  512|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_RLAST     |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_RID       |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_RUSER     |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_RRESP     |  in |    2|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_BVALID    |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_BREADY    | out |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_BRESP     |  in |    2|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_BID       |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|m_axi_kvdram_V_BUSER     |  in |    1|    m_axi   |      kvdram_V      |    pointer   |
|kvdram_V_offset          |  in |   26|   ap_none  |   kvdram_V_offset  |    scalar    |
|buffer_V_address0        | out |   12|  ap_memory |      buffer_V      |     array    |
|buffer_V_ce0             | out |    1|  ap_memory |      buffer_V      |     array    |
|buffer_V_we0             | out |   64|  ap_memory |      buffer_V      |     array    |
|buffer_V_d0              | out |  512|  ap_memory |      buffer_V      |     array    |
|offset_kvs               |  in |   30|   ap_none  |     offset_kvs     |    scalar    |
+-------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%offset_kvs_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %offset_kvs)"   --->   Operation 13 'read' 'offset_kvs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kvdram_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %kvdram_V_offset)"   --->   Operation 14 'read' 'kvdram_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i30 %offset_kvs_read to i31" [../kernels/acts.cpp:1278]   --->   Operation 15 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln321_10 = zext i26 %kvdram_V_offset_read to i31" [../kernels/acts.cpp:1278]   --->   Operation 16 'zext' 'zext_ln321_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%add_ln321 = add i31 %zext_ln321, %zext_ln321_10" [../kernels/acts.cpp:1278]   --->   Operation 17 'add' 'add_ln321' <Predicate = true> <Delay = 0.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln321_11 = zext i31 %add_ln321 to i64" [../kernels/acts.cpp:1278]   --->   Operation 18 'zext' 'zext_ln321_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%kvdram_V_addr = getelementptr i512* %kvdram_V, i64 %zext_ln321_11" [../kernels/acts.cpp:1278]   --->   Operation 19 'getelementptr' 'kvdram_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [7/7] (8.75ns)   --->   "%kvdram_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %kvdram_V_addr, i32 256)" [../kernels/acts.cpp:1278]   --->   Operation 20 'readreq' 'kvdram_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 21 [6/7] (8.75ns)   --->   "%kvdram_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %kvdram_V_addr, i32 256)" [../kernels/acts.cpp:1278]   --->   Operation 21 'readreq' 'kvdram_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 22 [5/7] (8.75ns)   --->   "%kvdram_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %kvdram_V_addr, i32 256)" [../kernels/acts.cpp:1278]   --->   Operation 22 'readreq' 'kvdram_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 23 [4/7] (8.75ns)   --->   "%kvdram_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %kvdram_V_addr, i32 256)" [../kernels/acts.cpp:1278]   --->   Operation 23 'readreq' 'kvdram_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 24 [3/7] (8.75ns)   --->   "%kvdram_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %kvdram_V_addr, i32 256)" [../kernels/acts.cpp:1278]   --->   Operation 24 'readreq' 'kvdram_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 25 [2/7] (8.75ns)   --->   "%kvdram_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %kvdram_V_addr, i32 256)" [../kernels/acts.cpp:1278]   --->   Operation 25 'readreq' 'kvdram_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([2112 x i512]* %buffer_V)"   --->   Operation 26 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %kvdram_V, [6 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str51, [6 x i8]* @p_str50, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/7] (8.75ns)   --->   "%kvdram_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %kvdram_V_addr, i32 256)" [../kernels/acts.cpp:1278]   --->   Operation 28 'readreq' 'kvdram_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 29 [1/1] (0.60ns)   --->   "br label %1" [../kernels/acts.cpp:1275]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.59>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %READKEYVALUES_LOOP1 ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.59ns)   --->   "%icmp_ln1275 = icmp eq i9 %i_0, -256" [../kernels/acts.cpp:1275]   --->   Operation 31 'icmp' 'icmp_ln1275' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 32 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.51ns)   --->   "%i = add i9 %i_0, 1" [../kernels/acts.cpp:1275]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1275, label %2, label %READKEYVALUES_LOOP1" [../kernels/acts.cpp:1275]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 35 [1/1] (8.75ns)   --->   "%kvdram_V_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %kvdram_V_addr)" [../kernels/acts.cpp:1278]   --->   Operation 35 'read' 'kvdram_V_addr_read' <Predicate = (!icmp_ln1275)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str9) nounwind" [../kernels/acts.cpp:1275]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str9)" [../kernels/acts.cpp:1275]   --->   Operation 37 'specregionbegin' 'tmp' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:1276]   --->   Operation 38 'specpipeline' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1278 = zext i9 %i_0 to i64" [../kernels/acts.cpp:1278]   --->   Operation 39 'zext' 'zext_ln1278' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%buffer_V_addr = getelementptr [2112 x i512]* %buffer_V, i64 0, i64 %zext_ln1278" [../kernels/acts.cpp:1278]   --->   Operation 40 'getelementptr' 'buffer_V_addr' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.bram.i512(i512* %buffer_V_addr, i512 %kvdram_V_addr_read, i64 -1)" [../kernels/acts.cpp:1278]   --->   Operation 41 'store' <Predicate = (!icmp_ln1275)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str9, i32 %tmp)" [../kernels/acts.cpp:1282]   --->   Operation 42 'specregionend' 'empty' <Predicate = (!icmp_ln1275)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [../kernels/acts.cpp:1275]   --->   Operation 43 'br' <Predicate = (!icmp_ln1275)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [../kernels/acts.cpp:1283]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kvdram_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kvdram_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ offset_kvs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offset_kvs_read            (read                  ) [ 0000000000000]
kvdram_V_offset_read       (read                  ) [ 0000000000000]
zext_ln321                 (zext                  ) [ 0000000000000]
zext_ln321_10              (zext                  ) [ 0000000000000]
add_ln321                  (add                   ) [ 0010000000000]
zext_ln321_11              (zext                  ) [ 0000000000000]
kvdram_V_addr              (getelementptr         ) [ 0001111111110]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000]
kvdram_V_addr_rd_req       (readreq               ) [ 0000000000000]
br_ln1275                  (br                    ) [ 0000000011110]
i_0                        (phi                   ) [ 0000000001110]
icmp_ln1275                (icmp                  ) [ 0000000001110]
speclooptripcount_ln0      (speclooptripcount     ) [ 0000000000000]
i                          (add                   ) [ 0000000011110]
br_ln1275                  (br                    ) [ 0000000000000]
kvdram_V_addr_read         (read                  ) [ 0000000001010]
specloopname_ln1275        (specloopname          ) [ 0000000000000]
tmp                        (specregionbegin       ) [ 0000000000000]
specpipeline_ln1276        (specpipeline          ) [ 0000000000000]
zext_ln1278                (zext                  ) [ 0000000000000]
buffer_V_addr              (getelementptr         ) [ 0000000000000]
store_ln1278               (store                 ) [ 0000000000000]
empty                      (specregionend         ) [ 0000000000000]
br_ln1275                  (br                    ) [ 0000000011110]
ret_ln1283                 (ret                   ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kvdram_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kvdram_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kvdram_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kvdram_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="offset_kvs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_kvs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i512"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="offset_kvs_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="30" slack="0"/>
<pin id="66" dir="0" index="1" bw="30" slack="0"/>
<pin id="67" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offset_kvs_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="kvdram_V_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="26" slack="0"/>
<pin id="72" dir="0" index="1" bw="26" slack="0"/>
<pin id="73" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kvdram_V_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_readreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="512" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="kvdram_V_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="kvdram_V_addr_read_read_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="512" slack="0"/>
<pin id="85" dir="0" index="1" bw="512" slack="8"/>
<pin id="86" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kvdram_V_addr_read/10 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buffer_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="512" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="9" slack="0"/>
<pin id="92" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_V_addr/11 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln1278_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="512" slack="1"/>
<pin id="98" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1278/11 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="1"/>
<pin id="102" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="9" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln321_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="30" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln321_10_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="26" slack="0"/>
<pin id="118" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_10/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln321_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="30" slack="0"/>
<pin id="122" dir="0" index="1" bw="26" slack="0"/>
<pin id="123" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln321_11_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_11/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="kvdram_V_addr_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kvdram_V_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln1275_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="9" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1275/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln1278_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="2"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1278/11 "/>
</bind>
</comp>

<comp id="153" class="1005" name="add_ln321_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="1"/>
<pin id="155" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="158" class="1005" name="kvdram_V_addr_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="512" slack="1"/>
<pin id="160" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="kvdram_V_addr "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln1275_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1275 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="173" class="1005" name="kvdram_V_addr_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="512" slack="1"/>
<pin id="175" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="kvdram_V_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="64" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="70" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="112" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="140"><net_src comp="104" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="104" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="100" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="156"><net_src comp="120" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="161"><net_src comp="129" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="167"><net_src comp="136" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="142" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="176"><net_src comp="83" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="95" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kvdram_V | {}
	Port: buffer_V | {11 }
 - Input state : 
	Port: readkeyvalues0.157 : kvdram_V | {2 3 4 5 6 7 8 10 }
	Port: readkeyvalues0.157 : kvdram_V_offset | {1 }
	Port: readkeyvalues0.157 : offset_kvs | {1 }
  - Chain level:
	State 1
		add_ln321 : 1
	State 2
		kvdram_V_addr : 1
		kvdram_V_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln1275 : 1
		i : 1
		br_ln1275 : 2
	State 10
	State 11
		buffer_V_addr : 1
		store_ln1278 : 2
		empty : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln321_fu_120        |    0    |    30   |
|          |             i_fu_142            |    0    |    9    |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln1275_fu_136       |    0    |    13   |
|----------|---------------------------------|---------|---------|
|          |    offset_kvs_read_read_fu_64   |    0    |    0    |
|   read   | kvdram_V_offset_read_read_fu_70 |    0    |    0    |
|          |  kvdram_V_addr_read_read_fu_83  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_76        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln321_fu_112        |    0    |    0    |
|   zext   |       zext_ln321_10_fu_116      |    0    |    0    |
|          |       zext_ln321_11_fu_126      |    0    |    0    |
|          |        zext_ln1278_fu_148       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    52   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln321_reg_153    |   31   |
|        i_0_reg_100       |    9   |
|         i_reg_168        |    9   |
|    icmp_ln1275_reg_164   |    1   |
|kvdram_V_addr_read_reg_173|   512  |
|   kvdram_V_addr_reg_158  |   512  |
+--------------------------+--------+
|           Total          |  1074  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_76 |  p1  |   2  |  512 |  1024  ||    9    |
|    i_0_reg_100    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1042  ||  1.206  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   52   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  1074  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1074  |   70   |
+-----------+--------+--------+--------+
