
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003443                       # Number of seconds simulated
sim_ticks                                  3442879185                       # Number of ticks simulated
final_tick                               574973916861                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 395578                       # Simulator instruction rate (inst/s)
host_op_rate                                   509053                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 317023                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916864                       # Number of bytes of host memory used
host_seconds                                 10860.04                       # Real time elapsed on the host
sim_insts                                  4295996177                       # Number of instructions simulated
sim_ops                                    5528334659                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       461824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       365952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       316544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       453888                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1620480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       382720                       # Number of bytes written to this memory
system.physmem.bytes_written::total            382720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3608                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2859                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3546                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12660                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2990                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2990                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1784553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    134138892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1598662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    106292432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1561484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     91941652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1524306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    131833845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               470675825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1784553                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1598662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1561484                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1524306                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6469004                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         111162774                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              111162774                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         111162774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1784553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    134138892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1598662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    106292432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1561484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     91941652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1524306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    131833845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              581838599                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8256306                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854430                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488491                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189112                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1441758                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384504                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200789                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5647                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500791                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15852614                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854430                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585293                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876804                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        398093                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721889                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7943851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.300545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.285713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4585421     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601438      7.57%     65.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293117      3.69%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222428      2.80%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181411      2.28%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159935      2.01%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54627      0.69%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196642      2.48%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648832     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7943851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345727                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.920061                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625264                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       373789                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244839                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16257                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683701                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312836                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2850                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17726166                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4441                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683701                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776617                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         183762                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44037                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108463                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       147264                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17171271                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70615                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        64227                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22739212                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78187012                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78187012                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903402                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7835774                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2051                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1048                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369691                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7543                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       204641                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16146726                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2055                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13773926                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17649                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4664166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12656247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7943851                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.733910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855285                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2872358     36.16%     36.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1683864     21.20%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       859052     10.81%     68.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998253     12.57%     80.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740322      9.32%     90.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       478182      6.02%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204502      2.57%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60555      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46763      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7943851                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58391     72.95%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12620     15.77%     88.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9032     11.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10809259     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109391      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2361350     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492930      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13773926                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.668292                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80043                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005811                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35589395                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20813058                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13291620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13853969                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22367                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739569                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155542                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683701                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         112123                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8433                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16148782                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627648                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595295                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1043                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95893                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206996                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13472023                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258768                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301903                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2738986                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017941                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480218                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.631725                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13316983                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13291620                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7998554                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19707204                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.609875                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405870                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370189                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4778773                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187356                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7260150                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.566109                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.286033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3424534     47.17%     47.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532271     21.11%     68.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837764     11.54%     79.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304456      4.19%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262435      3.61%     87.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116751      1.61%     89.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281319      3.87%     93.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77347      1.07%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423273      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7260150                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370189                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888076                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928962                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423273                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22985735                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32982449                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 312455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.825630                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.825630                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.211196                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.211196                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62379201                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17447777                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18281139                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2024                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8256306                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3020887                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2462315                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200290                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1229350                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1170915                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          321243                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8809                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3101837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16483644                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3020887                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1492158                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3453833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1080062                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        531838                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1521952                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7964399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.564291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.367945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4510566     56.63%     56.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          241036      3.03%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251039      3.15%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          396242      4.98%     67.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          187927      2.36%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          265276      3.33%     73.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          176997      2.22%     75.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          131402      1.65%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1803914     22.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7964399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365888                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.996491                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3268275                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       489010                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3303215                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28008                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        875887                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       511603                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1022                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19690207                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3841                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        875887                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3434439                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         112523                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       162855                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3162972                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       215719                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18976845                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        124148                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     26575200                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88451984                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88451984                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16188800                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10386396                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3253                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1659                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           573686                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1769244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       910324                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9564                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       298062                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17787892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3271                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14111150                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25111                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6147501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18984753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7964399                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.771778                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.929056                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2806356     35.24%     35.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1712992     21.51%     56.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1117896     14.04%     70.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       750710      9.43%     80.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       693086      8.70%     88.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       385888      4.85%     93.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346723      4.35%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77870      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72878      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7964399                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         105946     77.56%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15583     11.41%     88.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15068     11.03%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11778377     83.47%     83.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187789      1.33%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1592      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1397299      9.90%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       746093      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14111150                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.709136                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136597                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009680                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36348407                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23938780                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13707304                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14247747                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20359                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       710028                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239946                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        875887                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          71342                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13057                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17791164                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43410                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1769244                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       910324                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1654                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10738                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119540                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233457                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13854671                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1303954                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256479                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2023024                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1969695                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            719070                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.678071                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13717679                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13707304                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8998118                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25584265                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.660222                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351705                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9432974                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11613507                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6177651                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3247                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202088                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7088511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.638356                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2755728     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1988162     28.05%     66.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       790792     11.16%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       396018      5.59%     83.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       364349      5.14%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165278      2.33%     91.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180784      2.55%     93.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        91983      1.30%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       355417      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7088511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9432974                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11613507                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1729594                       # Number of memory references committed
system.switch_cpus1.commit.loads              1059216                       # Number of loads committed
system.switch_cpus1.commit.membars               1617                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1676742                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10462036                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239339                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       355417                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24524083                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36459236                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 291907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9432974                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11613507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9432974                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.875260                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.875260                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.142517                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.142517                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62197711                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19009949                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18126291                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3234                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8256306                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2980774                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2428838                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202516                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1226379                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1161722                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          314837                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8980                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3126217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16266890                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2980774                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1476559                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3605706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1037710                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        541219                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1531709                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        82315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8106488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.481321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.316500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4500782     55.52%     55.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          374985      4.63%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          372990      4.60%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          461247      5.69%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          142658      1.76%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          182041      2.25%     74.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152648      1.88%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          139727      1.72%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1779410     21.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8106488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361030                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.970238                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3279871                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       514693                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3446563                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32329                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        833031                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       504024                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          332                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19387843                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1938                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        833031                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3428101                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          61588                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       281499                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3328661                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       173599                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18720147                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        107870                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        46987                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26301128                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87214729                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87214729                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16322393                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9978655                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3517                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1889                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           477498                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1731786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       896006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8267                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       277730                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17593000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3526                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14172518                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29719                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5859820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17688566                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8106488                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748293                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907986                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2940598     36.27%     36.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1666787     20.56%     56.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1111907     13.72%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       773486      9.54%     80.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       770009      9.50%     89.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       369083      4.55%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       352065      4.34%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56806      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        65747      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8106488                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89601     75.74%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14785     12.50%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13916     11.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11845648     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       177271      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1620      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1402905      9.90%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       745074      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14172518                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.716569                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118302                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008347                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36599544                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23456463                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13776691                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14290820                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17235                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       666495                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       219597                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        833031                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          39378                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4841                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17596526                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1731786                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       896006                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1875                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3730                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123035                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237081                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13927878                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1309483                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       244639                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2029635                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1988968                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            720152                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.686938                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13792650                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13776691                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8942626                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25236744                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668627                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354349                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9494031                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11703254                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5893259                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3313                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203957                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7273457                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609036                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.155734                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2921652     40.17%     40.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1960426     26.95%     67.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       798128     10.97%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       433541      5.96%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       379716      5.22%     89.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       154721      2.13%     91.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       173436      2.38%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       101832      1.40%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       350005      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7273457                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9494031                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11703254                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1741694                       # Number of memory references committed
system.switch_cpus2.commit.loads              1065285                       # Number of loads committed
system.switch_cpus2.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1698168                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10535479                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       241926                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       350005                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24519796                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36026882                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 149818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9494031                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11703254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9494031                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869631                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869631                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.149913                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.149913                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62516766                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19154792                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17913021                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8256265                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2896312                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2356009                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194135                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1167387                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1117098                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          305304                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8618                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2885177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15974972                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2896312                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1422402                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3512841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1043553                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        691595                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1413534                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7935451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.490391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4422610     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          307716      3.88%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          246904      3.11%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          604191      7.61%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          159976      2.02%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          217656      2.74%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151211      1.91%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88668      1.12%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1736519     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7935451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.350802                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.934891                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3011019                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       679039                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3377788                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22034                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        845565                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       494362                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19133137                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1447                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        845565                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3232968                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         123171                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       236176                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3173384                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       324182                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18449748                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          427                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130877                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25809726                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86121332                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86121332                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15825076                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9984571                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3877                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2328                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           908605                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1731454                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       899051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17674                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       264822                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17423290                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13822935                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28945                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6003929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18458949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          730                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7935451                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.741922                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896347                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2839084     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1688209     21.27%     57.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1071674     13.50%     70.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       812404     10.24%     80.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       711385      8.96%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       365756      4.61%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       316841      3.99%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61984      0.78%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68114      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7935451                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81641     69.68%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17631     15.05%     84.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17889     15.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11488186     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192870      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1542      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1379605      9.98%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       760732      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13822935                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.674236                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117162                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008476                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35727428                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23431267                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13465759                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13940097                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53473                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       683559                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          351                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227278                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        845565                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          74194                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8364                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17427171                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        36184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1731454                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       899051                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2310                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          171                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       228109                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13601496                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1292724                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       221439                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2032539                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1917695                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            739815                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.647415                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13475100                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13465759                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8752662                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24859340                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.630975                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352087                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9272644                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11396764                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6030407                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3150                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197314                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7089886                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.607468                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.140670                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2811930     39.66%     39.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1938592     27.34%     67.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       782245     11.03%     78.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       450641      6.36%     84.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       356525      5.03%     89.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       148892      2.10%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       175240      2.47%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        86809      1.22%     95.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       339012      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7089886                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9272644                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11396764                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1719655                       # Number of memory references committed
system.switch_cpus3.commit.loads              1047890                       # Number of loads committed
system.switch_cpus3.commit.membars               1566                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1634704                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10272076                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232345                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       339012                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24177889                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35700606                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 320814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9272644                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11396764                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9272644                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.890390                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.890390                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.123104                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.123104                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61186496                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18597992                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17645339                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3144                       # number of misc regfile writes
system.l2.replacements                          12728                       # number of replacements
system.l2.tagsinuse                       2046.487030                       # Cycle average of tags in use
system.l2.total_refs                            13084                       # Total number of references to valid blocks.
system.l2.sampled_refs                          14775                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.885550                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            30.249600                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.636045                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    497.015615                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.095549                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    407.165320                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.993736                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    354.318257                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.294949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    516.070111                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             57.593958                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             56.027928                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             45.116546                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             62.909415                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014770                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002752                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.242683                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002488                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.198811                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002438                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.173007                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.251987                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.028122                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.027357                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.022030                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.030717                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999261                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1800                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1327                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1147                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1670                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5950                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3825                       # number of Writeback hits
system.l2.Writeback_hits::total                  3825                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   157                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1819                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1378                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1186                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1718                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6107                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1819                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1378                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1186                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1718                       # number of overall hits
system.l2.overall_hits::total                    6107                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3604                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2858                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2473                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3547                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12656                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3609                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2859                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2473                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3547                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12662                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3609                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2859                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2473                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3547                       # number of overall misses
system.l2.overall_misses::total                 12662                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2815758                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    218783847                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2475019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    179085661                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2842953                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    153111389                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2473755                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    212519027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       774107409                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       273847                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        65388                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        339235                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2815758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    219057694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2475019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    179151049                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2842953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    153111389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2473755                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    212519027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        774446644                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2815758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    219057694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2475019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    179151049                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2842953                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    153111389                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2473755                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    212519027                       # number of overall miss cycles
system.l2.overall_miss_latency::total       774446644                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5217                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18606                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3825                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3825                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               163                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5428                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4237                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3659                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5265                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18769                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5428                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4237                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3659                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5265                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18769                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.666913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.682915                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.683149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.679893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.680211                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.208333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.036810                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.664886                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.674770                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.675868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.673694                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.674623                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.664886                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.674770                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.675868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.673694                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.674623                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58661.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60705.839900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57558.581395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 62661.182995                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 67689.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 61913.218358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 60335.487805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 59915.147167                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61165.250395                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 54769.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        65388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56539.166667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58661.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60697.615406                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57558.581395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 62662.136761                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 67689.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 61913.218358                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 60335.487805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 59915.147167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61163.058285                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58661.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60697.615406                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57558.581395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 62662.136761                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 67689.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 61913.218358                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 60335.487805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 59915.147167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61163.058285                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2990                       # number of writebacks
system.l2.writebacks::total                      2990                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3603                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2858                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2473                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3547                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12655                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12661                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2547803                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    197929453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2227897                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    162613998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2604519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    138836540                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2240681                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    191968387                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    700969278                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       244948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        59633                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       304581                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2547803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    198174401                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2227897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    162673631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2604519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    138836540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2240681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    191968387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    701273859                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2547803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    198174401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2227897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    162673631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2604519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    138836540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2240681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    191968387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    701273859                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.666728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.682915                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.683149                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.679893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.680157                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.208333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.036810                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.664702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.674770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.675868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.673694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.674570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.664702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.674770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.675868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.673694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.674570                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53079.229167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54934.624757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51811.558140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 56897.829951                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 62012.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56140.938132                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54650.756098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54121.338314                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55390.697590                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 48989.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        59633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 50763.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 53079.229167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54926.386086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51811.558140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 56898.786639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 62012.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56140.938132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 54650.756098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54121.338314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55388.504778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 53079.229167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54926.386086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51811.558140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 56898.786639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 62012.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56140.938132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 54650.756098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54121.338314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55388.504778                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               558.787375                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754351                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   568                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1763652.026408                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    44.193555                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.593820                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070823                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824670                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.895493                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721830                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721830                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721830                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721830                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721830                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721830                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3838384                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3838384                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3838384                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3838384                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3838384                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3838384                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721889                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721889                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721889                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721889                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 65057.355932                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65057.355932                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 65057.355932                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65057.355932                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 65057.355932                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65057.355932                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           50                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           50                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3164639                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3164639                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3164639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3164639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3164639                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3164639                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63292.780000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63292.780000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 63292.780000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63292.780000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 63292.780000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63292.780000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5428                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249496                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5684                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39276.828994                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.819612                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.180388                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055153                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1016                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1016                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1012                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1012                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492737                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492737                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492737                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492737                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19764                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19764                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19836                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19836                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19836                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19836                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1180215047                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1180215047                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3038334                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3038334                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1183253381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1183253381                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1183253381                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1183253381                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074917                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074917                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512573                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512573                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512573                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512573                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009525                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007895                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007895                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007895                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007895                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 59715.393999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59715.393999                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42199.083333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42199.083333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 59651.813924                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59651.813924                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 59651.813924                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59651.813924                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          546                       # number of writebacks
system.cpu0.dcache.writebacks::total              546                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14360                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14360                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14408                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14408                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5404                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5404                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5428                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5428                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    240346625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    240346625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       754553                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       754553                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    241101178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    241101178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    241101178                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    241101178                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002160                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002160                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002160                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002160                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44475.689304                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44475.689304                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 31439.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31439.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 44418.050479                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44418.050479                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 44418.050479                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44418.050479                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.742394                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086297919                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2142599.445759                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.742394                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066895                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807279                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1521893                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1521893                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1521893                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1521893                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1521893                       # number of overall hits
system.cpu1.icache.overall_hits::total        1521893                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3524837                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3524837                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3524837                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3524837                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3524837                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3524837                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1521952                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1521952                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1521952                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1521952                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1521952                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1521952                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        59743                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        59743                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        59743                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        59743                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        59743                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        59743                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2778471                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2778471                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2778471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2778471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2778471                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2778471                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61743.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61743.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61743.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61743.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61743.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61743.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4237                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166143917                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4493                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36978.392388                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.194600                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.805400                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1019158                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1019158                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       666947                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        666947                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1617                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1617                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1617                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1617                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1686105                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1686105                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1686105                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1686105                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11414                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11414                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11582                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11582                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11582                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11582                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    707948407                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    707948407                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6002403                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6002403                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    713950810                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    713950810                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    713950810                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    713950810                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1030572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1030572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       667115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       667115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1617                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1617                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1697687                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1697687                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1697687                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1697687                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.011075                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011075                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000252                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000252                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006822                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006822                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006822                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006822                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 62024.566935                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62024.566935                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35728.589286                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35728.589286                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 61643.136764                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61643.136764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 61643.136764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61643.136764                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          882                       # number of writebacks
system.cpu1.dcache.writebacks::total              882                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7229                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7229                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7345                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7345                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7345                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7345                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4185                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4185                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4237                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4237                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    198137156                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    198137156                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1402329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1402329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    199539485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    199539485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    199539485                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    199539485                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002496                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002496                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002496                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002496                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47344.601195                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47344.601195                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26967.865385                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26967.865385                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 47094.520887                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47094.520887                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 47094.520887                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47094.520887                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.305680                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089492963                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2132080.162427                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.305680                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064592                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.814592                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1531654                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1531654                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1531654                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1531654                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1531654                       # number of overall hits
system.cpu2.icache.overall_hits::total        1531654                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3844196                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3844196                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3844196                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3844196                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3844196                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3844196                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1531709                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1531709                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1531709                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1531709                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1531709                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1531709                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 69894.472727                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69894.472727                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 69894.472727                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69894.472727                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 69894.472727                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69894.472727                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3146942                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3146942                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3146942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3146942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3146942                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3146942                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 73184.697674                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73184.697674                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 73184.697674                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73184.697674                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 73184.697674                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73184.697674                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3659                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161220507                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3915                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41180.206130                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.852888                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.147112                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862707                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137293                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1025885                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1025885                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       672858                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        672858                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1813                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1813                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1654                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1698743                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1698743                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1698743                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1698743                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8047                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8047                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          135                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          135                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8182                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8182                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8182                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8182                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    480622703                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    480622703                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4554276                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4554276                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    485176979                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    485176979                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    485176979                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    485176979                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1033932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1033932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       672993                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       672993                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1706925                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1706925                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1706925                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1706925                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007783                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007783                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000201                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000201                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004793                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004793                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004793                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004793                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 59726.942090                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 59726.942090                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33735.377778                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33735.377778                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 59298.090809                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59298.090809                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 59298.090809                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 59298.090809                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          779                       # number of writebacks
system.cpu2.dcache.writebacks::total              779                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4427                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4427                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           96                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           96                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4523                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4523                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4523                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4523                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3620                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3620                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3659                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3659                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3659                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3659                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    171739011                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    171739011                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       980592                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       980592                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    172719603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    172719603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    172719603                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    172719603                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003501                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003501                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002144                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002144                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002144                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002144                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47441.715746                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 47441.715746                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25143.384615                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25143.384615                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 47204.045641                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47204.045641                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 47204.045641                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47204.045641                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.630340                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086499396                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2105618.984496                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.630340                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061908                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821523                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1413480                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1413480                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1413480                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1413480                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1413480                       # number of overall hits
system.cpu3.icache.overall_hits::total        1413480                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3165813                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3165813                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3165813                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3165813                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3165813                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3165813                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1413534                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1413534                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1413534                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1413534                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1413534                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1413534                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58626.166667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58626.166667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58626.166667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58626.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58626.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58626.166667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2623155                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2623155                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2623155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2623155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2623155                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2623155                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62456.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62456.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62456.071429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62456.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62456.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62456.071429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5264                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170678585                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5520                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30920.033514                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.317054                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.682946                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880145                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119855                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       979647                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         979647                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       668132                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        668132                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1744                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1744                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1572                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1572                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1647779                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1647779                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1647779                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1647779                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14251                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14251                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          329                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          329                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14580                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14580                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14580                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14580                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    866515837                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    866515837                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     15163008                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     15163008                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    881678845                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    881678845                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    881678845                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    881678845                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993898                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993898                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       668461                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       668461                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1662359                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1662359                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1662359                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1662359                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014338                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014338                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000492                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000492                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008771                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008771                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008771                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008771                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 60803.861975                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60803.861975                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46088.170213                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46088.170213                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 60471.800069                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60471.800069                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 60471.800069                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60471.800069                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        75228                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        37614                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1618                       # number of writebacks
system.cpu3.dcache.writebacks::total             1618                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9034                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9034                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          281                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9315                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9315                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9315                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9315                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5217                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5217                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5265                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5265                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5265                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5265                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    236666519                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    236666519                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       888558                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       888558                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    237555077                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    237555077                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    237555077                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    237555077                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005249                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005249                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003167                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003167                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003167                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003167                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 45364.485145                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45364.485145                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 18511.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18511.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 45119.672745                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 45119.672745                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 45119.672745                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 45119.672745                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
