# Reading D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Udemy_Processor_Course/verilog_code {D:/Udemy_Processor_Course/verilog_code/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Apr 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Udemy_Processor_Course/verilog_code" D:/Udemy_Processor_Course/verilog_code/top.v 
# -- Compiling module top
# ** Warning: D:/Udemy_Processor_Course/verilog_code/top.v(53): (vlog-2182) 'SGPR' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	top
# End time: 14:51:13 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+D:/Udemy_Processor_Course/verilog_code {D:/Udemy_Processor_Course/verilog_code/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:13 on Apr 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Udemy_Processor_Course/verilog_code" D:/Udemy_Processor_Course/verilog_code/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:51:13 on Apr 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:51:15 on Apr 19,2024
# Loading work.tb
# Loading work.top
# ** Warning: (vsim-3015) D:/Udemy_Processor_Course/verilog_code/tb.v(26): [PCDPC] - Port size (16) does not match connection size (1) for port 'din'. The port definition is at: D:/Udemy_Processor_Course/verilog_code/top.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: D:/Udemy_Processor_Course/verilog_code/top.v
# ** Warning: (vsim-3015) D:/Udemy_Processor_Course/verilog_code/tb.v(26): [PCDPC] - Port size (16) does not match connection size (1) for port 'dout'. The port definition is at: D:/Udemy_Processor_Course/verilog_code/top.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: D:/Udemy_Processor_Course/verilog_code/top.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# -----------------------------------------------------------------
# OP:ADI Rsrc1:2  Rsrc2:4 Rdst:6
# -----------------------------------------------------------------
# OP:ADD Rsrc1:2  Rsrc2:2 Rdst:4
# -----------------------------------------------------------------
# OP:MOVI Rdst:55  imm_data:55
# -----------------------------------------------------------------
# OP:MOV Rdst:2  Rsrc1:2
# -----------------------------------------------------------------
# End time: 14:59:57 on Apr 19,2024, Elapsed time: 0:08:42
# Errors: 0, Warnings: 2
