#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Aug 28 23:50:01 2022
# Process ID: 10300
# Current directory: C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1
# Command line: vivado.exe -log top_module_teclado.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_teclado.tcl
# Log file: C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/top_module_teclado.vds
# Journal file: C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/USER/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source top_module_teclado.tcl -notrace
Command: synth_design -top top_module_teclado -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 671.074 ; gain = 176.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_teclado' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/top_module_teclado.sv:23]
INFO: [Synth 8-6157] synthesizing module 'WCLK' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/.Xil/Vivado-10300-DESKTOP-LUJVCA8/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/.Xil/Vivado-10300-DESKTOP-LUJVCA8/realtime/WCLK_stub.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'locked' does not match port width (1) of module 'WCLK' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/top_module_teclado.sv:53]
INFO: [Synth 8-6157] synthesizing module 'module_clock_catodo' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_clock_catodo.sv:23]
	Parameter COUNT_CATODO bound to: 500 - type: integer 
	Parameter BITS_CATODO bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'module_clock_catodo' (2#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_clock_catodo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_clock_leds' [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/module_clock_leds.sv:23]
	Parameter COUNT_CATODO bound to: 20000000 - type: integer 
	Parameter BITS_CATODO bound to: 14 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/module_clock_leds.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'module_clock_leds' (3#1) [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/module_clock_leds.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_2bit_counter' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/module_2bit_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_2bit_counter' (4#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/module_2bit_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_debouncer' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div_4Hz' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_debouncer.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_4Hz' (5#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_debouncer.sv:64]
INFO: [Synth 8-6157] synthesizing module 'module_DFF' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_DFF.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_DFF' (6#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_DFF.sv:23]
WARNING: [Synth 8-7023] instance 'ff1' of module 'module_DFF' has 4 connections declared, but only 3 given [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_debouncer.sv:39]
WARNING: [Synth 8-7023] instance 'ff2' of module 'module_DFF' has 4 connections declared, but only 3 given [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_debouncer.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'module_debouncer' (7#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Compartido/module_debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'key_detector' [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/key_detector.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'key_detector' (8#1) [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/key_detector.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_catodo' [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/module_catodo.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_catodo' (9#1) [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/module_catodo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_key_encoding' [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/module_key_encoding.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_key_encoding' (10#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/module_key_encoding.sv:23]
WARNING: [Synth 8-3848] Net led_det_o in module/entity top_module_teclado does not have driver. [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/top_module_teclado.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'top_module_teclado' (11#1) [C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/imports/Ejercicio3/top_module_teclado.sv:23]
WARNING: [Synth 8-3917] design top_module_teclado has port locked[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port locked[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port locked[1] driven by constant 0
WARNING: [Synth 8-3331] design module_catodo has unconnected port D_i
WARNING: [Synth 8-3331] design module_clock_leds has unconnected port reset_i
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port led_det_o[3]
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port led_det_o[2]
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port led_det_o[1]
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port led_det_o[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 735.387 ; gain = 240.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 735.387 ; gain = 240.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 735.387 ; gain = 240.930
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/ip/WCLK_1/WCLK/WCLK_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/ip/WCLK_1/WCLK/WCLK_in_context.xdc] for cell 'clk_wiz'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 833.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 833.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 833.863 ; gain = 339.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 833.863 ; gain = 339.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/ip/WCLK_1/WCLK/WCLK_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/ip/WCLK_1/WCLK/WCLK_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 833.863 ; gain = 339.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 833.863 ; gain = 339.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 4     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module module_clock_catodo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module module_clock_leds 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module module_2bit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module clk_div_4Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module module_DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module key_detector 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module module_catodo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module module_key_encoding 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'c2/Q_o_reg' into 'c1/Q_o_reg' [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/module_catodo.sv:33]
INFO: [Synth 8-4471] merging register 'E1/Q_o_reg' into 'c1/Q_o_reg' [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/module_catodo.sv:33]
INFO: [Synth 8-4471] merging register 'E2/Q_o_reg' into 'c1/Q_o_reg' [C:/TDD/lab02-g03/Ejercicios/Ejercicio3/module_catodo.sv:33]
WARNING: [Synth 8-3917] design top_module_teclado has port deco_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port deco_o[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port deco_o[1] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port locked[3] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port locked[2] driven by constant 0
WARNING: [Synth 8-3917] design top_module_teclado has port locked[1] driven by constant 0
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port led_det_o[3]
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port led_det_o[2]
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port led_det_o[1]
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port led_det_o[0]
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port E1_i
WARNING: [Synth 8-3331] design top_module_teclado has unconnected port E2_i
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_lds/clk_out_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 833.863 ; gain = 339.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out1' to pin 'clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 833.863 ; gain = 339.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 844.445 ; gain = 349.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 844.445 ; gain = 349.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 852.031 ; gain = 357.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 852.031 ; gain = 357.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 852.031 ; gain = 357.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 852.031 ; gain = 357.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 852.031 ; gain = 357.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 852.031 ; gain = 357.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |WCLK          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |WCLK   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |    10|
|4     |LUT2   |    33|
|5     |LUT3   |     1|
|6     |LUT4   |    26|
|7     |LUT5   |     1|
|8     |LUT6   |     9|
|9     |FDRE   |   149|
|10    |IBUF   |     5|
|11    |OBUF   |    10|
|12    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------------------+------+
|      |Instance  |Module              |Cells |
+------+----------+--------------------+------+
|1     |top       |                    |   284|
|2     |  clk_div |module_clock_catodo |    65|
|3     |  ctr1    |module_2bit_counter |     4|
|4     |  db1     |module_debouncer    |    47|
|5     |    ff1   |module_DFF_10       |     2|
|6     |    ff2   |module_DFF_11       |     1|
|7     |    u1    |clk_div_4Hz_12      |    44|
|8     |  db2     |module_debouncer_0  |    47|
|9     |    ff1   |module_DFF_7        |     2|
|10    |    ff2   |module_DFF_8        |     1|
|11    |    u1    |clk_div_4Hz_9       |    44|
|12    |  db3     |module_debouncer_1  |    47|
|13    |    ff1   |module_DFF_4        |     2|
|14    |    ff2   |module_DFF_5        |     1|
|15    |    u1    |clk_div_4Hz_6       |    44|
|16    |  db4     |module_debouncer_2  |    47|
|17    |    ff1   |module_DFF          |     2|
|18    |    ff2   |module_DFF_3        |     1|
|19    |    u1    |clk_div_4Hz         |    44|
|20    |  kd1     |key_detector        |     6|
+------+----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 852.031 ; gain = 357.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 852.031 ; gain = 259.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 852.031 ; gain = 357.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 867.613 ; gain = 574.801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.runs/synth_1/top_module_teclado.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_teclado_utilization_synth.rpt -pb top_module_teclado_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 28 23:50:42 2022...
