<!doctype html>
<html>
<head>
<title>CATR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; CATR0 (DDR_PHY) Register</p><h1>CATR0 (DDR_PHY) Register</h1>
<h2>CATR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CATR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000240</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080240 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00141054</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>CA Training Register 0</td></tr>
</table>
<p></p>
<h2>CATR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:21</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>CACD</td><td class="center">20:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x14</td><td>Minimum time (in terms of number of dram clocks) between two<br/>consecutive CA calibration commands.<br/>The programmed value is speed grade dependent and must be two<br/>clocks more than CAADR field.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:13</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>CAADR</td><td class="center">12:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x10</td><td>Minimum time (in terms of number of dram clocks)<br/>PUB should wait<br/>before sampling the CA response after Calibration command has been<br/>sent to the memory.<br/>The programmed value must be at least equal to tADR CA Training<br/>parameter in JEDEC specification.<br/>The programmed value is speed grade dependent and should meet the<br/>minimum of 20ns requirement.</td></tr>
<tr valign=top><td>CA1BYTE1</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x5</td><td>CA_1 Response Byte Lane 1; Indicates PHY byte lane number to which<br/>DRAM byte lane 1 is connected. This field is used ONLY when<br/>PGCR0.ADCP is set to 1b1. Valid values are:<br/>4b0000 = CA training responses on DATX8_0<br/>4b0001 = CA training responses on DATX8_1<br/>4b0010 = CA training responses on DATX8_2<br/>4b0011 = CA training responses on DATX8_3<br/>4b0100 = CA training responses on DATX8_4<br/>4b0101 = CA training responses on DATX8_5<br/>4b0110 = CA training responses on DATX8_6<br/>4b0111 = CA training responses on DATX8_7<br/>4b1000 = CA training responses on DATX8_8</td></tr>
<tr valign=top><td>CA1BYTE0</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x4</td><td>CA_1 Response Byte Lane 0; Indicates PHY byte lane number to which<br/>DRAM byte lane 0 is connected. This field is used ONLY when<br/>PGCR0.ADCP is set to 1b1. Valid values are:<br/>4b0000 = CA training responses on DATX8_0<br/>4b0001 = CA training responses on DATX8_1<br/>4b0010 = CA training responses on DATX8_2<br/>4b0011 = CA training responses on DATX8_3<br/>4b0100 = CA training responses on DATX8_4<br/>4b0101 = CA training responses on DATX8_5<br/>4b0110 = CA training responses on DATX8_6<br/>4b0111 = CA training responses on DATX8_7<br/>4b1000 = CA training responses on DATX8_8</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>