// Seed: 3665836457
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri0 id_8
);
  assign (highz1, weak0) id_1 = 1'b0;
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  logic [-1 : 1] id_22;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input wor id_3,
    inout uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output wor id_7,
    input tri1 id_8,
    input supply1 id_9
);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_7,
      id_5,
      id_6,
      id_1,
      id_6,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
