// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gsm_LPC_Analysis_Autocorrelation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        indata_address0,
        indata_ce0,
        indata_we0,
        indata_d0,
        indata_q0,
        indata_address1,
        indata_ce1,
        indata_we1,
        indata_d1,
        indata_q1,
        L_ACF_address0,
        L_ACF_ce0,
        L_ACF_we0,
        L_ACF_d0,
        L_ACF_q0,
        L_ACF_address1,
        L_ACF_ce1,
        L_ACF_we1,
        L_ACF_d1,
        L_ACF_q1,
        bitoff_address0,
        bitoff_ce0,
        bitoff_q0,
        bitoff_address1,
        bitoff_ce1,
        bitoff_q1,
        bitoff_address2,
        bitoff_ce2,
        bitoff_q2
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] indata_address0;
output   indata_ce0;
output   indata_we0;
output  [15:0] indata_d0;
input  [15:0] indata_q0;
output  [7:0] indata_address1;
output   indata_ce1;
output   indata_we1;
output  [15:0] indata_d1;
input  [15:0] indata_q1;
output  [3:0] L_ACF_address0;
output   L_ACF_ce0;
output   L_ACF_we0;
output  [63:0] L_ACF_d0;
input  [63:0] L_ACF_q0;
output  [3:0] L_ACF_address1;
output   L_ACF_ce1;
output   L_ACF_we1;
output  [63:0] L_ACF_d1;
input  [63:0] L_ACF_q1;
output  [7:0] bitoff_address0;
output   bitoff_ce0;
input  [3:0] bitoff_q0;
output  [7:0] bitoff_address1;
output   bitoff_ce1;
input  [3:0] bitoff_q1;
output  [7:0] bitoff_address2;
output   bitoff_ce2;
input  [3:0] bitoff_q2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] indata_address0;
reg indata_ce0;
reg indata_we0;
reg[7:0] indata_address1;
reg indata_ce1;
reg indata_we1;
reg[3:0] L_ACF_address0;
reg L_ACF_ce0;
reg L_ACF_we0;
reg[63:0] L_ACF_d0;
reg[3:0] L_ACF_address1;
reg L_ACF_ce1;
reg L_ACF_we1;
reg[63:0] L_ACF_d1;
reg bitoff_ce0;
reg bitoff_ce1;
reg bitoff_ce2;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg  signed [15:0] reg_589;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state20;
reg  signed [15:0] reg_594;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
reg  signed [15:0] reg_599;
reg   [63:0] reg_604;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln57_fu_644_p2;
reg   [0:0] icmp_ln57_reg_2061;
wire   [0:0] icmp_ln107_fu_658_p2;
reg   [0:0] icmp_ln107_reg_2066;
wire   [0:0] and_ln107_fu_795_p2;
reg   [0:0] and_ln107_reg_2086;
wire   [0:0] and_ln107_8_fu_825_p2;
reg   [0:0] and_ln107_8_reg_2092;
wire   [0:0] or_ln107_fu_831_p2;
reg   [0:0] or_ln107_reg_2097;
wire    ap_CS_fsm_state4;
wire   [5:0] scalauto_2_fu_976_p3;
reg   [5:0] scalauto_2_reg_2108;
wire   [0:0] icmp_ln62_fu_983_p2;
reg   [0:0] icmp_ln62_reg_2113;
wire   [0:0] icmp_ln62_1_fu_1005_p2;
reg   [0:0] icmp_ln62_1_reg_2117;
wire   [30:0] zext_ln65_fu_1025_p1;
reg   [30:0] zext_ln65_reg_2128;
reg   [7:0] indata_addr_1_reg_2136;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state11;
reg  signed [15:0] sl_4_reg_2258;
wire    ap_CS_fsm_state13;
reg  signed [15:0] sl_5_reg_2265;
wire  signed [16:0] sext_ln84_fu_1115_p1;
reg  signed [16:0] sext_ln84_reg_2282;
wire   [3:0] L_ACF_addr_3_reg_2292;
wire  signed [16:0] sext_ln89_fu_1119_p1;
reg  signed [16:0] sext_ln89_reg_2297;
wire  signed [31:0] sext_ln89_1_fu_1123_p1;
reg  signed [31:0] sext_ln89_1_reg_2303;
wire   [3:0] L_ACF_addr_4_reg_2313;
wire  signed [32:0] sext_ln93_fu_1127_p1;
reg  signed [32:0] sext_ln93_reg_2318;
wire  signed [31:0] sext_ln93_1_fu_1131_p1;
reg  signed [31:0] sext_ln93_1_reg_2325;
wire  signed [32:0] sext_ln98_fu_1135_p1;
reg  signed [32:0] sext_ln98_reg_2332;
wire  signed [16:0] sext_ln98_1_fu_1138_p1;
reg  signed [16:0] sext_ln98_1_reg_2338;
wire  signed [31:0] sext_ln119_1_fu_1148_p1;
reg  signed [31:0] sext_ln119_1_reg_2348;
wire    ap_CS_fsm_state15;
wire  signed [31:0] sext_ln86_2_fu_1160_p1;
reg  signed [31:0] sext_ln86_2_reg_2365;
reg   [63:0] L_ACF_load_1_reg_2374;
reg   [63:0] L_ACF_load_2_reg_2379;
wire  signed [31:0] sext_ln98_2_fu_1164_p1;
reg  signed [31:0] sext_ln98_2_reg_2390;
wire  signed [31:0] sext_ln104_2_fu_1170_p1;
reg  signed [31:0] sext_ln104_2_reg_2403;
reg   [63:0] L_ACF_load_3_reg_2413;
wire    ap_CS_fsm_state16;
reg   [63:0] L_ACF_load_4_reg_2418;
wire  signed [31:0] sext_ln111_1_fu_1177_p1;
reg  signed [31:0] sext_ln111_1_reg_2429;
wire   [31:0] mul_ln91_fu_1248_p2;
reg   [31:0] mul_ln91_reg_2470;
wire   [31:0] mul_ln102_fu_1261_p2;
reg   [31:0] mul_ln102_reg_2480;
wire   [31:0] mul_ln107_fu_1266_p2;
reg   [31:0] mul_ln107_reg_2485;
wire   [63:0] add_ln119_1_fu_1291_p2;
reg   [63:0] add_ln119_1_reg_2500;
wire  signed [32:0] grp_fu_1937_p3;
wire  signed [32:0] grp_fu_1945_p3;
wire   [31:0] mul_ln126_fu_1318_p2;
reg   [31:0] mul_ln126_reg_2525;
wire   [3:0] L_ACF_addr_10_reg_2536;
reg   [7:0] idx_load_reg_2541;
wire    ap_CS_fsm_state19;
wire   [7:0] add_ln139_fu_1496_p2;
reg   [7:0] add_ln139_reg_2555;
wire  signed [31:0] sext_ln132_fu_1554_p1;
reg  signed [31:0] sext_ln132_reg_2582;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg   [3:0] L_ACF_addr_11_reg_2625;
wire    ap_CS_fsm_state29;
wire   [15:0] zext_ln152_fu_1851_p1;
reg   [15:0] zext_ln152_reg_2638;
reg   [7:0] indata_addr_19_reg_2646;
wire    ap_CS_fsm_state31;
wire   [63:0] zext_ln49_fu_634_p1;
wire   [0:0] icmp_ln49_fu_622_p2;
wire   [63:0] select_ln115_fu_744_p3;
wire   [63:0] zext_ln114_fu_763_p1;
wire   [63:0] zext_ln113_2_fu_768_p1;
wire   [63:0] zext_ln65_1_fu_1049_p1;
wire   [0:0] icmp_ln65_fu_1037_p2;
wire   [63:0] zext_ln79_fu_1089_p1;
wire   [0:0] tmp_33_fu_1081_p3;
wire   [63:0] zext_ln131_fu_1508_p1;
wire   [0:0] icmp_ln129_fu_1490_p2;
wire   [63:0] zext_ln39_fu_1539_p1;
wire   [63:0] zext_ln134_fu_1549_p1;
wire   [63:0] zext_ln135_fu_1619_p1;
wire   [63:0] zext_ln136_fu_1629_p1;
wire   [63:0] zext_ln137_fu_1692_p1;
wire   [63:0] zext_ln138_fu_1702_p1;
wire   [63:0] zext_ln139_fu_1759_p1;
wire   [63:0] zext_ln129_fu_1717_p1;
wire   [63:0] zext_ln144_fu_1832_p1;
wire   [0:0] tmp_34_fu_1824_p3;
wire   [63:0] zext_ln152_1_fu_1882_p1;
wire   [0:0] icmp_ln152_fu_1870_p2;
reg   [15:0] smax_fu_162;
wire   [15:0] smax_1_fu_879_p3;
wire    ap_CS_fsm_state3;
reg   [7:0] k_fu_166;
wire   [7:0] add_ln49_fu_628_p2;
reg   [7:0] k_2_fu_170;
wire   [7:0] add_ln65_fu_1043_p2;
reg   [4:0] k_3_fu_174;
wire   [4:0] add_ln79_fu_1094_p2;
reg   [7:0] idx_fu_178;
reg   [7:0] i_fu_182;
wire   [7:0] i_11_fu_1513_p2;
reg   [63:0] empty_81_fu_186;
wire   [63:0] add_ln132_fu_1568_p2;
wire   [63:0] add_ln119_fu_1364_p2;
wire    ap_CS_fsm_state18;
reg   [63:0] empty_82_fu_190;
wire   [63:0] add_ln133_fu_1588_p2;
wire   [63:0] add_ln120_fu_1378_p2;
reg   [63:0] empty_83_fu_194;
wire   [63:0] add_ln134_1_fu_1608_p2;
wire   [63:0] add_ln121_fu_1392_p2;
wire    ap_CS_fsm_state25;
reg   [63:0] empty_84_fu_198;
wire   [63:0] add_ln135_1_fu_1662_p2;
wire   [63:0] add_ln122_fu_1406_p2;
reg   [63:0] empty_85_fu_202;
wire   [63:0] add_ln136_1_fu_1681_p2;
wire   [63:0] add_ln123_fu_1420_p2;
wire    ap_CS_fsm_state26;
reg   [63:0] empty_86_fu_206;
wire   [63:0] add_ln137_1_fu_1734_p2;
wire   [63:0] add_ln124_fu_1312_p2;
reg   [63:0] empty_87_fu_210;
wire   [63:0] add_ln138_1_fu_1753_p2;
wire   [63:0] add_ln125_fu_1429_p2;
wire    ap_CS_fsm_state27;
reg   [63:0] empty_88_fu_214;
wire   [63:0] add_ln139_1_fu_1786_p2;
wire   [63:0] add_ln126_fu_1438_p2;
wire    ap_CS_fsm_state24;
reg   [63:0] empty_89_fu_218;
wire   [63:0] add_ln140_fu_1805_p2;
wire    ap_CS_fsm_state28;
reg   [4:0] k_4_fu_222;
wire   [4:0] add_ln144_fu_1837_p2;
reg   [7:0] idx77_fu_226;
wire   [7:0] add_ln152_fu_1876_p2;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state30;
wire   [63:0] shl_ln146_fu_1860_p2;
wire   [31:0] a_assign_s_fu_650_p3;
wire   [0:0] tmp_27_fu_664_p3;
wire   [7:0] trunc_ln105_fu_688_p1;
wire   [31:0] select_ln105_fu_672_p3;
wire   [23:0] trunc_ln105_4_fu_692_p3;
wire   [23:0] select_ln105_4_fu_680_p3;
wire   [31:0] xor_ln105_fu_700_p2;
wire   [15:0] tmp_28_fu_712_p4;
wire   [7:0] tmp_29_fu_728_p4;
wire   [23:0] xor_ln70_fu_706_p2;
wire   [7:0] trunc_ln_fu_753_p4;
wire   [23:0] tmp_30_fu_779_p4;
wire   [0:0] icmp_ln115_fu_789_p2;
wire   [0:0] xor_ln107_fu_773_p2;
wire   [0:0] and_ln107_5_fu_801_p2;
wire   [0:0] icmp_ln112_fu_722_p2;
wire   [0:0] xor_ln112_fu_813_p2;
wire   [0:0] and_ln107_7_fu_819_p2;
wire   [0:0] icmp_ln113_fu_738_p2;
wire   [0:0] and_ln107_6_fu_807_p2;
wire   [0:0] icmp_ln67_fu_845_p2;
wire   [15:0] sub_ln67_fu_851_p2;
wire   [0:0] tmp_32_fu_837_p3;
wire   [15:0] select_ln67_fu_857_p3;
wire   [15:0] temp_fu_865_p3;
wire   [0:0] icmp_ln52_fu_873_p2;
wire   [4:0] zext_ln112_fu_892_p1;
wire   [3:0] add_ln112_5_fu_908_p2;
wire   [3:0] add_ln112_6_fu_918_p2;
wire   [4:0] zext_ln113_fu_914_p1;
wire   [4:0] add_ln112_4_fu_902_p2;
wire   [4:0] add_ln112_fu_896_p2;
wire   [4:0] select_ln107_fu_928_p3;
wire   [4:0] select_ln107_4_fu_935_p3;
wire   [4:0] select_ln107_5_fu_946_p3;
wire   [0:0] or_ln107_3_fu_942_p2;
wire   [0:0] or_ln107_4_fu_957_p2;
wire   [5:0] zext_ln107_fu_953_p1;
wire  signed [5:0] sext_ln107_fu_924_p1;
wire   [5:0] select_ln107_6_fu_962_p3;
wire   [5:0] scalauto_fu_970_p2;
wire   [5:0] add_ln62_fu_989_p2;
wire   [3:0] tmp_31_fu_995_p4;
wire   [1:0] empty_fu_1011_p1;
wire   [14:0] sub24_cast_fu_1015_p1;
wire   [14:0] b_assign_fu_1019_p2;
wire  signed [30:0] trunc_ln1_fu_1068_p1;
wire   [30:0] grp_fu_1898_p3;
wire  signed [15:0] sext_ln111_fu_1144_p0;
wire  signed [15:0] sext_ln119_1_fu_1148_p0;
wire  signed [15:0] sext_ln86_fu_1152_p0;
wire  signed [15:0] sext_ln86_2_fu_1160_p0;
wire  signed [15:0] mul_ln111_fu_1181_p0;
wire  signed [15:0] mul_ln111_fu_1181_p1;
wire  signed [31:0] mul_ln111_fu_1181_p2;
wire  signed [15:0] mul_ln115_fu_1191_p0;
wire  signed [15:0] mul_ln115_fu_1191_p1;
wire  signed [31:0] mul_ln115_fu_1191_p2;
wire  signed [15:0] mul_ln116_fu_1200_p0;
wire  signed [15:0] mul_ln116_fu_1200_p1;
wire  signed [31:0] mul_ln116_fu_1200_p2;
wire  signed [15:0] mul_ln120_fu_1209_p0;
wire  signed [15:0] mul_ln120_fu_1209_p1;
wire  signed [31:0] mul_ln120_fu_1209_p2;
wire  signed [15:0] mul_ln121_fu_1218_p0;
wire  signed [15:0] mul_ln121_fu_1218_p1;
wire  signed [31:0] mul_ln121_fu_1218_p2;
wire  signed [15:0] mul_ln84_fu_1230_p0;
wire  signed [31:0] sext_ln84_1_fu_1226_p1;
wire  signed [15:0] mul_ln84_fu_1230_p1;
wire   [31:0] mul_ln84_fu_1230_p2;
wire  signed [15:0] mul_ln86_fu_1240_p0;
wire  signed [15:0] mul_ln86_fu_1240_p1;
wire  signed [31:0] mul_ln86_fu_1240_p2;
wire  signed [15:0] mul_ln91_fu_1248_p0;
wire  signed [15:0] mul_ln91_fu_1248_p1;
wire  signed [15:0] mul_ln93_fu_1253_p0;
wire  signed [15:0] mul_ln93_fu_1253_p1;
wire  signed [31:0] mul_ln93_fu_1253_p2;
wire  signed [15:0] mul_ln102_fu_1261_p0;
wire  signed [15:0] mul_ln102_fu_1261_p1;
wire  signed [15:0] mul_ln107_fu_1266_p0;
wire  signed [15:0] mul_ln107_fu_1266_p1;
wire  signed [15:0] mul_ln109_fu_1270_p0;
wire  signed [15:0] mul_ln109_fu_1270_p1;
wire   [31:0] mul_ln109_fu_1270_p2;
wire  signed [32:0] grp_fu_1928_p3;
wire  signed [15:0] mul_ln117_fu_1282_p0;
wire  signed [15:0] mul_ln117_fu_1282_p1;
wire  signed [31:0] mul_ln117_fu_1282_p2;
wire  signed [63:0] sext_ln84_2_fu_1236_p1;
wire  signed [32:0] grp_fu_1906_p4;
wire  signed [32:0] grp_fu_1917_p4;
wire  signed [63:0] sext_ln109_1_fu_1275_p1;
wire  signed [32:0] grp_fu_1953_p3;
wire  signed [63:0] sext_ln124_1_fu_1309_p1;
wire   [63:0] add_ln124_1_fu_1303_p2;
wire  signed [15:0] mul_ln126_fu_1318_p0;
wire  signed [15:0] mul_ln126_fu_1318_p1;
wire  signed [32:0] grp_fu_2004_p3;
wire  signed [32:0] grp_fu_1962_p3;
wire  signed [63:0] sext_ln119_3_fu_1340_p1;
wire  signed [32:0] grp_fu_1969_p3;
wire  signed [32:0] grp_fu_1978_p3;
wire  signed [33:0] sext_ln119_5_fu_1351_p1;
wire  signed [33:0] sext_ln119_4_fu_1348_p1;
wire   [33:0] add_ln119_7_fu_1354_p2;
wire  signed [63:0] sext_ln119_6_fu_1360_p1;
wire   [63:0] add_ln119_3_fu_1343_p2;
wire  signed [63:0] tmp22_cast_fu_1337_p1;
wire  signed [33:0] grp_fu_1996_p4;
wire  signed [63:0] sext_ln120_2_fu_1375_p1;
wire   [63:0] add_ln120_1_fu_1370_p2;
wire  signed [63:0] sext_ln91_1_fu_1328_p1;
wire  signed [33:0] grp_fu_2011_p4;
wire  signed [63:0] sext_ln121_2_fu_1389_p1;
wire   [63:0] add_ln121_1_fu_1384_p2;
wire  signed [63:0] sext_ln108_fu_1334_p1;
wire  signed [33:0] grp_fu_2021_p4;
wire  signed [63:0] sext_ln122_1_fu_1403_p1;
wire   [63:0] add_ln122_1_fu_1398_p2;
wire  signed [63:0] sext_ln102_1_fu_1331_p1;
wire  signed [32:0] grp_fu_1987_p3;
wire  signed [63:0] sext_ln123_1_fu_1417_p1;
wire   [63:0] add_ln123_1_fu_1412_p2;
wire  signed [32:0] grp_fu_2031_p3;
wire  signed [63:0] sext_ln125_1_fu_1426_p1;
wire  signed [63:0] sext_ln126_fu_1435_p1;
wire   [7:0] add_ln131_fu_1502_p2;
wire   [7:0] add_ln43_fu_1534_p2;
wire   [7:0] add_ln134_fu_1544_p2;
wire   [15:0] sext_ln132_fu_1554_p0;
wire  signed [15:0] mul_ln132_fu_1558_p0;
wire  signed [15:0] mul_ln132_fu_1558_p1;
wire   [31:0] mul_ln132_fu_1558_p2;
wire  signed [63:0] sext_ln132_1_fu_1564_p1;
wire  signed [15:0] mul_ln133_fu_1578_p1;
wire   [31:0] mul_ln133_fu_1578_p2;
wire  signed [63:0] sext_ln133_1_fu_1584_p1;
wire  signed [15:0] mul_ln134_fu_1598_p1;
wire   [31:0] mul_ln134_fu_1598_p2;
wire  signed [63:0] sext_ln134_1_fu_1604_p1;
wire   [7:0] add_ln135_fu_1614_p2;
wire   [7:0] add_ln136_fu_1624_p2;
wire  signed [15:0] mul_ln135_fu_1653_p1;
wire   [31:0] mul_ln135_fu_1653_p2;
wire  signed [63:0] sext_ln135_1_fu_1658_p1;
wire  signed [15:0] mul_ln136_fu_1672_p1;
wire   [31:0] mul_ln136_fu_1672_p2;
wire  signed [63:0] sext_ln136_1_fu_1677_p1;
wire   [7:0] add_ln137_fu_1687_p2;
wire   [7:0] add_ln138_fu_1697_p2;
wire  signed [15:0] mul_ln137_fu_1725_p1;
wire   [31:0] mul_ln137_fu_1725_p2;
wire  signed [63:0] sext_ln137_1_fu_1730_p1;
wire  signed [15:0] mul_ln138_fu_1744_p1;
wire   [31:0] mul_ln138_fu_1744_p2;
wire  signed [63:0] sext_ln138_1_fu_1749_p1;
wire  signed [15:0] mul_ln139_fu_1777_p1;
wire   [31:0] mul_ln139_fu_1777_p2;
wire  signed [63:0] sext_ln139_1_fu_1782_p1;
wire  signed [15:0] mul_ln140_fu_1796_p1;
wire   [31:0] mul_ln140_fu_1796_p2;
wire  signed [63:0] sext_ln140_1_fu_1801_p1;
wire   [2:0] empty_90_fu_1848_p1;
wire   [14:0] grp_fu_1898_p1;
wire   [14:0] grp_fu_1898_p2;
wire    ap_CS_fsm_state8;
wire  signed [15:0] grp_fu_1906_p0;
wire  signed [16:0] sext_ln111_fu_1144_p1;
wire  signed [15:0] grp_fu_1917_p0;
wire  signed [15:0] grp_fu_1928_p0;
wire  signed [15:0] grp_fu_1937_p0;
wire  signed [15:0] grp_fu_1937_p1;
wire  signed [15:0] grp_fu_1945_p0;
wire  signed [15:0] grp_fu_1953_p0;
wire  signed [15:0] grp_fu_1962_p0;
wire  signed [15:0] grp_fu_1962_p1;
wire  signed [15:0] grp_fu_1969_p0;
wire  signed [15:0] grp_fu_1969_p1;
wire  signed [15:0] grp_fu_1978_p0;
wire  signed [15:0] grp_fu_1978_p1;
wire  signed [15:0] grp_fu_1987_p0;
wire  signed [15:0] grp_fu_1987_p1;
wire  signed [15:0] grp_fu_1996_p0;
wire  signed [15:0] grp_fu_1996_p1;
wire  signed [15:0] grp_fu_1996_p2;
wire  signed [15:0] grp_fu_2004_p0;
wire  signed [15:0] grp_fu_2004_p1;
wire  signed [15:0] grp_fu_2011_p1;
wire  signed [16:0] sext_ln86_fu_1152_p1;
wire  signed [15:0] grp_fu_2011_p2;
wire  signed [15:0] grp_fu_2021_p1;
wire  signed [15:0] grp_fu_2021_p2;
wire  signed [15:0] grp_fu_2031_p0;
wire  signed [15:0] grp_fu_2031_p1;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 smax_fu_162 = 16'd0;
#0 k_fu_166 = 8'd0;
#0 k_2_fu_170 = 8'd0;
#0 k_3_fu_174 = 5'd0;
#0 idx_fu_178 = 8'd0;
#0 i_fu_182 = 8'd0;
#0 empty_81_fu_186 = 64'd0;
#0 empty_82_fu_190 = 64'd0;
#0 empty_83_fu_194 = 64'd0;
#0 empty_84_fu_198 = 64'd0;
#0 empty_85_fu_202 = 64'd0;
#0 empty_86_fu_206 = 64'd0;
#0 empty_87_fu_210 = 64'd0;
#0 empty_88_fu_214 = 64'd0;
#0 empty_89_fu_218 = 64'd0;
#0 k_4_fu_222 = 5'd0;
#0 idx77_fu_226 = 8'd0;
end

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U1(
    .din0(mul_ln111_fu_1181_p0),
    .din1(mul_ln111_fu_1181_p1),
    .dout(mul_ln111_fu_1181_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U2(
    .din0(mul_ln115_fu_1191_p0),
    .din1(mul_ln115_fu_1191_p1),
    .dout(mul_ln115_fu_1191_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U3(
    .din0(mul_ln116_fu_1200_p0),
    .din1(mul_ln116_fu_1200_p1),
    .dout(mul_ln116_fu_1200_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U4(
    .din0(mul_ln120_fu_1209_p0),
    .din1(mul_ln120_fu_1209_p1),
    .dout(mul_ln120_fu_1209_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U5(
    .din0(mul_ln121_fu_1218_p0),
    .din1(mul_ln121_fu_1218_p1),
    .dout(mul_ln121_fu_1218_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U6(
    .din0(mul_ln84_fu_1230_p0),
    .din1(mul_ln84_fu_1230_p1),
    .dout(mul_ln84_fu_1230_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U7(
    .din0(mul_ln86_fu_1240_p0),
    .din1(mul_ln86_fu_1240_p1),
    .dout(mul_ln86_fu_1240_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U8(
    .din0(mul_ln91_fu_1248_p0),
    .din1(mul_ln91_fu_1248_p1),
    .dout(mul_ln91_fu_1248_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U9(
    .din0(mul_ln93_fu_1253_p0),
    .din1(mul_ln93_fu_1253_p1),
    .dout(mul_ln93_fu_1253_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U10(
    .din0(mul_ln102_fu_1261_p0),
    .din1(mul_ln102_fu_1261_p1),
    .dout(mul_ln102_fu_1261_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U11(
    .din0(mul_ln107_fu_1266_p0),
    .din1(mul_ln107_fu_1266_p1),
    .dout(mul_ln107_fu_1266_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U12(
    .din0(mul_ln109_fu_1270_p0),
    .din1(mul_ln109_fu_1270_p1),
    .dout(mul_ln109_fu_1270_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U13(
    .din0(mul_ln117_fu_1282_p0),
    .din1(mul_ln117_fu_1282_p1),
    .dout(mul_ln117_fu_1282_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U14(
    .din0(mul_ln126_fu_1318_p0),
    .din1(mul_ln126_fu_1318_p1),
    .dout(mul_ln126_fu_1318_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U15(
    .din0(mul_ln132_fu_1558_p0),
    .din1(mul_ln132_fu_1558_p1),
    .dout(mul_ln132_fu_1558_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U16(
    .din0(indata_q0),
    .din1(mul_ln133_fu_1578_p1),
    .dout(mul_ln133_fu_1578_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U17(
    .din0(indata_q1),
    .din1(mul_ln134_fu_1598_p1),
    .dout(mul_ln134_fu_1598_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U18(
    .din0(indata_q0),
    .din1(mul_ln135_fu_1653_p1),
    .dout(mul_ln135_fu_1653_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U19(
    .din0(indata_q1),
    .din1(mul_ln136_fu_1672_p1),
    .dout(mul_ln136_fu_1672_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U20(
    .din0(indata_q0),
    .din1(mul_ln137_fu_1725_p1),
    .dout(mul_ln137_fu_1725_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U21(
    .din0(indata_q1),
    .din1(mul_ln138_fu_1744_p1),
    .dout(mul_ln138_fu_1744_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U22(
    .din0(indata_q0),
    .din1(mul_ln139_fu_1777_p1),
    .dout(mul_ln139_fu_1777_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U23(
    .din0(indata_q1),
    .din1(mul_ln140_fu_1796_p1),
    .dout(mul_ln140_fu_1796_p2)
);

Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_15ns_31_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(indata_q0),
    .din1(grp_fu_1898_p1),
    .din2(grp_fu_1898_p2),
    .ce(1'b1),
    .dout(grp_fu_1898_p3)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
ama_addmuladd_16s_16s_16s_32s_33_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1906_p0),
    .din1(sl_4_reg_2258),
    .din2(sl_5_reg_2265),
    .din3(mul_ln120_fu_1209_p2),
    .ce(1'b1),
    .dout(grp_fu_1906_p4)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
ama_addmuladd_16s_16s_16s_32s_33_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1917_p0),
    .din1(reg_594),
    .din2(sl_4_reg_2258),
    .din3(mul_ln121_fu_1218_p2),
    .ce(1'b1),
    .dout(grp_fu_1917_p4)
);

Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
am_addmul_16s_16s_16s_33_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1928_p0),
    .din1(reg_589),
    .din2(reg_599),
    .ce(1'b1),
    .dout(grp_fu_1928_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1937_p0),
    .din1(grp_fu_1937_p1),
    .din2(mul_ln111_fu_1181_p2),
    .ce(1'b1),
    .dout(grp_fu_1937_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1945_p0),
    .din1(reg_599),
    .din2(mul_ln115_fu_1191_p2),
    .ce(1'b1),
    .dout(grp_fu_1945_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1953_p0),
    .din1(reg_594),
    .din2(mul_ln116_fu_1200_p2),
    .ce(1'b1),
    .dout(grp_fu_1953_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1962_p0),
    .din1(grp_fu_1962_p1),
    .din2(mul_ln86_fu_1240_p2),
    .ce(1'b1),
    .dout(grp_fu_1962_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1969_p0),
    .din1(grp_fu_1969_p1),
    .din2(mul_ln93_fu_1253_p2),
    .ce(1'b1),
    .dout(grp_fu_1969_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1978_p0),
    .din1(grp_fu_1978_p1),
    .din2(grp_fu_1937_p3),
    .ce(1'b1),
    .dout(grp_fu_1978_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1987_p0),
    .din1(grp_fu_1987_p1),
    .din2(grp_fu_1945_p3),
    .ce(1'b1),
    .dout(grp_fu_1987_p3)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
ama_addmuladd_16s_16s_16s_33s_34_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1996_p0),
    .din1(grp_fu_1996_p1),
    .din2(grp_fu_1996_p2),
    .din3(grp_fu_1906_p4),
    .ce(1'b1),
    .dout(grp_fu_1996_p4)
);

Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
am_addmul_16s_16s_16s_33_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2004_p0),
    .din1(grp_fu_2004_p1),
    .din2(indata_q1),
    .ce(1'b1),
    .dout(grp_fu_2004_p3)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
ama_addmuladd_16s_16s_16s_33s_34_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sl_5_reg_2265),
    .din1(grp_fu_2011_p1),
    .din2(grp_fu_2011_p2),
    .din3(grp_fu_1917_p4),
    .ce(1'b1),
    .dout(grp_fu_2011_p4)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
ama_addmuladd_16s_16s_16s_33s_34_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_599),
    .din1(grp_fu_2021_p1),
    .din2(grp_fu_2021_p2),
    .din3(grp_fu_1928_p3),
    .ce(1'b1),
    .dout(grp_fu_2021_p4)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2031_p0),
    .din1(grp_fu_2031_p1),
    .din2(mul_ln117_fu_1282_p2),
    .ce(1'b1),
    .dout(grp_fu_2031_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_81_fu_186 <= add_ln119_fu_1364_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        empty_81_fu_186 <= add_ln132_fu_1568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_82_fu_190 <= add_ln120_fu_1378_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        empty_82_fu_190 <= add_ln133_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_83_fu_194 <= add_ln121_fu_1392_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        empty_83_fu_194 <= add_ln134_1_fu_1608_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_84_fu_198 <= add_ln122_fu_1406_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        empty_84_fu_198 <= add_ln135_1_fu_1662_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_85_fu_202 <= add_ln123_fu_1420_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        empty_85_fu_202 <= add_ln136_1_fu_1681_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_86_fu_206 <= add_ln124_fu_1312_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        empty_86_fu_206 <= add_ln137_1_fu_1734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_87_fu_210 <= add_ln125_fu_1429_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        empty_87_fu_210 <= add_ln138_1_fu_1753_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_88_fu_214 <= add_ln126_fu_1438_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        empty_88_fu_214 <= add_ln139_1_fu_1786_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_89_fu_218 <= L_ACF_q1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        empty_89_fu_218 <= add_ln140_fu_1805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_33_fu_1081_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        i_fu_182 <= 8'd8;
    end else if (((icmp_ln129_fu_1490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        i_fu_182 <= i_11_fu_1513_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((icmp_ln62_reg_2113 == 1'd1)) begin
        if (((tmp_34_fu_1824_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
            idx77_fu_226 <= 8'd0;
        end else if (((icmp_ln152_fu_1870_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
            idx77_fu_226 <= add_ln152_fu_1876_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_33_fu_1081_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        idx_fu_178 <= 8'd0;
    end else if (((icmp_ln129_fu_1490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        idx_fu_178 <= add_ln139_fu_1496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln62_1_fu_1005_p2 == 1'd1))) begin
        k_2_fu_170 <= 8'd0;
    end else if (((icmp_ln65_fu_1037_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_2117 == 1'd1))) begin
        k_2_fu_170 <= add_ln65_fu_1043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln65_fu_1037_p2 == 1'd1) | (icmp_ln62_1_reg_2117 == 1'd0)))) begin
        k_3_fu_174 <= 5'd8;
    end else if (((tmp_33_fu_1081_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        k_3_fu_174 <= add_ln79_fu_1094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_fu_1490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        k_4_fu_222 <= 5'd8;
    end else if (((tmp_34_fu_1824_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        k_4_fu_222 <= add_ln144_fu_1837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_166 <= 8'd0;
    end else if (((icmp_ln49_fu_622_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_fu_166 <= add_ln49_fu_628_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        reg_589 <= indata_q1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        reg_589 <= indata_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        reg_594 <= indata_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_594 <= indata_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        reg_599 <= indata_q1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_599 <= indata_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        reg_604 <= L_ACF_q1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        reg_604 <= L_ACF_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        smax_fu_162 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        smax_fu_162 <= smax_1_fu_879_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        L_ACF_addr_11_reg_2625 <= zext_ln144_fu_1832_p1;
        zext_ln152_reg_2638[2 : 0] <= zext_ln152_fu_1851_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        L_ACF_load_1_reg_2374 <= L_ACF_q1;
        L_ACF_load_2_reg_2379 <= L_ACF_q0;
        sext_ln104_2_reg_2403 <= sext_ln104_2_fu_1170_p1;
        sext_ln86_2_reg_2365 <= sext_ln86_2_fu_1160_p1;
        sext_ln98_2_reg_2390 <= sext_ln98_2_fu_1164_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        L_ACF_load_3_reg_2413 <= L_ACF_q0;
        L_ACF_load_4_reg_2418 <= L_ACF_q1;
        sext_ln111_1_reg_2429 <= sext_ln111_1_fu_1177_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln119_1_reg_2500 <= add_ln119_1_fu_1291_p2;
        mul_ln102_reg_2480 <= mul_ln102_fu_1261_p2;
        mul_ln107_reg_2485 <= mul_ln107_fu_1266_p2;
        mul_ln126_reg_2525 <= mul_ln126_fu_1318_p2;
        mul_ln91_reg_2470 <= mul_ln91_fu_1248_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln139_reg_2555 <= add_ln139_fu_1496_p2;
        idx_load_reg_2541 <= idx_fu_178;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln107_8_reg_2092 <= and_ln107_8_fu_825_p2;
        and_ln107_reg_2086 <= and_ln107_fu_795_p2;
        icmp_ln107_reg_2066 <= icmp_ln107_fu_658_p2;
        icmp_ln57_reg_2061 <= icmp_ln57_fu_644_p2;
        or_ln107_reg_2097 <= or_ln107_fu_831_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln62_1_reg_2117 <= icmp_ln62_1_fu_1005_p2;
        icmp_ln62_reg_2113 <= icmp_ln62_fu_983_p2;
        scalauto_2_reg_2108 <= scalauto_2_fu_976_p3;
        zext_ln65_reg_2128[14 : 0] <= zext_ln65_fu_1025_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        indata_addr_19_reg_2646 <= zext_ln152_1_fu_1882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indata_addr_1_reg_2136 <= zext_ln65_1_fu_1049_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sext_ln119_1_reg_2348 <= sext_ln119_1_fu_1148_p1;
        sext_ln84_reg_2282 <= sext_ln84_fu_1115_p1;
        sext_ln89_1_reg_2303 <= sext_ln89_1_fu_1123_p1;
        sext_ln89_reg_2297 <= sext_ln89_fu_1119_p1;
        sext_ln93_1_reg_2325 <= sext_ln93_1_fu_1131_p1;
        sext_ln93_reg_2318 <= sext_ln93_fu_1127_p1;
        sext_ln98_1_reg_2338 <= sext_ln98_1_fu_1138_p1;
        sext_ln98_reg_2332 <= sext_ln98_fu_1135_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        sext_ln132_reg_2582 <= sext_ln132_fu_1554_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sl_4_reg_2258 <= indata_q0;
        sl_5_reg_2265 <= indata_q1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        L_ACF_address0 = L_ACF_addr_11_reg_2625;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_address0 = L_ACF_addr_4_reg_2313;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        L_ACF_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        L_ACF_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        L_ACF_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        L_ACF_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13))) begin
        L_ACF_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        L_ACF_address0 = zext_ln79_fu_1089_p1;
    end else begin
        L_ACF_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        L_ACF_address1 = zext_ln144_fu_1832_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        L_ACF_address1 = L_ACF_addr_10_reg_2536;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        L_ACF_address1 = L_ACF_addr_3_reg_2292;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        L_ACF_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        L_ACF_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        L_ACF_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        L_ACF_address1 = 64'd1;
    end else begin
        L_ACF_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14))) begin
        L_ACF_ce0 = 1'b1;
    end else begin
        L_ACF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14))) begin
        L_ACF_ce1 = 1'b1;
    end else begin
        L_ACF_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        L_ACF_d0 = shl_ln146_fu_1860_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_d0 = empty_87_fu_210;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_d0 = empty_85_fu_202;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_d0 = empty_83_fu_194;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        L_ACF_d0 = empty_81_fu_186;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        L_ACF_d0 = 64'd0;
    end else begin
        L_ACF_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        L_ACF_d1 = empty_89_fu_218;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_d1 = empty_88_fu_214;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_d1 = empty_86_fu_206;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_d1 = empty_84_fu_198;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        L_ACF_d1 = empty_82_fu_190;
    end else begin
        L_ACF_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | ((icmp_ln129_fu_1490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((tmp_33_fu_1081_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        L_ACF_we0 = 1'b1;
    end else begin
        L_ACF_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | ((icmp_ln129_fu_1490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19)))) begin
        L_ACF_we1 = 1'b1;
    end else begin
        L_ACF_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state31) & ((icmp_ln152_fu_1870_p2 == 1'd1) | (icmp_ln62_reg_2113 == 1'd0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln152_fu_1870_p2 == 1'd1) | (icmp_ln62_reg_2113 == 1'd0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce0 = 1'b1;
    end else begin
        bitoff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce1 = 1'b1;
    end else begin
        bitoff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bitoff_ce2 = 1'b1;
    end else begin
        bitoff_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        indata_address0 = zext_ln139_fu_1759_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        indata_address0 = zext_ln137_fu_1692_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        indata_address0 = zext_ln135_fu_1619_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        indata_address0 = zext_ln39_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        indata_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        indata_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indata_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indata_address0 = indata_addr_1_reg_2136;
    end else if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln65_fu_1037_p2 == 1'd1) | (icmp_ln62_1_reg_2117 == 1'd0)))) begin
        indata_address0 = 64'd0;
    end else if (((icmp_ln65_fu_1037_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_2117 == 1'd1))) begin
        indata_address0 = zext_ln65_1_fu_1049_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indata_address0 = zext_ln49_fu_634_p1;
    end else begin
        indata_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        indata_address1 = indata_addr_19_reg_2646;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        indata_address1 = zext_ln152_1_fu_1882_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        indata_address1 = zext_ln129_fu_1717_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        indata_address1 = zext_ln138_fu_1702_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        indata_address1 = zext_ln136_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        indata_address1 = zext_ln134_fu_1549_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        indata_address1 = zext_ln131_fu_1508_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indata_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        indata_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        indata_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indata_address1 = 64'd2;
    end else begin
        indata_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state20) | ((icmp_ln65_fu_1037_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_2117 == 1'd1)) | ((1'b1 == ap_CS_fsm_state5) & ((icmp_ln65_fu_1037_p2 == 1'd1) | (icmp_ln62_1_reg_2117 == 1'd0))))) begin
        indata_ce0 = 1'b1;
    end else begin
        indata_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state20))) begin
        indata_ce1 = 1'b1;
    end else begin
        indata_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        indata_we0 = 1'b1;
    end else begin
        indata_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        indata_we1 = 1'b1;
    end else begin
        indata_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln49_fu_622_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln65_fu_1037_p2 == 1'd1) | (icmp_ln62_1_reg_2117 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((tmp_33_fu_1081_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln129_fu_1490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((tmp_34_fu_1824_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln152_fu_1870_p2 == 1'd1) | (icmp_ln62_reg_2113 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L_ACF_addr_10_reg_2536 = 64'd8;

assign L_ACF_addr_3_reg_2292 = 64'd1;

assign L_ACF_addr_4_reg_2313 = 64'd2;

assign a_assign_s_fu_650_p3 = {{smax_fu_162}, {16'd0}};

assign add_ln112_4_fu_902_p2 = (zext_ln112_fu_892_p1 + 5'd15);

assign add_ln112_5_fu_908_p2 = (bitoff_q1 + 4'd7);

assign add_ln112_6_fu_918_p2 = ($signed(bitoff_q0) + $signed(4'd15));

assign add_ln112_fu_896_p2 = ($signed(zext_ln112_fu_892_p1) + $signed(5'd23));

assign add_ln119_1_fu_1291_p2 = ($signed(reg_604) + $signed(sext_ln84_2_fu_1236_p1));

assign add_ln119_3_fu_1343_p2 = ($signed(sext_ln119_3_fu_1340_p1) + $signed(add_ln119_1_reg_2500));

assign add_ln119_7_fu_1354_p2 = ($signed(sext_ln119_5_fu_1351_p1) + $signed(sext_ln119_4_fu_1348_p1));

assign add_ln119_fu_1364_p2 = ($signed(sext_ln119_6_fu_1360_p1) + $signed(add_ln119_3_fu_1343_p2));

assign add_ln120_1_fu_1370_p2 = ($signed(L_ACF_load_1_reg_2374) + $signed(tmp22_cast_fu_1337_p1));

assign add_ln120_fu_1378_p2 = ($signed(sext_ln120_2_fu_1375_p1) + $signed(add_ln120_1_fu_1370_p2));

assign add_ln121_1_fu_1384_p2 = ($signed(L_ACF_load_2_reg_2379) + $signed(sext_ln91_1_fu_1328_p1));

assign add_ln121_fu_1392_p2 = ($signed(sext_ln121_2_fu_1389_p1) + $signed(add_ln121_1_fu_1384_p2));

assign add_ln122_1_fu_1398_p2 = ($signed(L_ACF_load_3_reg_2413) + $signed(sext_ln108_fu_1334_p1));

assign add_ln122_fu_1406_p2 = ($signed(sext_ln122_1_fu_1403_p1) + $signed(add_ln122_1_fu_1398_p2));

assign add_ln123_1_fu_1412_p2 = ($signed(L_ACF_load_4_reg_2418) + $signed(sext_ln102_1_fu_1331_p1));

assign add_ln123_fu_1420_p2 = ($signed(sext_ln123_1_fu_1417_p1) + $signed(add_ln123_1_fu_1412_p2));

assign add_ln124_1_fu_1303_p2 = ($signed(L_ACF_q0) + $signed(sext_ln109_1_fu_1275_p1));

assign add_ln124_fu_1312_p2 = ($signed(sext_ln124_1_fu_1309_p1) + $signed(add_ln124_1_fu_1303_p2));

assign add_ln125_fu_1429_p2 = ($signed(sext_ln125_1_fu_1426_p1) + $signed(reg_604));

assign add_ln126_fu_1438_p2 = ($signed(L_ACF_q0) + $signed(sext_ln126_fu_1435_p1));

assign add_ln131_fu_1502_p2 = (idx_fu_178 + 8'd8);

assign add_ln132_fu_1568_p2 = ($signed(sext_ln132_1_fu_1564_p1) + $signed(empty_81_fu_186));

assign add_ln133_fu_1588_p2 = ($signed(sext_ln133_1_fu_1584_p1) + $signed(empty_82_fu_190));

assign add_ln134_1_fu_1608_p2 = ($signed(sext_ln134_1_fu_1604_p1) + $signed(empty_83_fu_194));

assign add_ln134_fu_1544_p2 = (idx_load_reg_2541 + 8'd6);

assign add_ln135_1_fu_1662_p2 = ($signed(sext_ln135_1_fu_1658_p1) + $signed(empty_84_fu_198));

assign add_ln135_fu_1614_p2 = (idx_load_reg_2541 + 8'd5);

assign add_ln136_1_fu_1681_p2 = ($signed(sext_ln136_1_fu_1677_p1) + $signed(empty_85_fu_202));

assign add_ln136_fu_1624_p2 = (idx_load_reg_2541 + 8'd4);

assign add_ln137_1_fu_1734_p2 = ($signed(sext_ln137_1_fu_1730_p1) + $signed(empty_86_fu_206));

assign add_ln137_fu_1687_p2 = (idx_load_reg_2541 + 8'd3);

assign add_ln138_1_fu_1753_p2 = ($signed(sext_ln138_1_fu_1749_p1) + $signed(empty_87_fu_210));

assign add_ln138_fu_1697_p2 = (idx_load_reg_2541 + 8'd2);

assign add_ln139_1_fu_1786_p2 = ($signed(sext_ln139_1_fu_1782_p1) + $signed(empty_88_fu_214));

assign add_ln139_fu_1496_p2 = (idx_fu_178 + 8'd1);

assign add_ln140_fu_1805_p2 = ($signed(sext_ln140_1_fu_1801_p1) + $signed(empty_89_fu_218));

assign add_ln144_fu_1837_p2 = ($signed(k_4_fu_222) + $signed(5'd31));

assign add_ln152_fu_1876_p2 = (idx77_fu_226 + 8'd1);

assign add_ln43_fu_1534_p2 = (idx_load_reg_2541 + 8'd7);

assign add_ln49_fu_628_p2 = (k_fu_166 + 8'd1);

assign add_ln62_fu_989_p2 = ($signed(scalauto_2_fu_976_p3) + $signed(6'd63));

assign add_ln65_fu_1043_p2 = (k_2_fu_170 + 8'd1);

assign add_ln79_fu_1094_p2 = ($signed(k_3_fu_174) + $signed(5'd31));

assign and_ln107_5_fu_801_p2 = (xor_ln107_fu_773_p2 & tmp_27_fu_664_p3);

assign and_ln107_6_fu_807_p2 = (icmp_ln112_fu_722_p2 & and_ln107_5_fu_801_p2);

assign and_ln107_7_fu_819_p2 = (xor_ln112_fu_813_p2 & xor_ln107_fu_773_p2);

assign and_ln107_8_fu_825_p2 = (icmp_ln113_fu_738_p2 & and_ln107_7_fu_819_p2);

assign and_ln107_fu_795_p2 = (xor_ln107_fu_773_p2 & icmp_ln115_fu_789_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign b_assign_fu_1019_p2 = 15'd16384 >> sub24_cast_fu_1015_p1;

assign bitoff_address0 = zext_ln113_2_fu_768_p1;

assign bitoff_address1 = zext_ln114_fu_763_p1;

assign bitoff_address2 = select_ln115_fu_744_p3;

assign empty_90_fu_1848_p1 = scalauto_2_reg_2108[2:0];

assign empty_fu_1011_p1 = add_ln62_fu_989_p2[1:0];

assign grp_fu_1898_p1 = zext_ln65_reg_2128;

assign grp_fu_1898_p2 = 31'd16384;

assign grp_fu_1906_p0 = sext_ln111_fu_1144_p1;

assign grp_fu_1917_p0 = sext_ln111_fu_1144_p1;

assign grp_fu_1928_p0 = sext_ln111_fu_1144_p1;

assign grp_fu_1937_p0 = sext_ln119_1_fu_1148_p1;

assign grp_fu_1937_p1 = sext_ln119_1_fu_1148_p1;

assign grp_fu_1945_p0 = sext_ln119_1_fu_1148_p1;

assign grp_fu_1953_p0 = sext_ln119_1_fu_1148_p1;

assign grp_fu_1962_p0 = sext_ln89_1_reg_2303;

assign grp_fu_1962_p1 = sext_ln89_1_reg_2303;

assign grp_fu_1969_p0 = sext_ln98_2_fu_1164_p1;

assign grp_fu_1969_p1 = sext_ln98_2_fu_1164_p1;

assign grp_fu_1978_p0 = sext_ln104_2_fu_1170_p1;

assign grp_fu_1978_p1 = sext_ln104_2_fu_1170_p1;

assign grp_fu_1987_p0 = sext_ln104_2_fu_1170_p1;

assign grp_fu_1987_p1 = sext_ln86_2_fu_1160_p1;

assign grp_fu_1996_p0 = sext_ln98_1_reg_2338;

assign grp_fu_1996_p1 = sext_ln89_reg_2297;

assign grp_fu_1996_p2 = sext_ln93_reg_2318;

assign grp_fu_2004_p0 = sext_ln89_reg_2297;

assign grp_fu_2004_p1 = sext_ln84_reg_2282;

assign grp_fu_2011_p1 = sext_ln86_fu_1152_p1;

assign grp_fu_2011_p2 = sext_ln93_reg_2318;

assign grp_fu_2021_p1 = sext_ln86_fu_1152_p1;

assign grp_fu_2021_p2 = sext_ln98_reg_2332;

assign grp_fu_2031_p0 = sext_ln119_1_reg_2348;

assign grp_fu_2031_p1 = sext_ln86_2_fu_1160_p1;

assign i_11_fu_1513_p2 = (i_fu_182 + 8'd1);

assign icmp_ln107_fu_658_p2 = (($signed(a_assign_s_fu_650_p3) < $signed(32'd3221225473)) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_722_p2 = ((tmp_28_fu_712_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_738_p2 = ((tmp_29_fu_728_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_789_p2 = ((tmp_30_fu_779_p4 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_1490_p2 = ((i_fu_182 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_1870_p2 = ((idx77_fu_226 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_622_p2 = ((k_fu_166 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_873_p2 = (($signed(temp_fu_865_p3) > $signed(smax_fu_162)) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_644_p2 = ((smax_fu_162 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_1_fu_1005_p2 = ((tmp_31_fu_995_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_983_p2 = (($signed(scalauto_2_fu_976_p3) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_1037_p2 = ((k_2_fu_170 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_845_p2 = ((indata_q0 == 16'd32768) ? 1'b1 : 1'b0);

assign indata_d0 = {{trunc_ln1_fu_1068_p1[30:15]}};

assign indata_d1 = indata_q1 << zext_ln152_reg_2638;

assign mul_ln102_fu_1261_p0 = sext_ln98_2_reg_2390;

assign mul_ln102_fu_1261_p1 = sext_ln84_1_fu_1226_p1;

assign mul_ln107_fu_1266_p0 = sext_ln104_2_reg_2403;

assign mul_ln107_fu_1266_p1 = sext_ln89_1_reg_2303;

assign mul_ln109_fu_1270_p0 = sext_ln104_2_reg_2403;

assign mul_ln109_fu_1270_p1 = sext_ln84_1_fu_1226_p1;

assign mul_ln111_fu_1181_p0 = sext_ln111_1_fu_1177_p1;

assign mul_ln111_fu_1181_p1 = sext_ln111_1_fu_1177_p1;

assign mul_ln115_fu_1191_p0 = sext_ln111_1_fu_1177_p1;

assign mul_ln115_fu_1191_p1 = sext_ln89_1_reg_2303;

assign mul_ln116_fu_1200_p0 = sext_ln111_1_fu_1177_p1;

assign mul_ln116_fu_1200_p1 = sext_ln86_2_reg_2365;

assign mul_ln117_fu_1282_p0 = sext_ln111_1_reg_2429;

assign mul_ln117_fu_1282_p1 = sext_ln84_1_fu_1226_p1;

assign mul_ln120_fu_1209_p0 = sext_ln119_1_reg_2348;

assign mul_ln120_fu_1209_p1 = sext_ln111_1_fu_1177_p1;

assign mul_ln121_fu_1218_p0 = sext_ln119_1_reg_2348;

assign mul_ln121_fu_1218_p1 = sext_ln104_2_reg_2403;

assign mul_ln126_fu_1318_p0 = sext_ln119_1_reg_2348;

assign mul_ln126_fu_1318_p1 = sext_ln84_1_fu_1226_p1;

assign mul_ln132_fu_1558_p0 = sext_ln132_fu_1554_p1;

assign mul_ln132_fu_1558_p1 = sext_ln132_fu_1554_p1;

assign mul_ln133_fu_1578_p1 = sext_ln132_fu_1554_p1;

assign mul_ln134_fu_1598_p1 = sext_ln132_fu_1554_p1;

assign mul_ln135_fu_1653_p1 = sext_ln132_reg_2582;

assign mul_ln136_fu_1672_p1 = sext_ln132_reg_2582;

assign mul_ln137_fu_1725_p1 = sext_ln132_reg_2582;

assign mul_ln138_fu_1744_p1 = sext_ln132_reg_2582;

assign mul_ln139_fu_1777_p1 = sext_ln132_reg_2582;

assign mul_ln140_fu_1796_p1 = sext_ln132_reg_2582;

assign mul_ln84_fu_1230_p0 = sext_ln84_1_fu_1226_p1;

assign mul_ln84_fu_1230_p1 = sext_ln84_1_fu_1226_p1;

assign mul_ln86_fu_1240_p0 = sext_ln86_2_reg_2365;

assign mul_ln86_fu_1240_p1 = sext_ln86_2_reg_2365;

assign mul_ln91_fu_1248_p0 = sext_ln89_1_reg_2303;

assign mul_ln91_fu_1248_p1 = sext_ln84_1_fu_1226_p1;

assign mul_ln93_fu_1253_p0 = sext_ln93_1_reg_2325;

assign mul_ln93_fu_1253_p1 = sext_ln93_1_reg_2325;

assign or_ln107_3_fu_942_p2 = (icmp_ln107_reg_2066 | and_ln107_reg_2086);

assign or_ln107_4_fu_957_p2 = (or_ln107_reg_2097 | or_ln107_3_fu_942_p2);

assign or_ln107_fu_831_p2 = (and_ln107_8_fu_825_p2 | and_ln107_6_fu_807_p2);

assign scalauto_2_fu_976_p3 = ((icmp_ln57_reg_2061[0:0] == 1'b1) ? 6'd0 : scalauto_fu_970_p2);

assign scalauto_fu_970_p2 = (6'd4 - select_ln107_6_fu_962_p3);

assign select_ln105_4_fu_680_p3 = ((tmp_27_fu_664_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln105_fu_672_p3 = ((tmp_27_fu_664_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln107_4_fu_935_p3 = ((and_ln107_reg_2086[0:0] == 1'b1) ? add_ln112_fu_896_p2 : 5'd0);

assign select_ln107_5_fu_946_p3 = ((or_ln107_reg_2097[0:0] == 1'b1) ? select_ln107_fu_928_p3 : select_ln107_4_fu_935_p3);

assign select_ln107_6_fu_962_p3 = ((or_ln107_4_fu_957_p2[0:0] == 1'b1) ? zext_ln107_fu_953_p1 : sext_ln107_fu_924_p1);

assign select_ln107_fu_928_p3 = ((and_ln107_8_reg_2092[0:0] == 1'b1) ? zext_ln113_fu_914_p1 : add_ln112_4_fu_902_p2);

assign select_ln115_fu_744_p3 = ((tmp_27_fu_664_p3[0:0] == 1'b1) ? 64'd255 : 64'd0);

assign select_ln67_fu_857_p3 = ((icmp_ln67_fu_845_p2[0:0] == 1'b1) ? 16'd32767 : sub_ln67_fu_851_p2);

assign sext_ln102_1_fu_1331_p1 = $signed(mul_ln102_reg_2480);

assign sext_ln104_2_fu_1170_p1 = sl_5_reg_2265;

assign sext_ln107_fu_924_p1 = $signed(add_ln112_6_fu_918_p2);

assign sext_ln108_fu_1334_p1 = $signed(mul_ln107_reg_2485);

assign sext_ln109_1_fu_1275_p1 = $signed(mul_ln109_fu_1270_p2);

assign sext_ln111_1_fu_1177_p1 = reg_594;

assign sext_ln111_fu_1144_p0 = indata_q0;

assign sext_ln111_fu_1144_p1 = sext_ln111_fu_1144_p0;

assign sext_ln119_1_fu_1148_p0 = indata_q1;

assign sext_ln119_1_fu_1148_p1 = sext_ln119_1_fu_1148_p0;

assign sext_ln119_3_fu_1340_p1 = grp_fu_1962_p3;

assign sext_ln119_4_fu_1348_p1 = grp_fu_1969_p3;

assign sext_ln119_5_fu_1351_p1 = grp_fu_1978_p3;

assign sext_ln119_6_fu_1360_p1 = $signed(add_ln119_7_fu_1354_p2);

assign sext_ln120_2_fu_1375_p1 = grp_fu_1996_p4;

assign sext_ln121_2_fu_1389_p1 = grp_fu_2011_p4;

assign sext_ln122_1_fu_1403_p1 = grp_fu_2021_p4;

assign sext_ln123_1_fu_1417_p1 = grp_fu_1987_p3;

assign sext_ln124_1_fu_1309_p1 = grp_fu_1953_p3;

assign sext_ln125_1_fu_1426_p1 = grp_fu_2031_p3;

assign sext_ln126_fu_1435_p1 = $signed(mul_ln126_reg_2525);

assign sext_ln132_1_fu_1564_p1 = $signed(mul_ln132_fu_1558_p2);

assign sext_ln132_fu_1554_p0 = reg_589;

assign sext_ln132_fu_1554_p1 = $signed(sext_ln132_fu_1554_p0);

assign sext_ln133_1_fu_1584_p1 = $signed(mul_ln133_fu_1578_p2);

assign sext_ln134_1_fu_1604_p1 = $signed(mul_ln134_fu_1598_p2);

assign sext_ln135_1_fu_1658_p1 = $signed(mul_ln135_fu_1653_p2);

assign sext_ln136_1_fu_1677_p1 = $signed(mul_ln136_fu_1672_p2);

assign sext_ln137_1_fu_1730_p1 = $signed(mul_ln137_fu_1725_p2);

assign sext_ln138_1_fu_1749_p1 = $signed(mul_ln138_fu_1744_p2);

assign sext_ln139_1_fu_1782_p1 = $signed(mul_ln139_fu_1777_p2);

assign sext_ln140_1_fu_1801_p1 = $signed(mul_ln140_fu_1796_p2);

assign sext_ln84_1_fu_1226_p1 = reg_589;

assign sext_ln84_2_fu_1236_p1 = $signed(mul_ln84_fu_1230_p2);

assign sext_ln84_fu_1115_p1 = reg_589;

assign sext_ln86_2_fu_1160_p0 = indata_q1;

assign sext_ln86_2_fu_1160_p1 = sext_ln86_2_fu_1160_p0;

assign sext_ln86_fu_1152_p0 = indata_q1;

assign sext_ln86_fu_1152_p1 = sext_ln86_fu_1152_p0;

assign sext_ln89_1_fu_1123_p1 = reg_594;

assign sext_ln89_fu_1119_p1 = reg_594;

assign sext_ln91_1_fu_1328_p1 = $signed(mul_ln91_reg_2470);

assign sext_ln93_1_fu_1131_p1 = reg_599;

assign sext_ln93_fu_1127_p1 = reg_599;

assign sext_ln98_1_fu_1138_p1 = sl_4_reg_2258;

assign sext_ln98_2_fu_1164_p1 = sl_4_reg_2258;

assign sext_ln98_fu_1135_p1 = sl_4_reg_2258;

assign shl_ln146_fu_1860_p2 = L_ACF_q1 << 64'd1;

assign smax_1_fu_879_p3 = ((icmp_ln52_fu_873_p2[0:0] == 1'b1) ? temp_fu_865_p3 : smax_fu_162);

assign sub24_cast_fu_1015_p1 = empty_fu_1011_p1;

assign sub_ln67_fu_851_p2 = (16'd0 - indata_q0);

assign temp_fu_865_p3 = ((tmp_32_fu_837_p3[0:0] == 1'b1) ? select_ln67_fu_857_p3 : indata_q0);

assign tmp22_cast_fu_1337_p1 = grp_fu_2004_p3;

assign tmp_27_fu_664_p3 = smax_fu_162[32'd15];

assign tmp_28_fu_712_p4 = {{xor_ln105_fu_700_p2[31:16]}};

assign tmp_29_fu_728_p4 = {{xor_ln105_fu_700_p2[31:24]}};

assign tmp_30_fu_779_p4 = {{xor_ln105_fu_700_p2[31:8]}};

assign tmp_31_fu_995_p4 = {{add_ln62_fu_989_p2[5:2]}};

assign tmp_32_fu_837_p3 = indata_q0[32'd15];

assign tmp_33_fu_1081_p3 = k_3_fu_174[32'd4];

assign tmp_34_fu_1824_p3 = k_4_fu_222[32'd4];

assign trunc_ln105_4_fu_692_p3 = {{trunc_ln105_fu_688_p1}, {16'd0}};

assign trunc_ln105_fu_688_p1 = smax_fu_162[7:0];

assign trunc_ln1_fu_1068_p1 = grp_fu_1898_p3;

assign trunc_ln_fu_753_p4 = {{xor_ln70_fu_706_p2[23:16]}};

assign xor_ln105_fu_700_p2 = (select_ln105_fu_672_p3 ^ a_assign_s_fu_650_p3);

assign xor_ln107_fu_773_p2 = (icmp_ln107_fu_658_p2 ^ 1'd1);

assign xor_ln112_fu_813_p2 = (icmp_ln112_fu_722_p2 ^ 1'd1);

assign xor_ln70_fu_706_p2 = (trunc_ln105_4_fu_692_p3 ^ select_ln105_4_fu_680_p3);

assign zext_ln107_fu_953_p1 = select_ln107_5_fu_946_p3;

assign zext_ln112_fu_892_p1 = bitoff_q2;

assign zext_ln113_2_fu_768_p1 = tmp_29_fu_728_p4;

assign zext_ln113_fu_914_p1 = add_ln112_5_fu_908_p2;

assign zext_ln114_fu_763_p1 = trunc_ln_fu_753_p4;

assign zext_ln129_fu_1717_p1 = idx_load_reg_2541;

assign zext_ln131_fu_1508_p1 = add_ln131_fu_1502_p2;

assign zext_ln134_fu_1549_p1 = add_ln134_fu_1544_p2;

assign zext_ln135_fu_1619_p1 = add_ln135_fu_1614_p2;

assign zext_ln136_fu_1629_p1 = add_ln136_fu_1624_p2;

assign zext_ln137_fu_1692_p1 = add_ln137_fu_1687_p2;

assign zext_ln138_fu_1702_p1 = add_ln138_fu_1697_p2;

assign zext_ln139_fu_1759_p1 = add_ln139_reg_2555;

assign zext_ln144_fu_1832_p1 = k_4_fu_222;

assign zext_ln152_1_fu_1882_p1 = idx77_fu_226;

assign zext_ln152_fu_1851_p1 = empty_90_fu_1848_p1;

assign zext_ln39_fu_1539_p1 = add_ln43_fu_1534_p2;

assign zext_ln49_fu_634_p1 = k_fu_166;

assign zext_ln65_1_fu_1049_p1 = k_2_fu_170;

assign zext_ln65_fu_1025_p1 = b_assign_fu_1019_p2;

assign zext_ln79_fu_1089_p1 = k_3_fu_174;

always @ (posedge ap_clk) begin
    zext_ln65_reg_2128[30:15] <= 16'b0000000000000000;
    zext_ln152_reg_2638[15:3] <= 13'b0000000000000;
end

endmodule //Gsm_LPC_Analysis_Autocorrelation
