#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Dec 05 10:02:53 2016
# Process ID: 47664
# Log file: C:/Users/Andrew/Desktop/V2/IOandInterface/vivado.log
# Journal file: C:/Users/Andrew/Desktop/V2/IOandInterface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 672.109 ; gain = 95.438
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/Andrew/Desktop/V2/IOandInterface/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 674.559 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.error
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 05 10:11:06 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 62.637 ; gain = 0.250
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 05 10:11:06 2016...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 678.559 ; gain = 4.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 693.555 ; gain = 14.996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 693.555 ; gain = 18.996
add_wave {{/topsoctb/TEST/mips/dp/alu}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/topsoctb/TEST/ad/a}} 
add_wave {{/topsoctb/TEST/mips/pc}} 
run 10 us
add_wave {{/topsoctb/TEST/imem/dOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/topsoctb/TEST/fa/rd}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/topsoctb/TEST/fa/RESERROR}} 
add_wave {{/topsoctb/TEST/fa/RESDONE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 756.039 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/Andrew/Desktop/V2/IOandInterface/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.error
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 05 10:34:53 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 05 10:34:53 2016...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 756.039 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 759.582 ; gain = 3.543
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 763.867 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/Andrew/Desktop/V2/IOandInterface/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.error
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 05 10:37:18 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 05 10:37:18 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 763.867 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Success
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 763.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 774.840 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 05 10:41:43 2016...
