#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 30 01:46:03 2018
# Process ID: 12272
# Current directory: C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.runs/synth_1
# Command line: vivado.exe -log SoC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SoC.tcl
# Log file: C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.runs/synth_1/SoC.vds
# Journal file: C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SoC.tcl -notrace
Command: synth_design -top SoC -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16740 
ERROR: [Synth 8-2576] procedural assignment to a non-register rd is not permitted [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v:36]
ERROR: [Synth 8-2576] procedural assignment to a non-register rd is not permitted [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v:37]
ERROR: [Synth 8-2576] procedural assignment to a non-register rd is not permitted [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v:38]
ERROR: [Synth 8-2576] procedural assignment to a non-register rd is not permitted [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v:39]
ERROR: [Synth 8-2576] procedural assignment to a non-register rd is not permitted [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v:40]
INFO: [Synth 8-2350] module FA ignored due to previous errors [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v:3]
Failed to read verilog 'C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 01:46:16 2018...
