Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec  1 20:53:58 2023
| Host         : LAPTOP-7V8610GV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: enemy_module_unit/FSM_sequential_e_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: enemy_module_unit/FSM_sequential_e_state_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: enemy_module_unit/FSM_sequential_e_state_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: inst/new_clk_25mhz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.147        0.000                      0                 1561        0.156        0.000                      0                 1561        3.750        0.000                       0                   529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.147        0.000                      0                 1223        0.156        0.000                      0                 1223        3.750        0.000                       0                   529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.443        0.000                      0                  338        0.408        0.000                      0                  338  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[0])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[0]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_153
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[10])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[10]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_143
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[11])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[11]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_142
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[12])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[12]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_141
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[13])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[13]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_140
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[14])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[14]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_139
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[15])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[15]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_138
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[16])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[16]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_137
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[17])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[17]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_136
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/p_2_out/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 4.616ns (62.307%)  route 2.793ns (37.693%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.618     5.139    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          2.071     7.667    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.791 r  bomb_module_unit/p_0_out_i_6/O
                         net (fo=1, routed)           0.719     8.510    bomb_module_unit/A[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[18])
                                                      4.036    12.546 r  bomb_module_unit/p_0_out/PCOUT[18]
                         net (fo=1, routed)           0.002    12.548    bomb_module_unit/p_0_out_n_135
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.529    14.870    bomb_module_unit/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  bomb_module_unit/p_2_out/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.694    bomb_module_unit/p_2_out
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.561     1.444    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  enemy_module_unit/LFSR_16_unit/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  enemy_module_unit/LFSR_16_unit/data_reg[15]/Q
                         net (fo=1, routed)           0.051     1.659    enemy_module_unit/LFSR_16_unit/data[15]
    SLICE_X13Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.704 r  enemy_module_unit/LFSR_16_unit/p_0_out/O
                         net (fo=1, routed)           0.000     1.704    enemy_module_unit/LFSR_16_unit/p_0_out__0[0]
    SLICE_X13Y16         FDRE                                         r  enemy_module_unit/LFSR_16_unit/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.829     1.956    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  enemy_module_unit/LFSR_16_unit/data_reg[0]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.091     1.548    enemy_module_unit/LFSR_16_unit/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 enemy_module_unit/rom_offset_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/rom_offset_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.558     1.441    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  enemy_module_unit/rom_offset_next_reg[6]/Q
                         net (fo=1, routed)           0.101     1.706    enemy_module_unit/rom_offset_next_reg_n_0_[6]
    SLICE_X13Y19         FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.826     1.953    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[6]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X13Y19         FDCE (Hold_fdce_C_D)         0.070     1.525    enemy_module_unit/rom_offset_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/data_reg[11]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.846%)  route 0.173ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.561     1.444    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  enemy_module_unit/LFSR_16_unit/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  enemy_module_unit/LFSR_16_unit/data_reg[4]/Q
                         net (fo=2, routed)           0.173     1.759    enemy_module_unit/LFSR_16_unit/random_16[4]
    SLICE_X14Y16         SRL16E                                       r  enemy_module_unit/LFSR_16_unit/data_reg[11]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.829     1.956    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X14Y16         SRL16E                                       r  enemy_module_unit/LFSR_16_unit/data_reg[11]_srl7/CLK
                         clock pessimism             -0.498     1.458    
    SLICE_X14Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.575    enemy_module_unit/LFSR_16_unit/data_reg[11]_srl7
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bomb_module_unit/bomb_exp_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_map_unit_i_11/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.582     1.465    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  bomb_module_unit/bomb_exp_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  bomb_module_unit/bomb_exp_state_reg_reg[1]/Q
                         net (fo=28, routed)          0.134     1.740    bomb_module_unit/bomb_exp_state_reg[1]
    SLICE_X2Y25          LUT4 (Prop_lut4_I2_O)        0.045     1.785 r  bomb_module_unit/block_map_unit_i_12/O
                         net (fo=1, routed)           0.000     1.785    bomb_module_unit_n_52
    SLICE_X2Y25          FDCE                                         r  block_map_unit_i_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  block_map_unit_i_11/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.120     1.598    block_map_unit_i_11
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/FSM_sequential_bcd_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd_total_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.782%)  route 0.086ns (29.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.563     1.446    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  score_display_unit/bcd_unit/FSM_sequential_bcd_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.610 f  score_display_unit/bcd_unit/FSM_sequential_bcd_state_reg[2]/Q
                         net (fo=20, routed)          0.086     1.696    score_display_unit/bcd_unit/bcd_state__0[2]
    SLICE_X9Y37          LUT5 (Prop_lut5_I2_O)        0.045     1.741 r  score_display_unit/bcd_unit/bcd_total[8]_i_1/O
                         net (fo=1, routed)           0.000     1.741    score_display_unit/bcd_unit/bcd_total[8]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  score_display_unit/bcd_unit/bcd_total_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.832     1.959    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  score_display_unit/bcd_unit/bcd_total_reg[8]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.091     1.550    score_display_unit/bcd_unit/bcd_total_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/bcd_total_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.563     1.446    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  score_display_unit/bcd_unit/bcd_total_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  score_display_unit/bcd_unit/bcd_total_reg[9]/Q
                         net (fo=11, routed)          0.133     1.720    score_display_unit/bcd_unit/bcd_total10_in[10]
    SLICE_X9Y36          FDRE                                         r  score_display_unit/bcd_unit/bcd2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.831     1.958    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  score_display_unit/bcd_unit/bcd2_reg_reg[1]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.066     1.526    score_display_unit/bcd_unit/bcd2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/bcd_total_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.437%)  route 0.144ns (50.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.563     1.446    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  score_display_unit/bcd_unit/bcd_total_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  score_display_unit/bcd_unit/bcd_total_reg[8]/Q
                         net (fo=12, routed)          0.144     1.731    score_display_unit/bcd_unit/bcd_total10_in[9]
    SLICE_X9Y36          FDRE                                         r  score_display_unit/bcd_unit/bcd2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.831     1.958    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  score_display_unit/bcd_unit/bcd2_reg_reg[0]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.070     1.530    score_display_unit/bcd_unit/bcd2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 enemy_module_unit/move_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/rom_offset_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.071%)  route 0.164ns (46.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.559     1.442    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X13Y18         FDCE                                         r  enemy_module_unit/move_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  enemy_module_unit/move_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.164     1.748    enemy_module_unit/p_0_in_0[1]
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  enemy_module_unit/rom_offset_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    enemy_module_unit/rom_offset_next[4]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.826     1.953    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[4]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.120     1.575    enemy_module_unit/rom_offset_next_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/bcd_total_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.605%)  route 0.136ns (45.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  score_display_unit/bcd_unit/bcd_total_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  score_display_unit/bcd_unit/bcd_total_reg[5]/Q
                         net (fo=6, routed)           0.136     1.745    score_display_unit/bcd_unit/bcd_total10_in[6]
    SLICE_X9Y35          FDRE                                         r  score_display_unit/bcd_unit/bcd1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.831     1.958    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  score_display_unit/bcd_unit/bcd1_reg_reg[1]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.066     1.526    score_display_unit/bcd_unit/bcd1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/bcd_total_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd_total_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.096%)  route 0.185ns (46.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.562     1.445    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  score_display_unit/bcd_unit/bcd_total_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  score_display_unit/bcd_unit/bcd_total_reg[6]/Q
                         net (fo=5, routed)           0.185     1.794    score_display_unit/bcd_unit/bcd_total10_in[7]
    SLICE_X8Y36          LUT5 (Prop_lut5_I0_O)        0.045     1.839 r  score_display_unit/bcd_unit/bcd_total[7]_i_2/O
                         net (fo=1, routed)           0.000     1.839    score_display_unit/bcd_unit/bcd_total[7]_i_2_n_0
    SLICE_X8Y36          FDRE                                         r  score_display_unit/bcd_unit/bcd_total_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.831     1.958    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  score_display_unit/bcd_unit/bcd_total_reg[7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121     1.601    score_display_unit/bcd_unit/bcd_total_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  score_display_unit/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   bm_module/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y28   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y28   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y28   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y28   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y25   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y25   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y25   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y25   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y25   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y25   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y28  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y28   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y28   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 reset_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_y_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.456ns (11.191%)  route 3.619ns (88.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  reset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  reset_reg_rep__1/Q
                         net (fo=108, routed)         3.619     9.151    bomb_module_unit/reset_reg_rep__1
    SLICE_X9Y25          FDCE                                         f  bomb_module_unit/bomb_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.433    14.774    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  bomb_module_unit/bomb_y_reg_reg[5]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    bomb_module_unit/bomb_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 reset_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_map_unit_i_11/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.456ns (11.946%)  route 3.361ns (88.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  reset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  reset_reg_rep__1/Q
                         net (fo=108, routed)         3.361     8.893    reset_reg_rep__1_n_0
    SLICE_X2Y25          FDCE                                         f  block_map_unit_i_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X2Y25          FDCE                                         r  block_map_unit_i_11/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y25          FDCE (Recov_fdce_C_CLR)     -0.319    14.749    block_map_unit_i_11
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 reset_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/lives_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.456ns (13.620%)  route 2.892ns (86.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  reset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  reset_reg_rep__1/Q
                         net (fo=108, routed)         2.892     8.424    game_lives_unit/reset_reg_rep__1
    SLICE_X1Y21          FDCE                                         f  game_lives_unit/lives_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.507    14.848    game_lives_unit/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  game_lives_unit/lives_reg_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y21          FDCE (Recov_fdce_C_CLR)     -0.405    14.668    game_lives_unit/lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 reset_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/lives_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.456ns (13.620%)  route 2.892ns (86.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  reset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  reset_reg_rep__1/Q
                         net (fo=108, routed)         2.892     8.424    game_lives_unit/reset_reg_rep__1
    SLICE_X1Y21          FDPE                                         f  game_lives_unit/lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.507    14.848    game_lives_unit/clk_IBUF_BUFG
    SLICE_X1Y21          FDPE                                         r  game_lives_unit/lives_reg_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y21          FDPE (Recov_fdpe_C_PRE)     -0.359    14.714    game_lives_unit/lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 reset_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/lives_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.456ns (13.620%)  route 2.892ns (86.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  reset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  reset_reg_rep__1/Q
                         net (fo=108, routed)         2.892     8.424    game_lives_unit/reset_reg_rep__1
    SLICE_X1Y21          FDPE                                         f  game_lives_unit/lives_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.507    14.848    game_lives_unit/clk_IBUF_BUFG
    SLICE_X1Y21          FDPE                                         r  game_lives_unit/lives_reg_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y21          FDPE (Recov_fdpe_C_PRE)     -0.359    14.714    game_lives_unit/lives_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 reset_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_a/db_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.518ns (16.207%)  route 2.678ns (83.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  reset_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.596 f  reset_reg_rep/Q
                         net (fo=29, routed)          2.678     8.274    db_a/reset_reg_rep
    SLICE_X7Y14          FDCE                                         f  db_a/db_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.512    14.853    db_a/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  db_a/db_reg_reg[11]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y14          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    db_a/db_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 reset_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_a/db_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.456ns (13.915%)  route 2.821ns (86.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  reset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  reset_reg_rep__1/Q
                         net (fo=108, routed)         2.821     8.353    db_a/reset_reg_rep__1
    SLICE_X6Y12          FDCE                                         f  db_a/db_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.513    14.854    db_a/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  db_a/db_reg_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y12          FDCE (Recov_fdce_C_CLR)     -0.319    14.760    db_a/db_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 reset_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_a/db_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.456ns (13.915%)  route 2.821ns (86.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  reset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  reset_reg_rep__1/Q
                         net (fo=108, routed)         2.821     8.353    db_a/reset_reg_rep__1
    SLICE_X6Y12          FDCE                                         f  db_a/db_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.513    14.854    db_a/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  db_a/db_reg_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y12          FDCE (Recov_fdce_C_CLR)     -0.319    14.760    db_a/db_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 reset_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_a/db_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.456ns (13.915%)  route 2.821ns (86.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  reset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  reset_reg_rep__1/Q
                         net (fo=108, routed)         2.821     8.353    db_a/reset_reg_rep__1
    SLICE_X6Y12          FDCE                                         f  db_a/db_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.513    14.854    db_a/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  db_a/db_reg_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y12          FDCE (Recov_fdce_C_CLR)     -0.319    14.760    db_a/db_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 reset_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_a/db_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.456ns (13.915%)  route 2.821ns (86.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  reset_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  reset_reg_rep__1/Q
                         net (fo=108, routed)         2.821     8.353    db_a/reset_reg_rep__1
    SLICE_X6Y12          FDCE                                         f  db_a/db_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.513    14.854    db_a/clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  db_a/db_reg_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y12          FDCE (Recov_fdce_C_CLR)     -0.319    14.760    db_a/db_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 f  reset_reg/Q
                         net (fo=94, routed)          0.192     1.820    bm_module/AR[0]
    SLICE_X6Y22          FDCE                                         f  bm_module/x_b_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.851     1.978    bm_module/clk_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  bm_module/x_b_reg_reg[9]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.412    bm_module/x_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.671%)  route 0.203ns (55.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 f  reset_reg/Q
                         net (fo=94, routed)          0.203     1.831    bm_module/AR[0]
    SLICE_X6Y21          FDCE                                         f  bm_module/x_b_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.852     1.979    bm_module/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  bm_module/x_b_reg_reg[5]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.413    bm_module/x_b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.671%)  route 0.203ns (55.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 f  reset_reg/Q
                         net (fo=94, routed)          0.203     1.831    bm_module/AR[0]
    SLICE_X6Y21          FDCE                                         f  bm_module/x_b_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.852     1.979    bm_module/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  bm_module/x_b_reg_reg[7]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.413    bm_module/x_b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.671%)  route 0.203ns (55.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 f  reset_reg/Q
                         net (fo=94, routed)          0.203     1.831    bm_module/AR[0]
    SLICE_X6Y21          FDCE                                         f  bm_module/x_b_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.852     1.979    bm_module/clk_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  bm_module/x_b_reg_reg[8]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.413    bm_module/x_b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bm_module/x_b_reg_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.671%)  route 0.203ns (55.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 f  reset_reg/Q
                         net (fo=94, routed)          0.203     1.831    bm_module/AR[0]
    SLICE_X6Y21          FDPE                                         f  bm_module/x_b_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.852     1.979    bm_module/clk_IBUF_BUFG
    SLICE_X6Y21          FDPE                                         r  bm_module/x_b_reg_reg[6]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDPE (Remov_fdpe_C_PRE)     -0.071     1.409    bm_module/x_b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reset_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/exp_active_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.166%)  route 0.216ns (56.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  reset_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 f  reset_reg_rep__0/Q
                         net (fo=108, routed)         0.216     1.843    bomb_module_unit/reset_reg_rep__0
    SLICE_X5Y25          FDCE                                         f  bomb_module_unit/exp_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.848     1.975    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  bomb_module_unit/exp_active_reg_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X5Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    bomb_module_unit/exp_active_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.677%)  route 0.220ns (57.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  reset_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 f  reset_reg_rep__0/Q
                         net (fo=108, routed)         0.220     1.847    bomb_module_unit/reset_reg_rep__0
    SLICE_X4Y25          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.848     1.975    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[0]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    bomb_module_unit/bomb_counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.677%)  route 0.220ns (57.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  reset_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 f  reset_reg_rep__0/Q
                         net (fo=108, routed)         0.220     1.847    bomb_module_unit/reset_reg_rep__0
    SLICE_X4Y25          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.848     1.975    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[1]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    bomb_module_unit/bomb_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.677%)  route 0.220ns (57.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  reset_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 f  reset_reg_rep__0/Q
                         net (fo=108, routed)         0.220     1.847    bomb_module_unit/reset_reg_rep__0
    SLICE_X4Y25          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.848     1.975    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[2]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    bomb_module_unit/bomb_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.677%)  route 0.220ns (57.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  reset_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 f  reset_reg_rep__0/Q
                         net (fo=108, routed)         0.220     1.847    bomb_module_unit/reset_reg_rep__0
    SLICE_X4Y25          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.848     1.975    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X4Y25          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[3]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    bomb_module_unit/bomb_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.442    





