# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FINAL_XADC.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../FINAL_XADC.gen/sources_1/ip/mult_gen_2/sim/mult_gen_2.vhd" \
"../../../../FINAL_XADC.gen/sources_1/ip/cordic_1/sim/cordic_1.vhd" \
"../../../../FINAL_XADC.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../FINAL_XADC.gen/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" \
"../../../../FINAL_XADC.gen/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \
"../../../../FINAL_XADC.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \

# Do not sort compile order
nosort
