Library ieee;
USE ieee.std_logic_1164.all; 
entity D_FF is --inputs/outputs

port ( clk: in std_logic;
		reset: in std_logic;
		D: IN std_logic;
		Q: OUT std_logic
);
end d_ff;

architecture behavior of d_ff is
begin
	process(clk,reset)
	begin
		if(reset = '0') then 
			q <= '0';
		elsif(clk'event and clk = '1') then
			q <= d;
		end if;
	end process;
end behavior;	
