<profile>

<section name = "Vivado HLS Report for 'cmpy_complex_top'" level="0">
<item name = "Date">Mon Feb 08 23:43:03 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">DispCheck</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.70</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_cmpy_complex_top_Loop_1_proc143_fu_93">cmpy_complex_top_Loop_1_proc143, ?, ?, ?, ?, none</column>
<column name="grp_cmpy_complex_top_Loop_2_proc_fu_80">cmpy_complex_top_Loop_2_proc, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1</column>
<column name="FIFO">0, -, 10, 66</column>
<column name="Instance">-, 12, 2828, 8067</column>
<column name="Memory">6, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 2</column>
<column name="Register">-, -, 5, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 5, 2, 15</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="cmpy_complex_top_Loop_1_proc143_U0">cmpy_complex_top_Loop_1_proc143, 0, 0, 806, 1644</column>
<column name="cmpy_complex_top_Loop_2_proc_U0">cmpy_complex_top_Loop_2_proc, 0, 12, 2022, 6423</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="refAtans_V_U">cmpy_complex_top_refAtans_V, 6, 0, 0, 2048, 20, 2, 81920</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="factor_V_channel_U">0, 5, 22, 1, 10, 10</column>
<column name="nL_channel_U">0, 5, 44, 1, 32, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cmpy_complex_top_Loop_2_proc_U0_ap_start">and, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS">1, 0, 1, 0</column>
<column name="ap_reg_procdone_cmpy_complex_top_Loop_1_proc143_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_cmpy_complex_top_Loop_2_proc_U0">1, 0, 1, 0</column>
<column name="ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cmpy_complex_top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cmpy_complex_top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cmpy_complex_top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cmpy_complex_top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cmpy_complex_top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cmpy_complex_top, return value</column>
<column name="sig_TDATA">in, 24, axis, sig, pointer</column>
<column name="sig_TVALID">in, 1, axis, sig, pointer</column>
<column name="sig_TREADY">out, 1, axis, sig, pointer</column>
<column name="sigRef_TDATA">in, 24, axis, sigRef, pointer</column>
<column name="sigRef_TVALID">in, 1, axis, sigRef, pointer</column>
<column name="sigRef_TREADY">out, 1, axis, sigRef, pointer</column>
<column name="prealign_V_TDATA">in, 24, axis, prealign_V, pointer</column>
<column name="prealign_V_TVALID">in, 1, axis, prealign_V, pointer</column>
<column name="prealign_V_TREADY">out, 1, axis, prealign_V, pointer</column>
<column name="cmp_TDATA">out, 40, axis, cmp, pointer</column>
<column name="cmp_TVALID">out, 1, axis, cmp, pointer</column>
<column name="cmp_TREADY">in, 1, axis, cmp, pointer</column>
<column name="nL">in, 32, ap_none, nL, scalar</column>
<column name="nLExp">in, 32, ap_none, nLExp, scalar</column>
<column name="nLen">in, 32, ap_none, nLen, scalar</column>
<column name="factor_V">in, 10, ap_none, factor_V, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.46</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="">call, 8.46, 8.46, -, -, -, -, -, -, -, -, -, cmpy_complex_top_Loop_2_proc, -</column>
</table>
</item>
</section>
</profile>
