// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_fftStageKernelS2S_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_fftInData_reOrdered_dout,
        p_fftInData_reOrdered_empty_n,
        p_fftInData_reOrdered_read,
        p_fftInData_reOrdered_num_data_valid,
        p_fftInData_reOrdered_fifo_cap,
        fftOutData_local_din,
        fftOutData_local_full_n,
        fftOutData_local_write,
        fftOutData_local_num_data_valid,
        fftOutData_local_fifo_cap
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] p_fftInData_reOrdered_dout;
input   p_fftInData_reOrdered_empty_n;
output   p_fftInData_reOrdered_read;
input  [3:0] p_fftInData_reOrdered_num_data_valid;
input  [3:0] p_fftInData_reOrdered_fifo_cap;
output  [63:0] fftOutData_local_din;
input   fftOutData_local_full_n;
output   fftOutData_local_write;
input  [3:0] fftOutData_local_num_data_valid;
input  [3:0] fftOutData_local_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_fftInData_reOrdered_read;
reg fftOutData_local_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln151_fu_202_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_nbreadreq_fu_106_p3;
reg    ap_predicate_op26_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg   [0:0] icmp_ln151_reg_851;
reg   [0:0] icmp_ln151_reg_851_pp0_iter3_reg;
reg   [0:0] tmp_reg_855;
reg   [0:0] tmp_reg_855_pp0_iter3_reg;
reg    ap_predicate_op135_write_state6;
reg    ap_block_state6_pp0_stage0_iter4_grp1;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter4;
reg    ap_block_pp0_stage0_11001;
wire   [7:0] twiddleObj_M_imag_7_address0;
wire   [15:0] twiddleObj_M_imag_7_q0;
wire   [7:0] twiddleObj_M_imag_7_address1;
wire   [15:0] twiddleObj_M_imag_7_q1;
reg    p_fftInData_reOrdered_blk_n;
wire    ap_block_pp0_stage0;
reg    fftOutData_local_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg   [31:0] k_4_reg_167;
reg   [0:0] icmp_ln151_reg_851_pp0_iter1_reg;
reg   [0:0] icmp_ln151_reg_851_pp0_iter2_reg;
reg   [0:0] tmp_reg_855_pp0_iter1_reg;
reg   [0:0] tmp_reg_855_pp0_iter2_reg;
reg  signed [15:0] p_complexOp1_M_real_1_reg_859;
reg  signed [15:0] p_complexOp1_M_imag_1_reg_865;
reg   [14:0] trunc_ln_reg_871;
reg   [14:0] trunc_ln1_reg_876;
wire   [9:0] index_cos_fu_309_p2;
reg   [9:0] index_cos_reg_881;
reg   [9:0] index_cos_reg_881_pp0_iter1_reg;
wire   [0:0] output_saturation_control_imag_fu_335_p2;
reg   [0:0] output_saturation_control_imag_reg_887;
wire   [0:0] icmp_ln129_1_fu_372_p2;
reg   [0:0] icmp_ln129_1_reg_897;
reg   [0:0] icmp_ln129_1_reg_897_pp0_iter1_reg;
wire   [7:0] lut_index_real_2_fu_388_p3;
reg   [7:0] lut_index_real_2_reg_902;
wire   [31:0] k_3_fu_396_p2;
reg   [31:0] k_3_reg_907;
reg  signed [14:0] trunc_ln2_reg_912;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [14:0] trunc_ln2_reg_912_pp0_iter2_reg;
reg  signed [14:0] trunc_ln2_reg_912_pp0_iter3_reg;
reg  signed [14:0] trunc_ln95_s_reg_918;
reg  signed [14:0] trunc_ln95_s_reg_918_pp0_iter2_reg;
reg  signed [14:0] trunc_ln95_s_reg_918_pp0_iter3_reg;
reg   [14:0] trunc_ln95_1_reg_924;
reg   [14:0] trunc_ln95_1_reg_924_pp0_iter2_reg;
reg   [14:0] trunc_ln95_2_reg_929;
reg   [14:0] trunc_ln95_2_reg_929_pp0_iter2_reg;
wire   [15:0] imagSinVal_fu_617_p3;
reg   [15:0] imagSinVal_reg_934;
reg   [15:0] imagSinVal_reg_934_pp0_iter2_reg;
wire   [15:0] realCosVal_fu_684_p3;
reg   [15:0] realCosVal_reg_944;
reg   [15:0] real1_reg_949;
reg   [15:0] real2_reg_954;
reg   [15:0] imag1_reg_959;
reg   [15:0] imag2_reg_964;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] ap_phi_mux_k_4_phi_fu_171_p6;
reg   [31:0] ap_phi_mux_k_1_phi_fu_185_p4;
wire   [31:0] k_fu_208_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_k_1_reg_182;
wire   [63:0] zext_ln114_fu_359_p1;
wire   [63:0] zext_ln132_fu_625_p1;
reg    ap_block_pp0_stage0_01001_grp1;
reg    twiddleObj_M_imag_7_ce1_local;
reg    twiddleObj_M_imag_7_ce0_local;
wire   [22:0] tmp_4_fu_192_p4;
wire  signed [15:0] p_complexOp1_M_real_fu_215_p1;
wire   [30:0] p_shl1_fu_253_p3;
wire  signed [30:0] sext_ln35_fu_249_p1;
wire  signed [15:0] p_complexOp1_M_imag_fu_219_p4;
wire   [30:0] sub_ln35_fu_261_p2;
wire   [30:0] p_shl2_fu_281_p3;
wire  signed [30:0] sext_ln40_fu_267_p1;
wire   [30:0] sub_ln40_fu_289_p2;
wire   [9:0] index_fu_305_p1;
wire   [0:0] icmp_ln111_fu_323_p2;
wire   [0:0] icmp_ln111_1_fu_329_p2;
wire   [7:0] lut_index_imag_fu_341_p1;
wire   [0:0] index_invert_control_imag_fu_315_p3;
wire   [7:0] lut_index_imag_1_fu_345_p2;
wire   [7:0] lut_index_imag_2_fu_351_p3;
wire   [7:0] lut_index_real_fu_378_p1;
wire   [0:0] index_invert_control_real_fu_364_p3;
wire   [7:0] lut_index_real_1_fu_382_p2;
wire   [30:0] p_shl3_fu_411_p3;
wire  signed [30:0] sext_ln35_1_fu_408_p1;
wire   [30:0] sub_ln35_1_fu_418_p2;
wire   [14:0] p_r_M_real_fu_424_p4;
wire   [30:0] p_shl4_fu_441_p3;
wire  signed [30:0] sext_ln40_1_fu_438_p1;
wire   [30:0] sub_ln40_1_fu_448_p2;
wire   [14:0] p_r_M_imag_fu_454_p4;
wire  signed [15:0] sext_ln38_1_fu_434_p1;
wire  signed [15:0] sext_ln38_fu_402_p1;
wire  signed [15:0] sext_ln42_1_fu_464_p1;
wire  signed [15:0] sext_ln42_fu_405_p1;
wire   [15:0] p_r_M_real_1_fu_468_p2;
wire   [15:0] p_r_M_imag_1_fu_474_p2;
wire   [30:0] sub_ln35_2_fu_500_p2;
wire   [14:0] p_r_M_real_2_fu_506_p4;
wire   [30:0] sub_ln40_2_fu_520_p2;
wire   [14:0] p_r_M_imag_2_fu_526_p4;
wire  signed [15:0] sext_ln38_2_fu_516_p1;
wire  signed [15:0] sext_ln42_2_fu_536_p1;
wire   [15:0] p_r_M_real_3_fu_540_p2;
wire   [15:0] p_r_M_imag_3_fu_546_p2;
wire   [15:0] temp_out_sin_fu_580_p3;
wire   [15:0] sub_ln123_fu_587_p2;
wire   [0:0] tmp_9_fu_597_p3;
wire   [14:0] trunc_ln123_fu_593_p1;
wire   [14:0] select_ln123_fu_605_p3;
wire   [0:0] output_negate_control_imag_fu_572_p3;
wire   [15:0] select_ln123_10_cast_fu_613_p1;
wire   [0:0] icmp_ln129_fu_636_p2;
wire   [0:0] output_saturation_control_real_fu_641_p2;
wire   [15:0] temp_out_cos_fu_646_p3;
wire   [15:0] sub_ln139_fu_654_p2;
wire   [0:0] tmp_12_fu_664_p3;
wire   [14:0] trunc_ln139_fu_660_p1;
wire   [14:0] select_ln139_fu_672_p3;
wire   [0:0] output_negate_control_real_fu_629_p3;
wire   [15:0] select_ln139_10_cast_fu_680_p1;
wire  signed [15:0] mul_ln35_fu_698_p0;
wire  signed [30:0] sext_ln35_4_fu_695_p1;
wire  signed [14:0] mul_ln35_fu_698_p1;
wire  signed [30:0] sext_ln35_3_fu_692_p1;
wire   [30:0] mul_ln35_fu_698_p2;
wire  signed [15:0] mul_ln36_fu_720_p0;
wire  signed [30:0] sext_ln36_1_fu_717_p1;
wire  signed [14:0] mul_ln36_fu_720_p1;
wire  signed [30:0] sext_ln36_fu_714_p1;
wire   [30:0] mul_ln36_fu_720_p2;
wire  signed [15:0] mul_ln39_fu_736_p0;
wire  signed [14:0] mul_ln39_fu_736_p1;
wire   [30:0] mul_ln39_fu_736_p2;
wire  signed [15:0] mul_ln40_fu_752_p0;
wire  signed [14:0] mul_ln40_fu_752_p1;
wire   [30:0] mul_ln40_fu_752_p2;
wire   [29:0] tmp_5_fu_773_p3;
wire  signed [30:0] sext_ln35_5_fu_780_p1;
wire  signed [30:0] sext_ln35_2_fu_770_p1;
wire   [30:0] sub_ln35_3_fu_784_p2;
wire   [29:0] tmp_6_fu_803_p3;
wire  signed [30:0] sext_ln40_2_fu_810_p1;
wire  signed [30:0] sext_ln37_fu_800_p1;
wire   [30:0] sub_ln40_3_fu_814_p2;
wire   [15:0] imag_out_fu_834_p2;
wire   [15:0] real_out_fu_830_p2;
wire   [15:0] imag2_2_fu_820_p4;
wire   [15:0] real1_2_fu_790_p4;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_225;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
twiddleObj_M_imag_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twiddleObj_M_imag_7_address0),
    .ce0(twiddleObj_M_imag_7_ce0_local),
    .q0(twiddleObj_M_imag_7_q0),
    .address1(twiddleObj_M_imag_7_address1),
    .ce1(twiddleObj_M_imag_7_ce1_local),
    .q1(twiddleObj_M_imag_7_q1)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U82(
    .din0(mul_ln35_fu_698_p0),
    .din1(mul_ln35_fu_698_p1),
    .dout(mul_ln35_fu_698_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U83(
    .din0(mul_ln36_fu_720_p0),
    .din1(mul_ln36_fu_720_p1),
    .dout(mul_ln36_fu_720_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U84(
    .din0(mul_ln39_fu_736_p0),
    .din1(mul_ln39_fu_736_p1),
    .dout(mul_ln39_fu_736_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U85(
    .din0(mul_ln40_fu_752_p0),
    .din1(mul_ln40_fu_752_p1),
    .dout(mul_ln40_fu_752_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln151_reg_851_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_851 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_4_reg_167 <= k_3_reg_907;
    end else if ((((icmp_ln151_reg_851 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_4_reg_167 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_1_reg_897 <= icmp_ln129_1_fu_372_p2;
        icmp_ln129_1_reg_897_pp0_iter1_reg <= icmp_ln129_1_reg_897;
        icmp_ln151_reg_851 <= icmp_ln151_fu_202_p2;
        icmp_ln151_reg_851_pp0_iter1_reg <= icmp_ln151_reg_851;
        imagSinVal_reg_934 <= imagSinVal_fu_617_p3;
        index_cos_reg_881 <= index_cos_fu_309_p2;
        index_cos_reg_881_pp0_iter1_reg <= index_cos_reg_881;
        lut_index_real_2_reg_902 <= lut_index_real_2_fu_388_p3;
        output_saturation_control_imag_reg_887 <= output_saturation_control_imag_fu_335_p2;
        p_complexOp1_M_imag_1_reg_865 <= {{p_fftInData_reOrdered_dout[63:48]}};
        p_complexOp1_M_real_1_reg_859 <= {{p_fftInData_reOrdered_dout[47:32]}};
        tmp_reg_855 <= tmp_nbreadreq_fu_106_p3;
        tmp_reg_855_pp0_iter1_reg <= tmp_reg_855;
        trunc_ln1_reg_876 <= {{sub_ln40_fu_289_p2[30:16]}};
        trunc_ln_reg_871 <= {{sub_ln35_fu_261_p2[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln151_reg_851_pp0_iter2_reg <= icmp_ln151_reg_851_pp0_iter1_reg;
        icmp_ln151_reg_851_pp0_iter3_reg <= icmp_ln151_reg_851_pp0_iter2_reg;
        imagSinVal_reg_934_pp0_iter2_reg <= imagSinVal_reg_934;
        tmp_reg_855_pp0_iter2_reg <= tmp_reg_855_pp0_iter1_reg;
        tmp_reg_855_pp0_iter3_reg <= tmp_reg_855_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        imag1_reg_959 <= {{mul_ln39_fu_736_p2[30:15]}};
        imag2_reg_964 <= {{mul_ln40_fu_752_p2[30:15]}};
        real1_reg_949 <= {{mul_ln35_fu_698_p2[30:15]}};
        real2_reg_954 <= {{mul_ln36_fu_720_p2[30:15]}};
        realCosVal_reg_944 <= realCosVal_fu_684_p3;
        trunc_ln2_reg_912_pp0_iter2_reg <= trunc_ln2_reg_912;
        trunc_ln2_reg_912_pp0_iter3_reg <= trunc_ln2_reg_912_pp0_iter2_reg;
        trunc_ln95_1_reg_924_pp0_iter2_reg <= trunc_ln95_1_reg_924;
        trunc_ln95_2_reg_929_pp0_iter2_reg <= trunc_ln95_2_reg_929;
        trunc_ln95_s_reg_918_pp0_iter2_reg <= trunc_ln95_s_reg_918;
        trunc_ln95_s_reg_918_pp0_iter3_reg <= trunc_ln95_s_reg_918_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_3_reg_907 <= k_3_fu_396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln2_reg_912 <= {{p_r_M_real_1_fu_468_p2[15:1]}};
        trunc_ln95_1_reg_924 <= {{p_r_M_real_3_fu_540_p2[15:1]}};
        trunc_ln95_2_reg_929 <= {{p_r_M_imag_3_fu_546_p2[15:1]}};
        trunc_ln95_s_reg_918 <= {{p_r_M_imag_1_fu_474_p2[15:1]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln151_reg_851_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln151_fu_202_p2 == 1'd1)) begin
        if ((tmp_nbreadreq_fu_106_p3 == 1'd1)) begin
            ap_phi_mux_k_1_phi_fu_185_p4 = ap_phi_mux_k_4_phi_fu_171_p6;
        end else if ((tmp_nbreadreq_fu_106_p3 == 1'd0)) begin
            ap_phi_mux_k_1_phi_fu_185_p4 = k_fu_208_p2;
        end else begin
            ap_phi_mux_k_1_phi_fu_185_p4 = ap_phi_reg_pp0_iter0_k_1_reg_182;
        end
    end else begin
        ap_phi_mux_k_1_phi_fu_185_p4 = ap_phi_reg_pp0_iter0_k_1_reg_182;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_225)) begin
        if ((icmp_ln151_reg_851 == 1'd0)) begin
            ap_phi_mux_k_4_phi_fu_171_p6 = 32'd0;
        end else if ((icmp_ln151_reg_851 == 1'd1)) begin
            ap_phi_mux_k_4_phi_fu_171_p6 = k_3_reg_907;
        end else begin
            ap_phi_mux_k_4_phi_fu_171_p6 = k_4_reg_167;
        end
    end else begin
        ap_phi_mux_k_4_phi_fu_171_p6 = k_4_reg_167;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (icmp_ln151_fu_202_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op135_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        fftOutData_local_blk_n = fftOutData_local_full_n;
    end else begin
        fftOutData_local_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op135_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        fftOutData_local_write = 1'b1;
    end else begin
        fftOutData_local_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op26_read_state2 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_fftInData_reOrdered_blk_n = p_fftInData_reOrdered_empty_n;
    end else begin
        p_fftInData_reOrdered_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op26_read_state2 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_fftInData_reOrdered_read = 1'b1;
    end else begin
        p_fftInData_reOrdered_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddleObj_M_imag_7_ce0_local = 1'b1;
    end else begin
        twiddleObj_M_imag_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddleObj_M_imag_7_ce1_local = 1'b1;
    end else begin
        twiddleObj_M_imag_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter4_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter4_grp1)) | ((ap_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter4_grp1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter4_grp1)) | ((ap_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter4_grp1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((ap_predicate_op26_read_state2 == 1'b1) & (p_fftInData_reOrdered_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4_grp1 = ((ap_predicate_op135_write_state6 == 1'b1) & (fftOutData_local_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_225 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_k_1_reg_182 = 'bx;

always @ (*) begin
    ap_predicate_op135_write_state6 = ((tmp_reg_855_pp0_iter3_reg == 1'd1) & (icmp_ln151_reg_851_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op26_read_state2 = ((tmp_nbreadreq_fu_106_p3 == 1'd1) & (icmp_ln151_fu_202_p2 == 1'd1));
end

assign fftOutData_local_din = {{{{imag_out_fu_834_p2}, {real_out_fu_830_p2}}, {imag2_2_fu_820_p4}}, {real1_2_fu_790_p4}};

assign icmp_ln111_1_fu_329_p2 = ((index_fu_305_p1 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_323_p2 = ((index_fu_305_p1 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln129_1_fu_372_p2 = ((index_fu_305_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_636_p2 = ((index_cos_reg_881_pp0_iter1_reg == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_202_p2 = (($signed(tmp_4_fu_192_p4) < $signed(23'd1)) ? 1'b1 : 1'b0);

assign imag2_2_fu_820_p4 = {{sub_ln40_3_fu_814_p2[30:15]}};

assign imagSinVal_fu_617_p3 = ((output_negate_control_imag_fu_572_p3[0:0] == 1'b1) ? select_ln123_10_cast_fu_613_p1 : temp_out_sin_fu_580_p3);

assign imag_out_fu_834_p2 = (imag2_reg_964 + imag1_reg_959);

assign index_cos_fu_309_p2 = ($signed(index_fu_305_p1) + $signed(10'd768));

assign index_fu_305_p1 = ap_phi_mux_k_4_phi_fu_171_p6[9:0];

assign index_invert_control_imag_fu_315_p3 = ap_phi_mux_k_4_phi_fu_171_p6[32'd8];

assign index_invert_control_real_fu_364_p3 = index_cos_fu_309_p2[32'd8];

assign k_3_fu_396_p2 = (ap_phi_mux_k_1_phi_fu_185_p4 + 32'd1);

assign k_fu_208_p2 = ($signed(ap_phi_mux_k_4_phi_fu_171_p6) + $signed(32'd4294967295));

assign lut_index_imag_1_fu_345_p2 = (8'd0 - lut_index_imag_fu_341_p1);

assign lut_index_imag_2_fu_351_p3 = ((index_invert_control_imag_fu_315_p3[0:0] == 1'b1) ? lut_index_imag_1_fu_345_p2 : lut_index_imag_fu_341_p1);

assign lut_index_imag_fu_341_p1 = ap_phi_mux_k_4_phi_fu_171_p6[7:0];

assign lut_index_real_1_fu_382_p2 = (8'd0 - lut_index_real_fu_378_p1);

assign lut_index_real_2_fu_388_p3 = ((index_invert_control_real_fu_364_p3[0:0] == 1'b1) ? lut_index_real_1_fu_382_p2 : lut_index_real_fu_378_p1);

assign lut_index_real_fu_378_p1 = index_cos_fu_309_p2[7:0];

assign mul_ln35_fu_698_p0 = sext_ln35_4_fu_695_p1;

assign mul_ln35_fu_698_p1 = sext_ln35_3_fu_692_p1;

assign mul_ln36_fu_720_p0 = sext_ln36_1_fu_717_p1;

assign mul_ln36_fu_720_p1 = sext_ln36_fu_714_p1;

assign mul_ln39_fu_736_p0 = sext_ln36_1_fu_717_p1;

assign mul_ln39_fu_736_p1 = sext_ln35_3_fu_692_p1;

assign mul_ln40_fu_752_p0 = sext_ln35_4_fu_695_p1;

assign mul_ln40_fu_752_p1 = sext_ln36_fu_714_p1;

assign output_negate_control_imag_fu_572_p3 = k_4_reg_167[32'd9];

assign output_negate_control_real_fu_629_p3 = index_cos_reg_881_pp0_iter1_reg[32'd9];

assign output_saturation_control_imag_fu_335_p2 = (icmp_ln111_fu_323_p2 | icmp_ln111_1_fu_329_p2);

assign output_saturation_control_real_fu_641_p2 = (icmp_ln129_fu_636_p2 | icmp_ln129_1_reg_897_pp0_iter1_reg);

assign p_complexOp1_M_imag_fu_219_p4 = {{p_fftInData_reOrdered_dout[31:16]}};

assign p_complexOp1_M_real_fu_215_p1 = p_fftInData_reOrdered_dout[15:0];

assign p_r_M_imag_1_fu_474_p2 = ($signed(sext_ln42_1_fu_464_p1) + $signed(sext_ln42_fu_405_p1));

assign p_r_M_imag_2_fu_526_p4 = {{sub_ln40_2_fu_520_p2[30:16]}};

assign p_r_M_imag_3_fu_546_p2 = ($signed(sext_ln42_2_fu_536_p1) + $signed(sext_ln42_fu_405_p1));

assign p_r_M_imag_fu_454_p4 = {{sub_ln40_1_fu_448_p2[30:16]}};

assign p_r_M_real_1_fu_468_p2 = ($signed(sext_ln38_1_fu_434_p1) + $signed(sext_ln38_fu_402_p1));

assign p_r_M_real_2_fu_506_p4 = {{sub_ln35_2_fu_500_p2[30:16]}};

assign p_r_M_real_3_fu_540_p2 = ($signed(sext_ln38_2_fu_516_p1) + $signed(sext_ln38_fu_402_p1));

assign p_r_M_real_fu_424_p4 = {{sub_ln35_1_fu_418_p2[30:16]}};

assign p_shl1_fu_253_p3 = {{p_complexOp1_M_real_fu_215_p1}, {15'd0}};

assign p_shl2_fu_281_p3 = {{p_complexOp1_M_imag_fu_219_p4}, {15'd0}};

assign p_shl3_fu_411_p3 = {{p_complexOp1_M_real_1_reg_859}, {15'd0}};

assign p_shl4_fu_441_p3 = {{p_complexOp1_M_imag_1_reg_865}, {15'd0}};

assign real1_2_fu_790_p4 = {{sub_ln35_3_fu_784_p2[30:15]}};

assign realCosVal_fu_684_p3 = ((output_negate_control_real_fu_629_p3[0:0] == 1'b1) ? select_ln139_10_cast_fu_680_p1 : temp_out_cos_fu_646_p3);

assign real_out_fu_830_p2 = (real1_reg_949 - real2_reg_954);

assign select_ln123_10_cast_fu_613_p1 = select_ln123_fu_605_p3;

assign select_ln123_fu_605_p3 = ((tmp_9_fu_597_p3[0:0] == 1'b1) ? 15'd32767 : trunc_ln123_fu_593_p1);

assign select_ln139_10_cast_fu_680_p1 = select_ln139_fu_672_p3;

assign select_ln139_fu_672_p3 = ((tmp_12_fu_664_p3[0:0] == 1'b1) ? 15'd32767 : trunc_ln139_fu_660_p1);

assign sext_ln35_1_fu_408_p1 = p_complexOp1_M_real_1_reg_859;

assign sext_ln35_2_fu_770_p1 = trunc_ln2_reg_912_pp0_iter3_reg;

assign sext_ln35_3_fu_692_p1 = $signed(trunc_ln95_1_reg_924_pp0_iter2_reg);

assign sext_ln35_4_fu_695_p1 = $signed(realCosVal_reg_944);

assign sext_ln35_5_fu_780_p1 = $signed(tmp_5_fu_773_p3);

assign sext_ln35_fu_249_p1 = p_complexOp1_M_real_fu_215_p1;

assign sext_ln36_1_fu_717_p1 = $signed(imagSinVal_reg_934_pp0_iter2_reg);

assign sext_ln36_fu_714_p1 = $signed(trunc_ln95_2_reg_929_pp0_iter2_reg);

assign sext_ln37_fu_800_p1 = trunc_ln95_s_reg_918_pp0_iter3_reg;

assign sext_ln38_1_fu_434_p1 = $signed(p_r_M_real_fu_424_p4);

assign sext_ln38_2_fu_516_p1 = $signed(p_r_M_real_2_fu_506_p4);

assign sext_ln38_fu_402_p1 = $signed(trunc_ln_reg_871);

assign sext_ln40_1_fu_438_p1 = p_complexOp1_M_imag_1_reg_865;

assign sext_ln40_2_fu_810_p1 = $signed(tmp_6_fu_803_p3);

assign sext_ln40_fu_267_p1 = p_complexOp1_M_imag_fu_219_p4;

assign sext_ln42_1_fu_464_p1 = $signed(p_r_M_imag_fu_454_p4);

assign sext_ln42_2_fu_536_p1 = $signed(p_r_M_imag_2_fu_526_p4);

assign sext_ln42_fu_405_p1 = $signed(trunc_ln1_reg_876);

assign sub_ln123_fu_587_p2 = (16'd0 - temp_out_sin_fu_580_p3);

assign sub_ln139_fu_654_p2 = (16'd0 - temp_out_cos_fu_646_p3);

assign sub_ln35_1_fu_418_p2 = ($signed(p_shl3_fu_411_p3) - $signed(sext_ln35_1_fu_408_p1));

assign sub_ln35_2_fu_500_p2 = (31'd0 - p_shl3_fu_411_p3);

assign sub_ln35_3_fu_784_p2 = ($signed(sext_ln35_5_fu_780_p1) - $signed(sext_ln35_2_fu_770_p1));

assign sub_ln35_fu_261_p2 = ($signed(p_shl1_fu_253_p3) - $signed(sext_ln35_fu_249_p1));

assign sub_ln40_1_fu_448_p2 = ($signed(p_shl4_fu_441_p3) - $signed(sext_ln40_1_fu_438_p1));

assign sub_ln40_2_fu_520_p2 = (31'd0 - p_shl4_fu_441_p3);

assign sub_ln40_3_fu_814_p2 = ($signed(sext_ln40_2_fu_810_p1) - $signed(sext_ln37_fu_800_p1));

assign sub_ln40_fu_289_p2 = ($signed(p_shl2_fu_281_p3) - $signed(sext_ln40_fu_267_p1));

assign temp_out_cos_fu_646_p3 = ((output_saturation_control_real_fu_641_p2[0:0] == 1'b1) ? 16'd32768 : twiddleObj_M_imag_7_q0);

assign temp_out_sin_fu_580_p3 = ((output_saturation_control_imag_reg_887[0:0] == 1'b1) ? 16'd32768 : twiddleObj_M_imag_7_q1);

assign tmp_12_fu_664_p3 = sub_ln139_fu_654_p2[32'd15];

assign tmp_4_fu_192_p4 = {{ap_phi_mux_k_4_phi_fu_171_p6[31:9]}};

assign tmp_5_fu_773_p3 = {{trunc_ln2_reg_912_pp0_iter3_reg}, {15'd0}};

assign tmp_6_fu_803_p3 = {{trunc_ln95_s_reg_918_pp0_iter3_reg}, {15'd0}};

assign tmp_9_fu_597_p3 = sub_ln123_fu_587_p2[32'd15];

assign tmp_nbreadreq_fu_106_p3 = p_fftInData_reOrdered_empty_n;

assign trunc_ln123_fu_593_p1 = sub_ln123_fu_587_p2[14:0];

assign trunc_ln139_fu_660_p1 = sub_ln139_fu_654_p2[14:0];

assign twiddleObj_M_imag_7_address0 = zext_ln132_fu_625_p1;

assign twiddleObj_M_imag_7_address1 = zext_ln114_fu_359_p1;

assign zext_ln114_fu_359_p1 = lut_index_imag_2_fu_351_p3;

assign zext_ln132_fu_625_p1 = lut_index_real_2_reg_902;

endmodule //fft_top_fftStageKernelS2S_8
