# vsim -c -novopt sisc_tb 
# //  ModelSim SE-64 6.5b_1 Jul 14 2009 Linux 3.11.10-11-desktop
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc_tb
# Loading work.sisc_tb
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc
# Loading work.sisc
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux32
# Loading work.mux32
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.swap_data
# Loading work.swap_data
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.swap_reg
# Loading work.swap_reg
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux16
# Loading work.mux16
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.dm
# Loading work.dm
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux4
# Loading work.mux4
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.rf
# Loading work.rf
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.alu
# Loading work.alu
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.statreg
# Loading work.statreg
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.ctrl
# Loading work.ctrl
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.pc
# Loading work.pc
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.im
# Loading work.im
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.br
# Loading work.br
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc_test
# Loading work.sisc_test
#                    0   IR>: 00000000, PC=0000, R1=00000000, R2=00000000, R3=00000000, RD_SEL=xx, RF_WE=x, BR_SEL=x, PC_SEL=x, DM_WE = x, MM_SEL = x
#                    5   IR>: 00000000, PC=0000, R1=00000000, R2=00000000, R3=00000000, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                   95   IR>: 8802000a, PC=0001, R1=00000000, R2=00000000, R3=00000000, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  105   IR>: 8802000a, PC=0001, R1=00000000, R2=00000000, R3=00000000, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  125   IR>: 8802000a, PC=0001, R1=00000000, R2=0000000a, R3=00000000, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  145   IR>: 88030007, PC=0002, R1=00000000, R2=0000000a, R3=00000000, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  155   IR>: 88030007, PC=0002, R1=00000000, R2=0000000a, R3=00000000, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  175   IR>: 88030007, PC=0002, R1=00000000, R2=0000000a, R3=00000007, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  195   IR>: 80231002, PC=0003, R1=00000000, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  225   IR>: 80231002, PC=0003, R1=00000003, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  245   IR>: 80101004, PC=0004, R1=00000003, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  275   IR>: 80101004, PC=0004, R1=fffffffc, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  295   IR>: 80231005, PC=0005, R1=fffffffc, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  325   IR>: 80231005, PC=0005, R1=0000000f, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  345   IR>: 80231006, PC=0006, R1=0000000f, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  375   IR>: 80231006, PC=0006, R1=00000002, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  395   IR>: 80231007, PC=0007, R1=00000002, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  425   IR>: 80231007, PC=0007, R1=0000000d, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  445   IR>: 88020001, PC=0008, R1=0000000d, R2=0000000a, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  455   IR>: 88020001, PC=0008, R1=0000000d, R2=0000000a, R3=00000007, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  475   IR>: 88020001, PC=0008, R1=0000000d, R2=00000001, R3=00000007, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  495   IR>: 80321008, PC=0009, R1=0000000d, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  525   IR>: 80321008, PC=0009, R1=80000003, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  545   IR>: 80321009, PC=000a, R1=80000003, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  575   IR>: 80321009, PC=000a, R1=0000000e, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  595   IR>: 8032100a, PC=000b, R1=0000000e, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  625   IR>: 8032100a, PC=000b, R1=00000003, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  645   IR>: 8032100b, PC=000c, R1=00000003, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  675   IR>: 8032100b, PC=000c, R1=0000000e, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  695   IR>: 00000000, PC=000d, R1=0000000e, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  745   IR>: 30131000, PC=000e, R1=0000000e, R2=00000001, R3=00000007, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  755   IR>: 30131000, PC=000e, R1=0000000e, R2=00000001, R3=00000007, RD_SEL=10, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  765   IR>: 30131000, PC=000e, R1=0000000e, R2=00000001, R3=0000000e, RD_SEL=10, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  775   IR>: 30131000, PC=000e, R1=0000000e, R2=00000001, R3=0000000e, RD_SEL=10, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  785   IR>: 30131000, PC=000e, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=10, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  795   IR>: 00000000, PC=000f, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  845   IR>: 20830005, PC=0010, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  875   IR>: 20830005, PC=0010, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 1, MM_SEL = 0
#                  895   IR>: 28010006, PC=0011, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  915   IR>: 28010006, PC=0011, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  925   IR>: 28010006, PC=0011, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 1, MM_SEL = 1
#                  945   IR>: 00000000, PC=0012, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                  955   IR>: 00000000, PC=0012, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                  995   IR>: 18020006, PC=0013, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1005   IR>: 18020006, PC=0013, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1015   IR>: 18020006, PC=0013, R1=00000007, R2=00000001, R3=0000000e, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                 1035   IR>: 18020006, PC=0013, R1=00000007, R2=00000007, R3=0000000e, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                 1045   IR>: 00000000, PC=0014, R1=00000007, R2=00000007, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 1
#                 1055   IR>: 00000000, PC=0014, R1=00000007, R2=00000007, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1095   IR>: 10810005, PC=0015, R1=00000007, R2=00000007, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1105   IR>: 10810005, PC=0015, R1=00000007, R2=00000007, R3=0000000e, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1135   IR>: 10810005, PC=0015, R1=0000000e, R2=00000007, R3=0000000e, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1145   IR>: 00000000, PC=0016, R1=0000000e, R2=00000007, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1195   IR>: 88010001, PC=0017, R1=0000000e, R2=00000007, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1205   IR>: 88010001, PC=0017, R1=0000000e, R2=00000007, R3=0000000e, RD_SEL=01, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1225   IR>: 88010001, PC=0017, R1=00000001, R2=00000007, R3=0000000e, RD_SEL=01, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1245   IR>: 80112001, PC=0018, R1=00000001, R2=00000007, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1275   IR>: 80112001, PC=0018, R1=00000001, R2=00000002, R3=0000000e, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1295   IR>: 80213002, PC=0019, R1=00000001, R2=00000002, R3=0000000e, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1325   IR>: 80213002, PC=0019, R1=00000001, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1345   IR>: 6200001c, PC=001a, R1=00000001, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
# branching negative
#                 1365   IR>: 6200001c, PC=001a, R1=00000001, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=1, PC_SEL=1, DM_WE = 0, MM_SEL = 0
#                 1375   IR>: 88010004, PC=001c, R1=00000001, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=1, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1385   IR>: 88010004, PC=001c, R1=00000001, R2=00000002, R3=00000001, RD_SEL=01, RF_WE=0, BR_SEL=1, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1405   IR>: 88010004, PC=001c, R1=00000004, R2=00000002, R3=00000001, RD_SEL=01, RF_WE=1, BR_SEL=1, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1425   IR>: 80215002, PC=001d, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1455   IR>: 80215002, PC=001d, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1475   IR>: 62000000, PC=001e, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
# branching negative fail
#                 1525   IR>: 80536001, PC=001f, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1555   IR>: 80536001, PC=001f, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1575   IR>: 53000001, PC=0020, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
# branching relative
#                 1595   IR>: 53000001, PC=0020, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=1, DM_WE = 0, MM_SEL = 0
#                 1605   IR>: 80124002, PC=0022, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1635   IR>: 80124002, PC=0022, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1655   IR>: 52000001, PC=0023, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
# branching relative fail
#                 1705   IR>: 00000000, PC=0024, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1755   IR>: 80237001, PC=0025, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1785   IR>: 80237001, PC=0025, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1805   IR>: 43000000, PC=0026, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
# branching absolute fail
#                 1855   IR>: 80537001, PC=0027, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1885   IR>: 80537001, PC=0027, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=1, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1905   IR>: 4300002a, PC=0028, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
# branching absolute
#                 1925   IR>: 4300002a, PC=0028, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=1, PC_SEL=1, DM_WE = 0, MM_SEL = 0
#                 1935   IR>: 00000000, PC=002a, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=1, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1945   IR>: 00000000, PC=002a, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 1985   IR>: 00000000, PC=002b, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
#                 2035   IR>: f0000000, PC=002c, R1=00000004, R2=00000002, R3=00000001, RD_SEL=00, RF_WE=0, BR_SEL=0, PC_SEL=0, DM_WE = 0, MM_SEL = 0
# Halt.
# Break in Module ctrl at ctrl.v line 68
# Stopped at ctrl.v line 68 
# invalid command name "88010004"
# invalid command name "80215002"
# invalid command name "62000000"
# invalid command name "80536001"
# invalid command name "53000001"
# invalid command name "00000000"
# invalid command name "80124002"
# invalid command name "52000001"
# invalid command name "00000000"
# invalid command name "80237001"
# invalid command name "43000000"
# invalid command name "80537001"
