0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/User/Desktop/FPGA/Lab_Second/Project_1/project_1_S_R_latch/project_1_S_R_latch.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/Project_1/project_1_S_R_latch/project_1_S_R_latch.srcs/sim_1/new/sr_latch_tb.v,1686993633,verilog,,,,sr_latch_tb,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/Project_1/project_1_S_R_latch/project_1_S_R_latch.srcs/sources_1/new/sr_latch.v,1686993343,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/Project_1/project_1_S_R_latch/project_1_S_R_latch.srcs/sim_1/new/sr_latch_tb.v,,sr_latch,,,,,,,,
