<MC6x09>
  <Mnemonic Mnem="ABX" Operation="X &lt;= X + ACCB" Desc="Add Accumulator B to Index Register X" />
  <MnemonicGroup Mnem="ADC" Desc="Add two Values plus Carry">
    <MnemonicGroup Mnem="8 Bit" Operation="r &lt;= r + (M) + C" Desc="Add Memory Byte plus Carry with Accumulator A or B">
      <Mnemonic Mnem="ADCA" Desc="Add Memory Byte plus Carry with Accumulator A" />
      <Mnemonic Mnem="ADCB" Desc="Add Memory Byte plus Carry with Accumulator B" />
    </MnemonicGroup>
    <Mnemonic Mnem="ADCD" Operation="ACCD &lt;= ACCD + (M:M+1) + C" Desc="Add Memory Word plus Carry with Accumulator D" />
    <Mnemonic Mnem="ADCR" Operation="r1 &lt;= r1 + r0 + C" Desc="Add Source Register plus Carry to Destination Register" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="ADD" Desc="Add two Values">
    <MnemonicGroup Mnem="8 Bit" Operation="r &lt;= r + (M)" Desc="Add Memory Byte to 8-Bit Accumulator">
      <Mnemonic Mnem="ADDA" Desc="Add Memory Byte to Accumulator A" />
      <Mnemonic Mnem="ADDB" Desc="Add Memory Byte to Accumulator B" />
      <Mnemonic Mnem="ADDE" Desc="Add Memory Byte to Accumulator E" HD6309="True" />
      <Mnemonic Mnem="ADDF" Desc="Add Memory Byte to Accumulator F" HD6309="True" />
    </MnemonicGroup>
    <MnemonicGroup Mnem="16 Bit" Operation="r &lt;= r + (M:M+1)" Desc="Add Memory Word to 16-Bit Accumulator">
      <Mnemonic Mnem="ADDD" Desc="Add Memory Word to Accumulator D" />
      <Mnemonic Mnem="ADDW" Desc="Add Memory Word to Accumulator W" HD6309="True" />
    </MnemonicGroup>
    <Mnemonic Mnem="ADDR" Operation="r1 &lt;= r1 + r0" Desc="Add Source Register to Destination Register" HD6309="True" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="AND" Desc="And two Values">
    <MnemonicGroup Mnem="8 Bit" Operation="r &lt;= r AND (M)" Desc="Logically AND Memory Byte with Accumulator A or B">
      <Mnemonic Mnem="ANDA" Desc="Logically AND Memory Byte with Accumulator A" />
      <Mnemonic Mnem="ANDB" Desc="Logically AND Memory Byte with Accumulator B" />
      <Mnemonic Mnem="AIM" Operation="M &lt;= (M) AND IMM" Desc="Logical AND of Immediate Value with Memory Byte" />
    </MnemonicGroup>
    <Mnemonic Mnem="ANDCC" Operation="CC &lt;= CC AND IMM" Desc="Logically AND Immediate Value with the CC Register" />
    <Mnemonic Mnem="ANDD" Operation="ACCD &lt;= ACCD AND (M:M+1)" Desc="Logically AND Memory Word with Accumulator D" />
    <Mnemonic Mnem="ANDR" Operation="r1 &lt;= r1 AND r0" Desc="Logically AND Source Register with Destination Register" HD6309="True" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="ASL" Desc="Arithmetic Shift Left Value">
    <MnemonicGroup Mnem="8 Bit" Operation="---" Desc="Arithmetic Shift Left of 8-Bit Accumulator or Memory Byte">
      <Mnemonic Mnem="ASL" />
      <Mnemonic Mnem="ASLA" />
      <Mnemonic Mnem="ASLB" />
    </MnemonicGroup>
    <Mnemonic Mnem="ASLD" Operation="---" Desc="Arithmetic Shift Left of Accumulator D" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="ASR" Desc="Arithmetic Shift Right Value">
    <MnemonicGroup Mnem="8 Bit" Operation="---" Desc="Arithmetic Shift Right of 8-Bit Accumulator or Memory Byte">
      <Mnemonic Mnem="ASR" />
      <Mnemonic Mnem="ASRA" />
      <Mnemonic Mnem="ASRB" />
    </MnemonicGroup>
    <Mnemonic Mnem="ASRD" Operation="---" Desc="Arithmetic Shift Right of Accumulator D" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="Bits" Desc="Bit Ops (within Direct Page only)">
    <Mnemonic Mnem="BAND" Operation="r.dstBit &lt;= r.dstBit AND (DPM).srcBit" Desc="Logically AND Register Bit with Memory Bit" />
    <Mnemonic Mnem="BEOR" Operation="---" Desc="Exclusive-OR Register Bit with Memory Bit" />
    <Mnemonic Mnem="BIAND" Operation="r.dstBit &lt;= r.dstBit AND (DPM).srcBit" Desc="Logically AND Register Bit with Inverted Memory Bit" />
    <Mnemonic Mnem="BIEOR" Operation="r.dstBit &lt;= r.dstBit ^ (DPM).srcBit" Desc="Exclusively-OR Register Bit with Inverted Memory Bit" />
    <Mnemonic Mnem="BIOR" Operation="r.dstBit &lt;= r.dstBit OR (DPM).srcBit" Desc="Logically OR Register Bit with Inverted Memory Bit" />
    <Mnemonic Mnem="BOR" Operation="r.dstBit &lt;= r.dstBit OR (DPM).srcBit" Desc="Logically OR Memory Bit with Register Bit" />
    <Mnemonic Mnem="LDBT" Operation="r.dstBit &lt;= (DPM).srcBit" Desc="Load Memory Bit into Register Bit" />
    <Mnemonic Mnem="STBT" Operation="(DPM).dstBit &lt;= r.srcBit" Desc="Store value of a Register Bit into Memory" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="BIT" Desc="Bit Test two Values">
    <MnemonicGroup Mnem="8 Bit" Operation="TEMP &lt;= r AND (M)" Desc="Bit Test Accumulator A or B with Memory Byte Value">
      <Mnemonic Mnem="BITA" />
      <Mnemonic Mnem="BITB" />
      <Mnemonic Mnem="TIM" Operation="TEMP &lt;= (M) AND IMM8" Desc="Bit Test Immediate Value with Memory Byte" />
    </MnemonicGroup>
    <Mnemonic Mnem="BITD" Operation="TEMP &lt;= ACCD AND (M:M+1)" Desc="Bit Test Accumulator D with Memory Word Value" />
    <Mnemonic Mnem="BITMD" Operation="CC.Z &lt;= (MD.IL AND IMM.6 = 0) AND (MD./0 AND IMM.7 = 0); MD.IL &lt;= MD.IL AND IMM.6; MD./0 &lt;= MD./0 AND IMM.7" Desc="Bit Test the MD Register with an Immediate Value" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="Branch">
    <Mnemonic Mnem="BCC" Operation="IF CC.C = 0 then PC &lt;= PC + IMM" Desc="Branch If Carry Clear" />
    <Mnemonic Mnem="BCS" Operation="IF CC.C != 0 then PC &lt;= PC + IMM" Desc="Branch If Carry Set" />
    <Mnemonic Mnem="BEQ" Operation="IF CC.Z != 0 then PC &lt;= PC + IMM" Desc="Branch If Equal to Zero" />
    <Mnemonic Mnem="BGE" Operation="IF CC.N = CC.V then PC &lt;= PC + IMM" Desc="Branch If Greater than or Equal to Zero" />
    <Mnemonic Mnem="BGT" Operation="IF (CC.N = CC.V) AND (CC.Z = 0) then PC &lt;= PC + IMM" Desc="Branch If Greater Than Zero" />
    <Mnemonic Mnem="BHI" Operation="IF (CC.Z = 0) AND (CC.C = 0) then PC &lt;= PC + IMM" Desc="Branch If Higher" />
    <Mnemonic Mnem="BHS" Operation="IF CC.C = 0 then PC &lt;= PC + IMM" Desc="Branch If Higher or Same" />
    <Mnemonic Mnem="BLE" Operation="IF (CC.N != CC.V) OR (CC.Z = 1) then PC &lt;= PC + IMM" Desc="Branch If Less than or Equal to Zero" />
    <Mnemonic Mnem="BLO" Operation="IF CC.C != 0 then PC &lt;= PC + IMM" Desc="Branch If Lower" />
    <Mnemonic Mnem="BLS" Operation="IF (CC.Z != 0) OR (CC.C != 0) then PC &lt;= PC + IMM" Desc="Branch If Lower or Same" />
    <Mnemonic Mnem="BLT" Operation="IF CC.N != CC.V then PC &lt;= PC + IMM" Desc="Branch If Less Than Zero" />
    <Mnemonic Mnem="BMI" Operation="IF CC.N != 0 then PC &lt;= PC + IMM" Desc="Branch If Minus" />
    <Mnemonic Mnem="BNE" Operation="IF CC.Z = 0 then PC &lt;= PC + IMM" Desc="Branch If Not Equal to Zero" />
    <Mnemonic Mnem="BPL" Operation="IF CC.N = 0 then PC &lt;= PC + IMM" Desc="Branch If Plus" />
    <Mnemonic Mnem="BRA" Operation="PC &lt;= PC + IMM" Desc="Branch Always" />
    <Mnemonic Mnem="BRN" Operation="---" Desc="Branch Never" />
    <Mnemonic Mnem="BSR" Operation="S &lt;= S - 2; (S:S+1) &lt;= PC; PC &lt;= PC + IMM" Desc="Branch to Subroutine" />
    <Mnemonic Mnem="BVS" Operation="IF CC.V != 0 then PC &lt;= PC + IMM" Desc="Branch If Overflow Set" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="CLR">
    <MnemonicGroup Mnem="accumulator" Operation="r &lt;= 0" Desc="Load Zero into Accumulator">
      <Mnemonic Mnem="CLRA" />
      <Mnemonic Mnem="CLRB" />
      <Mnemonic Mnem="CLRD" HD6309="True" />
      <Mnemonic Mnem="CLRE" HD6309="True" />
      <Mnemonic Mnem="CLRF" HD6309="True" />
      <Mnemonic Mnem="CLRW" HD6309="True" />
    </MnemonicGroup>
    <Mnemonic Mnem="CLR" Operation="(M) &lt;= 0" Desc="Store Zero into a Memory Byte" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="CMP" Desc="Compare two Values">
    <MnemonicGroup Mnem="8 Bit" Operation="TEMP &lt;= r - (M)" Desc="Compare Memory Byte from 8-Bit Accumulator">
      <Mnemonic Mnem="CMPA" />
      <Mnemonic Mnem="CMPB" />
      <Mnemonic Mnem="CMPE" HD6309="True" />
      <Mnemonic Mnem="CMPF" HD6309="True" />
    </MnemonicGroup>
    <MnemonicGroup Mnem="16 Bit" Operation="TEMP &lt;= r - (M:M+1)" Desc="Compare Memory Word from 16-Bit Register">
      <Mnemonic Mnem="CMPD" />
      <Mnemonic Mnem="CMPS" />
      <Mnemonic Mnem="CMPU" />
      <Mnemonic Mnem="CMPW" HD6309="True" />
      <Mnemonic Mnem="CMPX" />
      <Mnemonic Mnem="CMPY" />
    </MnemonicGroup>
    <Mnemonic Mnem="CMPR" Operation="TEMP &lt;= r1 - r0" Desc="Compare Source Register from Destination Register" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="COM" Desc="Complement Value>
    <MnemonicGroup Mnem="accumulator" Operation="r &lt;= r" Desc="Complement Accumulator">
      <Mnemonic Mnem="COMA" />
      <Mnemonic Mnem="COMB" />
      <Mnemonic Mnem="COMD" HD6309="True" />
      <Mnemonic Mnem="COME" HD6309="True" />
      <Mnemonic Mnem="COMF" HD6309="True" />
      <Mnemonic Mnem="COMW" HD6309="True" />
    </MnemonicGroup>
    <Mnemonic Mnem="COM" Operation="(M) &lt;= !(M)" Desc="Complement a Byte in Memory" />
  </MnemonicGroup>
  <Mnemonic Mnem="CWAI" Operation="CC &lt;= CC AND IMM; CC &lt;= CC OR 8016 (E flag); Push Onto S Stack: PC,U,Y,X,DP,[WIf NM = 1],D,CC; Halt Execution and Wait for Unmasked Interrupt" Desc="Clear Condition Code Bits and Wait for Interrupt" />
  <Mnemonic Mnem="DAA" Operation="A[4..7] &lt;= A[4..7] + 6 IF:; CC.C = 1; OR: A[4..7] &gt; 9; OR: A[4..7] &gt; 8 AND A[0..3] &gt; 9; A[0..3] &lt;= A[0..3] + 6 IF:; CC.H = 1; OR: A[0..3] &gt; 9" Desc="Decimal Addition Adjust" />
  <MnemonicGroup Mnem="DEC">
    <MnemonicGroup Mnem="accumulator" Operation="r &lt;= r - 1" Desc="Decrement Accumulator">
      <Mnemonic Mnem="DECA" />
      <Mnemonic Mnem="DECB" />
      <Mnemonic Mnem="DECD" HD6309="True" />
      <Mnemonic Mnem="DECE" HD6309="True" />
      <Mnemonic Mnem="DECF" HD6309="True" />
      <Mnemonic Mnem="DECW" HD6309="True" />
    </MnemonicGroup>
    <Mnemonic Mnem="DEC" Operation="(M) &lt;= (M) - 1" Desc="Decrement a Byte in Memory" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="DIV">
    <Mnemonic Mnem="DIVD" Operation="ACCB &lt;= ACCD / (M); ACCA &lt;= ACCD MOD (M)" Desc="Signed Divide of Accumulator D by 8-bit value in Memory" />
    <Mnemonic Mnem="DIVQ" Operation="ACCW &lt;= ACCQ / (M:M+1); ACCD &lt;= ACCQ MOD (M:M+1)" Desc="Signed Divide of Accumulator Q by 16-bit value in Memory" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="EOR">
    <MnemonicGroup Mnem="8 Bit" Operation="r &lt;= r ^ (M)" Desc="Exclusively-OR Memory Byte with Accumulator A or B">
      <Mnemonic Mnem="EORA" />
      <Mnemonic Mnem="EORB" />
    </MnemonicGroup>
    <Mnemonic Mnem="EIM" Operation="(M) &lt;= (M) ^ IMM" Desc="Exclusive-OR of Immediate Value with Memory Byte" />
    <Mnemonic Mnem="EORD" Operation="ACCD &lt;= ACCD ^ (M:M+1)" Desc="Exclusively-OR Memory Word with Accumulator D" />
    <Mnemonic Mnem="EORR" Operation="r1 &lt;= r1 ^ r0" Desc="Exclusively-OR Source Register with Destination Register" />
  </MnemonicGroup>
  <Mnemonic Mnem="EXG" Operation="r0 &lt;=&gt; r1" Desc="Exchange Registers" />
  <MnemonicGroup Mnem="INC">
    <MnemonicGroup Mnem="accumulator" Operation="r &lt;= r + 1" Desc="Increment Accumulator">
      <Mnemonic Mnem="INCA" />
      <Mnemonic Mnem="INCB" />
      <Mnemonic Mnem="INCD" HD6309="True" />
      <Mnemonic Mnem="INCE" HD6309="True" />
      <Mnemonic Mnem="INCF" HD6309="True" />
      <Mnemonic Mnem="INCW" HD6309="True" />
    </MnemonicGroup>
    <Mnemonic Mnem="INC" Operation="(M) &lt;= (M) + 1" Desc="Increment a Byte in Memory" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="Jump">
    <Mnemonic Mnem="JMP" Operation="PC &lt;= EA" Desc="Unconditional Jump" />
    <Mnemonic Mnem="JSR" Operation="S &lt;= S - 2; (S:S+1) &lt;= PC; PC &lt;= EA" Desc="Unconditional Jump to Subroutine" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="LongBranch">
    <Mnemonic Mnem="LBCC" Operation="IF CC.C = 0 then PC &lt;= PC + IMM" Desc="Long Branch If Carry Clear" />
    <Mnemonic Mnem="LBCS" Operation="IF CC.C != 0 then PC &lt;= PC + IMM" Desc="Long Branch If Carry Set" />
    <Mnemonic Mnem="LBEQ" Operation="IF CC.Z != 0 then PC &lt;= PC + IMM" Desc="Long Branch If Equal to Zero" />
    <Mnemonic Mnem="LBGE" Operation="IF CC.N = CC.V then PC &lt;= PC + IMM" Desc="Long Branch If Greater than or Equal to Zero" />
    <Mnemonic Mnem="LBGT" Operation="IF (CC.N = CC.V) AND (CC.Z = 0) then PC &lt;= PC + IMM" Desc="Long Branch If Greater Than Zero" />
    <Mnemonic Mnem="LBHI" Operation="IF (CC.Z = 0) AND (CC.C = 0) then PC &lt;= PC + IMM" Desc="Long Branch If Higher" />
    <Mnemonic Mnem="LBHS" Operation="IF CC.C = 0 then PC &lt;= PC + IMM" Desc="Long Branch If Higher or Same" />
    <Mnemonic Mnem="LBLE" Operation="IF (CC.N != CC.V) OR (CC.Z = 1) then PC &lt;= PC + IMM" Desc="Long Branch If Less than or Equal to Zero" />
    <Mnemonic Mnem="LBLO" Operation="IF CC.C != 0 then PC &lt;= PC + IMM" Desc="Long Branch If Lower" />
    <Mnemonic Mnem="LBLS" Operation="IF (CC.Z != 0) OR (CC.C != 0) then PC &lt;= PC + IMM" Desc="Long Branch If Lower or Same" />
    <Mnemonic Mnem="LBLT" Operation="IF CC.N != CC.V then PC &lt;= PC + IMM" Desc="Long Branch If Less Than Zero" />
    <Mnemonic Mnem="LBMI" Operation="IF CC.N != 0 then PC &lt;= PC + IMM" Desc="Long Branch If Minus" />
    <Mnemonic Mnem="LBNE" Operation="IF CC.Z = 0 then PC &lt;= PC + IMM" Desc="Long Branch If Not Equal to Zero" />
    <Mnemonic Mnem="LBPL" Operation="IF CC.N = 0 then PC &lt;= PC + IMM" Desc="Long Branch If Plus" />
    <Mnemonic Mnem="LBRA" Operation="PC &lt;= PC + IMM" Desc="Long Branch Always" />
    <Mnemonic Mnem="LBRN" Operation="---" Desc="Long Branch Never" />
    <Mnemonic Mnem="LBSR" Operation="S &lt;= S - 2; (S:S+1) &lt;= PC; PC &lt;= PC + IMM" Desc="Long Branch to Subroutine" />
    <Mnemonic Mnem="LBVC" Operation="IF CC.V = 0 then PC &lt;= PC + IMM" Desc="Long Branch If Overflow Clear" />
    <Mnemonic Mnem="LBVS" Operation="IF CC.V != 0 then PC &lt;= PC + IMM" Desc="Long Branch If Overflow Set" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="LD">
    <MnemonicGroup Mnem="8 Bit" Operation="r &lt;= IMM8|(M)" Desc="Load Data into 8-Bit Accumulator">
      <Mnemonic Mnem="LDA" />
      <Mnemonic Mnem="LDB" />
      <Mnemonic Mnem="LDE" HD6309="True" />
      <Mnemonic Mnem="LDF" HD6309="True" />
    </MnemonicGroup>
    <MnemonicGroup Mnem="16 Bit" Operation="r &lt;= IMM16|(M:M+1)" Desc="Load Data into 16-Bit Register">
      <Mnemonic Mnem="LDD" />
      <Mnemonic Mnem="LDS" />
      <Mnemonic Mnem="LDU" />
      <Mnemonic Mnem="LDW" HD6309="True" />
      <Mnemonic Mnem="LDX" />
      <Mnemonic Mnem="LDY" />
    </MnemonicGroup>
    <Mnemonic Mnem="LDMD" Operation="MD.NM &lt;= IMM.0; MD.FM &lt;= IMM.1" Desc="Load an Immediate Value into the MD Register" />
    <Mnemonic Mnem="LDQ" Operation="Q &lt;= IMM32|(M:M+3)" Desc="Load 32-bit Data into Accumulator Q" />
    <Mnemonic Mnem="LEA" Operation="r &lt;= EA" Desc="Load Effective Address" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="LSL">
    <MnemonicGroup Mnem="8 Bit" Operation="---" Desc="Logical Shift Left of 8-Bit Accumulator or Memory Byte">
      <Mnemonic Mnem="LSL" />
      <Mnemonic Mnem="LSLA" />
      <Mnemonic Mnem="LSLB" />
    </MnemonicGroup>
    <Mnemonic Mnem="LSLD" Operation="---" Desc="Logical Shift Left of Accumulator D" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="LSR">
    <MnemonicGroup Mnem="8 Bit" Operation="---" Desc="Logical Shift Right of 8-Bit Accumulator or Memory Byte">
      <Mnemonic Mnem="LSR" />
      <Mnemonic Mnem="LSRA" />
      <Mnemonic Mnem="LSRB" />
    </MnemonicGroup>
    <MnemonicGroup Mnem="16 Bit" Operation="---" Desc="Logical Shift Right of 16-Bit Accumulator">
      <Mnemonic Mnem="LSRD" HD6309="True" />
      <Mnemonic Mnem="LSRW" HD6309="True" />
    </MnemonicGroup>
  </MnemonicGroup>
  <MnemonicGroup Mnem="MUL">
    <Mnemonic Mnem="MUL" Operation="ACCD &lt;= ACCA * ACCB" Desc="Unsigned Multiply of Accumulator A and Accumulator B" />
    <Mnemonic Mnem="MULD" Operation="ACCQ &lt;= ACCD x IMM16|(M:M+1)" Desc="Signed Multiply of Accumulator D and Memory Word" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="NEG">
    <MnemonicGroup Mnem="accumulator" Operation="r &lt;= 0 - r" Desc="Negation (Twos-Complement) of Accumulator">
      <Mnemonic Mnem="NEGA" />
      <Mnemonic Mnem="NEGB" />
      <Mnemonic Mnem="NEGD" HD6309="True" />
    </MnemonicGroup>
    <Mnemonic Mnem="NEG" Operation="(M) &lt;= 0 - (M)" Desc="Negate (Twos Complement) a Byte in Memory" />
  </MnemonicGroup>
  <Mnemonic Mnem="NOP" Operation="---" Desc="No Operation" />
  <MnemonicGroup Mnem="OR">
    <Mnemonic Mnem="OIM" Operation="(M) &lt;= (M) OR IMM" Desc="Logical OR of Immediate Value with Memory Byte" />
    <MnemonicGroup Mnem="8 Bit" Operation="r &lt;= r OR IMM8|(M)" Desc="Logically OR Accumulator with a Byte from Memory">
      <Mnemonic Mnem="ORA" />
      <Mnemonic Mnem="ORB" />
    </MnemonicGroup>
    <Mnemonic Mnem="ORCC" Operation="CC &lt;= CC OR IMM8" Desc="Logically OR the CC Register with an Immediate Value" />
    <Mnemonic Mnem="ORD" Operation="ACCD &lt;= ACCD OR (M:M+1)" Desc="Logically OR Accumulator D with Word from Memory" />
    <Mnemonic Mnem="ORR" Operation="r1 &lt;= r1 OR r0" Desc="Logically OR Source Register with Destination Register" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="Push">
    <MnemonicGroup Mnem="PSH" Operation="---" Desc="Push Registers onto a Stack">
      <Mnemonic Mnem="PSHS" />
      <Mnemonic Mnem="PSHU" />
    </MnemonicGroup>
    <Mnemonic Mnem="PSHSW" Operation="S &lt;= S - 2; (S:S+1) &lt;= ACCW" Desc="Push Accumulator W onto the Hardware Stack" />
    <Mnemonic Mnem="PSHUW" Operation="U &lt;= U - 2; (U:U+1) &lt;= ACCW" Desc="Push Accumulator W onto the User Stack" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="Pull">
    <MnemonicGroup Mnem="PUL" Operation="---" Desc="Pull Registers from Stack">
      <Mnemonic Mnem="PULS" />
      <Mnemonic Mnem="PULU" />
    </MnemonicGroup>
    <Mnemonic Mnem="PULSW" Operation="ACCW &lt;= (S:S+1); S &lt;= S + 2" Desc="Pull Accumulator W from the Hardware Stack" />
    <Mnemonic Mnem="PULUW" Operation="ACCW &lt;= (U:U+1); U &lt;= U + 2" Desc="Pull Accumulator W from the User Stack" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="ROL">
    <MnemonicGroup Mnem="8 Bit" Operation="---" Desc="Rotate 8-Bit Accumulator or Memory Byte Left through Carry">
      <Mnemonic Mnem="ROL" />
      <Mnemonic Mnem="ROLA" />
      <Mnemonic Mnem="ROLB" />
    </MnemonicGroup>
    <MnemonicGroup Mnem="16 Bit" Operation="---" Desc="Rotate 16-Bit Accumulator Left through Carry">
      <Mnemonic Mnem="ROLD" />
      <Mnemonic Mnem="ROLW" />
    </MnemonicGroup>
  </MnemonicGroup>
  <MnemonicGroup Mnem="ROR">
    <MnemonicGroup Mnem="8 Bit" Operation="---" Desc="Rotate 8-Bit Accumulator or Memory Byte Right through Carry">
      <Mnemonic Mnem="ROR" />
      <Mnemonic Mnem="RORA" />
      <Mnemonic Mnem="RORB" />
    </MnemonicGroup>
    <MnemonicGroup Mnem="16 Bit" Operation="---" Desc="Rotate 16-Bit Accumulator Right through Carry">
      <Mnemonic Mnem="RORD" />
      <Mnemonic Mnem="RORW" />
    </MnemonicGroup>
  </MnemonicGroup>
  <MnemonicGroup Mnem="Return">
    <Mnemonic Mnem="RTI" Operation="---" Desc="Return from Interrupt" />
    <Mnemonic Mnem="RTS" Operation="PC &lt;= (S:S+1); S &lt;= S + 2" Desc="Return from Subroutine" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="SBC">
    <MnemonicGroup Mnem="8 Bit" Operation="r &lt;= r - IMM8|(M) - C" Desc="Subtract Memory Byte and Carry from Accumulator A or B">
      <Mnemonic Mnem="SBCA" />
      <Mnemonic Mnem="SBCB" />
    </MnemonicGroup>
    <Mnemonic Mnem="SBCD" Operation="ACCD &lt;= ACCD - IMM16|(M:M+1) - C" Desc="Subtract Memory Word and Carry from Accumulator D" />
    <Mnemonic Mnem="SBCR" Operation="r1 &lt;= r1 - r0 - C" Desc="Subtract Source Register and Carry from Destination Register" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="SEX">
    <Mnemonic Mnem="SEX" Operation="---" Desc="Sign Extend the 8-bit Value in B to a 16-bit Value in D" />
    <Mnemonic Mnem="SEXW" Operation="---" Desc="Sign Extend a 16-bit Value in W to a 32-bit Value in Q" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="ST">
    <MnemonicGroup Mnem="8 Bit" Operation="(M) &lt;= r" Desc="Store 8-Bit Accumulator to Memory">
      <Mnemonic Mnem="STA" />
      <Mnemonic Mnem="STB" />
      <Mnemonic Mnem="STE" HD6309="True" />
      <Mnemonic Mnem="STF" HD6309="True" />
    </MnemonicGroup>
    <MnemonicGroup Mnem="16 Bit" Operation="(M:M+1) &lt;= r" Desc="Store 16-Bit Register to Memory">
      <Mnemonic Mnem="STD" />
      <Mnemonic Mnem="STS" />
      <Mnemonic Mnem="STU" />
      <Mnemonic Mnem="STW" HD6309="True" />
      <Mnemonic Mnem="STX" />
      <Mnemonic Mnem="STY" />
    </MnemonicGroup>
    <Mnemonic Mnem="STQ" Operation="(M:M+3) &lt;= Q" Desc="Store Contents of Accumulator Q to Memory" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="SUB" Desc="Subtract from value">
    <MnemonicGroup Mnem="8 Bit" Operation="r &lt;= r - IMM8|(M)" Desc="Subtract from value in 8-Bit Accumulator">
      <Mnemonic Mnem="SUBA" />
      <Mnemonic Mnem="SUBB" />
      <Mnemonic Mnem="SUBE" HD6309="True" />
      <Mnemonic Mnem="SUBF" HD6309="True" />
    </MnemonicGroup>
    <MnemonicGroup Mnem="16 Bit" Operation="r &lt;= r - IMM16|(M:M+1)" Desc="Subtract from value in 16-Bit Accumulator">
      <Mnemonic Mnem="SUBD" />
      <Mnemonic Mnem="SUBW" HD6309="True" />
    </MnemonicGroup>
    <Mnemonic Mnem="SUBR" Operation="r1 &lt;= r1 - r0" Desc="Subtract Source Register from Destination Register" />
  </MnemonicGroup>
  <Mnemonic Mnem="SWI" Operation="---" Desc="Software Interrupt" />
  <Mnemonic Mnem="SYNC" Operation="---" Desc="Synchronize with Interrupt" />
  <MnemonicGroup Mnem="Transfer" Desc="Transfer Memory or Register">
    <Mnemonic Mnem="TFM" Operation="---" Desc="Transfer Memory" />
    <Mnemonic Mnem="TFR" Operation="r0 =&gt; r1" Desc="Transfer Register to Register" />
  </MnemonicGroup>
  <MnemonicGroup Mnem="TST" Desc="Test Value">
    <MnemonicGroup Mnem="accumulator" Operation="TEMP &lt;= r" Desc="Test Value in Accumulator">
      <Mnemonic Mnem="TSTA" />
      <Mnemonic Mnem="TSTB" />
      <Mnemonic Mnem="TSTD" HD6309="True" />
      <Mnemonic Mnem="TSTE" HD6309="True" />
      <Mnemonic Mnem="TSTF" HD6309="True" />
      <Mnemonic Mnem="TSTW" HD6309="True" />
    </MnemonicGroup>
    <Mnemonic Mnem="TST" Operation="TEMP &lt;= (M)" Desc="Test Value in Memory Byte" />
  </MnemonicGroup>
  <OpCode Op="00" Mnem="NEG" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="01" Mnem="OIM" Mode="Direct" NBytes="3" NCycles="6" HD6309="True" />
  <OpCode Op="02" Mnem="AIM" Mode="Direct" NBytes="3" NCycles="6" HD6309="True" />
  <OpCode Op="03" Mnem="COM" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="04" Mnem="LSR" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="05" Mnem="EIM" Mode="Direct" NBytes="3" NCycles="6" HD6309="True" />
  <OpCode Op="06" Mnem="ROR" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="07" Mnem="ASR" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="08" Mnem="LSL" AltMnem="ASL" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="09" Mnem="ROL" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="0A" Mnem="DEC" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="0B" Mnem="TIM" Mode="Direct" NCycles="6" HD6309="True" />
  <OpCode Op="0C" Mnem="INC" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="0D" Mnem="TST" Mode="Direct" NBytes="2" NCycles="6" NHCycles="4" />
  <OpCode Op="0E" Mnem="JMP" Mode="Direct" NBytes="2" NCycles="3" NHCycles="2" />
  <OpCode Op="0F" Mnem="CLR" Mode="Direct" NBytes="2" NCycles="6" NHCycles="5" />
  <OpCode Op="10" Mnem="(PREBYTE)" />
  <OpCode Op="11" Mnem="(PREBYTE)" />
  <OpCode Op="12" Mnem="NOP" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="13" Mnem="SYNC" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="14" Mnem="SEXW" Mode="Inherent" NBytes="1" NCycles="4" HD6309="True" />
  <OpCode Op="15" Mnem="*" />
  <OpCode Op="16" Mnem="LBRA" Mode="Relative" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="17" Mnem="LBSR" Mode="Relative" NBytes="3" NCycles="9" NHCycles="7" />
  <OpCode Op="18" Mnem="*" />
  <OpCode Op="19" Mnem="DAA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="1A" Mnem="ORCC" Mode="Immediate" NBytes="2" NCycles="3" NHCycles="2" />
  <OpCode Op="1B" Mnem="*" />
  <OpCode Op="1C" Mnem="ANDCC" Mode="Immediate" NBytes="2" NCycles="3" />
  <OpCode Op="1D" Mnem="SEX" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="1E" Mnem="EXG" Mode="Immediate" NBytes="2" NCycles="8" NHCycles="5" />
  <OpCode Op="1F" Mnem="TFR" Mode="Immediate" NBytes="2" NCycles="6" NHCycles="4" />
  <OpCode Op="20" Mnem="BRA" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="21" Mnem="BRN" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="22" Mnem="BHI" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="23" Mnem="BLS" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="24" Mnem="BCC" AltMnem="BHS" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="25" Mnem="BCS" AltMnem="BLO" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="26" Mnem="BNE" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="27" Mnem="BEQ" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="28" Mnem="BVC" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="29" Mnem="BVS" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="2A" Mnem="BPL" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="2B" Mnem="BMI" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="2C" Mnem="BGE" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="2D" Mnem="BLT" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="2E" Mnem="BGT" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="2F" Mnem="BLE" Mode="Relative" NBytes="2" NCycles="3" />
  <OpCode Op="30" Mnem="LEAX" Mode="Indexed" NBytes="2" NCycles="4" CyclesPlus="True" />
  <OpCode Op="31" Mnem="LEAY" Mode="Indexed" NBytes="2" NCycles="4" CyclesPlus="True" />
  <OpCode Op="32" Mnem="LEAS" Mode="Indexed" NBytes="2" NCycles="4" CyclesPlus="True" />
  <OpCode Op="33" Mnem="LEAU" Mode="Indexed" NBytes="2" NCycles="4" CyclesPlus="True" />
  <OpCode Op="34" Mnem="PSHS" Mode="Immediate" NBytes="2" NCycles="5" CyclesPlus="True" NHCycles="4" />
  <OpCode Op="35" Mnem="PULS" Mode="Immediate" NBytes="2" NCycles="5" CyclesPlus="True" NHCycles="4" />
  <OpCode Op="36" Mnem="PSHU" Mode="Immediate" NBytes="2" NCycles="5" CyclesPlus="True" NHCycles="4" />
  <OpCode Op="37" Mnem="PULU" Mode="Immediate" NBytes="2" NCycles="5" CyclesPlus="True" NHCycles="4" />
  <OpCode Op="38" Mnem="*" />
  <OpCode Op="39" Mnem="RTS" Mode="Inherent" NBytes="1" NCycles="5" NHCycles="1" />
  <OpCode Op="3A" Mnem="ABX" Mode="Inherent" NBytes="1" NCycles="3" NHCycles="1" />
  <OpCode Op="3B" Mnem="RTI" Mode="Inherent" NBytes="1" NCycles="15" NHCycles="17" />
  <OpCode Op="3C" Mnem="CWAI" Mode="Immediate" NBytes="2" NCycles="2" NHCycles="20" />
  <OpCode Op="3D" Mnem="MUL" Mode="Inherent" NBytes="1" NCycles="1" NHCycles="10" />
  <OpCode Op="3E" Mnem="*" />
  <OpCode Op="3F" Mnem="SWI" Mode="Inherent" NBytes="1" NCycles="9" NHCycles="21" />
  <OpCode Op="40" Mnem="NEGA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="41" Mnem="*" />
  <OpCode Op="42" Mnem="*" />
  <OpCode Op="43" Mnem="COMA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="44" Mnem="LSRA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="45" Mnem="*" />
  <OpCode Op="46" Mnem="RORA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="47" Mnem="ASRA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="48" Mnem="LSLA" AltMnem="ASLA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="49" Mnem="ROLA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="4A" Mnem="DECA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="4B" Mnem="*" />
  <OpCode Op="4C" Mnem="INCA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="4D" Mnem="TSTA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="4E" Mnem="*" />
  <OpCode Op="4F" Mnem="CLRA" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="50" Mnem="NEGB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="51" Mnem="*" />
  <OpCode Op="52" Mnem="*" />
  <OpCode Op="53" Mnem="COMB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="54" Mnem="LSRB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="55" Mnem="*" />
  <OpCode Op="56" Mnem="RORB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="57" Mnem="ASRB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="58" Mnem="LSLB" AltMnem="ASLB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="59" Mnem="ROLB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="5A" Mnem="DECB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="5B" Mnem="*" />
  <OpCode Op="5C" Mnem="INCB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="5D" Mnem="TSTB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="5E" Mnem="*" />
  <OpCode Op="5F" Mnem="CLRB" Mode="Inherent" NBytes="1" NCycles="2" NHCycles="1" />
  <OpCode Op="60" Mnem="NEG" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="61" Mnem="OIM" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="6" CyclesPlus="True" HD6309="True" />
  <OpCode Op="62" Mnem="AIM" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" HD6309="True" />
  <OpCode Op="63" Mnem="COM" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="64" Mnem="LSR" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="65" Mnem="EIM" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" HD6309="True" />
  <OpCode Op="66" Mnem="ROR" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="67" Mnem="ASR" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="68" Mnem="LSL" AltMnem="ASL" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="69" Mnem="ROL" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="6A" Mnem="DEC" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="6B" Mnem="TIM" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" HD6309="True" />
  <OpCode Op="6C" Mnem="INC" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="6D" Mnem="TST" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" NHCycles="5" />
  <OpCode Op="6E" Mnem="JMP" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="3" CyclesPlus="True" />
  <OpCode Op="6F" Mnem="CLR" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="70" Mnem="NEG" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="71" Mnem="OIM" Mode="Extended" NBytes="4" NCycles="7" HD6309="True" />
  <OpCode Op="72" Mnem="AIM" Mode="Extended" NBytes="4" NCycles="7" HD6309="True" />
  <OpCode Op="73" Mnem="COM" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="74" Mnem="LSR" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="75" Mnem="EIM" Mode="Extended" NBytes="4" NCycles="7" HD6309="True" />
  <OpCode Op="76" Mnem="ROR" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="77" Mnem="ASR" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="78" Mnem="LSL" AltMnem="ASL" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="79" Mnem="ROL" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="7A" Mnem="DEC" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="7B" Mnem="TIM" Mode="Extended" NBytes="4" NCycles="7" HD6309="True" />
  <OpCode Op="7C" Mnem="INC" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="7D" Mnem="TST" Mode="Extended" NBytes="3" NCycles="7" NHCycles="5" />
  <OpCode Op="7E" Mnem="JMP" Mode="Extended" NBytes="3" NCycles="4" NHCycles="3" />
  <OpCode Op="7F" Mnem="CLR" Mode="Extended" NBytes="3" NCycles="7" NHCycles="6" />
  <OpCode Op="80" Mnem="SUBA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="81" Mnem="CMPA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="82" Mnem="SBCA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="83" Mnem="SUBD" Mode="Immediate" NBytes="3" NCycles="4" NHCycles="3" />
  <OpCode Op="84" Mnem="ANDA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="85" Mnem="BITA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="86" Mnem="LDA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="87" Mnem="*" />
  <OpCode Op="88" Mnem="EORA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="89" Mnem="ADCA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="8A" Mnem="ORA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="8B" Mnem="ADDA" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="8C" Mnem="CMPX" Mode="Immediate" NBytes="3" NCycles="4" NHCycles="3" />
  <OpCode Op="8D" Mnem="BSR" Mode="Relative" NBytes="2" NCycles="7" NHCycles="6" />
  <OpCode Op="8E" Mnem="LDX" Mode="Immediate" NBytes="3" NCycles="3" />
  <OpCode Op="8F" Mnem="*" />
  <OpCode Op="90" Mnem="SUBA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="91" Mnem="CMPA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="92" Mnem="SBCA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="93" Mnem="SUBD" Mode="Direct" NBytes="2" NCycles="6" NHCycles="4" />
  <OpCode Op="94" Mnem="ANDA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="95" Mnem="BITA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="96" Mnem="LDA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="97" Mnem="STA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="98" Mnem="EORA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="99" Mnem="ADCA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="9A" Mnem="ORA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="9B" Mnem="ADDA" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="9C" Mnem="CMPX" Mode="Direct" NBytes="2" NCycles="6" NHCycles="4" />
  <OpCode Op="9D" Mnem="JSR" Mode="Direct" NBytes="2" NCycles="7" NHCycles="6" />
  <OpCode Op="9E" Mnem="LDX" Mode="Direct" NBytes="2" NCycles="5" NHCycles="4" />
  <OpCode Op="9F" Mnem="STX" Mode="Direct" NBytes="2" NCycles="5" NHCycles="4" />
  <OpCode Op="A0" Mnem="SUBA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="A1" Mnem="CMPA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="A2" Mnem="SBCA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="A3" Mnem="SUBD" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" NHCycles="5" />
  <OpCode Op="A4" Mnem="ANDA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="A5" Mnem="BITA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="A6" Mnem="LDA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="A7" Mnem="STA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="A8" Mnem="EORA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="A9" Mnem="ADCA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="AA" Mnem="ORA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="AB" Mnem="ADDA" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="AC" Mnem="CMPX" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" NHCycles="5" />
  <OpCode Op="AD" Mnem="JSR" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" />
  <OpCode Op="AE" Mnem="LDX" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="5" CyclesPlus="True" />
  <OpCode Op="AF" Mnem="STX" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="5" CyclesPlus="True" />
  <OpCode Op="B0" Mnem="SUBA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="B1" Mnem="CMPA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="B2" Mnem="SBCA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="B3" Mnem="SUBD" Mode="Extended" NBytes="3" NCycles="7" NHCycles="5" />
  <OpCode Op="B4" Mnem="ANDA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="B5" Mnem="BITA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="B6" Mnem="LDA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="B7" Mnem="STA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="B8" Mnem="EORA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="B9" Mnem="ADCA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="BA" Mnem="ORA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="BB" Mnem="ADDA" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="BC" Mnem="CMPX" Mode="Extended" NBytes="3" NCycles="7" NHCycles="5" />
  <OpCode Op="BD" Mnem="JSR" Mode="Extended" NBytes="3" NCycles="8" NHCycles="7" />
  <OpCode Op="BE" Mnem="LDX" Mode="Extended" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="BF" Mnem="STX" Mode="Extended" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="C0" Mnem="SUBB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="C1" Mnem="CMPB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="C2" Mnem="SBCB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="C3" Mnem="ADDD" Mode="Immediate" NBytes="3" NCycles="4" NHCycles="3" />
  <OpCode Op="C4" Mnem="ANDB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="C5" Mnem="BITB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="C6" Mnem="LDB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="C7" Mnem="*" />
  <OpCode Op="C8" Mnem="EORB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="C9" Mnem="ADCB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="CA" Mnem="ORB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="CB" Mnem="ADDB" Mode="Immediate" NBytes="2" NCycles="2" />
  <OpCode Op="CC" Mnem="LDD" Mode="Immediate" NBytes="3" NCycles="3" />
  <OpCode Op="CD" Mnem="LDQ" Mode="Immediate" NBytes="5" NCycles="5" HD6309="True" />
  <OpCode Op="CE" Mnem="LDU" Mode="Immediate" NBytes="3" NCycles="3" />
  <OpCode Op="CF" Mnem="*" />
  <OpCode Op="D0" Mnem="SUBB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="D1" Mnem="CMPB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="D2" Mnem="SBCB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="D3" Mnem="ADDD" Mode="Direct" NBytes="2" NCycles="6" NHCycles="4" />
  <OpCode Op="D4" Mnem="ANDB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="D5" Mnem="BITB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="D6" Mnem="LDB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="D7" Mnem="STB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="D8" Mnem="EORB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="D9" Mnem="ADCB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="DA" Mnem="ORB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="DB" Mnem="ADDB" Mode="Direct" NBytes="2" NCycles="4" NHCycles="3" />
  <OpCode Op="DC" Mnem="LDD" Mode="Direct" NBytes="2" NCycles="5" NHCycles="4" />
  <OpCode Op="DD" Mnem="STD" Mode="Direct" NBytes="2" NCycles="5" NHCycles="4" />
  <OpCode Op="DE" Mnem="LDU" Mode="Direct" NBytes="2" NCycles="5" NHCycles="4" />
  <OpCode Op="DF" Mnem="STU" Mode="Direct" NBytes="2" NCycles="5" NHCycles="4" />
  <OpCode Op="E0" Mnem="SUBB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="E1" Mnem="CMPB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="E2" Mnem="SBCB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="E3" Mnem="ADDD" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="6" CyclesPlus="True" NHCycles="5" />
  <OpCode Op="E4" Mnem="ANDB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="E5" Mnem="BITB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="E6" Mnem="LDB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="E7" Mnem="STB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="E8" Mnem="EORB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="E9" Mnem="ADCB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="EA" Mnem="ORB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="EB" Mnem="ADDB" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="4" CyclesPlus="True" />
  <OpCode Op="EC" Mnem="LDD" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="5" CyclesPlus="True" />
  <OpCode Op="ED" Mnem="STD" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="5" CyclesPlus="True" />
  <OpCode Op="EE" Mnem="LDU" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="5" CyclesPlus="True" />
  <OpCode Op="EF" Mnem="STU" Mode="Indexed" NBytes="2" BytesPlus="True" NCycles="5" CyclesPlus="True" />
  <OpCode Op="F0" Mnem="SUBB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="F1" Mnem="CMPB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="F2" Mnem="SBCB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="F3" Mnem="ADDD" Mode="Extended" NBytes="3" NCycles="7" NHCycles="5" />
  <OpCode Op="F4" Mnem="ANDB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="F5" Mnem="BITB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="F6" Mnem="LDB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="F7" Mnem="STB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="F8" Mnem="EORB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="F9" Mnem="ADCB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="FA" Mnem="ORB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="FB" Mnem="ADDB" Mode="Extended" NBytes="3" NCycles="5" NHCycles="4" />
  <OpCode Op="FC" Mnem="LDD" Mode="Extended" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="FD" Mnem="STD" Mode="Extended" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="FE" Mnem="LDU" Mode="Extended" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="FF" Mnem="STU" Mode="Extended" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="1021" Mnem="LBRN" Mode="Relative" NBytes="4" />
  <OpCode Op="1022" Mnem="LBHI" Mode="Relative" NBytes="4" />
  <OpCode Op="1023" Mnem="LBLS" Mode="Relative" NBytes="4" />
  <OpCode Op="1024" Mnem="LBCC" AltMnem="LBHS" Mode="Relative" NBytes="4" />
  <OpCode Op="1025" Mnem="LBCS" AltMnem="LBLO" Mode="Relative" NBytes="4" />
  <OpCode Op="1026" Mnem="LBNE" Mode="Relative" NBytes="4" />
  <OpCode Op="1027" Mnem="LBEQ" Mode="Relative" NBytes="4" />
  <OpCode Op="1028" Mnem="LBVC" Mode="Relative" NBytes="4" />
  <OpCode Op="1029" Mnem="LBVS" Mode="Relative" NBytes="4" />
  <OpCode Op="102A" Mnem="LBPL" Mode="Relative" NBytes="4" />
  <OpCode Op="102B" Mnem="LBMI" Mode="Relative" NBytes="4" />
  <OpCode Op="102C" Mnem="LBGE" Mode="Relative" NBytes="4" />
  <OpCode Op="102D" Mnem="LBLT" Mode="Relative" NBytes="4" />
  <OpCode Op="102E" Mnem="LBGT" Mode="Relative" NBytes="4" />
  <OpCode Op="102F" Mnem="LBLE" Mode="Relative" NBytes="4" />
  <OpCode Op="1030" Mnem="ADDR" Mode="Register" NBytes="3" NCycles="4" HD6309="True" />
  <OpCode Op="1031" Mnem="ADCR" Mode="Register" NBytes="3" NCycles="4" HD6309="True" />
  <OpCode Op="1032" Mnem="SUBR" Mode="Register" NBytes="3" NCycles="4" HD6309="True" />
  <OpCode Op="1033" Mnem="SBCR" Mode="Register" NBytes="3" NCycles="4" HD6309="True" />
  <OpCode Op="1034" Mnem="ANDR" Mode="Register" NBytes="3" NCycles="4" HD6309="True" />
  <OpCode Op="1035" Mnem="ORR" Mode="Register" NBytes="3" NCycles="4" HD6309="True" />
  <OpCode Op="1036" Mnem="EORR" Mode="Register" NBytes="3" NCycles="4" HD6309="True" />
  <OpCode Op="1037" Mnem="CMPR" Mode="Register" NBytes="3" NCycles="4" HD6309="True" />
  <OpCode Op="1038" Mnem="PSHSW" Mode="Register" NBytes="2" NCycles="6" HD6309="True" />
  <OpCode Op="1039" Mnem="PULSW" Mode="Register" NBytes="2" NCycles="6" HD6309="True" />
  <OpCode Op="103A" Mnem="PSHUW" Mode="Register" NBytes="2" NCycles="6" HD6309="True" />
  <OpCode Op="103B" Mnem="PULUW" Mode="Register" NBytes="2" NCycles="6" HD6309="True" />
  <OpCode Op="103F" Mnem="SWI2" Mode="Inherent" NBytes="2" NCycles="20" NHCycles="22" />
  <OpCode Op="1040" Mnem="NEGD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1043" Mnem="COMD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1044" Mnem="LSRD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1046" Mnem="RORD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1047" Mnem="ASRD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1048" Mnem="LSLD" AltMnem="ASLD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1049" Mnem="ROLD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="104A" Mnem="DECD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="104C" Mnem="INCD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="104D" Mnem="TSTD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="104F" Mnem="CLRD" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1053" Mnem="COMW" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1054" Mnem="LSRW" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1056" Mnem="RORW" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1059" Mnem="ROLW" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="105A" Mnem="DECW" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="105C" Mnem="INCW" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="105D" Mnem="TSTW" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="105F" Mnem="CLRW" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1080" Mnem="SUBW" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1081" Mnem="CMPW" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1082" Mnem="SBCD" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1083" Mnem="CMPD" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" />
  <OpCode Op="1084" Mnem="ANDD" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1085" Mnem="BITD" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1086" Mnem="LDW" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1088" Mnem="EORD" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1089" Mnem="ADCD" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="108A" Mnem="ORD" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="108B" Mnem="ADDW" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="108C" Mnem="CMPY" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" />
  <OpCode Op="108E" Mnem="LDY" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" />
  <OpCode Op="1090" Mnem="SUBW" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" HD6309="True" />
  <OpCode Op="1091" Mnem="CMPW" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" HD6309="True" />
  <OpCode Op="1092" Mnem="SBCD" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" HD6309="True" />
  <OpCode Op="1093" Mnem="CMPD" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" />
  <OpCode Op="1094" Mnem="ANDD" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" HD6309="True" />
  <OpCode Op="1095" Mnem="BITD" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" HD6309="True" />
  <OpCode Op="1096" Mnem="LDW" Mode="Direct" NBytes="3" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="1097" Mnem="STW" Mode="Direct" NBytes="3" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="1098" Mnem="EORD" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" HD6309="True" />
  <OpCode Op="1099" Mnem="ADCD" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" HD6309="True" />
  <OpCode Op="109A" Mnem="ORD" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" HD6309="True" />
  <OpCode Op="109B" Mnem="ADDW" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" HD6309="True" />
  <OpCode Op="109C" Mnem="CMPY" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" />
  <OpCode Op="109E" Mnem="LDY" Mode="Direct" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="109F" Mnem="STY" Mode="Direct" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="10A0" Mnem="SUBW" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" HD6309="True" />
  <OpCode Op="10A1" Mnem="CMPW" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" HD6309="True" />
  <OpCode Op="10A2" Mnem="SBCD" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" HD6309="True" />
  <OpCode Op="10A3" Mnem="CMPD" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" />
  <OpCode Op="10A4" Mnem="ANDD" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" HD6309="True" />
  <OpCode Op="10A5" Mnem="BITD" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" HD6309="True" />
  <OpCode Op="10A6" Mnem="LDW" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="6" CyclesPlus="True" HD6309="True" />
  <OpCode Op="10A7" Mnem="STW" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="6" CyclesPlus="True" HD6309="True" />
  <OpCode Op="10A8" Mnem="EORD" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" HD6309="True" />
  <OpCode Op="10A9" Mnem="ADCD" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" HD6309="True" />
  <OpCode Op="10AA" Mnem="ORD" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" HD6309="True" />
  <OpCode Op="10AB" Mnem="ADDW" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" HD6309="True" />
  <OpCode Op="10AC" Mnem="CMPY" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" />
  <OpCode Op="10AE" Mnem="LDY" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="6" />
  <OpCode Op="10AF" Mnem="STY" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="6" />
  <OpCode Op="10B0" Mnem="SUBW" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" HD6309="True" />
  <OpCode Op="10B1" Mnem="CMPW" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" HD6309="True" />
  <OpCode Op="10B2" Mnem="SBCD" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" HD6309="True" />
  <OpCode Op="10B3" Mnem="CMPD" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" />
  <OpCode Op="10B4" Mnem="ANDD" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" HD6309="True" />
  <OpCode Op="10B5" Mnem="BITD" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" HD6309="True" />
  <OpCode Op="10B6" Mnem="LDW" Mode="Extended" NBytes="4" NCycles="7" NHCycles="6" HD6309="True" />
  <OpCode Op="10B7" Mnem="STW" Mode="Extended" NBytes="4" NCycles="7" NHCycles="6" HD6309="True" />
  <OpCode Op="10B8" Mnem="EORD" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" HD6309="True" />
  <OpCode Op="10B9" Mnem="ADCD" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" HD6309="True" />
  <OpCode Op="10BA" Mnem="ORD" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" HD6309="True" />
  <OpCode Op="10BB" Mnem="ADDW" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" HD6309="True" />
  <OpCode Op="10BC" Mnem="CMPY" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" />
  <OpCode Op="10BE" Mnem="LDY" Mode="Extended" NBytes="4" NCycles="7" NHCycles="6" />
  <OpCode Op="10BF" Mnem="STY" Mode="Extended" NBytes="4" NCycles="7" NHCycles="6" />
  <OpCode Op="10CE" Mnem="LDS" Mode="Immediate" NBytes="4" NCycles="4" />
  <OpCode Op="10DC" Mnem="LDQ" Mode="Direct" NBytes="3" NCycles="8" NHCycles="7" HD6309="True" />
  <OpCode Op="10DD" Mnem="STQ" Mode="Direct" NBytes="3" NCycles="8" NHCycles="7" HD6309="True" />
  <OpCode Op="10DE" Mnem="LDS" Mode="Direct" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="10DF" Mnem="STS" Mode="Direct" NBytes="3" NCycles="6" NHCycles="5" />
  <OpCode Op="10EC" Mnem="LDQ" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="8" CyclesPlus="True" HD6309="True" />
  <OpCode Op="10ED" Mnem="STQ" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="8" CyclesPlus="True" HD6309="True" />
  <OpCode Op="10EE" Mnem="LDS" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="10EF" Mnem="STS" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="6" CyclesPlus="True" />
  <OpCode Op="10FC" Mnem="LDQ" Mode="Extended" NBytes="4" NCycles="9" NHCycles="8" HD6309="True" />
  <OpCode Op="10FD" Mnem="STQ" Mode="Extended" NBytes="4" NCycles="9" NHCycles="8" HD6309="True" />
  <OpCode Op="10FE" Mnem="LDS" Mode="Extended" NBytes="4" NCycles="7" NHCycles="6" />
  <OpCode Op="10FF" Mnem="STS" Mode="Extended" NBytes="4" NCycles="7" NHCycles="6" />
  <OpCode Op="1130" Mnem="BAND" Mode="Memory" NBytes="4" NCycles="7" NHCycles="6" HD6309="True" />
  <OpCode Op="1131" Mnem="BIAND" Mode="Memory" NBytes="4" NCycles="7" NHCycles="6" HD6309="True" />
  <OpCode Op="1132" Mnem="BOR" Mode="Memory" NBytes="4" NCycles="7" NHCycles="6" HD6309="True" />
  <OpCode Op="1133" Mnem="BIOR" Mode="Memory" NBytes="4" NCycles="7" NHCycles="6" HD6309="True" />
  <OpCode Op="1134" Mnem="BEOR" Mode="Memory" NBytes="4" NCycles="7" NHCycles="6" HD6309="True" />
  <OpCode Op="1135" Mnem="BIEOR" Mode="Memory" NBytes="4" NCycles="7" NHCycles="6" HD6309="True" />
  <OpCode Op="1136" Mnem="LDBT" Mode="Memory" NBytes="4" NCycles="7" NHCycles="6" HD6309="True" />
  <OpCode Op="1137" Mnem="STBT" Mode="Memory" NBytes="4" NCycles="8" NHCycles="7" HD6309="True" />
  <OpCode Op="1138" Mnem="TFM" Mode="TFMRegs1" NBytes="3" HD6309="True" />
  <OpCode Op="1139" Mnem="TFM" Mode="TFMRegs2" NBytes="3" HD6309="True" />
  <OpCode Op="113A" Mnem="TFM" Mode="TFMRegs3" NBytes="3" HD6309="True" />
  <OpCode Op="113B" Mnem="TFM" Mode="TFMRegs4" NBytes="3" HD6309="True" />
  <OpCode Op="113C" Mnem="BITMD" Mode="Immediate" NBytes="3" NCycles="4" HD6309="True" />
  <OpCode Op="113D" Mnem="LDMD" Mode="Immediate" NBytes="5" NCycles="5" HD6309="True" />
  <OpCode Op="113F" Mnem="SWI3" Mode="Inherent" NBytes="2" NCycles="20" />
  <OpCode Op="1143" Mnem="COME" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="114A" Mnem="DECE" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="114C" Mnem="INCE" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="114D" Mnem="TSTE" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="114F" Mnem="CLRE" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1153" Mnem="COMF" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="115A" Mnem="DECF" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="115C" Mnem="INCF" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="115D" Mnem="TSTF" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="115F" Mnem="CLRF" Mode="Inherent" NBytes="2" NCycles="3" NHCycles="2" HD6309="True" />
  <OpCode Op="1180" Mnem="SUBE" Mode="Immediate" NBytes="3" NCycles="3" HD6309="True" />
  <OpCode Op="1181" Mnem="CMPE" Mode="Immediate" NBytes="3" NCycles="3" HD6309="True" />
  <OpCode Op="1183" Mnem="CMPU" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" />
  <OpCode Op="1186" Mnem="LDE" Mode="Immediate" NBytes="3" NCycles="3" HD6309="True" />
  <OpCode Op="118B" Mnem="ADDE" Mode="Immediate" NBytes="3" NCycles="3" HD6309="True" />
  <OpCode Op="118C" Mnem="CMPS" Mode="Immediate" NBytes="4" NCycles="5" NHCycles="4" />
  <OpCode Op="118D" Mnem="DIVD" Mode="Immediate" NBytes="4" NCycles="25" HD6309="True" />
  <OpCode Op="118E" Mnem="DIVQ" Mode="Immediate" NBytes="4" NCycles="36" HD6309="True" />
  <OpCode Op="118F" Mnem="MULD" Mode="Immediate" NBytes="4" NCycles="28" HD6309="True" />
  <OpCode Op="1190" Mnem="SUBE" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1191" Mnem="CMPE" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1193" Mnem="CMPU" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" />
  <OpCode Op="1196" Mnem="LDE" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="1197" Mnem="STE" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="119B" Mnem="ADDE" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="119C" Mnem="CMPS" Mode="Direct" NBytes="3" NCycles="7" NHCycles="5" />
  <OpCode Op="119D" Mnem="DIVD" Mode="Direct" NBytes="3" NCycles="27" NHCycles="26" HD6309="True" />
  <OpCode Op="119E" Mnem="DIVQ" Mode="Direct" NBytes="3" NCycles="36" NHCycles="35" HD6309="True" />
  <OpCode Op="119F" Mnem="MULD" Mode="Direct" NBytes="3" NCycles="30" NHCycles="29" HD6309="True" />
  <OpCode Op="11A0" Mnem="SUBE" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11A1" Mnem="CMPE" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11A3" Mnem="CMPU" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" />
  <OpCode Op="11A6" Mnem="LDE" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11A7" Mnem="STE" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11AB" Mnem="ADDE" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11AC" Mnem="CMPS" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="7" CyclesPlus="True" NHCycles="6" />
  <OpCode Op="11AD" Mnem="DIVD" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="27" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11AE" Mnem="DIVQ" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="36" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11AF" Mnem="MULD" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="30" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11B0" Mnem="SUBE" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="11B1" Mnem="CMPE" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="11B3" Mnem="CMPU" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" />
  <OpCode Op="11B6" Mnem="LDE" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="11B7" Mnem="STE" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="11BB" Mnem="ADDE" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="11BC" Mnem="CMPS" Mode="Extended" NBytes="4" NCycles="8" NHCycles="6" />
  <OpCode Op="11BD" Mnem="DIVD" Mode="Extended" NBytes="4" NCycles="28" NHCycles="27" HD6309="True" />
  <OpCode Op="11BE" Mnem="DIVQ" Mode="Extended" NBytes="4" NCycles="37" NHCycles="36" HD6309="True" />
  <OpCode Op="11BF" Mnem="MULD" Mode="Extended" NBytes="4" NCycles="31" NHCycles="30" HD6309="True" />
  <OpCode Op="11C0" Mnem="SUBF" Mode="Immediate" NBytes="3" NCycles="3" HD6309="True" />
  <OpCode Op="11C1" Mnem="CMPF" Mode="Immediate" NBytes="3" NCycles="3" HD6309="True" />
  <OpCode Op="11C6" Mnem="LDF" Mode="Immediate" NBytes="3" NCycles="3" HD6309="True" />
  <OpCode Op="11CB" Mnem="ADDF" Mode="Immediate" NBytes="3" NCycles="3" HD6309="True" />
  <OpCode Op="11D0" Mnem="SUBF" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="11D1" Mnem="CMPF" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="11D6" Mnem="LDF" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="11D7" Mnem="STF" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="11DB" Mnem="ADDF" Mode="Direct" NBytes="3" NCycles="5" NHCycles="4" HD6309="True" />
  <OpCode Op="11E0" Mnem="SUBF" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11E1" Mnem="CMPF" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11E6" Mnem="LDF" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11E7" Mnem="STF" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11EB" Mnem="ADDF" Mode="Indexed" NBytes="3" BytesPlus="True" NCycles="5" CyclesPlus="True" HD6309="True" />
  <OpCode Op="11F0" Mnem="SUBF" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="11F1" Mnem="CMPF" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="11F6" Mnem="LDF" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="11F7" Mnem="STF" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
  <OpCode Op="11FB" Mnem="ADDF" Mode="Extended" NBytes="4" NCycles="6" NHCycles="5" HD6309="True" />
</MC6x09>