{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654956456422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654956456425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 16:07:35 2022 " "Processing started: Sat Jun 11 16:07:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654956456425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956456425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956456425 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1654956457439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654956457601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1654956457602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file signal_generator_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator_pkg " "Found design unit 1: signal_generator_pkg" {  } { { "signal_generator_pkg.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507795 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 signal_generator_pkg-body " "Found design unit 2: signal_generator_pkg-body" {  } { { "signal_generator_pkg.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_tb-behavior " "Found design unit 1: toplevel_tb-behavior" {  } { { "toplevel_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507814 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_tb " "Found entity 1: toplevel_tb" {  } { { "toplevel_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_tb-a " "Found design unit 1: fsm_tb-a" {  } { { "fsm_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507817 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "fsm_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-top_level " "Found design unit 1: signal_generator-top_level" {  } { { "signal_generator.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507819 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "signal_generator.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector_tb-behavior " "Found design unit 1: edge_detector_tb-behavior" {  } { { "edge_detector_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507821 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_tb " "Found entity 1: edge_detector_tb" {  } { { "edge_detector_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_tb-test " "Found design unit 1: counter_tb-test" {  } { { "counter_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507836 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_tb-behavior " "Found design unit 1: debouncer_tb-behavior" {  } { { "debouncer_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507839 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_tb " "Found entity 1: debouncer_tb" {  } { { "debouncer_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507841 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-a_debouncer " "Found design unit 1: debouncer-a_debouncer" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507844 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-my_edge_detector " "Found design unit 1: edge_detector-my_edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507860 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-a " "Found design unit 1: fsm-a" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507879 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-my_counter " "Found design unit 1: counter-my_counter" {  } { { "counter.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507882 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_fifo-SYN " "Found design unit 1: my_fifo-SYN" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507886 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_fifo " "Found entity 1: my_fifo" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956507886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956507886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654956508368 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fsm_reset toplevel.vhd(27) " "VHDL Signal Declaration warning at toplevel.vhd(27): used explicit default value for signal \"fsm_reset\" because signal was never assigned a value" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1654956508407 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_top " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_top\"" {  } { { "toplevel.vhd" "debouncer_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956508462 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounce_buf debouncer.vhd(46) " "VHDL Process Statement warning at debouncer.vhd(46): signal \"debounce_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654956508465 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_reg debouncer.vhd(51) " "VHDL Process Statement warning at debouncer.vhd(51): signal \"counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654956508465 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounce_buf debouncer.vhd(52) " "VHDL Process Statement warning at debouncer.vhd(52): signal \"debounce_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654956508466 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "debounce_buf debouncer.vhd(44) " "VHDL Process Statement warning at debouncer.vhd(44): inferring latch(es) for signal or variable \"debounce_buf\", which holds its previous value in one or more paths through the process" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654956508467 "|toplevel|debouncer:debouncer_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debounce_buf debouncer.vhd(44) " "Inferred latch for \"debounce_buf\" at debouncer.vhd(44)" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508499 "|toplevel|debouncer:debouncer_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter debouncer:debouncer_top\|counter:my_counter " "Elaborating entity \"counter\" for hierarchy \"debouncer:debouncer_top\|counter:my_counter\"" {  } { { "debouncer.vhd" "my_counter" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956508507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:edge_detector_top " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:edge_detector_top\"" {  } { { "toplevel.vhd" "edge_detector_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956508561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_top " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_top\"" {  } { { "toplevel.vhd" "fsm_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956508567 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state fsm.vhd(86) " "VHDL Process Statement warning at fsm.vhd(86): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654956508595 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_int fsm.vhd(104) " "VHDL Process Statement warning at fsm.vhd(104): signal \"counter_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654956508595 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_int fsm.vhd(106) " "VHDL Process Statement warning at fsm.vhd(106): signal \"counter_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654956508596 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_count fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"reset_count\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654956508598 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654956508598 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_int fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"counter_int\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654956508599 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[0\] fsm.vhd(80) " "Inferred latch for \"counter_int\[0\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508626 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[1\] fsm.vhd(80) " "Inferred latch for \"counter_int\[1\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508627 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[2\] fsm.vhd(80) " "Inferred latch for \"counter_int\[2\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508627 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[3\] fsm.vhd(80) " "Inferred latch for \"counter_int\[3\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508627 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[4\] fsm.vhd(80) " "Inferred latch for \"counter_int\[4\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508627 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[5\] fsm.vhd(80) " "Inferred latch for \"counter_int\[5\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508628 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[6\] fsm.vhd(80) " "Inferred latch for \"counter_int\[6\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508628 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[7\] fsm.vhd(80) " "Inferred latch for \"counter_int\[7\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508628 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[8\] fsm.vhd(80) " "Inferred latch for \"counter_int\[8\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508629 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[9\] fsm.vhd(80) " "Inferred latch for \"counter_int\[9\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508629 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[10\] fsm.vhd(80) " "Inferred latch for \"counter_int\[10\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508629 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[11\] fsm.vhd(80) " "Inferred latch for \"counter_int\[11\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508629 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[12\] fsm.vhd(80) " "Inferred latch for \"counter_int\[12\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508630 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[13\] fsm.vhd(80) " "Inferred latch for \"counter_int\[13\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508630 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[14\] fsm.vhd(80) " "Inferred latch for \"counter_int\[14\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508630 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[15\] fsm.vhd(80) " "Inferred latch for \"counter_int\[15\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508631 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[16\] fsm.vhd(80) " "Inferred latch for \"counter_int\[16\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508631 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[17\] fsm.vhd(80) " "Inferred latch for \"counter_int\[17\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508631 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[18\] fsm.vhd(80) " "Inferred latch for \"counter_int\[18\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508631 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[19\] fsm.vhd(80) " "Inferred latch for \"counter_int\[19\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508632 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[20\] fsm.vhd(80) " "Inferred latch for \"counter_int\[20\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508632 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[21\] fsm.vhd(80) " "Inferred latch for \"counter_int\[21\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508632 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[22\] fsm.vhd(80) " "Inferred latch for \"counter_int\[22\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508632 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[23\] fsm.vhd(80) " "Inferred latch for \"counter_int\[23\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508633 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[24\] fsm.vhd(80) " "Inferred latch for \"counter_int\[24\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508633 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[25\] fsm.vhd(80) " "Inferred latch for \"counter_int\[25\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508633 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[26\] fsm.vhd(80) " "Inferred latch for \"counter_int\[26\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508634 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[27\] fsm.vhd(80) " "Inferred latch for \"counter_int\[27\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508634 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[28\] fsm.vhd(80) " "Inferred latch for \"counter_int\[28\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508634 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[29\] fsm.vhd(80) " "Inferred latch for \"counter_int\[29\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508658 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[30\] fsm.vhd(80) " "Inferred latch for \"counter_int\[30\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508658 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[31\] fsm.vhd(80) " "Inferred latch for \"counter_int\[31\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508659 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State6o fsm.vhd(80) " "Inferred latch for \"next_state.State6o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508659 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State5o fsm.vhd(80) " "Inferred latch for \"next_state.State5o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508659 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State4o fsm.vhd(80) " "Inferred latch for \"next_state.State4o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508659 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State3 fsm.vhd(80) " "Inferred latch for \"next_state.State3\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508660 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State2 fsm.vhd(80) " "Inferred latch for \"next_state.State2\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508660 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State1 fsm.vhd(80) " "Inferred latch for \"next_state.State1\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508660 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State0 fsm.vhd(80) " "Inferred latch for \"next_state.State0\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508661 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_count fsm.vhd(80) " "Inferred latch for \"reset_count\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956508661 "|toplevel|fsm:fsm_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter fsm:fsm_top\|counter:fsm_counter " "Elaborating entity \"counter\" for hierarchy \"fsm:fsm_top\|counter:fsm_counter\"" {  } { { "fsm.vhd" "fsm_counter" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956508707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fifo my_fifo:fifo_top " "Elaborating entity \"my_fifo\" for hierarchy \"my_fifo:fifo_top\"" {  } { { "toplevel.vhd" "fifo_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956508889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_fifo:fifo_top\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\"" {  } { { "my_fifo.vhd" "scfifo_component" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956510704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fifo:fifo_top\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"my_fifo:fifo_top\|scfifo:scfifo_component\"" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956510730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fifo:fifo_top\|scfifo:scfifo_component " "Instantiated megafunction \"my_fifo:fifo_top\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654956510731 ""}  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654956510731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6e31 " "Found entity 1: scfifo_6e31" {  } { { "db/scfifo_6e31.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/scfifo_6e31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956511228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956511228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6e31 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated " "Elaborating entity \"scfifo_6e31\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956511230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_dk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_dk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_dk31 " "Found entity 1: a_dpfifo_dk31" {  } { { "db/a_dpfifo_dk31.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956511264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956511264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_dk31 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo " "Elaborating entity \"a_dpfifo_dk31\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\"" {  } { { "db/scfifo_6e31.tdf" "dpfifo" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/scfifo_6e31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956511266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_i4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_i4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_i4e " "Found entity 1: a_fefifo_i4e" {  } { { "db/a_fefifo_i4e.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_fefifo_i4e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956511351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956511351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_i4e my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state " "Elaborating entity \"a_fefifo_i4e\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\"" {  } { { "db/a_dpfifo_dk31.tdf" "fifo_state" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956511353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2o7 " "Found entity 1: cntr_2o7" {  } { { "db/cntr_2o7.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_2o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956511798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956511798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2o7 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_2o7:count_usedw " "Elaborating entity \"cntr_2o7\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_2o7:count_usedw\"" {  } { { "db/a_fefifo_i4e.tdf" "count_usedw" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_fefifo_i4e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956511799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdm1 " "Found entity 1: altsyncram_fdm1" {  } { { "db/altsyncram_fdm1.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/altsyncram_fdm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956512128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956512128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdm1 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram " "Elaborating entity \"altsyncram_fdm1\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram\"" {  } { { "db/a_dpfifo_dk31.tdf" "FIFOram" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956512129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mnb " "Found entity 1: cntr_mnb" {  } { { "db/cntr_mnb.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_mnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956512428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956512428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mnb my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|cntr_mnb:rd_ptr_count " "Elaborating entity \"cntr_mnb\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|cntr_mnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_dk31.tdf" "rd_ptr_count" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956512429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_top " "Elaborating entity \"counter\" for hierarchy \"counter:counter_top\"" {  } { { "toplevel.vhd" "counter_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956512451 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1654956512645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n124 " "Found entity 1: altsyncram_n124" {  } { { "db/altsyncram_n124.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/altsyncram_n124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956516260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956516260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lsc " "Found entity 1: mux_lsc" {  } { { "db/mux_lsc.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/mux_lsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956516849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956516849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956517210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956517210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jei " "Found entity 1: cntr_jei" {  } { { "db/cntr_jei.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_jei.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956517729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956517729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6j " "Found entity 1: cntr_b6j" {  } { { "db/cntr_b6j.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_b6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956518072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956518072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7gi " "Found entity 1: cntr_7gi" {  } { { "db/cntr_7gi.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_7gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956518489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956518489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jgc " "Found entity 1: cmpr_jgc" {  } { { "db/cmpr_jgc.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cmpr_jgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956518771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956518771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956519112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956519112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956519416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956519416 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956521087 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654956521738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.11.16:08:54 Progress: Loading sld8fa33ed8/alt_sld_fab_wrapper_hw.tcl " "2022.06.11.16:08:54 Progress: Loading sld8fa33ed8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956534982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956542891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956543572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956549665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956550599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956551512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956552406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956552433 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956552433 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654956553239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8fa33ed8/alt_sld_fab.v" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956554249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956554249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956554737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956554737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956554741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956554741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956555273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956555273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956555988 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956555988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956555988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654956556440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956556440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State3_435 " "Latch fsm:fsm_top\|next_state.State3_435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State2 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State2" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654956562051 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654956562051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|reset_count " "Latch fsm:fsm_top\|reset_count has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State1 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State1" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654956562052 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654956562052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State1_455 " "Latch fsm:fsm_top\|next_state.State1_455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State0 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654956562052 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654956562052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956562998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654956564616 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1654956570411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654956570584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654956570584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "754 " "Implemented 754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654956571206 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654956571206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "731 " "Implemented 731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654956571206 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654956571206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654956571206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1123 " "Peak virtual memory: 1123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654956571248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 16:09:31 2022 " "Processing ended: Sat Jun 11 16:09:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654956571248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654956571248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654956571248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654956571248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654956575725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654956575726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 16:09:34 2022 " "Processing started: Sat Jun 11 16:09:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654956575726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1654956575726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1654956575726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1654956576216 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956576834 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956577116 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956577400 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1654956577874 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1654956577943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654956578378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956578378 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1654956579234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "754 " "Implemented 754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654956579536 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654956579536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "731 " "Implemented 731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654956579536 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654956579536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1654956579536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 2 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1185 " "Peak virtual memory: 1185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654956580125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 16:09:40 2022 " "Processing ended: Sat Jun 11 16:09:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654956580125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654956580125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654956580125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1654956580125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654956586239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654956586240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 16:09:43 2022 " "Processing started: Sat Jun 11 16:09:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654956586240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654956586240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654956586241 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654956586798 ""}
{ "Info" "0" "" "Project  = sheet6_problem1" {  } {  } 0 0 "Project  = sheet6_problem1" 0 0 "Fitter" 0 0 1654956586823 ""}
{ "Info" "0" "" "Revision = sheet6_problem1" {  } {  } 0 0 "Revision = sheet6_problem1" 0 0 "Fitter" 0 0 1654956586823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654956587747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1654956587748 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sheet6_problem1 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"sheet6_problem1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654956587885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654956588199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654956588199 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654956590026 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654956590041 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654956590727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654956590727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654956590727 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654956590727 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 1816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654956590758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 1818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654956590758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 1820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654956590758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 1822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654956590758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 1824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654956590758 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654956590758 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654956590790 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654956591617 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "The Timing Analyzer is analyzing 26 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654956595887 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1654956595893 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1654956595893 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1654956595893 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1654956595893 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sheet6_problem1.sdc " "Synopsys Design Constraints File file not found: 'sheet6_problem1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654956596012 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~2\|combout " "Node \"debouncer_top\|debounce_buf~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956596034 ""} { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~2\|dataa " "Node \"debouncer_top\|debounce_buf~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956596034 ""} { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~0\|datac " "Node \"debouncer_top\|debounce_buf~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956596034 ""} { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~0\|combout " "Node \"debouncer_top\|debounce_buf~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956596034 ""} { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~2\|datab " "Node \"debouncer_top\|debounce_buf~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956596034 ""}  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1654956596034 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK12M " "Node: CLK12M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_top\|counter_reg\[25\] CLK12M " "Register counter:counter_top\|counter_reg\[25\] is being clocked by CLK12M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956596056 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654956596056 "|toplevel|CLK12M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detector:edge_detector_top\|input_buffer\[0\] " "Node: edge_detector:edge_detector_top\|input_buffer\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch fsm:fsm_top\|next_state.State6o_405 edge_detector:edge_detector_top\|input_buffer\[0\] " "Latch fsm:fsm_top\|next_state.State6o_405 is being clocked by edge_detector:edge_detector_top\|input_buffer\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956596056 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654956596056 "|toplevel|edge_detector:edge_detector_top|input_buffer[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm:fsm_top\|current_state.State3 " "Node: fsm:fsm_top\|current_state.State3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch fsm:fsm_top\|counter_int\[25\] fsm:fsm_top\|current_state.State3 " "Latch fsm:fsm_top\|counter_int\[25\] is being clocked by fsm:fsm_top\|current_state.State3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956596057 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654956596057 "|toplevel|fsm:fsm_top|current_state.State3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1654956596104 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1654956596104 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1654956596104 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1654956596214 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654956596215 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654956596215 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654956596215 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1654956596215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK12M~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK12M~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654956597645 ""}  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 1803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654956597645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654956597645 ""}  } { { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654956597645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:fsm_top\|current_state.State3  " "Automatically promoted node fsm:fsm_top\|current_state.State3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654956597645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|Selector3~0 " "Destination node fsm:fsm_top\|Selector3~0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654956597645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|Selector2~0 " "Destination node fsm:fsm_top\|Selector2~0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654956597645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654956597645 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654956597645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:fsm_top\|Selector1~0  " "Automatically promoted node fsm:fsm_top\|Selector1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654956597645 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654956597645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:fsm_top\|current_state.State4o  " "Automatically promoted node fsm:fsm_top\|current_state.State4o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654956597646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|WideOr1~0 " "Destination node fsm:fsm_top\|WideOr1~0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654956597646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 1272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654956597646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[1\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[1\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 1268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654956597646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654956597646 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 0 0 } } { "/opt/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fsm:fsm_top\|current_state.State4o" } } } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654956597646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:fsm_top\|reset_count  " "Automatically promoted node fsm:fsm_top\|reset_count " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654956597647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:fsm_top\|reset_count " "Destination node fsm:fsm_top\|reset_count" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654956597647 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654956597647 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654956597647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:debouncer_top\|reset_count  " "Automatically promoted node debouncer:debouncer_top\|reset_count " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654956597647 ""}  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654956597647 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654956599457 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654956599520 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654956599521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654956599568 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654956599613 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654956599661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654956599662 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654956599695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654956600123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654956600136 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654956600136 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654956600936 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654956600954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654956606678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654956608243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654956608406 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654956610734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654956610735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654956612979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654956619847 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654956619847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654956620696 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1654956620696 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654956620696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654956620697 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.28 " "Total time spent on timing analysis during the Fitter is 2.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654956621475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654956621665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654956623751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654956623753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654956626118 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654956628956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1269 " "Peak virtual memory: 1269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654956633322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 16:10:33 2022 " "Processing ended: Sat Jun 11 16:10:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654956633322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654956633322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654956633322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654956633322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654956639028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654956639030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 16:10:38 2022 " "Processing started: Sat Jun 11 16:10:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654956639030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654956639030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654956639030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654956639971 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654956650229 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654956650440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "926 " "Peak virtual memory: 926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654956651298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 16:10:51 2022 " "Processing ended: Sat Jun 11 16:10:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654956651298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654956651298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654956651298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654956651298 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654956652699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654956656491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654956656493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 16:10:55 2022 " "Processing started: Sat Jun 11 16:10:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654956656493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654956656493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sheet6_problem1 -c sheet6_problem1 " "Command: quartus_sta sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654956656493 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654956656985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654956658173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Timing Analyzer" 0 -1 1654956658173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956658345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956658345 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "The Timing Analyzer is analyzing 26 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654956659946 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1654956660033 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1654956660033 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1654956660033 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1654956660033 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sheet6_problem1.sdc " "Synopsys Design Constraints File file not found: 'sheet6_problem1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654956660096 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~2\|combout " "Node \"debouncer_top\|debounce_buf~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956660103 ""} { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~2\|datac " "Node \"debouncer_top\|debounce_buf~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956660103 ""} { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~0\|datac " "Node \"debouncer_top\|debounce_buf~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956660103 ""} { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~0\|combout " "Node \"debouncer_top\|debounce_buf~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956660103 ""} { "Warning" "WSTA_SCC_NODE" "debouncer_top\|debounce_buf~2\|datad " "Node \"debouncer_top\|debounce_buf~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654956660103 ""}  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1654956660103 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK12M " "Node: CLK12M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_top\|counter_reg\[25\] CLK12M " "Register counter:counter_top\|counter_reg\[25\] is being clocked by CLK12M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956660134 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1654956660134 "|toplevel|CLK12M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detector:edge_detector_top\|input_buffer\[0\] " "Node: edge_detector:edge_detector_top\|input_buffer\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch fsm:fsm_top\|next_state.State6o_405 edge_detector:edge_detector_top\|input_buffer\[0\] " "Latch fsm:fsm_top\|next_state.State6o_405 is being clocked by edge_detector:edge_detector_top\|input_buffer\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956660134 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1654956660134 "|toplevel|edge_detector:edge_detector_top|input_buffer[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm:fsm_top\|current_state.State3 " "Node: fsm:fsm_top\|current_state.State3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch fsm:fsm_top\|counter_int\[25\] fsm:fsm_top\|current_state.State3 " "Latch fsm:fsm_top\|counter_int\[25\] is being clocked by fsm:fsm_top\|current_state.State3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956660134 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1654956660134 "|toplevel|fsm:fsm_top|current_state.State3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1654956660177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1654956660177 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1654956660177 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654956660254 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654956660349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.644 " "Worst-case setup slack is 42.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.644               0.000 altera_reserved_tck  " "   42.644               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956660538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956660576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.161 " "Worst-case recovery slack is 97.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.161               0.000 altera_reserved_tck  " "   97.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956660612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.145 " "Worst-case removal slack is 1.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 altera_reserved_tck  " "    1.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956660638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.452 " "Worst-case minimum pulse width slack is 49.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.452               0.000 altera_reserved_tck  " "   49.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956660668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956660668 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.951 ns " "Worst Case Available Settling Time: 340.951 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956660875 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956660875 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654956660875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654956660896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654956661099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654956664056 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK12M " "Node: CLK12M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_top\|counter_reg\[25\] CLK12M " "Register counter:counter_top\|counter_reg\[25\] is being clocked by CLK12M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956664890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1654956664890 "|toplevel|CLK12M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detector:edge_detector_top\|input_buffer\[0\] " "Node: edge_detector:edge_detector_top\|input_buffer\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch fsm:fsm_top\|next_state.State6o_405 edge_detector:edge_detector_top\|input_buffer\[0\] " "Latch fsm:fsm_top\|next_state.State6o_405 is being clocked by edge_detector:edge_detector_top\|input_buffer\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956664891 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1654956664891 "|toplevel|edge_detector:edge_detector_top|input_buffer[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm:fsm_top\|current_state.State3 " "Node: fsm:fsm_top\|current_state.State3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch fsm:fsm_top\|counter_int\[25\] fsm:fsm_top\|current_state.State3 " "Latch fsm:fsm_top\|counter_int\[25\] is being clocked by fsm:fsm_top\|current_state.State3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956664891 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1654956664891 "|toplevel|fsm:fsm_top|current_state.State3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1654956664986 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1654956664986 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1654956664986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.053 " "Worst-case setup slack is 43.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.053               0.000 altera_reserved_tck  " "   43.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956665134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956665169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.338 " "Worst-case recovery slack is 97.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.338               0.000 altera_reserved_tck  " "   97.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956665216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.045 " "Worst-case removal slack is 1.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 altera_reserved_tck  " "    1.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956665233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.311 " "Worst-case minimum pulse width slack is 49.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311               0.000 altera_reserved_tck  " "   49.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956665242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956665242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956665548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956665548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956665548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956665548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.627 ns " "Worst Case Available Settling Time: 341.627 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956665548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956665548 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654956665548 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654956665569 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK12M " "Node: CLK12M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_top\|counter_reg\[25\] CLK12M " "Register counter:counter_top\|counter_reg\[25\] is being clocked by CLK12M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956666446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1654956666446 "|toplevel|CLK12M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "edge_detector:edge_detector_top\|input_buffer\[0\] " "Node: edge_detector:edge_detector_top\|input_buffer\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch fsm:fsm_top\|next_state.State6o_405 edge_detector:edge_detector_top\|input_buffer\[0\] " "Latch fsm:fsm_top\|next_state.State6o_405 is being clocked by edge_detector:edge_detector_top\|input_buffer\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956666446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1654956666446 "|toplevel|edge_detector:edge_detector_top|input_buffer[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fsm:fsm_top\|current_state.State3 " "Node: fsm:fsm_top\|current_state.State3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch fsm:fsm_top\|counter_int\[25\] fsm:fsm_top\|current_state.State3 " "Latch fsm:fsm_top\|counter_int\[25\] is being clocked by fsm:fsm_top\|current_state.State3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654956666446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1654956666446 "|toplevel|fsm:fsm_top|current_state.State3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1654956666521 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1654956666521 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1654956666521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.864 " "Worst-case setup slack is 46.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.864               0.000 altera_reserved_tck  " "   46.864               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956666645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956666709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.688 " "Worst-case recovery slack is 98.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.688               0.000 altera_reserved_tck  " "   98.688               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956666743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.504 " "Worst-case removal slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 altera_reserved_tck  " "    0.504               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956666785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.444 " "Worst-case minimum pulse width slack is 49.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.444               0.000 altera_reserved_tck  " "   49.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654956666833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654956666833 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956667093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956667093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956667093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956667093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.334 ns " "Worst Case Available Settling Time: 346.334 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956667093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654956667093 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654956667093 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654956668846 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654956668847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654956669515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 16:11:09 2022 " "Processing ended: Sat Jun 11 16:11:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654956669515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654956669515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654956669515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654956669515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1654956675134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654956675137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 16:11:14 2022 " "Processing started: Sat Jun 11 16:11:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654956675137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654956675137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654956675137 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "EDA Netlist Writer" 0 -1 1654956676069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654956676812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sheet6_problem1.vo /home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/simulation/modelsim/ simulation " "Generated file sheet6_problem1.vo in folder \"/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654956681889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1150 " "Peak virtual memory: 1150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654956688870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 16:11:28 2022 " "Processing ended: Sat Jun 11 16:11:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654956688870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654956688870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654956688870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654956688870 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654956690080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654956784901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654956784903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 16:13:03 2022 " "Processing started: Sat Jun 11 16:13:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654956784903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1654956784903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp sheet6_problem1 -c sheet6_problem1 --netlist_type=sgate " "Command: quartus_npp sheet6_problem1 -c sheet6_problem1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1654956784903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1654956785560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "910 " "Peak virtual memory: 910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654956785734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 16:13:05 2022 " "Processing ended: Sat Jun 11 16:13:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654956785734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654956785734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654956785734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1654956785734 ""}
