

================================================================
== Vitis HLS Report for 'adpcm_main'
================================================================
* Date:           Fri May 30 21:17:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13404|    13504|  0.107 ms|  0.108 ms|  13405|  13505|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_reset_fu_241   |reset   |       51|       51|  0.408 us|  0.408 us|   51|   51|       no|
        |grp_encode_fu_331  |encode  |      165|      167|  1.320 us|  1.336 us|  165|  167|       no|
        |grp_decode_fu_397  |decode  |       95|       95|  0.760 us|  0.760 us|   95|   95|       no|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- adpcm_main_label12  |     8400|     8500|  168 ~ 170|          -|          -|    50|        no|
        |- adpcm_main_label13  |     4950|     4950|         99|          -|          -|    50|        no|
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      66|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|    54|     1747|    7658|    -|
|Memory               |        0|     -|      352|     367|    0|
|Multiplexer          |        -|     -|        -|    1248|    -|
|Register             |        -|     -|      926|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    54|     3025|    9339|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+----+------+------+-----+
    |      Instance     | Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+--------+---------+----+------+------+-----+
    |grp_decode_fu_397  |decode  |        0|  22|   640|  3389|    0|
    |grp_encode_fu_331  |encode  |        0|  32|  1087|  4114|    0|
    |grp_reset_fu_241   |reset   |        0|   0|    20|   155|    0|
    +-------------------+--------+---------+----+------+------+-----+
    |Total              |        |        0|  54|  1747|  7658|    0|
    +-------------------+--------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |accumc_U           |accumc_RAM_AUTO_1R1W         |        0|  32|  33|    0|    11|   32|     1|          352|
    |accumd_U           |accumc_RAM_AUTO_1R1W         |        0|  32|  33|    0|    11|   32|     1|          352|
    |delay_bpl_U        |delay_bpl_RAM_AUTO_1R1W      |        0|  32|  33|    0|     6|   32|     1|          192|
    |delay_bph_U        |delay_bpl_RAM_AUTO_1R1W      |        0|  32|  33|    0|     6|   32|     1|          192|
    |dec_del_bpl_U      |delay_bpl_RAM_AUTO_1R1W      |        0|  32|  33|    0|     6|   32|     1|          192|
    |dec_del_bph_U      |delay_bpl_RAM_AUTO_1R1W      |        0|  32|  33|    0|     6|   32|     1|          192|
    |delay_dltx_U       |delay_dltx_RAM_AUTO_1R1W     |        0|  16|  17|    0|     6|   16|     1|           96|
    |delay_dhx_U        |delay_dltx_RAM_AUTO_1R1W     |        0|  16|  17|    0|     6|   16|     1|           96|
    |dec_del_dltx_U     |delay_dltx_RAM_AUTO_1R1W     |        0|  16|  17|    0|     6|   16|     1|           96|
    |dec_del_dhx_U      |delay_dltx_RAM_AUTO_1R1W     |        0|  16|  17|    0|     6|   16|     1|           96|
    |h_U                |h_ROM_AUTO_1R                |        0|  16|  17|    0|    24|   15|     1|          360|
    |ilb_table_U        |ilb_table_ROM_AUTO_1R        |        0|  16|  17|    0|    32|   12|     1|          384|
    |qq4_code4_table_U  |qq4_code4_table_ROM_AUTO_1R  |        0|  16|  17|    0|    16|   16|     1|          256|
    |tqmf_U             |tqmf_RAM_AUTO_1R1W           |        0|  32|  33|    0|    24|   32|     1|          768|
    |wl_code_table_U    |wl_code_table_ROM_AUTO_1R    |        0|  16|  17|    0|    16|   13|     1|          208|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                             |        0| 352| 367|    0|   182|  344|    15|         3832|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln217_fu_476_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln223_fu_534_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln217_fu_470_p2  |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln223_fu_528_p2  |      icmp|   0|  0|  13|           6|           5|
    |or_ln219_fu_495_p2    |        or|   0|  0|   7|           7|           1|
    |or_ln227_fu_577_p2    |        or|   0|  0|   7|           7|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  66|          38|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |accumc_address0           |  14|          3|    4|         12|
    |accumc_ce0                |  14|          3|    1|          3|
    |accumc_d0                 |  14|          3|   32|         96|
    |accumc_we0                |  14|          3|    1|          3|
    |accumd_address0           |  14|          3|    4|         12|
    |accumd_ce0                |  14|          3|    1|          3|
    |accumd_d0                 |  14|          3|   32|         96|
    |accumd_we0                |  14|          3|    1|          3|
    |ah1                       |   9|          2|   16|         32|
    |ah2                       |   9|          2|   15|         30|
    |al1                       |   9|          2|   16|         32|
    |al2                       |   9|          2|   15|         30|
    |ap_NS_fsm                 |  54|         10|    1|         10|
    |dec_ah1                   |   9|          2|   16|         32|
    |dec_ah2                   |   9|          2|   15|         30|
    |dec_al1                   |   9|          2|   16|         32|
    |dec_al2                   |   9|          2|   15|         30|
    |dec_del_bph_address0      |  14|          3|    3|          9|
    |dec_del_bph_ce0           |  14|          3|    1|          3|
    |dec_del_bph_d0            |  14|          3|   32|         96|
    |dec_del_bph_we0           |  14|          3|    1|          3|
    |dec_del_bpl_address0      |  14|          3|    3|          9|
    |dec_del_bpl_ce0           |  14|          3|    1|          3|
    |dec_del_bpl_d0            |  14|          3|   32|         96|
    |dec_del_bpl_we0           |  14|          3|    1|          3|
    |dec_del_dhx_address0      |  14|          3|    3|          9|
    |dec_del_dhx_ce0           |  14|          3|    1|          3|
    |dec_del_dhx_ce1           |   9|          2|    1|          2|
    |dec_del_dhx_d0            |  14|          3|   16|         48|
    |dec_del_dhx_we0           |  14|          3|    1|          3|
    |dec_del_dhx_we1           |   9|          2|    1|          2|
    |dec_del_dltx_address0     |  14|          3|    3|          9|
    |dec_del_dltx_ce0          |  14|          3|    1|          3|
    |dec_del_dltx_ce1          |   9|          2|    1|          2|
    |dec_del_dltx_d0           |  14|          3|   16|         48|
    |dec_del_dltx_we0          |  14|          3|    1|          3|
    |dec_del_dltx_we1          |   9|          2|    1|          2|
    |dec_deth                  |   9|          2|   15|         30|
    |dec_detl                  |   9|          2|   15|         30|
    |dec_nbh                   |   9|          2|   15|         30|
    |dec_nbl                   |   9|          2|   15|         30|
    |dec_ph1                   |   9|          2|   32|         64|
    |dec_ph2                   |   9|          2|   32|         64|
    |dec_plt1                  |   9|          2|   32|         64|
    |dec_plt2                  |   9|          2|   32|         64|
    |dec_rh1                   |   9|          2|   31|         62|
    |dec_rh2                   |   9|          2|   31|         62|
    |dec_rlt1                  |   9|          2|   31|         62|
    |dec_rlt2                  |   9|          2|   31|         62|
    |delay_bph_address0        |  14|          3|    3|          9|
    |delay_bph_ce0             |  14|          3|    1|          3|
    |delay_bph_d0              |  14|          3|   32|         96|
    |delay_bph_we0             |  14|          3|    1|          3|
    |delay_bpl_address0        |  14|          3|    3|          9|
    |delay_bpl_ce0             |  14|          3|    1|          3|
    |delay_bpl_d0              |  14|          3|   32|         96|
    |delay_bpl_we0             |  14|          3|    1|          3|
    |delay_dhx_address0        |  14|          3|    3|          9|
    |delay_dhx_ce0             |  14|          3|    1|          3|
    |delay_dhx_ce1             |   9|          2|    1|          2|
    |delay_dhx_d0              |  14|          3|   16|         48|
    |delay_dhx_we0             |  14|          3|    1|          3|
    |delay_dhx_we1             |   9|          2|    1|          2|
    |delay_dltx_address0       |  14|          3|    3|          9|
    |delay_dltx_ce0            |  14|          3|    1|          3|
    |delay_dltx_ce1            |   9|          2|    1|          2|
    |delay_dltx_d0             |  14|          3|   16|         48|
    |delay_dltx_we0            |  14|          3|    1|          3|
    |delay_dltx_we1            |   9|          2|    1|          2|
    |deth                      |   9|          2|   15|         30|
    |detl                      |   9|          2|   15|         30|
    |encoded_address0          |  14|          3|    6|         18|
    |h_address0                |  14|          3|    5|         15|
    |h_address1                |  14|          3|    5|         15|
    |h_ce0                     |  14|          3|    1|          3|
    |h_ce1                     |  14|          3|    1|          3|
    |i_11_fu_166               |   9|          2|    6|         12|
    |i_fu_162                  |   9|          2|    6|         12|
    |ilb_table_address0        |  14|          3|    5|         15|
    |ilb_table_address1        |  14|          3|    5|         15|
    |ilb_table_ce0             |  14|          3|    1|          3|
    |ilb_table_ce1             |  14|          3|    1|          3|
    |nbh                       |   9|          2|   15|         30|
    |nbl                       |   9|          2|   15|         30|
    |ph1                       |   9|          2|   32|         64|
    |ph2                       |   9|          2|   32|         64|
    |plt1                      |   9|          2|   32|         64|
    |plt2                      |   9|          2|   32|         64|
    |qq4_code4_table_address0  |  14|          3|    4|         12|
    |qq4_code4_table_ce0       |  14|          3|    1|          3|
    |rh1                       |   9|          2|   31|         62|
    |rh2                       |   9|          2|   31|         62|
    |rlt1                      |   9|          2|   31|         62|
    |rlt2                      |   9|          2|   31|         62|
    |tqmf_address0             |  14|          3|    5|         15|
    |tqmf_ce0                  |  14|          3|    1|          3|
    |tqmf_ce1                  |   9|          2|    1|          2|
    |tqmf_d0                   |  14|          3|   32|         96|
    |tqmf_we0                  |  14|          3|    1|          3|
    |tqmf_we1                  |   9|          2|    1|          2|
    |wl_code_table_address0    |  14|          3|    4|         12|
    |wl_code_table_ce0         |  14|          3|    1|          3|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |1248|        269| 1158|       2711|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ah1                             |  16|   0|   16|          0|
    |ah2                             |  15|   0|   15|          0|
    |al1                             |  16|   0|   16|          0|
    |al2                             |  15|   0|   15|          0|
    |ap_CS_fsm                       |   9|   0|    9|          0|
    |dec_ah1                         |  16|   0|   16|          0|
    |dec_ah2                         |  15|   0|   15|          0|
    |dec_al1                         |  16|   0|   16|          0|
    |dec_al2                         |  15|   0|   15|          0|
    |dec_deth                        |  15|   0|   15|          0|
    |dec_detl                        |  15|   0|   15|          0|
    |dec_nbh                         |  15|   0|   15|          0|
    |dec_nbl                         |  15|   0|   15|          0|
    |dec_ph1                         |  32|   0|   32|          0|
    |dec_ph2                         |  32|   0|   32|          0|
    |dec_plt1                        |  32|   0|   32|          0|
    |dec_plt2                        |  32|   0|   32|          0|
    |dec_rh1                         |  31|   0|   31|          0|
    |dec_rh2                         |  31|   0|   31|          0|
    |dec_rlt1                        |  31|   0|   31|          0|
    |dec_rlt2                        |  31|   0|   31|          0|
    |deth                            |  15|   0|   15|          0|
    |detl                            |  15|   0|   15|          0|
    |grp_decode_fu_397_ap_start_reg  |   1|   0|    1|          0|
    |grp_encode_fu_331_ap_start_reg  |   1|   0|    1|          0|
    |grp_reset_fu_241_ap_start_reg   |   1|   0|    1|          0|
    |i_11_fu_166                     |   6|   0|    6|          0|
    |i_18_reg_595                    |   6|   0|    6|          0|
    |i_19_reg_630                    |   6|   0|    6|          0|
    |i_fu_162                        |   6|   0|    6|          0|
    |il                              |   6|   0|    6|          0|
    |in_data_load_1_reg_625          |  32|   0|   32|          0|
    |in_data_load_reg_620            |  32|   0|   32|          0|
    |nbh                             |  15|   0|   15|          0|
    |nbl                             |  15|   0|   15|          0|
    |ph1                             |  32|   0|   32|          0|
    |ph2                             |  32|   0|   32|          0|
    |plt1                            |  32|   0|   32|          0|
    |plt2                            |  32|   0|   32|          0|
    |rh1                             |  31|   0|   31|          0|
    |rh2                             |  31|   0|   31|          0|
    |rlt1                            |  31|   0|   31|          0|
    |rlt2                            |  31|   0|   31|          0|
    |trunc_ln225_reg_643             |   8|   0|    8|          0|
    |xout1                           |  32|   0|   32|          0|
    |xout2                           |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 926|   0|  926|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|in_data_address0  |  out|    7|   ap_memory|       in_data|         array|
|in_data_ce0       |  out|    1|   ap_memory|       in_data|         array|
|in_data_q0        |   in|   32|   ap_memory|       in_data|         array|
|in_data_address1  |  out|    7|   ap_memory|       in_data|         array|
|in_data_ce1       |  out|    1|   ap_memory|       in_data|         array|
|in_data_q1        |   in|   32|   ap_memory|       in_data|         array|
|encoded_address0  |  out|    6|   ap_memory|       encoded|         array|
|encoded_ce0       |  out|    1|   ap_memory|       encoded|         array|
|encoded_we0       |  out|    1|   ap_memory|       encoded|         array|
|encoded_d0        |  out|   32|   ap_memory|       encoded|         array|
|encoded_q0        |   in|   32|   ap_memory|       encoded|         array|
|decoded_address0  |  out|    7|   ap_memory|       decoded|         array|
|decoded_ce0       |  out|    1|   ap_memory|       decoded|         array|
|decoded_we0       |  out|    1|   ap_memory|       decoded|         array|
|decoded_d0        |  out|   32|   ap_memory|       decoded|         array|
|decoded_address1  |  out|    7|   ap_memory|       decoded|         array|
|decoded_ce1       |  out|    1|   ap_memory|       decoded|         array|
|decoded_we1       |  out|    1|   ap_memory|       decoded|         array|
|decoded_d1        |  out|   32|   ap_memory|       decoded|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln214 = call void @reset, i15 %dec_detl, i15 %detl, i15 %dec_deth, i15 %deth, i31 %rlt2, i31 %rlt1, i32 %plt2, i32 %plt1, i15 %al2, i16 %al1, i15 %nbl, i31 %rh2, i31 %rh1, i32 %ph2, i32 %ph1, i15 %ah2, i16 %ah1, i15 %nbh, i31 %dec_rlt2, i31 %dec_rlt1, i32 %dec_plt2, i32 %dec_plt1, i15 %dec_al2, i16 %dec_al1, i15 %dec_nbl, i31 %dec_rh2, i31 %dec_rh1, i32 %dec_ph2, i32 %dec_ph1, i15 %dec_ah2, i16 %dec_ah1, i15 %dec_nbh, i16 %delay_dltx, i16 %delay_dhx, i16 %dec_del_dltx, i16 %dec_del_dhx, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph, i32 %tqmf, i32 %accumc, i32 %accumd" [data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 11 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 0, i6 %i" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 12 'store' 'store_ln212' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln207 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [data/benchmarks/adpcm/adpcm.c:207]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %encoded, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %encoded"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %decoded, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %decoded"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln214 = call void @reset, i15 %dec_detl, i15 %detl, i15 %dec_deth, i15 %deth, i31 %rlt2, i31 %rlt1, i32 %plt2, i32 %plt1, i15 %al2, i16 %al1, i15 %nbl, i31 %rh2, i31 %rh1, i32 %ph2, i32 %ph1, i15 %ah2, i16 %ah1, i15 %nbh, i31 %dec_rlt2, i31 %dec_rlt1, i32 %dec_plt2, i32 %dec_plt1, i15 %dec_al2, i16 %dec_al1, i15 %dec_nbl, i31 %dec_rh2, i31 %dec_rh1, i32 %dec_ph2, i32 %dec_ph1, i15 %dec_ah2, i16 %dec_ah1, i15 %dec_nbh, i16 %delay_dltx, i16 %delay_dhx, i16 %dec_del_dltx, i16 %dec_del_dhx, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph, i32 %tqmf, i32 %accumc, i32 %accumd" [data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 20 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 21 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_18 = load i6 %i" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 22 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.70ns)   --->   "%icmp_ln217 = icmp_eq  i6 %i_18, i6 50" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 23 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln217 = add i6 %i_18, i6 1" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 24 'add' 'add_ln217' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %for.inc.split, void %for.inc18.preheader" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 25 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_18, i1 0" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i7 %shl_ln" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 27 'zext' 'zext_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr i32 %in_data, i64 0, i64 %zext_ln219" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 28 'getelementptr' 'in_data_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.60ns)   --->   "%in_data_load = load i7 %in_data_addr" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 29 'load' 'in_data_load' <Predicate = (!icmp_ln217)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln219 = or i7 %shl_ln, i7 1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 30 'or' 'or_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i7 %or_ln219" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 31 'zext' 'zext_ln219_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%in_data_addr_1 = getelementptr i32 %in_data, i64 0, i64 %zext_ln219_1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 32 'getelementptr' 'in_data_addr_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.60ns)   --->   "%in_data_load_1 = load i7 %in_data_addr_1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 33 'load' 'in_data_load_1' <Predicate = (!icmp_ln217)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 %add_ln217, i6 %i" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 34 'store' 'store_ln212' <Predicate = (!icmp_ln217)> <Delay = 0.38>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 35 'alloca' 'i_11' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 0, i6 %i_11" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 36 'store' 'store_ln212' <Predicate = (icmp_ln217)> <Delay = 0.38>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln223 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 37 'br' 'br_ln223' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.60>
ST_4 : Operation 38 [1/2] (0.60ns)   --->   "%in_data_load = load i7 %in_data_addr" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 38 'load' 'in_data_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 39 [1/2] (0.60ns)   --->   "%in_data_load_1 = load i7 %in_data_addr_1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 39 'load' 'in_data_load_1' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 40 [2/2] (0.00ns)   --->   "%tmp = call i8 @encode, i32 %in_data_load, i32 %in_data_load_1, i32 %tqmf, i15 %h, i32 %delay_bpl, i16 %delay_dltx, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i32 %delay_bph, i16 %delay_dhx, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 40 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i6 %i_18" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 41 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln218 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [data/benchmarks/adpcm/adpcm.c:218]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/adpcm/adpcm.c:220]   --->   Operation 43 'specloopname' 'specloopname_ln220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%tmp = call i8 @encode, i32 %in_data_load, i32 %in_data_load_1, i32 %tqmf, i15 %h, i32 %delay_bpl, i16 %delay_dltx, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i32 %delay_bph, i16 %delay_dhx, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 44 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln219_2 = zext i8 %tmp" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 45 'zext' 'zext_ln219_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%encoded_addr = getelementptr i32 %encoded, i64 0, i64 %zext_ln217" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 46 'getelementptr' 'encoded_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln219 = store i32 %zext_ln219_2, i6 %encoded_addr" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 47 'store' 'store_ln219' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 48 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.09>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%i_19 = load i6 %i_11" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 49 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln223 = icmp_eq  i6 %i_19, i6 50" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 50 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln223 = add i6 %i_19, i6 1" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 51 'add' 'add_ln223' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %for.inc18.split, void %for.end20" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 52 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i6 %i_19" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 53 'zext' 'zext_ln223' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%encoded_addr_1 = getelementptr i32 %encoded, i64 0, i64 %zext_ln223" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 54 'getelementptr' 'encoded_addr_1' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (0.69ns)   --->   "%encoded_load = load i6 %encoded_addr_1" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 55 'load' 'encoded_load' <Predicate = (!icmp_ln223)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 %add_ln223, i6 %i_11" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 56 'store' 'store_ln212' <Predicate = (!icmp_ln223)> <Delay = 0.38>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [data/benchmarks/adpcm/adpcm.c:229]   --->   Operation 57 'ret' 'ret_ln229' <Predicate = (icmp_ln223)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.38>
ST_7 : Operation 58 [1/2] (0.69ns)   --->   "%encoded_load = load i6 %encoded_addr_1" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 58 'load' 'encoded_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i32 %encoded_load" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 59 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (0.68ns)   --->   "%call_ln225 = call void @decode, i8 %trunc_ln225, i32 %dec_del_bpl, i16 %dec_del_dltx, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i32 %dec_del_bph, i16 %dec_del_dhx, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %accumc, i15 %h, i32 %accumd, i32 %xout1, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 60 'call' 'call_ln225' <Predicate = true> <Delay = 0.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln225 = call void @decode, i8 %trunc_ln225, i32 %dec_del_bpl, i16 %dec_del_dltx, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i32 %dec_del_bph, i16 %dec_del_dhx, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %accumc, i15 %h, i32 %accumd, i32 %xout1, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 61 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.60>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln224 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [data/benchmarks/adpcm/adpcm.c:224]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln224' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/adpcm/adpcm.c:228]   --->   Operation 63 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%xout1_load = load i32 %xout1" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 64 'load' 'xout1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_19, i1 0" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 65 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i7 %shl_ln5" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 66 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%decoded_addr = getelementptr i32 %decoded, i64 0, i64 %zext_ln226" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 67 'getelementptr' 'decoded_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.60ns)   --->   "%store_ln226 = store i32 %xout1_load, i7 %decoded_addr" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 68 'store' 'store_ln226' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%xout2_load = load i32 %xout2" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 69 'load' 'xout2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln227 = or i7 %shl_ln5, i7 1" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 70 'or' 'or_ln227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i7 %or_ln227" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 71 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%decoded_addr_1 = getelementptr i32 %decoded, i64 0, i64 %zext_ln227" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 72 'getelementptr' 'decoded_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln227 = store i32 %xout2_load, i7 %decoded_addr_1" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 73 'store' 'store_ln227' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln223 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 74 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ encoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ decoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ dec_detl]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ detl]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_deth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ deth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rlt2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rlt1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ plt2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ plt1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ al2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ al1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ nbl]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rh2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rh1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ph2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ph1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ah2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ah1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ nbh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_rlt2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_rlt1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_plt2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_plt1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_al2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_al1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_nbl]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_rh2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_rh1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_ph2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_ph1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_ah2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_ah1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_nbh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delay_dltx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ delay_dhx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dltx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dhx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ delay_bpl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ delay_bph]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dec_del_bpl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dec_del_bph]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tqmf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ accumc]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ accumd]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ h]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ decis_levl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_pos]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_neg]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ il]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ qq4_code4_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ wl_code_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ilb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ qq6_code6_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xout1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ xout2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0111110000]
store_ln212             (store            ) [ 0000000000]
spectopmodule_ln207     (spectopmodule    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000]
call_ln214              (call             ) [ 0000000000]
br_ln217                (br               ) [ 0000000000]
i_18                    (load             ) [ 0000110000]
icmp_ln217              (icmp             ) [ 0001110000]
add_ln217               (add              ) [ 0000000000]
br_ln217                (br               ) [ 0000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000]
zext_ln219              (zext             ) [ 0000000000]
in_data_addr            (getelementptr    ) [ 0000100000]
or_ln219                (or               ) [ 0000000000]
zext_ln219_1            (zext             ) [ 0000000000]
in_data_addr_1          (getelementptr    ) [ 0000100000]
store_ln212             (store            ) [ 0000000000]
i_11                    (alloca           ) [ 0001111111]
store_ln212             (store            ) [ 0000000000]
br_ln223                (br               ) [ 0000000000]
in_data_load            (load             ) [ 0000010000]
in_data_load_1          (load             ) [ 0000010000]
zext_ln217              (zext             ) [ 0000000000]
speclooptripcount_ln218 (speclooptripcount) [ 0000000000]
specloopname_ln220      (specloopname     ) [ 0000000000]
tmp                     (call             ) [ 0000000000]
zext_ln219_2            (zext             ) [ 0000000000]
encoded_addr            (getelementptr    ) [ 0000000000]
store_ln219             (store            ) [ 0000000000]
br_ln217                (br               ) [ 0000000000]
i_19                    (load             ) [ 0000000111]
icmp_ln223              (icmp             ) [ 0000001111]
add_ln223               (add              ) [ 0000000000]
br_ln223                (br               ) [ 0000000000]
zext_ln223              (zext             ) [ 0000000000]
encoded_addr_1          (getelementptr    ) [ 0000000100]
store_ln212             (store            ) [ 0000000000]
ret_ln229               (ret              ) [ 0000000000]
encoded_load            (load             ) [ 0000000000]
trunc_ln225             (trunc            ) [ 0000000010]
call_ln225              (call             ) [ 0000000000]
speclooptripcount_ln224 (speclooptripcount) [ 0000000000]
specloopname_ln228      (specloopname     ) [ 0000000000]
xout1_load              (load             ) [ 0000000000]
shl_ln5                 (bitconcatenate   ) [ 0000000000]
zext_ln226              (zext             ) [ 0000000000]
decoded_addr            (getelementptr    ) [ 0000000000]
store_ln226             (store            ) [ 0000000000]
xout2_load              (load             ) [ 0000000000]
or_ln227                (or               ) [ 0000000000]
zext_ln227              (zext             ) [ 0000000000]
decoded_addr_1          (getelementptr    ) [ 0000000000]
store_ln227             (store            ) [ 0000000000]
br_ln223                (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="encoded">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoded"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="decoded">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoded"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dec_detl">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_detl"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="detl">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detl"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dec_deth">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_deth"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="deth">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deth"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rlt2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rlt1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="plt2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="plt1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="al2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="al1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="nbl">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbl"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rh2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rh1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ph2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ph1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ah2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ah1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="nbh">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbh"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dec_rlt2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dec_rlt1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dec_plt2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dec_plt1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dec_al2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dec_al1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dec_nbl">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbl"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dec_rh2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dec_rh1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dec_ph2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dec_ph1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dec_ah2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dec_ah1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dec_nbh">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbh"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="delay_dltx">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="delay_dhx">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dec_del_dltx">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dec_del_dhx">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="delay_bpl">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bpl"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="delay_bph">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bph"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dec_del_bpl">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bpl"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dec_del_bph">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bph"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="tqmf">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tqmf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="accumc">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="accumd">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumd"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="h">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="decis_levl">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decis_levl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="quant26bt_pos">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_pos"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="quant26bt_neg">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_neg"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="il">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="il"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="qq4_code4_table">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq4_code4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="wl_code_table">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wl_code_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="ilb_table">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ilb_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="qq6_code6_table">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq6_code6_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="xout1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="xout2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encode"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_11_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_11/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="in_data_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="182" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="183" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
<pin id="185" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_load/3 in_data_load_1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="in_data_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="encoded_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="encoded_addr/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln219/5 encoded_load/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="encoded_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="encoded_addr_1/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="decoded_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="7" slack="0"/>
<pin id="220" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decoded_addr/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="228" dir="0" index="4" bw="7" slack="0"/>
<pin id="229" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="231" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/9 store_ln227/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="decoded_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decoded_addr_1/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_reset_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="15" slack="0"/>
<pin id="244" dir="0" index="2" bw="15" slack="0"/>
<pin id="245" dir="0" index="3" bw="15" slack="0"/>
<pin id="246" dir="0" index="4" bw="15" slack="0"/>
<pin id="247" dir="0" index="5" bw="31" slack="0"/>
<pin id="248" dir="0" index="6" bw="31" slack="0"/>
<pin id="249" dir="0" index="7" bw="32" slack="0"/>
<pin id="250" dir="0" index="8" bw="32" slack="0"/>
<pin id="251" dir="0" index="9" bw="15" slack="0"/>
<pin id="252" dir="0" index="10" bw="16" slack="0"/>
<pin id="253" dir="0" index="11" bw="15" slack="0"/>
<pin id="254" dir="0" index="12" bw="31" slack="0"/>
<pin id="255" dir="0" index="13" bw="31" slack="0"/>
<pin id="256" dir="0" index="14" bw="32" slack="0"/>
<pin id="257" dir="0" index="15" bw="32" slack="0"/>
<pin id="258" dir="0" index="16" bw="15" slack="0"/>
<pin id="259" dir="0" index="17" bw="16" slack="0"/>
<pin id="260" dir="0" index="18" bw="15" slack="0"/>
<pin id="261" dir="0" index="19" bw="31" slack="0"/>
<pin id="262" dir="0" index="20" bw="31" slack="0"/>
<pin id="263" dir="0" index="21" bw="32" slack="0"/>
<pin id="264" dir="0" index="22" bw="32" slack="0"/>
<pin id="265" dir="0" index="23" bw="15" slack="0"/>
<pin id="266" dir="0" index="24" bw="16" slack="0"/>
<pin id="267" dir="0" index="25" bw="15" slack="0"/>
<pin id="268" dir="0" index="26" bw="31" slack="0"/>
<pin id="269" dir="0" index="27" bw="31" slack="0"/>
<pin id="270" dir="0" index="28" bw="32" slack="0"/>
<pin id="271" dir="0" index="29" bw="32" slack="0"/>
<pin id="272" dir="0" index="30" bw="15" slack="0"/>
<pin id="273" dir="0" index="31" bw="16" slack="0"/>
<pin id="274" dir="0" index="32" bw="15" slack="0"/>
<pin id="275" dir="0" index="33" bw="16" slack="0"/>
<pin id="276" dir="0" index="34" bw="16" slack="0"/>
<pin id="277" dir="0" index="35" bw="16" slack="0"/>
<pin id="278" dir="0" index="36" bw="16" slack="0"/>
<pin id="279" dir="0" index="37" bw="32" slack="0"/>
<pin id="280" dir="0" index="38" bw="32" slack="0"/>
<pin id="281" dir="0" index="39" bw="32" slack="0"/>
<pin id="282" dir="0" index="40" bw="32" slack="0"/>
<pin id="283" dir="0" index="41" bw="32" slack="0"/>
<pin id="284" dir="0" index="42" bw="32" slack="0"/>
<pin id="285" dir="0" index="43" bw="32" slack="0"/>
<pin id="286" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_encode_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="0" index="3" bw="32" slack="0"/>
<pin id="336" dir="0" index="4" bw="15" slack="0"/>
<pin id="337" dir="0" index="5" bw="32" slack="0"/>
<pin id="338" dir="0" index="6" bw="16" slack="0"/>
<pin id="339" dir="0" index="7" bw="31" slack="0"/>
<pin id="340" dir="0" index="8" bw="16" slack="0"/>
<pin id="341" dir="0" index="9" bw="31" slack="0"/>
<pin id="342" dir="0" index="10" bw="15" slack="0"/>
<pin id="343" dir="0" index="11" bw="15" slack="0"/>
<pin id="344" dir="0" index="12" bw="15" slack="0"/>
<pin id="345" dir="0" index="13" bw="6" slack="0"/>
<pin id="346" dir="0" index="14" bw="6" slack="0"/>
<pin id="347" dir="0" index="15" bw="6" slack="0"/>
<pin id="348" dir="0" index="16" bw="16" slack="0"/>
<pin id="349" dir="0" index="17" bw="15" slack="0"/>
<pin id="350" dir="0" index="18" bw="13" slack="0"/>
<pin id="351" dir="0" index="19" bw="12" slack="0"/>
<pin id="352" dir="0" index="20" bw="32" slack="0"/>
<pin id="353" dir="0" index="21" bw="32" slack="0"/>
<pin id="354" dir="0" index="22" bw="32" slack="0"/>
<pin id="355" dir="0" index="23" bw="16" slack="0"/>
<pin id="356" dir="0" index="24" bw="31" slack="0"/>
<pin id="357" dir="0" index="25" bw="16" slack="0"/>
<pin id="358" dir="0" index="26" bw="31" slack="0"/>
<pin id="359" dir="0" index="27" bw="15" slack="0"/>
<pin id="360" dir="0" index="28" bw="15" slack="0"/>
<pin id="361" dir="0" index="29" bw="15" slack="0"/>
<pin id="362" dir="0" index="30" bw="32" slack="0"/>
<pin id="363" dir="0" index="31" bw="32" slack="0"/>
<pin id="364" dir="1" index="32" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_decode_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="0" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="32" slack="0"/>
<pin id="401" dir="0" index="3" bw="16" slack="0"/>
<pin id="402" dir="0" index="4" bw="31" slack="0"/>
<pin id="403" dir="0" index="5" bw="16" slack="0"/>
<pin id="404" dir="0" index="6" bw="31" slack="0"/>
<pin id="405" dir="0" index="7" bw="15" slack="0"/>
<pin id="406" dir="0" index="8" bw="15" slack="0"/>
<pin id="407" dir="0" index="9" bw="16" slack="0"/>
<pin id="408" dir="0" index="10" bw="6" slack="0"/>
<pin id="409" dir="0" index="11" bw="16" slack="0"/>
<pin id="410" dir="0" index="12" bw="15" slack="0"/>
<pin id="411" dir="0" index="13" bw="13" slack="0"/>
<pin id="412" dir="0" index="14" bw="12" slack="0"/>
<pin id="413" dir="0" index="15" bw="32" slack="0"/>
<pin id="414" dir="0" index="16" bw="32" slack="0"/>
<pin id="415" dir="0" index="17" bw="32" slack="0"/>
<pin id="416" dir="0" index="18" bw="16" slack="0"/>
<pin id="417" dir="0" index="19" bw="31" slack="0"/>
<pin id="418" dir="0" index="20" bw="16" slack="0"/>
<pin id="419" dir="0" index="21" bw="31" slack="0"/>
<pin id="420" dir="0" index="22" bw="15" slack="0"/>
<pin id="421" dir="0" index="23" bw="15" slack="0"/>
<pin id="422" dir="0" index="24" bw="15" slack="0"/>
<pin id="423" dir="0" index="25" bw="32" slack="0"/>
<pin id="424" dir="0" index="26" bw="32" slack="0"/>
<pin id="425" dir="0" index="27" bw="32" slack="0"/>
<pin id="426" dir="0" index="28" bw="15" slack="0"/>
<pin id="427" dir="0" index="29" bw="32" slack="0"/>
<pin id="428" dir="0" index="30" bw="32" slack="0"/>
<pin id="429" dir="0" index="31" bw="32" slack="0"/>
<pin id="430" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln212_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="6" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln212/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="i_18_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="2"/>
<pin id="469" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_18/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln217_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="0" index="1" bw="6" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln217_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="shl_ln_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="6" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln219_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="or_ln219_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="0" index="1" bw="7" slack="0"/>
<pin id="498" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln219/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln219_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219_1/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln212_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="6" slack="2"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln212/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln212_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln212/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln217_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="2"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln219_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219_2/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="i_19_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_19/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln223_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="0" index="1" bw="6" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln223_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln223_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln212_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="1"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln212/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln225_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln225/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xout1_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout1_load/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="shl_ln5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="6" slack="3"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln226_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln226/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xout2_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout2_load/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln227_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="0"/>
<pin id="579" dir="0" index="1" bw="7" slack="0"/>
<pin id="580" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln227/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln227_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/9 "/>
</bind>
</comp>

<comp id="588" class="1005" name="i_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="0"/>
<pin id="590" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="595" class="1005" name="i_18_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="2"/>
<pin id="597" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="603" class="1005" name="in_data_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="1"/>
<pin id="605" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="in_data_addr_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="1"/>
<pin id="610" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="i_11_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="0"/>
<pin id="615" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="620" class="1005" name="in_data_load_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_load "/>
</bind>
</comp>

<comp id="625" class="1005" name="in_data_load_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_load_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="i_19_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="3"/>
<pin id="632" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="638" class="1005" name="encoded_addr_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="1"/>
<pin id="640" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="encoded_addr_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="trunc_ln225_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln225 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="114" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="114" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="144" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="170" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="144" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="144" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="144" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="144" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="232"><net_src comp="216" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="144" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="287"><net_src comp="116" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="289"><net_src comp="8" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="241" pin=5"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="241" pin=6"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="241" pin=7"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="241" pin=8"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="241" pin=9"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="241" pin=10"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="241" pin=11"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="241" pin=12"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="241" pin=13"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="241" pin=14"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="241" pin=15"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="241" pin=16"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="241" pin=17"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="241" pin=18"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="241" pin=19"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="241" pin=20"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="241" pin=21"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="241" pin=22"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="241" pin=23"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="241" pin=24"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="241" pin=25"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="241" pin=26"/></net>

<net id="314"><net_src comp="58" pin="0"/><net_sink comp="241" pin=27"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="241" pin=28"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="241" pin=29"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="241" pin=30"/></net>

<net id="318"><net_src comp="66" pin="0"/><net_sink comp="241" pin=31"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="241" pin=32"/></net>

<net id="320"><net_src comp="70" pin="0"/><net_sink comp="241" pin=33"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="241" pin=34"/></net>

<net id="322"><net_src comp="74" pin="0"/><net_sink comp="241" pin=35"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="241" pin=36"/></net>

<net id="324"><net_src comp="78" pin="0"/><net_sink comp="241" pin=37"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="241" pin=38"/></net>

<net id="326"><net_src comp="82" pin="0"/><net_sink comp="241" pin=39"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="241" pin=40"/></net>

<net id="328"><net_src comp="86" pin="0"/><net_sink comp="241" pin=41"/></net>

<net id="329"><net_src comp="88" pin="0"/><net_sink comp="241" pin=42"/></net>

<net id="330"><net_src comp="90" pin="0"/><net_sink comp="241" pin=43"/></net>

<net id="365"><net_src comp="148" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="366"><net_src comp="177" pin="7"/><net_sink comp="331" pin=1"/></net>

<net id="367"><net_src comp="177" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="368"><net_src comp="86" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="369"><net_src comp="92" pin="0"/><net_sink comp="331" pin=4"/></net>

<net id="370"><net_src comp="78" pin="0"/><net_sink comp="331" pin=5"/></net>

<net id="371"><net_src comp="70" pin="0"/><net_sink comp="331" pin=6"/></net>

<net id="372"><net_src comp="16" pin="0"/><net_sink comp="331" pin=7"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="331" pin=8"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="331" pin=9"/></net>

<net id="375"><net_src comp="22" pin="0"/><net_sink comp="331" pin=10"/></net>

<net id="376"><net_src comp="8" pin="0"/><net_sink comp="331" pin=11"/></net>

<net id="377"><net_src comp="94" pin="0"/><net_sink comp="331" pin=12"/></net>

<net id="378"><net_src comp="96" pin="0"/><net_sink comp="331" pin=13"/></net>

<net id="379"><net_src comp="98" pin="0"/><net_sink comp="331" pin=14"/></net>

<net id="380"><net_src comp="100" pin="0"/><net_sink comp="331" pin=15"/></net>

<net id="381"><net_src comp="102" pin="0"/><net_sink comp="331" pin=16"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="331" pin=17"/></net>

<net id="383"><net_src comp="104" pin="0"/><net_sink comp="331" pin=18"/></net>

<net id="384"><net_src comp="106" pin="0"/><net_sink comp="331" pin=19"/></net>

<net id="385"><net_src comp="20" pin="0"/><net_sink comp="331" pin=20"/></net>

<net id="386"><net_src comp="18" pin="0"/><net_sink comp="331" pin=21"/></net>

<net id="387"><net_src comp="80" pin="0"/><net_sink comp="331" pin=22"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="331" pin=23"/></net>

<net id="389"><net_src comp="30" pin="0"/><net_sink comp="331" pin=24"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="331" pin=25"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="331" pin=26"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="331" pin=27"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="331" pin=28"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="331" pin=29"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="331" pin=30"/></net>

<net id="396"><net_src comp="32" pin="0"/><net_sink comp="331" pin=31"/></net>

<net id="431"><net_src comp="158" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="433"><net_src comp="74" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="434"><net_src comp="44" pin="0"/><net_sink comp="397" pin=4"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="397" pin=5"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="397" pin=6"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="397" pin=7"/></net>

<net id="438"><net_src comp="6" pin="0"/><net_sink comp="397" pin=8"/></net>

<net id="439"><net_src comp="102" pin="0"/><net_sink comp="397" pin=9"/></net>

<net id="440"><net_src comp="100" pin="0"/><net_sink comp="397" pin=10"/></net>

<net id="441"><net_src comp="108" pin="0"/><net_sink comp="397" pin=11"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="397" pin=12"/></net>

<net id="443"><net_src comp="104" pin="0"/><net_sink comp="397" pin=13"/></net>

<net id="444"><net_src comp="106" pin="0"/><net_sink comp="397" pin=14"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="397" pin=15"/></net>

<net id="446"><net_src comp="46" pin="0"/><net_sink comp="397" pin=16"/></net>

<net id="447"><net_src comp="84" pin="0"/><net_sink comp="397" pin=17"/></net>

<net id="448"><net_src comp="76" pin="0"/><net_sink comp="397" pin=18"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="397" pin=19"/></net>

<net id="450"><net_src comp="66" pin="0"/><net_sink comp="397" pin=20"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="397" pin=21"/></net>

<net id="452"><net_src comp="64" pin="0"/><net_sink comp="397" pin=22"/></net>

<net id="453"><net_src comp="10" pin="0"/><net_sink comp="397" pin=23"/></net>

<net id="454"><net_src comp="68" pin="0"/><net_sink comp="397" pin=24"/></net>

<net id="455"><net_src comp="62" pin="0"/><net_sink comp="397" pin=25"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="397" pin=26"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="397" pin=27"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="397" pin=28"/></net>

<net id="459"><net_src comp="90" pin="0"/><net_sink comp="397" pin=29"/></net>

<net id="460"><net_src comp="110" pin="0"/><net_sink comp="397" pin=30"/></net>

<net id="461"><net_src comp="112" pin="0"/><net_sink comp="397" pin=31"/></net>

<net id="466"><net_src comp="118" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="136" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="467" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="138" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="140" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="467" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="142" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="499"><net_src comp="482" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="146" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="510"><net_src comp="476" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="118" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="523"><net_src comp="331" pin="32"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="136" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="525" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="138" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="525" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="549"><net_src comp="534" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="202" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="558"><net_src comp="110" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="223" pin=4"/></net>

<net id="565"><net_src comp="140" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="142" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="570"><net_src comp="560" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="575"><net_src comp="112" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="581"><net_src comp="560" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="146" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="591"><net_src comp="162" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="598"><net_src comp="467" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="606"><net_src comp="170" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="611"><net_src comp="187" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="616"><net_src comp="166" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="623"><net_src comp="177" pin="7"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="628"><net_src comp="177" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="633"><net_src comp="525" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="641"><net_src comp="208" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="646"><net_src comp="550" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="397" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: encoded | {5 }
	Port: decoded | {9 }
	Port: dec_detl | {1 2 7 8 }
	Port: detl | {1 2 4 5 }
	Port: dec_deth | {1 2 7 8 }
	Port: deth | {1 2 4 5 }
	Port: rlt2 | {1 2 4 5 }
	Port: rlt1 | {1 2 4 5 }
	Port: plt2 | {1 2 4 5 }
	Port: plt1 | {1 2 4 5 }
	Port: al2 | {1 2 4 5 }
	Port: al1 | {1 2 4 5 }
	Port: nbl | {1 2 4 5 }
	Port: rh2 | {1 2 4 5 }
	Port: rh1 | {1 2 4 5 }
	Port: ph2 | {1 2 4 5 }
	Port: ph1 | {1 2 4 5 }
	Port: ah2 | {1 2 4 5 }
	Port: ah1 | {1 2 4 5 }
	Port: nbh | {1 2 4 5 }
	Port: dec_rlt2 | {1 2 7 8 }
	Port: dec_rlt1 | {1 2 7 8 }
	Port: dec_plt2 | {1 2 7 8 }
	Port: dec_plt1 | {1 2 7 8 }
	Port: dec_al2 | {1 2 7 8 }
	Port: dec_al1 | {1 2 7 8 }
	Port: dec_nbl | {1 2 7 8 }
	Port: dec_rh2 | {1 2 7 8 }
	Port: dec_rh1 | {1 2 7 8 }
	Port: dec_ph2 | {1 2 7 8 }
	Port: dec_ph1 | {1 2 7 8 }
	Port: dec_ah2 | {1 2 7 8 }
	Port: dec_ah1 | {1 2 7 8 }
	Port: dec_nbh | {1 2 7 8 }
	Port: delay_dltx | {1 2 4 5 }
	Port: delay_dhx | {1 2 4 5 }
	Port: dec_del_dltx | {1 2 7 8 }
	Port: dec_del_dhx | {1 2 7 8 }
	Port: delay_bpl | {1 2 4 5 }
	Port: delay_bph | {1 2 4 5 }
	Port: dec_del_bpl | {1 2 7 8 }
	Port: dec_del_bph | {1 2 7 8 }
	Port: tqmf | {1 2 4 5 }
	Port: accumc | {1 2 7 8 }
	Port: accumd | {1 2 7 8 }
	Port: il | {4 5 }
	Port: xout1 | {7 8 }
	Port: xout2 | {7 8 }
 - Input state : 
	Port: adpcm_main : in_data | {3 4 }
	Port: adpcm_main : encoded | {6 7 }
	Port: adpcm_main : dec_detl | {7 8 }
	Port: adpcm_main : detl | {4 5 }
	Port: adpcm_main : dec_deth | {7 8 }
	Port: adpcm_main : deth | {4 5 }
	Port: adpcm_main : rlt2 | {4 5 }
	Port: adpcm_main : rlt1 | {4 5 }
	Port: adpcm_main : plt2 | {4 5 }
	Port: adpcm_main : plt1 | {4 5 }
	Port: adpcm_main : al2 | {4 5 }
	Port: adpcm_main : al1 | {4 5 }
	Port: adpcm_main : nbl | {4 5 }
	Port: adpcm_main : rh2 | {4 5 }
	Port: adpcm_main : rh1 | {4 5 }
	Port: adpcm_main : ph2 | {4 5 }
	Port: adpcm_main : ph1 | {4 5 }
	Port: adpcm_main : ah2 | {4 5 }
	Port: adpcm_main : ah1 | {4 5 }
	Port: adpcm_main : nbh | {4 5 }
	Port: adpcm_main : dec_rlt2 | {7 8 }
	Port: adpcm_main : dec_rlt1 | {7 8 }
	Port: adpcm_main : dec_plt2 | {7 8 }
	Port: adpcm_main : dec_plt1 | {7 8 }
	Port: adpcm_main : dec_al2 | {7 8 }
	Port: adpcm_main : dec_al1 | {7 8 }
	Port: adpcm_main : dec_nbl | {7 8 }
	Port: adpcm_main : dec_rh2 | {7 8 }
	Port: adpcm_main : dec_rh1 | {7 8 }
	Port: adpcm_main : dec_ph2 | {7 8 }
	Port: adpcm_main : dec_ph1 | {7 8 }
	Port: adpcm_main : dec_ah2 | {7 8 }
	Port: adpcm_main : dec_ah1 | {7 8 }
	Port: adpcm_main : dec_nbh | {7 8 }
	Port: adpcm_main : delay_dltx | {4 5 }
	Port: adpcm_main : delay_dhx | {4 5 }
	Port: adpcm_main : dec_del_dltx | {7 8 }
	Port: adpcm_main : dec_del_dhx | {7 8 }
	Port: adpcm_main : delay_bpl | {4 5 }
	Port: adpcm_main : delay_bph | {4 5 }
	Port: adpcm_main : dec_del_bpl | {7 8 }
	Port: adpcm_main : dec_del_bph | {7 8 }
	Port: adpcm_main : tqmf | {4 5 }
	Port: adpcm_main : accumc | {7 8 }
	Port: adpcm_main : accumd | {7 8 }
	Port: adpcm_main : h | {4 5 7 8 }
	Port: adpcm_main : decis_levl | {4 5 }
	Port: adpcm_main : quant26bt_pos | {4 5 }
	Port: adpcm_main : quant26bt_neg | {4 5 }
	Port: adpcm_main : il | {7 8 }
	Port: adpcm_main : qq4_code4_table | {4 5 7 8 }
	Port: adpcm_main : wl_code_table | {4 5 7 8 }
	Port: adpcm_main : ilb_table | {4 5 7 8 }
	Port: adpcm_main : qq6_code6_table | {7 8 }
	Port: adpcm_main : xout1 | {9 }
	Port: adpcm_main : xout2 | {9 }
  - Chain level:
	State 1
		store_ln212 : 1
	State 2
	State 3
		icmp_ln217 : 1
		add_ln217 : 1
		br_ln217 : 2
		shl_ln : 1
		zext_ln219 : 2
		in_data_addr : 3
		in_data_load : 4
		or_ln219 : 2
		zext_ln219_1 : 2
		in_data_addr_1 : 3
		in_data_load_1 : 4
		store_ln212 : 2
		store_ln212 : 1
	State 4
		tmp : 1
	State 5
		zext_ln219_2 : 1
		encoded_addr : 1
		store_ln219 : 2
	State 6
		icmp_ln223 : 1
		add_ln223 : 1
		br_ln223 : 2
		zext_ln223 : 1
		encoded_addr_1 : 2
		encoded_load : 3
		store_ln212 : 2
	State 7
		trunc_ln225 : 1
		call_ln225 : 2
	State 8
	State 9
		zext_ln226 : 1
		decoded_addr : 2
		store_ln226 : 3
		or_ln227 : 1
		zext_ln227 : 1
		decoded_addr_1 : 2
		store_ln227 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|
|          |   grp_reset_fu_241  |    0    |    0    |    15   |    88   |
|   call   |  grp_encode_fu_331  |    32   | 16.0531 |   1226  |   3487  |
|          |  grp_decode_fu_397  |    22   | 14.5636 |   695   |   2812  |
|----------|---------------------|---------|---------|---------|---------|
|   icmp   |  icmp_ln217_fu_470  |    0    |    0    |    0    |    13   |
|          |  icmp_ln223_fu_528  |    0    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|---------|
|    add   |   add_ln217_fu_476  |    0    |    0    |    0    |    13   |
|          |   add_ln223_fu_534  |    0    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_482    |    0    |    0    |    0    |    0    |
|          |    shl_ln5_fu_560   |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|          |  zext_ln219_fu_490  |    0    |    0    |    0    |    0    |
|          | zext_ln219_1_fu_501 |    0    |    0    |    0    |    0    |
|          |  zext_ln217_fu_516  |    0    |    0    |    0    |    0    |
|   zext   | zext_ln219_2_fu_520 |    0    |    0    |    0    |    0    |
|          |  zext_ln223_fu_540  |    0    |    0    |    0    |    0    |
|          |  zext_ln226_fu_567  |    0    |    0    |    0    |    0    |
|          |  zext_ln227_fu_583  |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|    or    |   or_ln219_fu_495   |    0    |    0    |    0    |    0    |
|          |   or_ln227_fu_577   |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   trunc  |  trunc_ln225_fu_550 |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   Total  |                     |    54   | 30.6167 |   1936  |   6439  |
|----------|---------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|     accumc    |    0   |   32   |   33   |    0   |
|     accumd    |    0   |   32   |   33   |    0   |
|  dec_del_bph  |    0   |   32   |   33   |    0   |
|  dec_del_bpl  |    0   |   32   |   33   |    0   |
|  dec_del_dhx  |    0   |   16   |   17   |    0   |
|  dec_del_dltx |    0   |   16   |   17   |    0   |
|   decis_levl  |    0   |   16   |   17   |    -   |
|   delay_bph   |    0   |   32   |   33   |    0   |
|   delay_bpl   |    0   |   32   |   33   |    0   |
|   delay_dhx   |    0   |   16   |   17   |    0   |
|   delay_dltx  |    0   |   16   |   17   |    0   |
|       h       |    0   |   16   |   17   |    -   |
|   ilb_table   |    0   |   16   |   17   |    -   |
|qq4_code4_table|    0   |   16   |   17   |    -   |
|qq6_code6_table|    0   |   16   |   17   |    -   |
| quant26bt_neg |    0   |    8   |    9   |    -   |
| quant26bt_pos |    0   |    8   |    9   |    -   |
|      tqmf     |    0   |   32   |   33   |    0   |
| wl_code_table |    0   |   16   |   17   |    -   |
+---------------+--------+--------+--------+--------+
|     Total     |    0   |   400  |   419  |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|encoded_addr_1_reg_638|    6   |
|     i_11_reg_613     |    6   |
|     i_18_reg_595     |    6   |
|     i_19_reg_630     |    6   |
|       i_reg_588      |    6   |
|in_data_addr_1_reg_608|    7   |
| in_data_addr_reg_603 |    7   |
|in_data_load_1_reg_625|   32   |
| in_data_load_reg_620 |   32   |
|  trunc_ln225_reg_643 |    8   |
+----------------------+--------+
|         Total        |   116  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_177 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_202 |  p0  |   3  |   6  |   18   ||    14   |
| grp_encode_fu_331 |  p1  |   2  |  32  |   64   ||    9    |
| grp_encode_fu_331 |  p2  |   2  |  32  |   64   ||    9    |
| grp_decode_fu_397 |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  || 2.35486 ||    59   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   54   |   30   |  1936  |  6439  |    -   |
|   Memory  |    0   |    -   |    -   |   400  |   419  |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   59   |    -   |
|  Register |    -   |    -   |    -   |   116  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   54   |   32   |  2452  |  6917  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
