<stg><name>rgb2bw</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="16">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="2">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="5">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="5" to="3">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %bw_data_stream_0_V, [8 x i8]* @str133, i32 0, i32 0, i32 0, [8 x i8]* @str133) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:1  %empty_118 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_2_V, [8 x i8]* @str130, i32 0, i32 0, i32 0, [8 x i8]* @str130) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:2  %empty_119 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_1_V, [8 x i8]* @str127, i32 0, i32 0, i32 0, [8 x i8]* @str127) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:3  %empty_120 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_0_V, [8 x i8]* @str124, i32 0, i32 0, i32 0, [8 x i8]* @str124) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4  %rgb_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %rgb_cols_V_read) ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="rgb_cols_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:5  %rgb_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %rgb_rows_V_read) ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="rgb_rows_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:6  br label %bb8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb8:0  %t_V_2 = phi i12 [ 0, %entry ], [ %i_V, %bb5 ]  ; <i12> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb8:1  %exitcond4 = icmp eq i12 %t_V_2, %rgb_rows_V_read_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb8:2  %i_V = add i12 %t_V_2, 1                        ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb8:3  br i1 %exitcond4, label %return, label %bb5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb5:0  %t_V = phi i12 [ %j_V, %bb1 ], [ 0, %bb8 ]      ; <i12> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb5:1  %exitcond = icmp eq i12 %t_V, %rgb_cols_V_read_1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb5:2  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5:3  br i1 %exitcond, label %bb8, label %bb1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1:2  %tmp = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_0_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1:3  %tmp_7 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_1_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1:4  %tmp_8 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_2_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="9" op_0_bw="8">
<![CDATA[
bb1:5  %tmp_cast = zext i8 %tmp to i9                  ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="9" op_0_bw="8">
<![CDATA[
bb1:6  %tmp_cast_121 = zext i8 %tmp_7 to i9            ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_cast_121"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="8">
<![CDATA[
bb1:7  %tmp_4_cast = zext i8 %tmp_8 to i10             ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1:8  %tmp_5 = add i9 %tmp_cast_121, %tmp_cast        ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="10" op_0_bw="9">
<![CDATA[
bb1:9  %tmp_5_cast = zext i9 %tmp_5 to i10             ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1:10  %tmp_6 = add i10 %tmp_5_cast, %tmp_4_cast       ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb1:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str77) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str62) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1:11  %not_s = icmp ugt i10 %tmp_6, 249               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="1">
<![CDATA[
bb1:12  %pixel_out_val_0 = sext i1 %not_s to i8         ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val_0"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1:13  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %bw_data_stream_0_V, i8 %pixel_out_val_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb1:14  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str77, i32 %tmp_9) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
bb1:15  br label %bb5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="rgb_rows_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rgb_rows_V_read"/></StgValue>
</port>
<port id="50" name="rgb_cols_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rgb_cols_V_read"/></StgValue>
</port>
<port id="51" name="rgb_data_stream_0_V" dir="0" iftype="4">
<core>FIFO</core><StgValue><ssdm name="rgb_data_stream_0_V"/></StgValue>
</port>
<port id="52" name="rgb_data_stream_1_V" dir="0" iftype="4">
<core>FIFO</core><StgValue><ssdm name="rgb_data_stream_1_V"/></StgValue>
</port>
<port id="53" name="rgb_data_stream_2_V" dir="0" iftype="4">
<core>FIFO</core><StgValue><ssdm name="rgb_data_stream_2_V"/></StgValue>
</port>
<port id="54" name="bw_data_stream_0_V" dir="1" iftype="4">
<core>FIFO</core><StgValue><ssdm name="bw_data_stream_0_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="_ssdm_op_SpecFifo" to="empty" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="bw_data_stream_0_V" to="empty" fromId="54" toId="6">
</dataflow>
<dataflow id="59" from="str133" to="empty" fromId="58" toId="6">
</dataflow>
<dataflow id="61" from="stg_60" to="empty" fromId="60" toId="6">
</dataflow>
<dataflow id="62" from="stg_60" to="empty" fromId="60" toId="6">
</dataflow>
<dataflow id="63" from="stg_60" to="empty" fromId="60" toId="6">
</dataflow>
<dataflow id="64" from="str133" to="empty" fromId="58" toId="6">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecFifo" to="empty_118" fromId="55" toId="7">
</dataflow>
<dataflow id="66" from="rgb_data_stream_2_V" to="empty_118" fromId="53" toId="7">
</dataflow>
<dataflow id="68" from="str130" to="empty_118" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="stg_60" to="empty_118" fromId="60" toId="7">
</dataflow>
<dataflow id="70" from="stg_60" to="empty_118" fromId="60" toId="7">
</dataflow>
<dataflow id="71" from="stg_60" to="empty_118" fromId="60" toId="7">
</dataflow>
<dataflow id="72" from="str130" to="empty_118" fromId="67" toId="7">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecFifo" to="empty_119" fromId="55" toId="8">
</dataflow>
<dataflow id="74" from="rgb_data_stream_1_V" to="empty_119" fromId="52" toId="8">
</dataflow>
<dataflow id="76" from="str127" to="empty_119" fromId="75" toId="8">
</dataflow>
<dataflow id="77" from="stg_60" to="empty_119" fromId="60" toId="8">
</dataflow>
<dataflow id="78" from="stg_60" to="empty_119" fromId="60" toId="8">
</dataflow>
<dataflow id="79" from="stg_60" to="empty_119" fromId="60" toId="8">
</dataflow>
<dataflow id="80" from="str127" to="empty_119" fromId="75" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecFifo" to="empty_120" fromId="55" toId="9">
</dataflow>
<dataflow id="82" from="rgb_data_stream_0_V" to="empty_120" fromId="51" toId="9">
</dataflow>
<dataflow id="84" from="str124" to="empty_120" fromId="83" toId="9">
</dataflow>
<dataflow id="85" from="stg_60" to="empty_120" fromId="60" toId="9">
</dataflow>
<dataflow id="86" from="stg_60" to="empty_120" fromId="60" toId="9">
</dataflow>
<dataflow id="87" from="stg_60" to="empty_120" fromId="60" toId="9">
</dataflow>
<dataflow id="88" from="str124" to="empty_120" fromId="83" toId="9">
</dataflow>
<dataflow id="90" from="_ssdm_op_WireRead.i12" to="rgb_cols_V_read_1" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="rgb_cols_V_read" to="rgb_cols_V_read_1" fromId="50" toId="10">
</dataflow>
<dataflow id="92" from="_ssdm_op_WireRead.i12" to="rgb_rows_V_read_1" fromId="89" toId="11">
</dataflow>
<dataflow id="93" from="rgb_rows_V_read" to="rgb_rows_V_read_1" fromId="49" toId="11">
</dataflow>
<dataflow id="95" from="stg_94" to="t_V_2" fromId="94" toId="13">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="stg_12" to="t_V_2" fromId="12" toId="13">
</dataflow>
<dataflow id="97" from="i_V" to="t_V_2" fromId="15" toId="13">
<BackEdge/>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="stg_21" to="t_V_2" fromId="21" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="99" from="t_V_2" to="exitcond4" fromId="13" toId="14">
</dataflow>
<dataflow id="100" from="rgb_rows_V_read_1" to="exitcond4" fromId="11" toId="14">
</dataflow>
<dataflow id="101" from="t_V_2" to="i_V" fromId="13" toId="15">
</dataflow>
<dataflow id="103" from="stg_102" to="i_V" fromId="102" toId="15">
</dataflow>
<dataflow id="104" from="exitcond4" to="stg_16" fromId="14" toId="16">
</dataflow>
<dataflow id="105" from="j_V" to="t_V" fromId="20" toId="18">
<BackEdge/>
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="stg_37" to="t_V" fromId="37" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="107" from="stg_94" to="t_V" fromId="94" toId="18">
<condition id="51">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="stg_16" to="t_V" fromId="16" toId="18">
</dataflow>
<dataflow id="109" from="t_V" to="exitcond" fromId="18" toId="19">
</dataflow>
<dataflow id="110" from="rgb_cols_V_read_1" to="exitcond" fromId="10" toId="19">
</dataflow>
<dataflow id="111" from="t_V" to="j_V" fromId="18" toId="20">
</dataflow>
<dataflow id="112" from="stg_102" to="j_V" fromId="102" toId="20">
</dataflow>
<dataflow id="113" from="exitcond" to="stg_21" fromId="19" toId="21">
</dataflow>
<dataflow id="115" from="_ssdm_op_FifoRead.volatile.i8P" to="tmp" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="rgb_data_stream_0_V" to="tmp" fromId="51" toId="22">
</dataflow>
<dataflow id="117" from="_ssdm_op_FifoRead.volatile.i8P" to="tmp_7" fromId="114" toId="23">
</dataflow>
<dataflow id="118" from="rgb_data_stream_1_V" to="tmp_7" fromId="52" toId="23">
</dataflow>
<dataflow id="119" from="_ssdm_op_FifoRead.volatile.i8P" to="tmp_8" fromId="114" toId="24">
</dataflow>
<dataflow id="120" from="rgb_data_stream_2_V" to="tmp_8" fromId="53" toId="24">
</dataflow>
<dataflow id="121" from="tmp" to="tmp_cast" fromId="22" toId="25">
</dataflow>
<dataflow id="122" from="tmp_7" to="tmp_cast_121" fromId="23" toId="26">
</dataflow>
<dataflow id="123" from="tmp_8" to="tmp_4_cast" fromId="24" toId="27">
</dataflow>
<dataflow id="124" from="tmp_cast_121" to="tmp_5" fromId="26" toId="28">
</dataflow>
<dataflow id="125" from="tmp_cast" to="tmp_5" fromId="25" toId="28">
</dataflow>
<dataflow id="126" from="tmp_5" to="tmp_5_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="127" from="tmp_5_cast" to="tmp_6" fromId="29" toId="30">
</dataflow>
<dataflow id="128" from="tmp_4_cast" to="tmp_6" fromId="27" toId="30">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecRegionBegin" to="tmp_9" fromId="129" toId="31">
</dataflow>
<dataflow id="132" from="p_str77" to="tmp_9" fromId="131" toId="31">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecPipeline" to="stg_32" fromId="133" toId="32">
</dataflow>
<dataflow id="136" from="stg_135" to="stg_32" fromId="135" toId="32">
</dataflow>
<dataflow id="137" from="stg_135" to="stg_32" fromId="135" toId="32">
</dataflow>
<dataflow id="138" from="stg_135" to="stg_32" fromId="135" toId="32">
</dataflow>
<dataflow id="140" from="p_str62" to="stg_32" fromId="139" toId="32">
</dataflow>
<dataflow id="141" from="tmp_6" to="not_s" fromId="30" toId="33">
</dataflow>
<dataflow id="143" from="stg_142" to="not_s" fromId="142" toId="33">
</dataflow>
<dataflow id="144" from="not_s" to="pixel_out_val_0" fromId="33" toId="34">
</dataflow>
<dataflow id="146" from="_ssdm_op_FifoWrite.volatile.i8P" to="stg_35" fromId="145" toId="35">
</dataflow>
<dataflow id="147" from="bw_data_stream_0_V" to="stg_35" fromId="54" toId="35">
</dataflow>
<dataflow id="148" from="pixel_out_val_0" to="stg_35" fromId="34" toId="35">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecRegionEnd" to="empty_122" fromId="149" toId="36">
</dataflow>
<dataflow id="151" from="p_str77" to="empty_122" fromId="131" toId="36">
</dataflow>
<dataflow id="152" from="tmp_9" to="empty_122" fromId="31" toId="36">
</dataflow>
<dataflow id="153" from="exitcond4" to="stg_2" fromId="14" toId="2">
</dataflow>
<dataflow id="154" from="exitcond" to="stg_4" fromId="19" toId="4">
</dataflow>
<dataflow id="155" from="exitcond" to="stg_5" fromId="19" toId="5">
</dataflow>
<dataflow id="156" from="exitcond" to="stg_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
