

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Feb 23 23:42:37 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTAbits	set	3968
    48  0000                     _PORTA	set	3968
    49  0000                     _ADCON1	set	4033
    50  0000                     _TRISA	set	3986
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007E3C                     __pcinit:
    56                           	callstack 0
    57  007E3C                     start_initialization:
    58                           	callstack 0
    59  007E3C                     __initialization:
    60                           	callstack 0
    61  007E3C                     end_of_initialization:
    62                           	callstack 0
    63  007E3C                     __end_of__initialization:
    64                           	callstack 0
    65  007E3C  0100               	movlb	0
    66  007E3E  EF21  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74  000001                     	ds	2
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 5 in file "lab14.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          2       0       0       0       0       0       0       0       0
    98 ;;      Totals:         2       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        2 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108  007E42                     __ptext0:
   109                           	callstack 0
   110  007E42                     _main:
   111                           	callstack 31
   112  007E42                     
   113                           ;lab14.c: 6:     TRISA=0b00000000;
   114  007E42  0E00               	movlw	0
   115  007E44  6E92               	movwf	146,c	;volatile
   116                           
   117                           ;lab14.c: 7:     ADCON1=0b00001111;
   118  007E46  0E0F               	movlw	15
   119  007E48  6EC1               	movwf	193,c	;volatile
   120                           
   121                           ;lab14.c: 8:     PORTA=0;
   122  007E4A  0E00               	movlw	0
   123  007E4C  6E80               	movwf	128,c	;volatile
   124  007E4E                     
   125                           ;lab14.c: 9:     if (PORTAbits.RA2==1){
   126  007E4E  A480               	btfss	128,2,c	;volatile
   127  007E50  EF2C  F03F         	goto	u11
   128  007E54  EF2E  F03F         	goto	u10
   129  007E58                     u11:
   130  007E58  EFFE  F03F         	goto	l16
   131  007E5C                     u10:
   132  007E5C                     
   133                           ;lab14.c: 11:         PORTA=0b0000;
   134  007E5C  0E00               	movlw	0
   135  007E5E  6E80               	movwf	128,c	;volatile
   136  007E60                     
   137                           ;lab14.c: 12:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   138  007E60  0E06               	movlw	6
   139  007E62  6E02               	movwf	(??_main+1)^0,c
   140  007E64  0E13               	movlw	19
   141  007E66  6E01               	movwf	??_main^0,c
   142  007E68  0EAE               	movlw	174
   143  007E6A                     u27:
   144  007E6A  2EE8               	decfsz	wreg,f,c
   145  007E6C  D7FE               	bra	u27
   146  007E6E  2E01               	decfsz	??_main^0,f,c
   147  007E70  D7FC               	bra	u27
   148  007E72  2E02               	decfsz	(??_main+1)^0,f,c
   149  007E74  D7FA               	bra	u27
   150  007E76                     
   151                           ;lab14.c: 13:         PORTA=0b0001;
   152  007E76  0E01               	movlw	1
   153  007E78  6E80               	movwf	128,c	;volatile
   154                           
   155                           ;lab14.c: 14:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   156  007E7A  0E06               	movlw	6
   157  007E7C  6E02               	movwf	(??_main+1)^0,c
   158  007E7E  0E13               	movlw	19
   159  007E80  6E01               	movwf	??_main^0,c
   160  007E82  0EAE               	movlw	174
   161  007E84                     u37:
   162  007E84  2EE8               	decfsz	wreg,f,c
   163  007E86  D7FE               	bra	u37
   164  007E88  2E01               	decfsz	??_main^0,f,c
   165  007E8A  D7FC               	bra	u37
   166  007E8C  2E02               	decfsz	(??_main+1)^0,f,c
   167  007E8E  D7FA               	bra	u37
   168  007E90                     
   169                           ;lab14.c: 15:         PORTA=0b0011;
   170  007E90  0E03               	movlw	3
   171  007E92  6E80               	movwf	128,c	;volatile
   172  007E94                     
   173                           ;lab14.c: 16:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   174  007E94  0E06               	movlw	6
   175  007E96  6E02               	movwf	(??_main+1)^0,c
   176  007E98  0E13               	movlw	19
   177  007E9A  6E01               	movwf	??_main^0,c
   178  007E9C  0EAE               	movlw	174
   179  007E9E                     u47:
   180  007E9E  2EE8               	decfsz	wreg,f,c
   181  007EA0  D7FE               	bra	u47
   182  007EA2  2E01               	decfsz	??_main^0,f,c
   183  007EA4  D7FC               	bra	u47
   184  007EA6  2E02               	decfsz	(??_main+1)^0,f,c
   185  007EA8  D7FA               	bra	u47
   186                           
   187                           ;lab14.c: 17:         PORTA=0b0010;
   188  007EAA  0E02               	movlw	2
   189  007EAC  6E80               	movwf	128,c	;volatile
   190  007EAE                     
   191                           ;lab14.c: 18:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   192  007EAE  0E06               	movlw	6
   193  007EB0  6E02               	movwf	(??_main+1)^0,c
   194  007EB2  0E13               	movlw	19
   195  007EB4  6E01               	movwf	??_main^0,c
   196  007EB6  0EAE               	movlw	174
   197  007EB8                     u57:
   198  007EB8  2EE8               	decfsz	wreg,f,c
   199  007EBA  D7FE               	bra	u57
   200  007EBC  2E01               	decfsz	??_main^0,f,c
   201  007EBE  D7FC               	bra	u57
   202  007EC0  2E02               	decfsz	(??_main+1)^0,f,c
   203  007EC2  D7FA               	bra	u57
   204  007EC4                     
   205                           ;lab14.c: 19:         PORTA=0b0110;
   206  007EC4  0E06               	movlw	6
   207  007EC6  6E80               	movwf	128,c	;volatile
   208                           
   209                           ;lab14.c: 20:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   210  007EC8  0E06               	movlw	6
   211  007ECA  6E02               	movwf	(??_main+1)^0,c
   212  007ECC  0E13               	movlw	19
   213  007ECE  6E01               	movwf	??_main^0,c
   214  007ED0  0EAE               	movlw	174
   215  007ED2                     u67:
   216  007ED2  2EE8               	decfsz	wreg,f,c
   217  007ED4  D7FE               	bra	u67
   218  007ED6  2E01               	decfsz	??_main^0,f,c
   219  007ED8  D7FC               	bra	u67
   220  007EDA  2E02               	decfsz	(??_main+1)^0,f,c
   221  007EDC  D7FA               	bra	u67
   222  007EDE                     
   223                           ;lab14.c: 21:         PORTA=0b0111;
   224  007EDE  0E07               	movlw	7
   225  007EE0  6E80               	movwf	128,c	;volatile
   226  007EE2                     
   227                           ;lab14.c: 22:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   228  007EE2  0E06               	movlw	6
   229  007EE4  6E02               	movwf	(??_main+1)^0,c
   230  007EE6  0E13               	movlw	19
   231  007EE8  6E01               	movwf	??_main^0,c
   232  007EEA  0EAE               	movlw	174
   233  007EEC                     u77:
   234  007EEC  2EE8               	decfsz	wreg,f,c
   235  007EEE  D7FE               	bra	u77
   236  007EF0  2E01               	decfsz	??_main^0,f,c
   237  007EF2  D7FC               	bra	u77
   238  007EF4  2E02               	decfsz	(??_main+1)^0,f,c
   239  007EF6  D7FA               	bra	u77
   240                           
   241                           ;lab14.c: 23:         PORTA=0b0101;
   242  007EF8  0E05               	movlw	5
   243  007EFA  6E80               	movwf	128,c	;volatile
   244  007EFC                     
   245                           ;lab14.c: 24:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   246  007EFC  0E06               	movlw	6
   247  007EFE  6E02               	movwf	(??_main+1)^0,c
   248  007F00  0E13               	movlw	19
   249  007F02  6E01               	movwf	??_main^0,c
   250  007F04  0EAE               	movlw	174
   251  007F06                     u87:
   252  007F06  2EE8               	decfsz	wreg,f,c
   253  007F08  D7FE               	bra	u87
   254  007F0A  2E01               	decfsz	??_main^0,f,c
   255  007F0C  D7FC               	bra	u87
   256  007F0E  2E02               	decfsz	(??_main+1)^0,f,c
   257  007F10  D7FA               	bra	u87
   258  007F12                     
   259                           ;lab14.c: 25:         PORTA=0b0100;
   260  007F12  0E04               	movlw	4
   261  007F14  6E80               	movwf	128,c	;volatile
   262                           
   263                           ;lab14.c: 26:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   264  007F16  0E06               	movlw	6
   265  007F18  6E02               	movwf	(??_main+1)^0,c
   266  007F1A  0E13               	movlw	19
   267  007F1C  6E01               	movwf	??_main^0,c
   268  007F1E  0EAE               	movlw	174
   269  007F20                     u97:
   270  007F20  2EE8               	decfsz	wreg,f,c
   271  007F22  D7FE               	bra	u97
   272  007F24  2E01               	decfsz	??_main^0,f,c
   273  007F26  D7FC               	bra	u97
   274  007F28  2E02               	decfsz	(??_main+1)^0,f,c
   275  007F2A  D7FA               	bra	u97
   276  007F2C                     
   277                           ;lab14.c: 27:         PORTA=0b1100;
   278  007F2C  0E0C               	movlw	12
   279  007F2E  6E80               	movwf	128,c	;volatile
   280  007F30                     
   281                           ;lab14.c: 28:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   282  007F30  0E06               	movlw	6
   283  007F32  6E02               	movwf	(??_main+1)^0,c
   284  007F34  0E13               	movlw	19
   285  007F36  6E01               	movwf	??_main^0,c
   286  007F38  0EAE               	movlw	174
   287  007F3A                     u107:
   288  007F3A  2EE8               	decfsz	wreg,f,c
   289  007F3C  D7FE               	bra	u107
   290  007F3E  2E01               	decfsz	??_main^0,f,c
   291  007F40  D7FC               	bra	u107
   292  007F42  2E02               	decfsz	(??_main+1)^0,f,c
   293  007F44  D7FA               	bra	u107
   294                           
   295                           ;lab14.c: 29:         PORTA=0b1101;
   296  007F46  0E0D               	movlw	13
   297  007F48  6E80               	movwf	128,c	;volatile
   298  007F4A                     
   299                           ;lab14.c: 30:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   300  007F4A  0E06               	movlw	6
   301  007F4C  6E02               	movwf	(??_main+1)^0,c
   302  007F4E  0E13               	movlw	19
   303  007F50  6E01               	movwf	??_main^0,c
   304  007F52  0EAE               	movlw	174
   305  007F54                     u117:
   306  007F54  2EE8               	decfsz	wreg,f,c
   307  007F56  D7FE               	bra	u117
   308  007F58  2E01               	decfsz	??_main^0,f,c
   309  007F5A  D7FC               	bra	u117
   310  007F5C  2E02               	decfsz	(??_main+1)^0,f,c
   311  007F5E  D7FA               	bra	u117
   312  007F60                     
   313                           ;lab14.c: 31:         PORTA=0b1111;
   314  007F60  0E0F               	movlw	15
   315  007F62  6E80               	movwf	128,c	;volatile
   316                           
   317                           ;lab14.c: 32:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   318  007F64  0E06               	movlw	6
   319  007F66  6E02               	movwf	(??_main+1)^0,c
   320  007F68  0E13               	movlw	19
   321  007F6A  6E01               	movwf	??_main^0,c
   322  007F6C  0EAE               	movlw	174
   323  007F6E                     u127:
   324  007F6E  2EE8               	decfsz	wreg,f,c
   325  007F70  D7FE               	bra	u127
   326  007F72  2E01               	decfsz	??_main^0,f,c
   327  007F74  D7FC               	bra	u127
   328  007F76  2E02               	decfsz	(??_main+1)^0,f,c
   329  007F78  D7FA               	bra	u127
   330  007F7A                     
   331                           ;lab14.c: 33:         PORTA=0b1110;
   332  007F7A  0E0E               	movlw	14
   333  007F7C  6E80               	movwf	128,c	;volatile
   334  007F7E                     
   335                           ;lab14.c: 34:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   336  007F7E  0E06               	movlw	6
   337  007F80  6E02               	movwf	(??_main+1)^0,c
   338  007F82  0E13               	movlw	19
   339  007F84  6E01               	movwf	??_main^0,c
   340  007F86  0EAE               	movlw	174
   341  007F88                     u137:
   342  007F88  2EE8               	decfsz	wreg,f,c
   343  007F8A  D7FE               	bra	u137
   344  007F8C  2E01               	decfsz	??_main^0,f,c
   345  007F8E  D7FC               	bra	u137
   346  007F90  2E02               	decfsz	(??_main+1)^0,f,c
   347  007F92  D7FA               	bra	u137
   348                           
   349                           ;lab14.c: 35:         PORTA=0b1010;
   350  007F94  0E0A               	movlw	10
   351  007F96  6E80               	movwf	128,c	;volatile
   352  007F98                     
   353                           ;lab14.c: 36:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   354  007F98  0E06               	movlw	6
   355  007F9A  6E02               	movwf	(??_main+1)^0,c
   356  007F9C  0E13               	movlw	19
   357  007F9E  6E01               	movwf	??_main^0,c
   358  007FA0  0EAE               	movlw	174
   359  007FA2                     u147:
   360  007FA2  2EE8               	decfsz	wreg,f,c
   361  007FA4  D7FE               	bra	u147
   362  007FA6  2E01               	decfsz	??_main^0,f,c
   363  007FA8  D7FC               	bra	u147
   364  007FAA  2E02               	decfsz	(??_main+1)^0,f,c
   365  007FAC  D7FA               	bra	u147
   366  007FAE                     
   367                           ;lab14.c: 37:         PORTA=0b1011;
   368  007FAE  0E0B               	movlw	11
   369  007FB0  6E80               	movwf	128,c	;volatile
   370                           
   371                           ;lab14.c: 38:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   372  007FB2  0E06               	movlw	6
   373  007FB4  6E02               	movwf	(??_main+1)^0,c
   374  007FB6  0E13               	movlw	19
   375  007FB8  6E01               	movwf	??_main^0,c
   376  007FBA  0EAE               	movlw	174
   377  007FBC                     u157:
   378  007FBC  2EE8               	decfsz	wreg,f,c
   379  007FBE  D7FE               	bra	u157
   380  007FC0  2E01               	decfsz	??_main^0,f,c
   381  007FC2  D7FC               	bra	u157
   382  007FC4  2E02               	decfsz	(??_main+1)^0,f,c
   383  007FC6  D7FA               	bra	u157
   384  007FC8                     
   385                           ;lab14.c: 39:         PORTA=0b1001;
   386  007FC8  0E09               	movlw	9
   387  007FCA  6E80               	movwf	128,c	;volatile
   388  007FCC                     
   389                           ;lab14.c: 40:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   390  007FCC  0E06               	movlw	6
   391  007FCE  6E02               	movwf	(??_main+1)^0,c
   392  007FD0  0E13               	movlw	19
   393  007FD2  6E01               	movwf	??_main^0,c
   394  007FD4  0EAE               	movlw	174
   395  007FD6                     u167:
   396  007FD6  2EE8               	decfsz	wreg,f,c
   397  007FD8  D7FE               	bra	u167
   398  007FDA  2E01               	decfsz	??_main^0,f,c
   399  007FDC  D7FC               	bra	u167
   400  007FDE  2E02               	decfsz	(??_main+1)^0,f,c
   401  007FE0  D7FA               	bra	u167
   402                           
   403                           ;lab14.c: 41:         PORTA=0b1000;
   404  007FE2  0E08               	movlw	8
   405  007FE4  6E80               	movwf	128,c	;volatile
   406  007FE6                     
   407                           ;lab14.c: 42:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   408  007FE6  0E06               	movlw	6
   409  007FE8  6E02               	movwf	(??_main+1)^0,c
   410  007FEA  0E13               	movlw	19
   411  007FEC  6E01               	movwf	??_main^0,c
   412  007FEE  0EAE               	movlw	174
   413  007FF0                     u177:
   414  007FF0  2EE8               	decfsz	wreg,f,c
   415  007FF2  D7FE               	bra	u177
   416  007FF4  2E01               	decfsz	??_main^0,f,c
   417  007FF6  D7FC               	bra	u177
   418  007FF8  2E02               	decfsz	(??_main+1)^0,f,c
   419  007FFA  D7FA               	bra	u177
   420  007FFC                     l16:
   421  007FFC  EF00  F000         	goto	start
   422  008000                     __end_of_main:
   423                           	callstack 0
   424  0000                     
   425                           	psect	rparam
   426  0000                     
   427                           	psect	idloc
   428                           
   429                           ;Config register IDLOC0 @ 0x200000
   430                           ;	unspecified, using default values
   431  200000                     	org	2097152
   432  200000  FF                 	db	255
   433                           
   434                           ;Config register IDLOC1 @ 0x200001
   435                           ;	unspecified, using default values
   436  200001                     	org	2097153
   437  200001  FF                 	db	255
   438                           
   439                           ;Config register IDLOC2 @ 0x200002
   440                           ;	unspecified, using default values
   441  200002                     	org	2097154
   442  200002  FF                 	db	255
   443                           
   444                           ;Config register IDLOC3 @ 0x200003
   445                           ;	unspecified, using default values
   446  200003                     	org	2097155
   447  200003  FF                 	db	255
   448                           
   449                           ;Config register IDLOC4 @ 0x200004
   450                           ;	unspecified, using default values
   451  200004                     	org	2097156
   452  200004  FF                 	db	255
   453                           
   454                           ;Config register IDLOC5 @ 0x200005
   455                           ;	unspecified, using default values
   456  200005                     	org	2097157
   457  200005  FF                 	db	255
   458                           
   459                           ;Config register IDLOC6 @ 0x200006
   460                           ;	unspecified, using default values
   461  200006                     	org	2097158
   462  200006  FF                 	db	255
   463                           
   464                           ;Config register IDLOC7 @ 0x200007
   465                           ;	unspecified, using default values
   466  200007                     	org	2097159
   467  200007  FF                 	db	255
   468                           
   469                           	psect	config
   470                           
   471                           ;Config register CONFIG1L @ 0x300000
   472                           ;	unspecified, using default values
   473                           ;	PLL Prescaler Selection bits
   474                           ;	PLLDIV = 0x0, unprogrammed default
   475                           ;	System Clock Postscaler Selection bits
   476                           ;	CPUDIV = 0x0, unprogrammed default
   477                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   478                           ;	USBDIV = 0x0, unprogrammed default
   479  300000                     	org	3145728
   480  300000  00                 	db	0
   481                           
   482                           ;Config register CONFIG1H @ 0x300001
   483                           ;	unspecified, using default values
   484                           ;	Oscillator Selection bits
   485                           ;	FOSC = 0x5, unprogrammed default
   486                           ;	Fail-Safe Clock Monitor Enable bit
   487                           ;	FCMEN = 0x0, unprogrammed default
   488                           ;	Internal/External Oscillator Switchover bit
   489                           ;	IESO = 0x0, unprogrammed default
   490  300001                     	org	3145729
   491  300001  05                 	db	5
   492                           
   493                           ;Config register CONFIG2L @ 0x300002
   494                           ;	unspecified, using default values
   495                           ;	Power-up Timer Enable bit
   496                           ;	PWRT = 0x1, unprogrammed default
   497                           ;	Brown-out Reset Enable bits
   498                           ;	BOR = 0x3, unprogrammed default
   499                           ;	Brown-out Reset Voltage bits
   500                           ;	BORV = 0x3, unprogrammed default
   501                           ;	USB Voltage Regulator Enable bit
   502                           ;	VREGEN = 0x0, unprogrammed default
   503  300002                     	org	3145730
   504  300002  1F                 	db	31
   505                           
   506                           ;Config register CONFIG2H @ 0x300003
   507                           ;	unspecified, using default values
   508                           ;	Watchdog Timer Enable bit
   509                           ;	WDT = 0x1, unprogrammed default
   510                           ;	Watchdog Timer Postscale Select bits
   511                           ;	WDTPS = 0xF, unprogrammed default
   512  300003                     	org	3145731
   513  300003  1F                 	db	31
   514                           
   515                           ; Padding undefined space
   516  300004                     	org	3145732
   517  300004  FF                 	db	255
   518                           
   519                           ;Config register CONFIG3H @ 0x300005
   520                           ;	unspecified, using default values
   521                           ;	CCP2 MUX bit
   522                           ;	CCP2MX = 0x1, unprogrammed default
   523                           ;	PORTB A/D Enable bit
   524                           ;	PBADEN = 0x1, unprogrammed default
   525                           ;	Low-Power Timer 1 Oscillator Enable bit
   526                           ;	LPT1OSC = 0x0, unprogrammed default
   527                           ;	MCLR Pin Enable bit
   528                           ;	MCLRE = 0x1, unprogrammed default
   529  300005                     	org	3145733
   530  300005  83                 	db	131
   531                           
   532                           ;Config register CONFIG4L @ 0x300006
   533                           ;	unspecified, using default values
   534                           ;	Stack Full/Underflow Reset Enable bit
   535                           ;	STVREN = 0x1, unprogrammed default
   536                           ;	Single-Supply ICSP Enable bit
   537                           ;	LVP = 0x1, unprogrammed default
   538                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   539                           ;	ICPRT = 0x0, unprogrammed default
   540                           ;	Extended Instruction Set Enable bit
   541                           ;	XINST = 0x0, unprogrammed default
   542                           ;	Background Debugger Enable bit
   543                           ;	DEBUG = 0x1, unprogrammed default
   544  300006                     	org	3145734
   545  300006  85                 	db	133
   546                           
   547                           ; Padding undefined space
   548  300007                     	org	3145735
   549  300007  FF                 	db	255
   550                           
   551                           ;Config register CONFIG5L @ 0x300008
   552                           ;	unspecified, using default values
   553                           ;	Code Protection bit
   554                           ;	CP0 = 0x1, unprogrammed default
   555                           ;	Code Protection bit
   556                           ;	CP1 = 0x1, unprogrammed default
   557                           ;	Code Protection bit
   558                           ;	CP2 = 0x1, unprogrammed default
   559                           ;	Code Protection bit
   560                           ;	CP3 = 0x1, unprogrammed default
   561  300008                     	org	3145736
   562  300008  0F                 	db	15
   563                           
   564                           ;Config register CONFIG5H @ 0x300009
   565                           ;	unspecified, using default values
   566                           ;	Boot Block Code Protection bit
   567                           ;	CPB = 0x1, unprogrammed default
   568                           ;	Data EEPROM Code Protection bit
   569                           ;	CPD = 0x1, unprogrammed default
   570  300009                     	org	3145737
   571  300009  C0                 	db	192
   572                           
   573                           ;Config register CONFIG6L @ 0x30000A
   574                           ;	unspecified, using default values
   575                           ;	Write Protection bit
   576                           ;	WRT0 = 0x1, unprogrammed default
   577                           ;	Write Protection bit
   578                           ;	WRT1 = 0x1, unprogrammed default
   579                           ;	Write Protection bit
   580                           ;	WRT2 = 0x1, unprogrammed default
   581                           ;	Write Protection bit
   582                           ;	WRT3 = 0x1, unprogrammed default
   583  30000A                     	org	3145738
   584  30000A  0F                 	db	15
   585                           
   586                           ;Config register CONFIG6H @ 0x30000B
   587                           ;	unspecified, using default values
   588                           ;	Configuration Register Write Protection bit
   589                           ;	WRTC = 0x1, unprogrammed default
   590                           ;	Boot Block Write Protection bit
   591                           ;	WRTB = 0x1, unprogrammed default
   592                           ;	Data EEPROM Write Protection bit
   593                           ;	WRTD = 0x1, unprogrammed default
   594  30000B                     	org	3145739
   595  30000B  E0                 	db	224
   596                           
   597                           ;Config register CONFIG7L @ 0x30000C
   598                           ;	unspecified, using default values
   599                           ;	Table Read Protection bit
   600                           ;	EBTR0 = 0x1, unprogrammed default
   601                           ;	Table Read Protection bit
   602                           ;	EBTR1 = 0x1, unprogrammed default
   603                           ;	Table Read Protection bit
   604                           ;	EBTR2 = 0x1, unprogrammed default
   605                           ;	Table Read Protection bit
   606                           ;	EBTR3 = 0x1, unprogrammed default
   607  30000C                     	org	3145740
   608  30000C  0F                 	db	15
   609                           
   610                           ;Config register CONFIG7H @ 0x30000D
   611                           ;	unspecified, using default values
   612                           ;	Boot Block Table Read Protection bit
   613                           ;	EBTRB = 0x1, unprogrammed default
   614  30000D                     	org	3145741
   615  30000D  40                 	db	64
   616                           tosu	equ	0xFFF
   617                           tosh	equ	0xFFE
   618                           tosl	equ	0xFFD
   619                           stkptr	equ	0xFFC
   620                           pclatu	equ	0xFFB
   621                           pclath	equ	0xFFA
   622                           pcl	equ	0xFF9
   623                           tblptru	equ	0xFF8
   624                           tblptrh	equ	0xFF7
   625                           tblptrl	equ	0xFF6
   626                           tablat	equ	0xFF5
   627                           prodh	equ	0xFF4
   628                           prodl	equ	0xFF3
   629                           indf0	equ	0xFEF
   630                           postinc0	equ	0xFEE
   631                           postdec0	equ	0xFED
   632                           preinc0	equ	0xFEC
   633                           plusw0	equ	0xFEB
   634                           fsr0h	equ	0xFEA
   635                           fsr0l	equ	0xFE9
   636                           wreg	equ	0xFE8
   637                           indf1	equ	0xFE7
   638                           postinc1	equ	0xFE6
   639                           postdec1	equ	0xFE5
   640                           preinc1	equ	0xFE4
   641                           plusw1	equ	0xFE3
   642                           fsr1h	equ	0xFE2
   643                           fsr1l	equ	0xFE1
   644                           bsr	equ	0xFE0
   645                           indf2	equ	0xFDF
   646                           postinc2	equ	0xFDE
   647                           postdec2	equ	0xFDD
   648                           preinc2	equ	0xFDC
   649                           plusw2	equ	0xFDB
   650                           fsr2h	equ	0xFDA
   651                           fsr2l	equ	0xFD9
   652                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Feb 23 23:42:37 2021

                     l16 7FFC                       u10 7E5C                       u11 7E58  
                     u27 7E6A                       u37 7E84                       u47 7E9E  
                     u57 7EB8                       u67 7ED2                       u77 7EEC  
                     u87 7F06                       u97 7F20                      l700 7E76  
                    l710 7EDE                      l702 7E90                      l720 7F30  
                    l712 7EE2                      l704 7E94                      l730 7F98  
                    l722 7F4A                      l714 7EFC                      l706 7EAE  
                    l732 7FAE                      l724 7F60                      l716 7F12  
                    l708 7EC4                      l734 7FC8                      l726 7F7A  
                    l718 7F2C                      l736 7FCC                      l728 7F7E  
                    l738 7FE6                      l692 7E42                      l694 7E4E  
                    l696 7E5C                      l698 7E60                      u107 7F3A  
                    u117 7F54                      u127 7F6E                      u137 7F88  
                    u147 7FA2                      u157 7FBC                      u167 7FD6  
                    u177 7FF0                      wreg 000FE8                     _main 7E42  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTA 000F80                    _TRISA 000F92          __initialization 7E3C  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 _ADCON1 000FC1               __accesstop 0060  __end_of__initialization 7E3C  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7E3C                  __ramtop 0800  
                __ptext0 7E42     end_of_initialization 7E3C                _PORTAbits 000F80  
    start_initialization 7E3C                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 01BE  
