attr __file__ str ./benchmarks/express/fir1/fir1_DFG.0_2.txt
attr __name__ str ./benchmarks/express/fir1/fir1_DFG.0_2.txt
vertex __inserted_outport_0.out0
vertex __inserted_inport_6
vertex __inserted_inport_5.in0
vertex __inserted_inport_5
vertex __inserted_inport_4.out0
vertex __inserted_inport_4.in0
vertex __inserted_inport_3.out0
vertex __inserted_outport_0
vertex __inserted_inport_3
vertex __inserted_inport_2
vertex __inserted_inport_3.in0
vertex MUL_5
vertex __inserted_inport_2.in0
vertex ADD_14
vertex __inserted_inport_0
vertex __inserted_inport_2.out0
vertex MUL_5.in1
vertex ADD_14.in0
vertex MUL_4
vertex __inserted_inport_4
vertex ADD_14.in1
vertex MUL_4.in0
vertex __inserted_inport_6.out0
vertex MUL_4.out0
vertex MUL_3.in0
vertex __inserted_inport_1.out0
vertex MUL_4.in1
vertex __inserted_inport_6.in0
vertex MUL_3
vertex MUL_5.in0
vertex MUL_3.out0
vertex ADD_15.in1
vertex ADD_13
vertex ADD_15.in0
vertex ADD_15.out0
vertex ADD_13.in0
vertex ADD_13.in1
vertex __inserted_inport_1.in0
vertex MUL_3.in1
vertex __inserted_inport_5.out0
vertex ADD_15
vertex __inserted_inport_0.out0
vertex __inserted_outport_0.in0
vertex MUL_5.out0
vertex ADD_13.out0
vertex ADD_14.out0
vertex __inserted_inport_0.in0
vertex __inserted_inport_1
net __inserted_inport_6 __inserted_inport_6.out0
net __inserted_inport_5.in0 __inserted_inport_5
net __inserted_inport_5 __inserted_inport_5.out0
net __inserted_inport_4.out0 MUL_4.in1
net __inserted_inport_4.in0 __inserted_inport_4
net __inserted_inport_3.out0 MUL_5.in1
net __inserted_outport_0 __inserted_outport_0.out0
net __inserted_inport_3 __inserted_inport_3.out0
net __inserted_inport_2 __inserted_inport_2.out0
net __inserted_inport_3.in0 __inserted_inport_3
net MUL_5 MUL_5.out0
net __inserted_inport_2.in0 __inserted_inport_2
net ADD_14 ADD_14.out0
net __inserted_inport_0 __inserted_inport_0.out0
net __inserted_inport_2.out0 MUL_3.in0
net MUL_5.in1 MUL_5
net ADD_14.in0 ADD_14
net MUL_4 MUL_4.out0
net __inserted_inport_4 __inserted_inport_4.out0
net ADD_14.in1 ADD_14
net MUL_4.in0 MUL_4
net __inserted_inport_6.out0 MUL_3.in1
net MUL_4.out0 ADD_13.in1
net MUL_3.in0 MUL_3
net __inserted_inport_1.out0 ADD_14.in1
net MUL_4.in1 MUL_4
net __inserted_inport_6.in0 __inserted_inport_6
net MUL_3 MUL_3.out0
net MUL_5.in0 MUL_5
net MUL_3.out0 ADD_13.in0
net ADD_15.in1 ADD_15
net ADD_13 ADD_13.out0
net ADD_15.in0 ADD_15
net ADD_15.out0 __inserted_outport_0.in0
net ADD_13.in0 ADD_13
net ADD_13.in1 ADD_13
net __inserted_inport_1.in0 __inserted_inport_1
net MUL_3.in1 MUL_3
net __inserted_inport_5.out0 MUL_4.in0
net ADD_15 ADD_15.out0
net __inserted_inport_0.out0 MUL_5.in0
net __inserted_outport_0.in0 __inserted_outport_0
net MUL_5.out0 ADD_14.in0
net ADD_13.out0 ADD_15.in0
net ADD_14.out0 ADD_15.in1
net __inserted_inport_0.in0 __inserted_inport_0
net __inserted_inport_1 __inserted_inport_1.out0
