#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug  3 10:09:03 2021
# Process ID: 8784
# Current directory: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10572 C:\Users\Microapple\Desktop\release_project\func_test_v0.01\soc_axi_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_top.tcl
run all
current_wave_config {Untitled 1}
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} 
current_wave_config {Untitled 1}
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} {{/tb_top/soc_lite/u_cpu/cu/RST}} {{/tb_top/soc_lite/u_cpu/cu/MDUPause}} {{/tb_top/soc_lite/u_cpu/cu/IMPause}} {{/tb_top/soc_lite/u_cpu/cu/DMPause}} {{/tb_top/soc_lite/u_cpu/cu/rs}} {{/tb_top/soc_lite/u_cpu/cu/rt}} {{/tb_top/soc_lite/u_cpu/cu/RDataValid}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_EX}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_MEM}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_WB}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOValid}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/Jump_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_EX}} {{/tb_top/soc_lite/u_cpu/cu/Branch_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_ID}} {{/tb_top/soc_lite/u_cpu/cu/ERET_EX}} {{/tb_top/soc_lite/u_cpu/cu/ERET_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_WB}} {{/tb_top/soc_lite/u_cpu/cu/WRPause}} {{/tb_top/soc_lite/u_cpu/cu/ControlPause}} {{/tb_top/soc_lite/u_cpu/cu/PCEN}} {{/tb_top/soc_lite/u_cpu/cu/WRPause_WRConflict}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause}} {{/tb_top/soc_lite/u_cpu/cu/WRPause0}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause1}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause1}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause0}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause1}} {{/tb_top/soc_lite/u_cpu/cu/IF_EN}} {{/tb_top/soc_lite/u_cpu/cu/IF_ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_WB_EN}} {{/tb_top/soc_lite/u_cpu/cu/WB_EN}} 
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top.tcl
run all
current_wave_config {Untitled 2}
add_wave {{/tb_top/soc_lite/resetn}} {{/tb_top/soc_lite/clk}} {{/tb_top/soc_lite/led}} {{/tb_top/soc_lite/led_rg0}} {{/tb_top/soc_lite/led_rg1}} {{/tb_top/soc_lite/num_csn}} {{/tb_top/soc_lite/num_a_g}} {{/tb_top/soc_lite/switch}} {{/tb_top/soc_lite/btn_key_col}} {{/tb_top/soc_lite/btn_key_row}} {{/tb_top/soc_lite/btn_step}} {{/tb_top/soc_lite/debug_wb_pc}} {{/tb_top/soc_lite/debug_wb_rf_wen}} {{/tb_top/soc_lite/debug_wb_rf_wnum}} {{/tb_top/soc_lite/debug_wb_rf_wdata}} {{/tb_top/soc_lite/cpu_clk}} {{/tb_top/soc_lite/sys_clk}} {{/tb_top/soc_lite/cpu_resetn_t}} {{/tb_top/soc_lite/cpu_resetn}} {{/tb_top/soc_lite/sys_resetn_t}} {{/tb_top/soc_lite/sys_resetn}} {{/tb_top/soc_lite/clk_91m}} {{/tb_top/soc_lite/cpu_arid}} {{/tb_top/soc_lite/cpu_araddr}} {{/tb_top/soc_lite/cpu_arlen}} {{/tb_top/soc_lite/cpu_arsize}} {{/tb_top/soc_lite/cpu_arburst}} {{/tb_top/soc_lite/cpu_arlock}} {{/tb_top/soc_lite/cpu_arcache}} {{/tb_top/soc_lite/cpu_arprot}} {{/tb_top/soc_lite/cpu_arvalid}} {{/tb_top/soc_lite/cpu_arready}} {{/tb_top/soc_lite/cpu_rid}} {{/tb_top/soc_lite/cpu_rdata}} {{/tb_top/soc_lite/cpu_rresp}} {{/tb_top/soc_lite/cpu_rlast}} {{/tb_top/soc_lite/cpu_rvalid}} {{/tb_top/soc_lite/cpu_rready}} {{/tb_top/soc_lite/cpu_awid}} {{/tb_top/soc_lite/cpu_awaddr}} {{/tb_top/soc_lite/cpu_awlen}} {{/tb_top/soc_lite/cpu_awsize}} {{/tb_top/soc_lite/cpu_awburst}} {{/tb_top/soc_lite/cpu_awlock}} {{/tb_top/soc_lite/cpu_awcache}} {{/tb_top/soc_lite/cpu_awprot}} {{/tb_top/soc_lite/cpu_awvalid}} {{/tb_top/soc_lite/cpu_awready}} {{/tb_top/soc_lite/cpu_wid}} {{/tb_top/soc_lite/cpu_wdata}} {{/tb_top/soc_lite/cpu_wstrb}} {{/tb_top/soc_lite/cpu_wlast}} {{/tb_top/soc_lite/cpu_wvalid}} {{/tb_top/soc_lite/cpu_wready}} {{/tb_top/soc_lite/cpu_bid}} {{/tb_top/soc_lite/cpu_bresp}} {{/tb_top/soc_lite/cpu_bvalid}} {{/tb_top/soc_lite/cpu_bready}} {{/tb_top/soc_lite/cpu_wrap_aclk}} {{/tb_top/soc_lite/cpu_wrap_aresetn}} {{/tb_top/soc_lite/cpu_wrap_arid}} {{/tb_top/soc_lite/cpu_wrap_araddr}} {{/tb_top/soc_lite/cpu_wrap_arlen}} {{/tb_top/soc_lite/cpu_wrap_arsize}} {{/tb_top/soc_lite/cpu_wrap_arburst}} {{/tb_top/soc_lite/cpu_wrap_arlock}} {{/tb_top/soc_lite/cpu_wrap_arcache}} {{/tb_top/soc_lite/cpu_wrap_arprot}} {{/tb_top/soc_lite/cpu_wrap_arvalid}} {{/tb_top/soc_lite/cpu_wrap_arready}} {{/tb_top/soc_lite/cpu_wrap_rid}} {{/tb_top/soc_lite/cpu_wrap_rdata}} {{/tb_top/soc_lite/cpu_wrap_rresp}} {{/tb_top/soc_lite/cpu_wrap_rlast}} {{/tb_top/soc_lite/cpu_wrap_rvalid}} {{/tb_top/soc_lite/cpu_wrap_rready}} {{/tb_top/soc_lite/cpu_wrap_awid}} {{/tb_top/soc_lite/cpu_wrap_awaddr}} {{/tb_top/soc_lite/cpu_wrap_awlen}} {{/tb_top/soc_lite/cpu_wrap_awsize}} {{/tb_top/soc_lite/cpu_wrap_awburst}} {{/tb_top/soc_lite/cpu_wrap_awlock}} {{/tb_top/soc_lite/cpu_wrap_awcache}} {{/tb_top/soc_lite/cpu_wrap_awprot}} {{/tb_top/soc_lite/cpu_wrap_awvalid}} {{/tb_top/soc_lite/cpu_wrap_awready}} {{/tb_top/soc_lite/cpu_wrap_wid}} {{/tb_top/soc_lite/cpu_wrap_wdata}} {{/tb_top/soc_lite/cpu_wrap_wstrb}} {{/tb_top/soc_lite/cpu_wrap_wlast}} {{/tb_top/soc_lite/cpu_wrap_wvalid}} {{/tb_top/soc_lite/cpu_wrap_wready}} {{/tb_top/soc_lite/cpu_wrap_bid}} {{/tb_top/soc_lite/cpu_wrap_bresp}} {{/tb_top/soc_lite/cpu_wrap_bvalid}} {{/tb_top/soc_lite/cpu_wrap_bready}} {{/tb_top/soc_lite/cpu_sync_arid}} {{/tb_top/soc_lite/cpu_sync_araddr}} {{/tb_top/soc_lite/cpu_sync_arlen}} {{/tb_top/soc_lite/cpu_sync_arsize}} {{/tb_top/soc_lite/cpu_sync_arburst}} {{/tb_top/soc_lite/cpu_sync_arlock}} {{/tb_top/soc_lite/cpu_sync_arcache}} {{/tb_top/soc_lite/cpu_sync_arprot}} {{/tb_top/soc_lite/cpu_sync_arvalid}} {{/tb_top/soc_lite/cpu_sync_arready}} {{/tb_top/soc_lite/cpu_sync_rid}} {{/tb_top/soc_lite/cpu_sync_rdata}} {{/tb_top/soc_lite/cpu_sync_rresp}} {{/tb_top/soc_lite/cpu_sync_rlast}} {{/tb_top/soc_lite/cpu_sync_rvalid}} {{/tb_top/soc_lite/cpu_sync_rready}} {{/tb_top/soc_lite/cpu_sync_awid}} {{/tb_top/soc_lite/cpu_sync_awaddr}} {{/tb_top/soc_lite/cpu_sync_awlen}} {{/tb_top/soc_lite/cpu_sync_awsize}} {{/tb_top/soc_lite/cpu_sync_awburst}} {{/tb_top/soc_lite/cpu_sync_awlock}} {{/tb_top/soc_lite/cpu_sync_awcache}} {{/tb_top/soc_lite/cpu_sync_awprot}} {{/tb_top/soc_lite/cpu_sync_awvalid}} {{/tb_top/soc_lite/cpu_sync_awready}} {{/tb_top/soc_lite/cpu_sync_wid}} {{/tb_top/soc_lite/cpu_sync_wdata}} {{/tb_top/soc_lite/cpu_sync_wstrb}} {{/tb_top/soc_lite/cpu_sync_wlast}} {{/tb_top/soc_lite/cpu_sync_wvalid}} {{/tb_top/soc_lite/cpu_sync_wready}} {{/tb_top/soc_lite/cpu_sync_bid}} {{/tb_top/soc_lite/cpu_sync_bresp}} {{/tb_top/soc_lite/cpu_sync_bvalid}} {{/tb_top/soc_lite/cpu_sync_bready}} {{/tb_top/soc_lite/ram_arid}} {{/tb_top/soc_lite/ram_araddr}} {{/tb_top/soc_lite/ram_arlen}} {{/tb_top/soc_lite/ram_arsize}} {{/tb_top/soc_lite/ram_arburst}} {{/tb_top/soc_lite/ram_arlock}} {{/tb_top/soc_lite/ram_arcache}} {{/tb_top/soc_lite/ram_arprot}} {{/tb_top/soc_lite/ram_arvalid}} {{/tb_top/soc_lite/ram_arready}} {{/tb_top/soc_lite/ram_rid}} {{/tb_top/soc_lite/ram_rdata}} {{/tb_top/soc_lite/ram_rresp}} {{/tb_top/soc_lite/ram_rlast}} {{/tb_top/soc_lite/ram_rvalid}} {{/tb_top/soc_lite/ram_rready}} {{/tb_top/soc_lite/ram_awid}} {{/tb_top/soc_lite/ram_awaddr}} {{/tb_top/soc_lite/ram_awlen}} {{/tb_top/soc_lite/ram_awsize}} {{/tb_top/soc_lite/ram_awburst}} {{/tb_top/soc_lite/ram_awlock}} {{/tb_top/soc_lite/ram_awcache}} {{/tb_top/soc_lite/ram_awprot}} {{/tb_top/soc_lite/ram_awvalid}} {{/tb_top/soc_lite/ram_awready}} {{/tb_top/soc_lite/ram_wid}} {{/tb_top/soc_lite/ram_wdata}} {{/tb_top/soc_lite/ram_wstrb}} {{/tb_top/soc_lite/ram_wlast}} {{/tb_top/soc_lite/ram_wvalid}} {{/tb_top/soc_lite/ram_wready}} {{/tb_top/soc_lite/ram_bid}} {{/tb_top/soc_lite/ram_bresp}} {{/tb_top/soc_lite/ram_bvalid}} {{/tb_top/soc_lite/ram_bready}} {{/tb_top/soc_lite/conf_arid}} {{/tb_top/soc_lite/conf_araddr}} {{/tb_top/soc_lite/conf_arlen}} {{/tb_top/soc_lite/conf_arsize}} {{/tb_top/soc_lite/conf_arburst}} {{/tb_top/soc_lite/conf_arlock}} {{/tb_top/soc_lite/conf_arcache}} {{/tb_top/soc_lite/conf_arprot}} {{/tb_top/soc_lite/conf_arvalid}} {{/tb_top/soc_lite/conf_arready}} {{/tb_top/soc_lite/conf_rid}} {{/tb_top/soc_lite/conf_rdata}} {{/tb_top/soc_lite/conf_rresp}} {{/tb_top/soc_lite/conf_rlast}} {{/tb_top/soc_lite/conf_rvalid}} {{/tb_top/soc_lite/conf_rready}} {{/tb_top/soc_lite/conf_awid}} {{/tb_top/soc_lite/conf_awaddr}} {{/tb_top/soc_lite/conf_awlen}} {{/tb_top/soc_lite/conf_awsize}} {{/tb_top/soc_lite/conf_awburst}} {{/tb_top/soc_lite/conf_awlock}} {{/tb_top/soc_lite/conf_awcache}} {{/tb_top/soc_lite/conf_awprot}} {{/tb_top/soc_lite/conf_awvalid}} {{/tb_top/soc_lite/conf_awready}} {{/tb_top/soc_lite/conf_wid}} {{/tb_top/soc_lite/conf_wdata}} {{/tb_top/soc_lite/conf_wstrb}} {{/tb_top/soc_lite/conf_wlast}} {{/tb_top/soc_lite/conf_wvalid}} {{/tb_top/soc_lite/conf_wready}} {{/tb_top/soc_lite/conf_bid}} {{/tb_top/soc_lite/conf_bresp}} {{/tb_top/soc_lite/conf_bvalid}} {{/tb_top/soc_lite/conf_bready}} {{/tb_top/soc_lite/ram_random_mask}} {{/tb_top/soc_lite/SIMULATION}} 
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} {{/tb_top/soc_lite/u_cpu/cu/RST}} {{/tb_top/soc_lite/u_cpu/cu/MDUPause}} {{/tb_top/soc_lite/u_cpu/cu/IMPause}} {{/tb_top/soc_lite/u_cpu/cu/DMPause}} {{/tb_top/soc_lite/u_cpu/cu/rs}} {{/tb_top/soc_lite/u_cpu/cu/rt}} {{/tb_top/soc_lite/u_cpu/cu/RDataValid}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_EX}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_MEM}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_WB}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOValid}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/Jump_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_EX}} {{/tb_top/soc_lite/u_cpu/cu/Branch_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_ID}} {{/tb_top/soc_lite/u_cpu/cu/ERET_EX}} {{/tb_top/soc_lite/u_cpu/cu/ERET_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_WB}} {{/tb_top/soc_lite/u_cpu/cu/WRPause}} {{/tb_top/soc_lite/u_cpu/cu/ControlPause}} {{/tb_top/soc_lite/u_cpu/cu/PCEN}} {{/tb_top/soc_lite/u_cpu/cu/WRPause_WRConflict}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause}} {{/tb_top/soc_lite/u_cpu/cu/WRPause0}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause1}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause1}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause0}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause1}} {{/tb_top/soc_lite/u_cpu/cu/IF_EN}} {{/tb_top/soc_lite/u_cpu/cu/IF_ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_WB_EN}} {{/tb_top/soc_lite/u_cpu/cu/WB_EN}} 
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top.tcl
close_sim
launch_simulation
source tb_top.tcl
close_sim
launch_simulation
source tb_top.tcl
run all
current_wave_config {Untitled 6}
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} {{/tb_top/soc_lite/u_cpu/cu/RST}} {{/tb_top/soc_lite/u_cpu/cu/MDUPause}} {{/tb_top/soc_lite/u_cpu/cu/IMPause}} {{/tb_top/soc_lite/u_cpu/cu/DMPause}} {{/tb_top/soc_lite/u_cpu/cu/rs}} {{/tb_top/soc_lite/u_cpu/cu/rt}} {{/tb_top/soc_lite/u_cpu/cu/RDataValid}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_EX}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_MEM}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_WB}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOValid}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/Jump_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_EX}} {{/tb_top/soc_lite/u_cpu/cu/Branch_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_ID}} {{/tb_top/soc_lite/u_cpu/cu/ERET_EX}} {{/tb_top/soc_lite/u_cpu/cu/ERET_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_WB}} {{/tb_top/soc_lite/u_cpu/cu/WRPause}} {{/tb_top/soc_lite/u_cpu/cu/ControlPause}} {{/tb_top/soc_lite/u_cpu/cu/PCEN}} {{/tb_top/soc_lite/u_cpu/cu/WRPause_WRConflict}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause}} {{/tb_top/soc_lite/u_cpu/cu/WRPause0}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause1}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause1}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause0}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause1}} {{/tb_top/soc_lite/u_cpu/cu/IF_EN}} {{/tb_top/soc_lite/u_cpu/cu/IF_ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_WB_EN}} {{/tb_top/soc_lite/u_cpu/cu/WB_EN}} 
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 7}
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} {{/tb_top/soc_lite/u_cpu/cu/RST}} {{/tb_top/soc_lite/u_cpu/cu/MDUPause}} {{/tb_top/soc_lite/u_cpu/cu/IMPause}} {{/tb_top/soc_lite/u_cpu/cu/DMPause}} {{/tb_top/soc_lite/u_cpu/cu/rs}} {{/tb_top/soc_lite/u_cpu/cu/rt}} {{/tb_top/soc_lite/u_cpu/cu/RDataValid}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_EX}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_MEM}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_WB}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOValid}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/Jump_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_EX}} {{/tb_top/soc_lite/u_cpu/cu/Branch_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_ID}} {{/tb_top/soc_lite/u_cpu/cu/ERET_EX}} {{/tb_top/soc_lite/u_cpu/cu/ERET_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_WB}} {{/tb_top/soc_lite/u_cpu/cu/WRPause}} {{/tb_top/soc_lite/u_cpu/cu/ControlPause}} {{/tb_top/soc_lite/u_cpu/cu/PCEN}} {{/tb_top/soc_lite/u_cpu/cu/WRPause_WRConflict}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause}} {{/tb_top/soc_lite/u_cpu/cu/WRPause0}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause1}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause1}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause0}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause1}} {{/tb_top/soc_lite/u_cpu/cu/IF_EN}} {{/tb_top/soc_lite/u_cpu/cu/IF_ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_WB_EN}} {{/tb_top/soc_lite/u_cpu/cu/WB_EN}} 
run all
current_wave_config {Untitled 7}
add_wave {{/tb_top/soc_lite/u_cpu/If/CLK}} {{/tb_top/soc_lite/u_cpu/If/RST}} {{/tb_top/soc_lite/u_cpu/If/PCEN}} {{/tb_top/soc_lite/u_cpu/If/MemBusy}} {{/tb_top/soc_lite/u_cpu/If/PCSrc1}} {{/tb_top/soc_lite/u_cpu/If/PCSrc2}} {{/tb_top/soc_lite/u_cpu/If/PCSrc3}} {{/tb_top/soc_lite/u_cpu/If/inPC1}} {{/tb_top/soc_lite/u_cpu/If/inPC2}} {{/tb_top/soc_lite/u_cpu/If/inPC3}} {{/tb_top/soc_lite/u_cpu/If/outPC}} {{/tb_top/soc_lite/u_cpu/If/Inst}} {{/tb_top/soc_lite/u_cpu/If/IMPause}} {{/tb_top/soc_lite/u_cpu/If/inst_rdata}} {{/tb_top/soc_lite/u_cpu/If/inst_addr_ok}} {{/tb_top/soc_lite/u_cpu/If/inst_data_ok}} {{/tb_top/soc_lite/u_cpu/If/inst_req}} {{/tb_top/soc_lite/u_cpu/If/inst_wr}} {{/tb_top/soc_lite/u_cpu/If/inst_size}} {{/tb_top/soc_lite/u_cpu/If/inst_addr}} {{/tb_top/soc_lite/u_cpu/If/inst_wdata}} {{/tb_top/soc_lite/u_cpu/If/inPC}} {{/tb_top/soc_lite/u_cpu/If/PCSrc}} {{/tb_top/soc_lite/u_cpu/If/IFEN}} 
refresh_design
close_sim
launch_simulation
source tb_top.tcl
current_wave_config {Untitled 8}
add_wave {{/tb_top/soc_lite/u_cpu/If/CLK}} {{/tb_top/soc_lite/u_cpu/If/RST}} {{/tb_top/soc_lite/u_cpu/If/PCEN}} {{/tb_top/soc_lite/u_cpu/If/MemBusy}} {{/tb_top/soc_lite/u_cpu/If/PCSrc1}} {{/tb_top/soc_lite/u_cpu/If/PCSrc2}} {{/tb_top/soc_lite/u_cpu/If/PCSrc3}} {{/tb_top/soc_lite/u_cpu/If/inPC1}} {{/tb_top/soc_lite/u_cpu/If/inPC2}} {{/tb_top/soc_lite/u_cpu/If/inPC3}} {{/tb_top/soc_lite/u_cpu/If/outPC}} {{/tb_top/soc_lite/u_cpu/If/Inst}} {{/tb_top/soc_lite/u_cpu/If/IMPause}} {{/tb_top/soc_lite/u_cpu/If/inst_rdata}} {{/tb_top/soc_lite/u_cpu/If/inst_addr_ok}} {{/tb_top/soc_lite/u_cpu/If/inst_data_ok}} {{/tb_top/soc_lite/u_cpu/If/inst_req}} {{/tb_top/soc_lite/u_cpu/If/inst_wr}} {{/tb_top/soc_lite/u_cpu/If/inst_size}} {{/tb_top/soc_lite/u_cpu/If/inst_addr}} {{/tb_top/soc_lite/u_cpu/If/inst_wdata}} {{/tb_top/soc_lite/u_cpu/If/inPC}} {{/tb_top/soc_lite/u_cpu/If/PCSrc}} {{/tb_top/soc_lite/u_cpu/If/IFEN}} 
run all
current_wave_config {Untitled 8}
add_wave {{/tb_top/soc_lite/u_cpu/mem/CLK}} {{/tb_top/soc_lite/u_cpu/mem/RST}} {{/tb_top/soc_lite/u_cpu/mem/ALURes}} {{/tb_top/soc_lite/u_cpu/mem/CF}} {{/tb_top/soc_lite/u_cpu/mem/OF}} {{/tb_top/soc_lite/u_cpu/mem/SF}} {{/tb_top/soc_lite/u_cpu/mem/ZF}} {{/tb_top/soc_lite/u_cpu/mem/inRegWrite}} {{/tb_top/soc_lite/u_cpu/mem/MemWData}} {{/tb_top/soc_lite/u_cpu/mem/inPCSrc}} {{/tb_top/soc_lite/u_cpu/mem/MemWrite}} {{/tb_top/soc_lite/u_cpu/mem/BranchType}} {{/tb_top/soc_lite/u_cpu/mem/MemSize}} {{/tb_top/soc_lite/u_cpu/mem/MemSignExt}} {{/tb_top/soc_lite/u_cpu/mem/MemEN}} {{/tb_top/soc_lite/u_cpu/mem/outRegWrite}} {{/tb_top/soc_lite/u_cpu/mem/MemRData}} {{/tb_top/soc_lite/u_cpu/mem/outPCSrc}} {{/tb_top/soc_lite/u_cpu/mem/DMPause}} {{/tb_top/soc_lite/u_cpu/mem/data_rdata}} {{/tb_top/soc_lite/u_cpu/mem/data_addr_ok}} {{/tb_top/soc_lite/u_cpu/mem/data_data_ok}} {{/tb_top/soc_lite/u_cpu/mem/data_req}} {{/tb_top/soc_lite/u_cpu/mem/data_wr}} {{/tb_top/soc_lite/u_cpu/mem/data_size}} {{/tb_top/soc_lite/u_cpu/mem/data_addr}} {{/tb_top/soc_lite/u_cpu/mem/data_wdata}} {{/tb_top/soc_lite/u_cpu/mem/Write}} {{/tb_top/soc_lite/u_cpu/mem/WData}} {{/tb_top/soc_lite/u_cpu/mem/RData}} 
close_sim
