regDENTIST_DISPCLK_CNTL=0x0064
regDENTIST_DISPCLK_CNTL_BASE_IDX=1
regPHYPLLA_PIXCLK_RESYNC_CNTL=0x0040
regPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX=1
regPHYPLLB_PIXCLK_RESYNC_CNTL=0x0041
regPHYPLLB_PIXCLK_RESYNC_CNTL_BASE_IDX=1
regPHYPLLC_PIXCLK_RESYNC_CNTL=0x0042
regPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX=1
regPHYPLLD_PIXCLK_RESYNC_CNTL=0x0043
regPHYPLLD_PIXCLK_RESYNC_CNTL_BASE_IDX=1
regDP_DTO_DBUF_EN=0x0044
regDP_DTO_DBUF_EN_BASE_IDX=1
regDSCCLK3_DTO_PARAM=0x0045
regDSCCLK3_DTO_PARAM_BASE_IDX=1
regDSCCLK4_DTO_PARAM=0x0046
regDSCCLK4_DTO_PARAM_BASE_IDX=1
regDSCCLK5_DTO_PARAM=0x0047
regDSCCLK5_DTO_PARAM_BASE_IDX=1
regDPREFCLK_CGTT_BLK_CTRL_REG=0x0048
regDPREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX=1
regDCCG_GATE_DISABLE_CNTL4=0x0049
regDCCG_GATE_DISABLE_CNTL4_BASE_IDX=1
regDPSTREAMCLK_CNTL=0x004a
regDPSTREAMCLK_CNTL_BASE_IDX=1
regREFCLK_CGTT_BLK_CTRL_REG=0x004b
regREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX=1
regPHYPLLE_PIXCLK_RESYNC_CNTL=0x004c
regPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX=1=1
regDCCG_GLOBAL_FGCG_REP_CNTL=0x0050
regDCCG_GLOBAL_FGCG_REP_CNTL_BASE_IDX=1
regSYMCLKG_CLOCK_ENABLE=0x0057
regSYMCLKG_CLOCK_ENABLE_BASE_IDX=1
regDPREFCLK_CNTL=0x0058
regDPREFCLK_CNTL_BASE_IDX=1
regAOMCLK0_CNTL=0x0059
regAOMCLK0_CNTL_BASE_IDX=1
regAOMCLK1_CNTL=0x005a
regAOMCLK1_CNTL_BASE_IDX=1
regAOMCLK2_CNTL=0x005b
regAOMCLK2_CNTL_BASE_IDX=1
regDCCG_AUDIO_DTO2_PHASE=0x005c
regDCCG_AUDIO_DTO2_PHASE_BASE_IDX=1
regDCCG_AUDIO_DTO2_MODULO=0x005d
regDCCG_AUDIO_DTO2_MODULO_BASE_IDX=1
regDCE_VERSION=0x005e
regDCE_VERSION_BASE_IDX=1
regPHYPLLG_PIXCLK_RESYNC_CNTL=0x005f
regPHYPLLG_PIXCLK_RESYNC_CNTL_BASE_IDX=1
regSYMCLK32_SE_CNTL=0x0065
regSYMCLK32_SE_CNTL_BASE_IDX=1
regSYMCLK32_LE_CNTL=0x0066
regSYMCLK32_LE_CNTL_BASE_IDX=1
regDTBCLK_P_CNTL=0x0068
regDTBCLK_P_CNTL_BASE_IDX=1
regDCCG_GATE_DISABLE_CNTL5=0x0069
regDCCG_GATE_DISABLE_CNTL5_BASE_IDX=1
regDSCCLK0_DTO_PARAM=0x006c
regDSCCLK0_DTO_PARAM_BASE_IDX=1
regDSCCLK1_DTO_PARAM=0x006d
regDSCCLK1_DTO_PARAM_BASE_IDX=1
regDSCCLK2_DTO_PARAM=0x006e
regDSCCLK2_DTO_PARAM_BASE_IDX=1
regOTG_PIXEL_RATE_DIV=0x006f
regOTG_PIXEL_RATE_DIV_BASE_IDX=1
regMILLISECOND_TIME_BASE_DIV=0x0070
regMILLISECOND_TIME_BASE_DIV_BASE_IDX=1
regDISPCLK_FREQ_CHANGE_CNTL=0x0071
regDISPCLK_FREQ_CHANGE_CNTL_BASE_IDX=1
regDC_MEM_GLOBAL_PWR_REQ_CNTL=0x0072
regDC_MEM_GLOBAL_PWR_REQ_CNTL_BASE_IDX=1
regDCCG_GATE_DISABLE_CNTL=0x0074
regDCCG_GATE_DISABLE_CNTL_BASE_IDX=1
regDISPCLK_CGTT_BLK_CTRL_REG=0x0075
regDISPCLK_CGTT_BLK_CTRL_REG_BASE_IDX=1
regSOCCLK_CGTT_BLK_CTRL_REG=0x0076
regSOCCLK_CGTT_BLK_CTRL_REG_BASE_IDX=1
regDCCG_CAC_STATUS=0x0077
regDCCG_CAC_STATUS_BASE_IDX=1
regPIXCLK1_RESYNC_CNTL=0x0078
regPIXCLK1_RESYNC_CNTL_BASE_IDX=1
regPIXCLK2_RESYNC_CNTL=0x0079
regPIXCLK2_RESYNC_CNTL_BASE_IDX=1
regPIXCLK0_RESYNC_CNTL=0x007a
regPIXCLK0_RESYNC_CNTL_BASE_IDX=1
regMICROSECOND_TIME_BASE_DIV=0x007b
regMICROSECOND_TIME_BASE_DIV_BASE_IDX=1
regDCCG_GATE_DISABLE_CNTL2=0x007c
regDCCG_GATE_DISABLE_CNTL2_BASE_IDX=1
regSYMCLK_CGTT_BLK_CTRL_REG=0x007d
regSYMCLK_CGTT_BLK_CTRL_REG_BASE_IDX=1
regPHYPLLF_PIXCLK_RESYNC_CNTL=0x007e
regPHYPLLF_PIXCLK_RESYNC_CNTL_BASE_IDX=1
regDCCG_DISP_CNTL_REG=0x007f
regDCCG_DISP_CNTL_REG_BASE_IDX=1
regOTG0_PIXEL_RATE_CNTL=0x0080
regOTG0_PIXEL_RATE_CNTL_BASE_IDX=1
regDP_DTO0_PHASE=0x0081
regDP_DTO0_PHASE_BASE_IDX=1
regDP_DTO0_MODULO=0x0082
regDP_DTO0_MODULO_BASE_IDX=1
regOTG0_PHYPLL_PIXEL_RATE_CNTL=0x0083
regOTG0_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX=1
regOTG1_PIXEL_RATE_CNTL=0x0084
regOTG1_PIXEL_RATE_CNTL_BASE_IDX=1
regDP_DTO1_PHASE=0x0085
regDP_DTO1_PHASE_BASE_IDX=1
regDP_DTO1_MODULO=0x0086
regDP_DTO1_MODULO_BASE_IDX=1
regOTG1_PHYPLL_PIXEL_RATE_CNTL=0x0087
regOTG1_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX=1
regOTG2_PIXEL_RATE_CNTL=0x0088
regOTG2_PIXEL_RATE_CNTL_BASE_IDX=1
regDP_DTO2_PHASE=0x0089
regDP_DTO2_PHASE_BASE_IDX=1
regDP_DTO2_MODULO=0x008a
regDP_DTO2_MODULO_BASE_IDX=1
regOTG2_PHYPLL_PIXEL_RATE_CNTL=0x008b
regOTG2_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX=1
regOTG3_PIXEL_RATE_CNTL=0x008c
regOTG3_PIXEL_RATE_CNTL_BASE_IDX=1
regDP_DTO3_PHASE=0x008d
regDP_DTO3_PHASE_BASE_IDX=1
regDP_DTO3_MODULO=0x008e
regDP_DTO3_MODULO_BASE_IDX=1
regOTG3_PHYPLL_PIXEL_RATE_CNTL=0x008f
regOTG3_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX=1
regOTG4_PIXEL_RATE_CNTL=0x0090
regOTG4_PIXEL_RATE_CNTL_BASE_IDX=1
regDP_DTO4_PHASE=0x0091
regDP_DTO4_PHASE_BASE_IDX=1
regDP_DTO4_MODULO=0x0092
regDP_DTO4_MODULO_BASE_IDX=1
regOTG4_PHYPLL_PIXEL_RATE_CNTL=0x0093
regOTG4_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX=1
regOTG5_PIXEL_RATE_CNTL=0x0094
regOTG5_PIXEL_RATE_CNTL_BASE_IDX=1
regDP_DTO5_PHASE=0x0095
regDP_DTO5_PHASE_BASE_IDX=1
regDP_DTO5_MODULO=0x0096
regDP_DTO5_MODULO_BASE_IDX=1
regOTG5_PHYPLL_PIXEL_RATE_CNTL=0x0097
regOTG5_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX=1
regDPPCLK_CGTT_BLK_CTRL_REG=0x0098
regDPPCLK_CGTT_BLK_CTRL_REG_BASE_IDX=1
regDPPCLK0_DTO_PARAM=0x0099
regDPPCLK0_DTO_PARAM_BASE_IDX=1
regDPPCLK1_DTO_PARAM=0x009a
regDPPCLK1_DTO_PARAM_BASE_IDX=1
regDPPCLK2_DTO_PARAM=0x009b
regDPPCLK2_DTO_PARAM_BASE_IDX=1
regDPPCLK3_DTO_PARAM=0x009c
regDPPCLK3_DTO_PARAM_BASE_IDX=1
regDPPCLK4_DTO_PARAM=0x009d
regDPPCLK4_DTO_PARAM_BASE_IDX=1
regDPPCLK5_DTO_PARAM=0x009e
regDPPCLK5_DTO_PARAM_BASE_IDX=1
regDCCG_CAC_STATUS2=0x009f
regDCCG_CAC_STATUS2_BASE_IDX=1
regSYMCLKA_CLOCK_ENABLE=0x00a0
regSYMCLKA_CLOCK_ENABLE_BASE_IDX=1
regSYMCLKB_CLOCK_ENABLE=0x00a1
regSYMCLKB_CLOCK_ENABLE_BASE_IDX=1
regSYMCLKC_CLOCK_ENABLE=0x00a2
regSYMCLKC_CLOCK_ENABLE_BASE_IDX=1
regSYMCLKD_CLOCK_ENABLE=0x00a3
regSYMCLKD_CLOCK_ENABLE_BASE_IDX=1
regSYMCLKE_CLOCK_ENABLE=0x00a4
regSYMCLKE_CLOCK_ENABLE_BASE_IDX=1
regSYMCLKF_CLOCK_ENABLE=0x00a5
regSYMCLKF_CLOCK_ENABLE_BASE_IDX=1
regDCCG_SOFT_RESET=0x00a6
regDCCG_SOFT_RESET_BASE_IDX=1
regDSCCLK_DTO_CTRL=0x00a7
regDSCCLK_DTO_CTRL_BASE_IDX=1
regDPPCLK_CTRL=0x00a8
regDPPCLK_CTRL_BASE_IDX=1
regDCCG_GATE_DISABLE_CNTL6=0x00a9
regDCCG_GATE_DISABLE_CNTL6_BASE_IDX=1
regSYMCLK_PSP_CNTL=0x00aa
regSYMCLK_PSP_CNTL_BASE_IDX=1
regDCCG_AUDIO_DTO_SOURCE=0x00ab
regDCCG_AUDIO_DTO_SOURCE_BASE_IDX=1
regDCCG_AUDIO_DTO0_PHASE=0x00ac
regDCCG_AUDIO_DTO0_PHASE_BASE_IDX=1
regDCCG_AUDIO_DTO0_MODULE=0x00ad
regDCCG_AUDIO_DTO0_MODULE_BASE_IDX=1
regDCCG_AUDIO_DTO1_PHASE=0x00ae
regDCCG_AUDIO_DTO1_PHASE_BASE_IDX=1
regDCCG_AUDIO_DTO1_MODULE=0x00af
regDCCG_AUDIO_DTO1_MODULE_BASE_IDX=1
regDCCG_VSYNC_OTG0_LATCH_VALUE=0x00b0
regDCCG_VSYNC_OTG0_LATCH_VALUE_BASE_IDX=1
regDCCG_VSYNC_OTG1_LATCH_VALUE=0x00b1
regDCCG_VSYNC_OTG1_LATCH_VALUE_BASE_IDX=1
regDCCG_VSYNC_OTG2_LATCH_VALUE=0x00b2
regDCCG_VSYNC_OTG2_LATCH_VALUE_BASE_IDX=1
regDCCG_VSYNC_OTG3_LATCH_VALUE=0x00b3
regDCCG_VSYNC_OTG3_LATCH_VALUE_BASE_IDX=1
regDCCG_VSYNC_OTG4_LATCH_VALUE=0x00b4
regDCCG_VSYNC_OTG4_LATCH_VALUE_BASE_IDX=1
regDCCG_VSYNC_OTG5_LATCH_VALUE=0x00b5
regDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX=1
regDPPCLK_DTO_CTRL=0x00b6
regDPPCLK_DTO_CTRL_BASE_IDX=1
regDCCG_VSYNC_CNT_CTRL=0x00b8
regDCCG_VSYNC_CNT_CTRL_BASE_IDX=1
regDCCG_VSYNC_CNT_INT_CTRL=0x00b9
regDCCG_VSYNC_CNT_INT_CTRL_BASE_IDX=1
regFORCE_SYMCLK_DISABLE=0x00ba
regFORCE_SYMCLK_DISABLE_BASE_IDX=1
regDCCG_TEST_CLK_SEL=0x00be
regDCCG_TEST_CLK_SEL_BASE_IDX=1
regHDMICHARCLK0_CLOCK_CNTL=0x004a
regHDMICHARCLK0_CLOCK_CNTL_BASE_IDX=2
regHDMICHARCLK1_CLOCK_CNTL=0x004b
regHDMICHARCLK1_CLOCK_CNTL_BASE_IDX=2
regHDMICHARCLK2_CLOCK_CNTL=0x004c
regHDMICHARCLK2_CLOCK_CNTL_BASE_IDX=2
regHDMICHARCLK3_CLOCK_CNTL=0x004d
regHDMICHARCLK3_CLOCK_CNTL_BASE_IDX=2
regHDMICHARCLK4_CLOCK_CNTL=0x004e
regHDMICHARCLK4_CLOCK_CNTL_BASE_IDX=2
regHDMICHARCLK5_CLOCK_CNTL=0x004f
regHDMICHARCLK5_CLOCK_CNTL_BASE_IDX=2
regPHYASYMCLK_CLOCK_CNTL=0x0052
regPHYASYMCLK_CLOCK_CNTL_BASE_IDX=2
regPHYBSYMCLK_CLOCK_CNTL=0x0053
regPHYBSYMCLK_CLOCK_CNTL_BASE_IDX=2
regPHYCSYMCLK_CLOCK_CNTL=0x0054
regPHYCSYMCLK_CLOCK_CNTL_BASE_IDX=2
regPHYDSYMCLK_CLOCK_CNTL=0x0055
regPHYDSYMCLK_CLOCK_CNTL_BASE_IDX=2
regPHYESYMCLK_CLOCK_CNTL=0x0056
regPHYESYMCLK_CLOCK_CNTL_BASE_IDX=2
regPHYFSYMCLK_CLOCK_CNTL=0x0057
regPHYFSYMCLK_CLOCK_CNTL_BASE_IDX=2
regPHYGSYMCLK_CLOCK_CNTL=0x0058
regPHYGSYMCLK_CLOCK_CNTL_BASE_IDX=2
regHDMISTREAMCLK_CNTL=0x0059
regHDMISTREAMCLK_CNTL_BASE_IDX=2
regDCCG_GATE_DISABLE_CNTL3=0x005a
regDCCG_GATE_DISABLE_CNTL3_BASE_IDX=2
regHDMISTREAMCLK0_DTO_PARAM=0x005b
regHDMISTREAMCLK0_DTO_PARAM_BASE_IDX=2
regDMCUB_RBBMIF_SEC_CNTL=0x017a
regDMCUB_RBBMIF_SEC_CNTL_BASE_IDX=2
regRBBMIF_TIMEOUT=0x017f
regRBBMIF_TIMEOUT_BASE_IDX=2
regRBBMIF_STATUS=0x0180
regRBBMIF_STATUS_BASE_IDX=2
regRBBMIF_STATUS_2=0x0181
regRBBMIF_STATUS_2_BASE_IDX=2
regRBBMIF_INT_STATUS=0x0182
regRBBMIF_INT_STATUS_BASE_IDX=2
regRBBMIF_TIMEOUT_DIS=0x0183
regRBBMIF_TIMEOUT_DIS_BASE_IDX=2
regRBBMIF_TIMEOUT_DIS_2=0x0184
regRBBMIF_TIMEOUT_DIS_2_BASE_IDX=2
regRBBMIF_STATUS_FLAG=0x0185
regRBBMIF_STATUS_FLAG_BASE_IDX=2
regDC_GPU_TIMER_START_POSITION_V_UPDATE=0x0126
regDC_GPU_TIMER_START_POSITION_V_UPDATE_BASE_IDX=2
regDC_GPU_TIMER_START_POSITION_VSTARTUP=0x0127
regDC_GPU_TIMER_START_POSITION_VSTARTUP_BASE_IDX=2
regDC_GPU_TIMER_READ=0x0128
regDC_GPU_TIMER_READ_BASE_IDX=2
regDC_GPU_TIMER_READ_CNTL=0x0129
regDC_GPU_TIMER_READ_CNTL_BASE_IDX=2
regDISP_INTERRUPT_STATUS=0x012a
regDISP_INTERRUPT_STATUS_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE=0x012b
regDISP_INTERRUPT_STATUS_CONTINUE_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE2=0x012c
regDISP_INTERRUPT_STATUS_CONTINUE2_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE3=0x012d
regDISP_INTERRUPT_STATUS_CONTINUE3_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE4=0x012e
regDISP_INTERRUPT_STATUS_CONTINUE4_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE5=0x012f
regDISP_INTERRUPT_STATUS_CONTINUE5_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE6=0x0130
regDISP_INTERRUPT_STATUS_CONTINUE6_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE7=0x0131
regDISP_INTERRUPT_STATUS_CONTINUE7_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE8=0x0132
regDISP_INTERRUPT_STATUS_CONTINUE8_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE9=0x0133
regDISP_INTERRUPT_STATUS_CONTINUE9_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE10=0x0134
regDISP_INTERRUPT_STATUS_CONTINUE10_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE11=0x0135
regDISP_INTERRUPT_STATUS_CONTINUE11_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE12=0x0136
regDISP_INTERRUPT_STATUS_CONTINUE12_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE13=0x0137
regDISP_INTERRUPT_STATUS_CONTINUE13_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE14=0x0138
regDISP_INTERRUPT_STATUS_CONTINUE14_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE15=0x0139
regDISP_INTERRUPT_STATUS_CONTINUE15_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE16=0x013a
regDISP_INTERRUPT_STATUS_CONTINUE16_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE17=0x013b
regDISP_INTERRUPT_STATUS_CONTINUE17_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE18=0x013c
regDISP_INTERRUPT_STATUS_CONTINUE18_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE19=0x013d
regDISP_INTERRUPT_STATUS_CONTINUE19_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE20=0x013e
regDISP_INTERRUPT_STATUS_CONTINUE20_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE21=0x013f
regDISP_INTERRUPT_STATUS_CONTINUE21_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE22=0x0140
regDISP_INTERRUPT_STATUS_CONTINUE22_BASE_IDX=2
regDC_GPU_TIMER_START_POSITION_VREADY=0x0141
regDC_GPU_TIMER_START_POSITION_VREADY_BASE_IDX=2
regDC_GPU_TIMER_START_POSITION_FLIP=0x0142
regDC_GPU_TIMER_START_POSITION_FLIP_BASE_IDX=2
regDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK=0x0143
regDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK_BASE_IDX=2
regDC_GPU_TIMER_START_POSITION_FLIP_AWAY=0x0144
regDC_GPU_TIMER_START_POSITION_FLIP_AWAY_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE23=0x0145
regDISP_INTERRUPT_STATUS_CONTINUE23_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE24=0x0146
regDISP_INTERRUPT_STATUS_CONTINUE24_BASE_IDX=2
regDISP_INTERRUPT_STATUS_CONTINUE25=0x0147
regDISP_INTERRUPT_STATUS_CONTINUE25_BASE_IDX=2
regDCCG_INTERRUPT_DEST=0x0148
regDCCG_INTERRUPT_DEST_BASE_IDX=2
regDMU_INTERRUPT_DEST=0x0149
regDMU_INTERRUPT_DEST_BASE_IDX=2
regDMU_INTERRUPT_DEST2=0x014a
regDMU_INTERRUPT_DEST2_BASE_IDX=2
regDCPG_INTERRUPT_DEST=0x014b
regDCPG_INTERRUPT_DEST_BASE_IDX=2
regDCPG_INTERRUPT_DEST2=0x014c
regDCPG_INTERRUPT_DEST2_BASE_IDX=2
regMMHUBBUB_INTERRUPT_DEST=0x014d
regMMHUBBUB_INTERRUPT_DEST_BASE_IDX=2
regWB_INTERRUPT_DEST=0x014e
regWB_INTERRUPT_DEST_BASE_IDX=2
regDCHUB_INTERRUPT_DEST=0x014f
regDCHUB_INTERRUPT_DEST_BASE_IDX=2
regDCHUB_PERFCOUNTER_INTERRUPT_DEST=0x0150
regDCHUB_PERFCOUNTER_INTERRUPT_DEST_BASE_IDX=2
regDCHUB_INTERRUPT_DEST2=0x0151
regDCHUB_INTERRUPT_DEST2_BASE_IDX=2
regDPP_PERFCOUNTER_INTERRUPT_DEST=0x0152
regDPP_PERFCOUNTER_INTERRUPT_DEST_BASE_IDX=2
regMPC_INTERRUPT_DEST=0x0153
regMPC_INTERRUPT_DEST_BASE_IDX=2
regOPP_INTERRUPT_DEST=0x0154
regOPP_INTERRUPT_DEST_BASE_IDX=2
regOPTC_INTERRUPT_DEST=0x0155
regOPTC_INTERRUPT_DEST_BASE_IDX=2
regOTG0_INTERRUPT_DEST=0x0156
regOTG0_INTERRUPT_DEST_BASE_IDX=2
regOTG1_INTERRUPT_DEST=0x0157
regOTG1_INTERRUPT_DEST_BASE_IDX=2
regOTG2_INTERRUPT_DEST=0x0158
regOTG2_INTERRUPT_DEST_BASE_IDX=2
regOTG3_INTERRUPT_DEST=0x0159
regOTG3_INTERRUPT_DEST_BASE_IDX=2
regOTG4_INTERRUPT_DEST=0x015a
regOTG4_INTERRUPT_DEST_BASE_IDX=2
regOTG5_INTERRUPT_DEST=0x015b
regOTG5_INTERRUPT_DEST_BASE_IDX=2
regDIG_INTERRUPT_DEST=0x015c
regDIG_INTERRUPT_DEST_BASE_IDX=2
regI2C_DDC_HPD_INTERRUPT_DEST=0x015d
regI2C_DDC_HPD_INTERRUPT_DEST_BASE_IDX=2
regHDCP_INTERRUPT_DEST=0x015e
regHDCP_INTERRUPT_DEST_BASE_IDX=2
regDIO_INTERRUPT_DEST=0x015f
regDIO_INTERRUPT_DEST_BASE_IDX=2
regDCIO_INTERRUPT_DEST=0x0160
regDCIO_INTERRUPT_DEST_BASE_IDX=2
regHPD_INTERRUPT_DEST=0x0161
regHPD_INTERRUPT_DEST_BASE_IDX=2
regAZ_INTERRUPT_DEST=0x0162
regAZ_INTERRUPT_DEST_BASE_IDX=2
regAUX_INTERRUPT_DEST=0x0163
regAUX_INTERRUPT_DEST_BASE_IDX=2
regDSC_INTERRUPT_DEST=0x0164
regDSC_INTERRUPT_DEST_BASE_IDX=2
regHPO_INTERRUPT_DEST=0x0165
regHPO_INTERRUPT_DEST_BASE_IDX=2
regCC_DC_PIPE_DIS=0x00ca
regCC_DC_PIPE_DIS_BASE_IDX=2
regDMU_CLK_CNTL=0x00cb
regDMU_CLK_CNTL_BASE_IDX=2
regDMCUB_SMU_INTERRUPT_CNTL=0x00cd
regDMCUB_SMU_INTERRUPT_CNTL_BASE_IDX=2
regSMU_INTERRUPT_CONTROL=0x00ce
regSMU_INTERRUPT_CONTROL_BASE_IDX=2
regDMU_MISC_ALLOW_DS_FORCE=0x00d6
regDMU_MISC_ALLOW_DS_FORCE_BASE_IDX=2
regDMU_DISPCLK_CGTT_BLK_CTRL_REG=0x00d8
regDMU_DISPCLK_CGTT_BLK_CTRL_REG_BASE_IDX=2
regDMU_SOCCLK_CGTT_BLK_CTRL_REG=0x00d9
regDMU_SOCCLK_CGTT_BLK_CTRL_REG_BASE_IDX=2
regDOMAIN0_PG_CONFIG=0x0080
regDOMAIN0_PG_CONFIG_BASE_IDX=2
regDOMAIN0_PG_STATUS=0x0081
regDOMAIN0_PG_STATUS_BASE_IDX=2
regDOMAIN1_PG_CONFIG=0x0082
regDOMAIN1_PG_CONFIG_BASE_IDX=2
regDOMAIN1_PG_STATUS=0x0083
regDOMAIN1_PG_STATUS_BASE_IDX=2
regDOMAIN2_PG_CONFIG=0x0084
regDOMAIN2_PG_CONFIG_BASE_IDX=2
regDOMAIN2_PG_STATUS=0x0085
regDOMAIN2_PG_STATUS_BASE_IDX=2
regDOMAIN3_PG_CONFIG=0x0086
regDOMAIN3_PG_CONFIG_BASE_IDX=2
regDOMAIN3_PG_STATUS=0x0087
regDOMAIN3_PG_STATUS_BASE_IDX=2
regDOMAIN16_PG_CONFIG=0x0089
regDOMAIN16_PG_CONFIG_BASE_IDX=2
regDOMAIN16_PG_STATUS=0x008a
regDOMAIN16_PG_STATUS_BASE_IDX=2
regDOMAIN17_PG_CONFIG=0x008b
regDOMAIN17_PG_CONFIG_BASE_IDX=2
regDOMAIN17_PG_STATUS=0x008c
regDOMAIN17_PG_STATUS_BASE_IDX=2
regDOMAIN18_PG_CONFIG=0x008d
regDOMAIN18_PG_CONFIG_BASE_IDX=2
regDOMAIN18_PG_STATUS=0x008e
regDOMAIN18_PG_STATUS_BASE_IDX=2
regDOMAIN19_PG_CONFIG=0x008f
regDOMAIN19_PG_CONFIG_BASE_IDX=2
regDOMAIN19_PG_STATUS=0x0090
regDOMAIN19_PG_STATUS_BASE_IDX=2
regDOMAIN22_PG_CONFIG=0x0092
regDOMAIN22_PG_CONFIG_BASE_IDX=2
regDOMAIN22_PG_STATUS=0x0093
regDOMAIN22_PG_STATUS_BASE_IDX=2
regDOMAIN23_PG_CONFIG=0x0094
regDOMAIN23_PG_CONFIG_BASE_IDX=2
regDOMAIN23_PG_STATUS=0x0095
regDOMAIN23_PG_STATUS_BASE_IDX=2
regDOMAIN24_PG_CONFIG=0x0096
regDOMAIN24_PG_CONFIG_BASE_IDX=2
regDOMAIN24_PG_STATUS=0x0097
regDOMAIN24_PG_STATUS_BASE_IDX=2
regDOMAIN25_PG_CONFIG=0x0098
regDOMAIN25_PG_CONFIG_BASE_IDX=2
regDOMAIN25_PG_STATUS=0x0099
regDOMAIN25_PG_STATUS_BASE_IDX=2
regDCPG_INTERRUPT_STATUS=0x009a
regDCPG_INTERRUPT_STATUS_BASE_IDX=2
regDCPG_INTERRUPT_STATUS_2=0x009b
regDCPG_INTERRUPT_STATUS_2_BASE_IDX=2
regDCPG_INTERRUPT_STATUS_3=0x009c
regDCPG_INTERRUPT_STATUS_3_BASE_IDX=2
regDCPG_INTERRUPT_CONTROL_1=0x009d
regDCPG_INTERRUPT_CONTROL_1_BASE_IDX=2
regDCPG_INTERRUPT_CONTROL_2=0x009e
regDCPG_INTERRUPT_CONTROL_2_BASE_IDX=2
regDCPG_INTERRUPT_CONTROL_3=0x009f
regDCPG_INTERRUPT_CONTROL_3_BASE_IDX=2
regDC_IP_REQUEST_CNTL=0x00a0
regDC_IP_REQUEST_CNTL_BASE_IDX=2
regDC_PGCNTL_STATUS_REG=0x00a1
regDC_PGCNTL_STATUS_REG_BASE_IDX=2
regLONO_MEM_PWR_REQ_CNTL=0x00a4
regLONO_MEM_PWR_REQ_CNTL_BASE_IDX=2
regDMCUB_REGION0_OFFSET=0x018e
regDMCUB_REGION0_OFFSET_BASE_IDX=2
regDMCUB_REGION0_OFFSET_HIGH=0x018f
regDMCUB_REGION0_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION1_OFFSET=0x0190
regDMCUB_REGION1_OFFSET_BASE_IDX=2
regDMCUB_REGION1_OFFSET_HIGH=0x0191
regDMCUB_REGION1_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION2_OFFSET=0x0192
regDMCUB_REGION2_OFFSET_BASE_IDX=2
regDMCUB_REGION2_OFFSET_HIGH=0x0193
regDMCUB_REGION2_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION4_OFFSET=0x0196
regDMCUB_REGION4_OFFSET_BASE_IDX=2
regDMCUB_REGION4_OFFSET_HIGH=0x0197
regDMCUB_REGION4_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION5_OFFSET=0x0198
regDMCUB_REGION5_OFFSET_BASE_IDX=2
regDMCUB_REGION5_OFFSET_HIGH=0x0199
regDMCUB_REGION5_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION6_OFFSET=0x019a
regDMCUB_REGION6_OFFSET_BASE_IDX=2
regDMCUB_REGION6_OFFSET_HIGH=0x019b
regDMCUB_REGION6_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION7_OFFSET=0x019c
regDMCUB_REGION7_OFFSET_BASE_IDX=2
regDMCUB_REGION7_OFFSET_HIGH=0x019d
regDMCUB_REGION7_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION0_TOP_ADDRESS=0x019e
regDMCUB_REGION0_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION1_TOP_ADDRESS=0x019f
regDMCUB_REGION1_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION2_TOP_ADDRESS=0x01a0
regDMCUB_REGION2_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION4_TOP_ADDRESS=0x01a1
regDMCUB_REGION4_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION5_TOP_ADDRESS=0x01a2
regDMCUB_REGION5_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION6_TOP_ADDRESS=0x01a3
regDMCUB_REGION6_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION7_TOP_ADDRESS=0x01a4
regDMCUB_REGION7_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW0_BASE_ADDRESS=0x01a5
regDMCUB_REGION3_CW0_BASE_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW1_BASE_ADDRESS=0x01a6
regDMCUB_REGION3_CW1_BASE_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW2_BASE_ADDRESS=0x01a7
regDMCUB_REGION3_CW2_BASE_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW3_BASE_ADDRESS=0x01a8
regDMCUB_REGION3_CW3_BASE_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW4_BASE_ADDRESS=0x01a9
regDMCUB_REGION3_CW4_BASE_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW5_BASE_ADDRESS=0x01aa
regDMCUB_REGION3_CW5_BASE_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW6_BASE_ADDRESS=0x01ab
regDMCUB_REGION3_CW6_BASE_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW7_BASE_ADDRESS=0x01ac
regDMCUB_REGION3_CW7_BASE_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW0_TOP_ADDRESS=0x01ad
regDMCUB_REGION3_CW0_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW1_TOP_ADDRESS=0x01ae
regDMCUB_REGION3_CW1_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW2_TOP_ADDRESS=0x01af
regDMCUB_REGION3_CW2_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW3_TOP_ADDRESS=0x01b0
regDMCUB_REGION3_CW3_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW4_TOP_ADDRESS=0x01b1
regDMCUB_REGION3_CW4_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW5_TOP_ADDRESS=0x01b2
regDMCUB_REGION3_CW5_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW6_TOP_ADDRESS=0x01b3
regDMCUB_REGION3_CW6_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW7_TOP_ADDRESS=0x01b4
regDMCUB_REGION3_CW7_TOP_ADDRESS_BASE_IDX=2
regDMCUB_REGION3_CW0_OFFSET=0x01b5
regDMCUB_REGION3_CW0_OFFSET_BASE_IDX=2
regDMCUB_REGION3_CW0_OFFSET_HIGH=0x01b6
regDMCUB_REGION3_CW0_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION3_CW1_OFFSET=0x01b7
regDMCUB_REGION3_CW1_OFFSET_BASE_IDX=2
regDMCUB_REGION3_CW1_OFFSET_HIGH=0x01b8
regDMCUB_REGION3_CW1_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION3_CW2_OFFSET=0x01b9
regDMCUB_REGION3_CW2_OFFSET_BASE_IDX=2
regDMCUB_REGION3_CW2_OFFSET_HIGH=0x01ba
regDMCUB_REGION3_CW2_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION3_CW3_OFFSET=0x01bb
regDMCUB_REGION3_CW3_OFFSET_BASE_IDX=2
regDMCUB_REGION3_CW3_OFFSET_HIGH=0x01bc
regDMCUB_REGION3_CW3_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION3_CW4_OFFSET=0x01bd
regDMCUB_REGION3_CW4_OFFSET_BASE_IDX=2
regDMCUB_REGION3_CW4_OFFSET_HIGH=0x01be
regDMCUB_REGION3_CW4_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION3_CW5_OFFSET=0x01bf
regDMCUB_REGION3_CW5_OFFSET_BASE_IDX=2
regDMCUB_REGION3_CW5_OFFSET_HIGH=0x01c0
regDMCUB_REGION3_CW5_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION3_CW6_OFFSET=0x01c1
regDMCUB_REGION3_CW6_OFFSET_BASE_IDX=2
regDMCUB_REGION3_CW6_OFFSET_HIGH=0x01c2
regDMCUB_REGION3_CW6_OFFSET_HIGH_BASE_IDX=2
regDMCUB_REGION3_CW7_OFFSET=0x01c3
regDMCUB_REGION3_CW7_OFFSET_BASE_IDX=2
regDMCUB_REGION3_CW7_OFFSET_HIGH=0x01c4
regDMCUB_REGION3_CW7_OFFSET_HIGH_BASE_IDX=2
regDMCUB_INTERRUPT_ENABLE=0x01c5
regDMCUB_INTERRUPT_ENABLE_BASE_IDX=2
regDMCUB_INTERRUPT_ACK=0x01c6
regDMCUB_INTERRUPT_ACK_BASE_IDX=2
regDMCUB_INTERRUPT_STATUS=0x01c7
regDMCUB_INTERRUPT_STATUS_BASE_IDX=2
regDMCUB_INTERRUPT_TYPE=0x01c8
regDMCUB_INTERRUPT_TYPE_BASE_IDX=2
regDMCUB_EXT_INTERRUPT_STATUS=0x01c9
regDMCUB_EXT_INTERRUPT_STATUS_BASE_IDX=2
regDMCUB_EXT_INTERRUPT_CTXID=0x01ca
regDMCUB_EXT_INTERRUPT_CTXID_BASE_IDX=2
regDMCUB_EXT_INTERRUPT_ACK=0x01cb
regDMCUB_EXT_INTERRUPT_ACK_BASE_IDX=2
regDMCUB_INST_FETCH_FAULT_ADDR=0x01cc
regDMCUB_INST_FETCH_FAULT_ADDR_BASE_IDX=2
regDMCUB_DATA_WRITE_FAULT_ADDR=0x01cd
regDMCUB_DATA_WRITE_FAULT_ADDR_BASE_IDX=2
regDMCUB_SEC_CNTL=0x01ce
regDMCUB_SEC_CNTL_BASE_IDX=2
regDMCUB_MEM_CNTL=0x01cf
regDMCUB_MEM_CNTL_BASE_IDX=2
regDMCUB_INBOX0_BASE_ADDRESS=0x01d0
regDMCUB_INBOX0_BASE_ADDRESS_BASE_IDX=2
regDMCUB_INBOX0_SIZE=0x01d1
regDMCUB_INBOX0_SIZE_BASE_IDX=2
regDMCUB_INBOX0_WPTR=0x01d2
regDMCUB_INBOX0_WPTR_BASE_IDX=2
regDMCUB_INBOX0_RPTR=0x01d3
regDMCUB_INBOX0_RPTR_BASE_IDX=2
regDMCUB_INBOX1_BASE_ADDRESS=0x01d4
regDMCUB_INBOX1_BASE_ADDRESS_BASE_IDX=2
regDMCUB_INBOX1_SIZE=0x01d5
regDMCUB_INBOX1_SIZE_BASE_IDX=2
regDMCUB_INBOX1_WPTR=0x01d6
regDMCUB_INBOX1_WPTR_BASE_IDX=2
regDMCUB_INBOX1_RPTR=0x01d7
regDMCUB_INBOX1_RPTR_BASE_IDX=2
regDMCUB_OUTBOX0_BASE_ADDRESS=0x01d8
regDMCUB_OUTBOX0_BASE_ADDRESS_BASE_IDX=2
regDMCUB_OUTBOX0_SIZE=0x01d9
regDMCUB_OUTBOX0_SIZE_BASE_IDX=2
regDMCUB_OUTBOX0_WPTR=0x01da
regDMCUB_OUTBOX0_WPTR_BASE_IDX=2
regDMCUB_OUTBOX0_RPTR=0x01db
regDMCUB_OUTBOX0_RPTR_BASE_IDX=2
regDMCUB_OUTBOX1_BASE_ADDRESS=0x01dc
regDMCUB_OUTBOX1_BASE_ADDRESS_BASE_IDX=2
regDMCUB_OUTBOX1_SIZE=0x01dd
regDMCUB_OUTBOX1_SIZE_BASE_IDX=2
regDMCUB_OUTBOX1_WPTR=0x01de
regDMCUB_OUTBOX1_WPTR_BASE_IDX=2
regDMCUB_OUTBOX1_RPTR=0x01df
regDMCUB_OUTBOX1_RPTR_BASE_IDX=2
regDMCUB_TIMER_TRIGGER0=0x01e0
regDMCUB_TIMER_TRIGGER0_BASE_IDX=2
regDMCUB_TIMER_TRIGGER1=0x01e1
regDMCUB_TIMER_TRIGGER1_BASE_IDX=2
regDMCUB_TIMER_WINDOW=0x01e2
regDMCUB_TIMER_WINDOW_BASE_IDX=2
regDMCUB_SCRATCH0=0x01e3
regDMCUB_SCRATCH0_BASE_IDX=2
regDMCUB_SCRATCH1=0x01e4
regDMCUB_SCRATCH1_BASE_IDX=2
regDMCUB_SCRATCH2=0x01e5
regDMCUB_SCRATCH2_BASE_IDX=2
regDMCUB_SCRATCH3=0x01e6
regDMCUB_SCRATCH3_BASE_IDX=2
regDMCUB_SCRATCH4=0x01e7
regDMCUB_SCRATCH4_BASE_IDX=2
regDMCUB_SCRATCH5=0x01e8
regDMCUB_SCRATCH5_BASE_IDX=2
regDMCUB_SCRATCH6=0x01e9
regDMCUB_SCRATCH6_BASE_IDX=2
regDMCUB_SCRATCH7=0x01ea
regDMCUB_SCRATCH7_BASE_IDX=2
regDMCUB_SCRATCH8=0x01eb
regDMCUB_SCRATCH8_BASE_IDX=2
regDMCUB_SCRATCH9=0x01ec
regDMCUB_SCRATCH9_BASE_IDX=2
regDMCUB_SCRATCH10=0x01ed
regDMCUB_SCRATCH10_BASE_IDX=2
regDMCUB_SCRATCH11=0x01ee
regDMCUB_SCRATCH11_BASE_IDX=2
regDMCUB_SCRATCH12=0x01ef
regDMCUB_SCRATCH12_BASE_IDX=2
regDMCUB_SCRATCH13=0x01f0
regDMCUB_SCRATCH13_BASE_IDX=2
regDMCUB_SCRATCH14=0x01f1
regDMCUB_SCRATCH14_BASE_IDX=2
regDMCUB_SCRATCH15=0x01f2
regDMCUB_SCRATCH15_BASE_IDX=2
regDMCUB_SCRATCH16=0x01f3
regDMCUB_SCRATCH16_BASE_IDX=2
regDMCUB_SCRATCH17=0x01f4
regDMCUB_SCRATCH17_BASE_IDX=2
regDMCUB_SCRATCH18=0x01f5
regDMCUB_SCRATCH18_BASE_IDX=2
regDMCUB_CNTL=0x01f6
regDMCUB_CNTL_BASE_IDX=2
regDMCUB_GPINT_DATAIN0=0x01f7
regDMCUB_GPINT_DATAIN0_BASE_IDX=2
regDMCUB_GPINT_DATAIN1=0x01f8
regDMCUB_GPINT_DATAIN1_BASE_IDX=2
regDMCUB_GPINT_DATAOUT=0x01f9
regDMCUB_GPINT_DATAOUT_BASE_IDX=2
regDMCUB_UNDEFINED_ADDRESS_FAULT_ADDR=0x01fa
regDMCUB_UNDEFINED_ADDRESS_FAULT_ADDR_BASE_IDX=2
regDMCUB_LS_WAKE_INT_ENABLE=0x01fb
regDMCUB_LS_WAKE_INT_ENABLE_BASE_IDX=2
regDMCUB_MEM_PWR_CNTL=0x01fc
regDMCUB_MEM_PWR_CNTL_BASE_IDX=2
regDMCUB_TIMER_CURRENT=0x01fd
regDMCUB_TIMER_CURRENT_BASE_IDX=2
regDMCUB_PROC_ID=0x01ff
regDMCUB_PROC_ID_BASE_IDX=2
regDMCUB_CNTL2=0x0200
regDMCUB_CNTL2_BASE_IDX=2
regDMCUB_GPINT_DATAIN2=0x0215
regDMCUB_GPINT_DATAIN2_BASE_IDX=2
regDMCUB_GPINT_DATAIN3=0x0216
regDMCUB_GPINT_DATAIN3_BASE_IDX=2
regDMCUB_GPINT_DATAIN4=0x0217
regDMCUB_GPINT_DATAIN4_BASE_IDX=2
regDMCUB_GPINT_DATAIN5=0x0218
regDMCUB_GPINT_DATAIN5_BASE_IDX=2
regDMCUB_GPINT_DATAIN6=0x0219
regDMCUB_GPINT_DATAIN6_BASE_IDX=2
regDMCUB_REGION3_TMR_AXI_SPACE=0x021a
regDMCUB_REGION3_TMR_AXI_SPACE_BASE_IDX=2
regDMCUB_SCRATCH19=0x021b
regDMCUB_SCRATCH19_BASE_IDX=2
regDMCUB_SCRATCH20=0x021c
regDMCUB_SCRATCH20_BASE_IDX=2
regDMCUB_SCRATCH21=0x021d
regDMCUB_SCRATCH21_BASE_IDX=2
regDMCUB_SCRATCH22=0x021e
regDMCUB_SCRATCH22_BASE_IDX=2
regDMCUB_SCRATCH23=0x021f
regDMCUB_SCRATCH23_BASE_IDX=2
regHOST_INTERRUPT_CSR=0x0222
regHOST_INTERRUPT_CSR_BASE_IDX=2
regDMCUB_REG_INBOX0_RDY=0x0223
regDMCUB_REG_INBOX0_RDY_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG0=0x0224
regDMCUB_REG_INBOX0_MSG0_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG1=0x0225
regDMCUB_REG_INBOX0_MSG1_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG2=0x0226
regDMCUB_REG_INBOX0_MSG2_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG3=0x0227
regDMCUB_REG_INBOX0_MSG3_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG4=0x0228
regDMCUB_REG_INBOX0_MSG4_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG5=0x0229
regDMCUB_REG_INBOX0_MSG5_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG6=0x022a
regDMCUB_REG_INBOX0_MSG6_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG7=0x022b
regDMCUB_REG_INBOX0_MSG7_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG8=0x022c
regDMCUB_REG_INBOX0_MSG8_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG9=0x022d
regDMCUB_REG_INBOX0_MSG9_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG10=0x022e
regDMCUB_REG_INBOX0_MSG10_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG11=0x022f
regDMCUB_REG_INBOX0_MSG11_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG12=0x0230
regDMCUB_REG_INBOX0_MSG12_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG13=0x0231
regDMCUB_REG_INBOX0_MSG13_BASE_IDX=2
regDMCUB_REG_INBOX0_MSG14=0x0232
regDMCUB_REG_INBOX0_MSG14_BASE_IDX=2
regDMCUB_REG_INBOX0_RSP=0x0233
regDMCUB_REG_INBOX0_RSP_BASE_IDX=2
regDMCUB_REG_OUTBOX0_RDY=0x0234
regDMCUB_REG_OUTBOX0_RDY_BASE_IDX=2
regDMCUB_REG_OUTBOX0_MSG0=0x0235
regDMCUB_REG_OUTBOX0_MSG0_BASE_IDX=2
regDMCUB_REG_OUTBOX0_RSP=0x0236
regDMCUB_REG_OUTBOX0_RSP_BASE_IDX=2
regDMCUB_REG_INBOX1_RDY=0x0237
regDMCUB_REG_INBOX1_RDY_BASE_IDX=2
regDMCUB_REG_INBOX1_MSG0=0x0238
regDMCUB_REG_INBOX1_MSG0_BASE_IDX=2
regDMCUB_REG_INBOX1_MSG1=0x0239
regDMCUB_REG_INBOX1_MSG1_BASE_IDX=2
regDMCUB_REG_INBOX1_RSP=0x023a
regDMCUB_REG_INBOX1_RSP_BASE_IDX=2
regDMCUB_REG_INBOX2_RDY=0x023b
regDMCUB_REG_INBOX2_RDY_BASE_IDX=2
regDMCUB_REG_INBOX2_MSG0=0x023c
regDMCUB_REG_INBOX2_MSG0_BASE_IDX=2
regDMCUB_REG_INBOX2_MSG1=0x023d
regDMCUB_REG_INBOX2_MSG1_BASE_IDX=2
regDMCUB_REG_INBOX2_RSP=0x023e
regDMCUB_REG_INBOX2_RSP_BASE_IDX=2
regDMCUB_REG_INBOX3_RDY=0x023f
regDMCUB_REG_INBOX3_RDY_BASE_IDX=2
regDMCUB_REG_INBOX3_MSG0=0x0240
regDMCUB_REG_INBOX3_MSG0_BASE_IDX=2
regDMCUB_REG_INBOX3_MSG1=0x0241
regDMCUB_REG_INBOX3_MSG1_BASE_IDX=2
regDMCUB_REG_INBOX3_RSP=0x0242
regDMCUB_REG_INBOX3_RSP_BASE_IDX=2
regDMCUB_REG_INBOX4_RDY=0x0243
regDMCUB_REG_INBOX4_RDY_BASE_IDX=2
regDMCUB_REG_INBOX4_MSG0=0x0244
regDMCUB_REG_INBOX4_MSG0_BASE_IDX=2
regDMCUB_REG_INBOX4_MSG1=0x0245
regDMCUB_REG_INBOX4_MSG1_BASE_IDX=2
regDMCUB_REG_INBOX4_RSP=0x0246
regDMCUB_REG_INBOX4_RSP_BASE_IDX=2
regDWB_ENABLE_CLK_CTRL=0x3228
regDWB_ENABLE_CLK_CTRL_BASE_IDX=2
regDWB_MEM_PWR_CTRL=0x3229
regDWB_MEM_PWR_CTRL_BASE_IDX=2
regFC_MODE_CTRL=0x322a
regFC_MODE_CTRL_BASE_IDX=2
regFC_FLOW_CTRL=0x322b
regFC_FLOW_CTRL_BASE_IDX=2
regFC_WINDOW_START=0x322c
regFC_WINDOW_START_BASE_IDX=2
regFC_WINDOW_SIZE=0x322d
regFC_WINDOW_SIZE_BASE_IDX=2
regFC_SOURCE_SIZE=0x322e
regFC_SOURCE_SIZE_BASE_IDX=2
regDWB_UPDATE_CTRL=0x322f
regDWB_UPDATE_CTRL_BASE_IDX=2
regDWB_CRC_CTRL=0x3230
regDWB_CRC_CTRL_BASE_IDX=2
regDWB_CRC_MASK_R_G=0x3231
regDWB_CRC_MASK_R_G_BASE_IDX=2
regDWB_CRC_MASK_B_A=0x3232
regDWB_CRC_MASK_B_A_BASE_IDX=2
regDWB_CRC_VAL_R_G=0x3233
regDWB_CRC_VAL_R_G_BASE_IDX=2
regDWB_CRC_VAL_B_A=0x3234
regDWB_CRC_VAL_B_A_BASE_IDX=2
regDWB_OUT_CTRL=0x3235
regDWB_OUT_CTRL_BASE_IDX=2
regDWB_MMHUBBUB_BACKPRESSURE_CNT_EN=0x3236
regDWB_MMHUBBUB_BACKPRESSURE_CNT_EN_BASE_IDX=2
regDWB_MMHUBBUB_BACKPRESSURE_CNT=0x3237
regDWB_MMHUBBUB_BACKPRESSURE_CNT_BASE_IDX=2
regDWB_HOST_READ_CONTROL=0x3238
regDWB_HOST_READ_CONTROL_BASE_IDX=2
regDWB_OVERFLOW_STATUS=0x3239
regDWB_OVERFLOW_STATUS_BASE_IDX=2
regDWB_OVERFLOW_COUNTER=0x323a
regDWB_OVERFLOW_COUNTER_BASE_IDX=2
regDWB_SOFT_RESET=0x323b
regDWB_SOFT_RESET_BASE_IDX=2
regDWB_DEBUG_CTRL=0x323c
regDWB_DEBUG_CTRL_BASE_IDX=2
regDWB_DEBUG=0x323d
regDWB_DEBUG_BASE_IDX=2
regDWB_HDR_MULT_COEF=0x3294
regDWB_HDR_MULT_COEF_BASE_IDX=2
regDWB_GAMUT_REMAP_MODE=0x3295
regDWB_GAMUT_REMAP_MODE_BASE_IDX=2
regDWB_GAMUT_REMAP_COEF_FORMAT=0x3296
regDWB_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=2
regDWB_GAMUT_REMAPA_C11_C12=0x3297
regDWB_GAMUT_REMAPA_C11_C12_BASE_IDX=2
regDWB_GAMUT_REMAPA_C13_C14=0x3298
regDWB_GAMUT_REMAPA_C13_C14_BASE_IDX=2
regDWB_GAMUT_REMAPA_C21_C22=0x3299
regDWB_GAMUT_REMAPA_C21_C22_BASE_IDX=2
regDWB_GAMUT_REMAPA_C23_C24=0x329a
regDWB_GAMUT_REMAPA_C23_C24_BASE_IDX=2
regDWB_GAMUT_REMAPA_C31_C32=0x329b
regDWB_GAMUT_REMAPA_C31_C32_BASE_IDX=2
regDWB_GAMUT_REMAPA_C33_C34=0x329c
regDWB_GAMUT_REMAPA_C33_C34_BASE_IDX=2
regDWB_GAMUT_REMAPB_C11_C12=0x329d
regDWB_GAMUT_REMAPB_C11_C12_BASE_IDX=2
regDWB_GAMUT_REMAPB_C13_C14=0x329e
regDWB_GAMUT_REMAPB_C13_C14_BASE_IDX=2
regDWB_GAMUT_REMAPB_C21_C22=0x329f
regDWB_GAMUT_REMAPB_C21_C22_BASE_IDX=2
regDWB_GAMUT_REMAPB_C23_C24=0x32a0
regDWB_GAMUT_REMAPB_C23_C24_BASE_IDX=2
regDWB_GAMUT_REMAPB_C31_C32=0x32a1
regDWB_GAMUT_REMAPB_C31_C32_BASE_IDX=2
regDWB_GAMUT_REMAPB_C33_C34=0x32a2
regDWB_GAMUT_REMAPB_C33_C34_BASE_IDX=2
regDWB_OGAM_CONTROL=0x32a3
regDWB_OGAM_CONTROL_BASE_IDX=2
regDWB_OGAM_LUT_INDEX=0x32a4
regDWB_OGAM_LUT_INDEX_BASE_IDX=2
regDWB_OGAM_LUT_DATA=0x32a5
regDWB_OGAM_LUT_DATA_BASE_IDX=2
regDWB_OGAM_LUT_CONTROL=0x32a6
regDWB_OGAM_LUT_CONTROL_BASE_IDX=2
regDWB_OGAM_RAMA_START_CNTL_B=0x32a7
regDWB_OGAM_RAMA_START_CNTL_B_BASE_IDX=2
regDWB_OGAM_RAMA_START_CNTL_G=0x32a8
regDWB_OGAM_RAMA_START_CNTL_G_BASE_IDX=2
regDWB_OGAM_RAMA_START_CNTL_R=0x32a9
regDWB_OGAM_RAMA_START_CNTL_R_BASE_IDX=2
regDWB_OGAM_RAMA_START_BASE_CNTL_B=0x32aa
regDWB_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX=2
regDWB_OGAM_RAMA_START_SLOPE_CNTL_B=0x32ab
regDWB_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX=2
regDWB_OGAM_RAMA_START_BASE_CNTL_G=0x32ac
regDWB_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX=2
regDWB_OGAM_RAMA_START_SLOPE_CNTL_G=0x32ad
regDWB_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX=2
regDWB_OGAM_RAMA_START_BASE_CNTL_R=0x32ae
regDWB_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX=2
regDWB_OGAM_RAMA_START_SLOPE_CNTL_R=0x32af
regDWB_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX=2
regDWB_OGAM_RAMA_END_CNTL1_B=0x32b0
regDWB_OGAM_RAMA_END_CNTL1_B_BASE_IDX=2
regDWB_OGAM_RAMA_END_CNTL2_B=0x32b1
regDWB_OGAM_RAMA_END_CNTL2_B_BASE_IDX=2
regDWB_OGAM_RAMA_END_CNTL1_G=0x32b2
regDWB_OGAM_RAMA_END_CNTL1_G_BASE_IDX=2
regDWB_OGAM_RAMA_END_CNTL2_G=0x32b3
regDWB_OGAM_RAMA_END_CNTL2_G_BASE_IDX=2
regDWB_OGAM_RAMA_END_CNTL1_R=0x32b4
regDWB_OGAM_RAMA_END_CNTL1_R_BASE_IDX=2
regDWB_OGAM_RAMA_END_CNTL2_R=0x32b5
regDWB_OGAM_RAMA_END_CNTL2_R_BASE_IDX=2
regDWB_OGAM_RAMA_OFFSET_B=0x32b6
regDWB_OGAM_RAMA_OFFSET_B_BASE_IDX=2
regDWB_OGAM_RAMA_OFFSET_G=0x32b7
regDWB_OGAM_RAMA_OFFSET_G_BASE_IDX=2
regDWB_OGAM_RAMA_OFFSET_R=0x32b8
regDWB_OGAM_RAMA_OFFSET_R_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_0_1=0x32b9
regDWB_OGAM_RAMA_REGION_0_1_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_2_3=0x32ba
regDWB_OGAM_RAMA_REGION_2_3_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_4_5=0x32bb
regDWB_OGAM_RAMA_REGION_4_5_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_6_7=0x32bc
regDWB_OGAM_RAMA_REGION_6_7_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_8_9=0x32bd
regDWB_OGAM_RAMA_REGION_8_9_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_10_11=0x32be
regDWB_OGAM_RAMA_REGION_10_11_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_12_13=0x32bf
regDWB_OGAM_RAMA_REGION_12_13_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_14_15=0x32c0
regDWB_OGAM_RAMA_REGION_14_15_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_16_17=0x32c1
regDWB_OGAM_RAMA_REGION_16_17_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_18_19=0x32c2
regDWB_OGAM_RAMA_REGION_18_19_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_20_21=0x32c3
regDWB_OGAM_RAMA_REGION_20_21_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_22_23=0x32c4
regDWB_OGAM_RAMA_REGION_22_23_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_24_25=0x32c5
regDWB_OGAM_RAMA_REGION_24_25_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_26_27=0x32c6
regDWB_OGAM_RAMA_REGION_26_27_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_28_29=0x32c7
regDWB_OGAM_RAMA_REGION_28_29_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_30_31=0x32c8
regDWB_OGAM_RAMA_REGION_30_31_BASE_IDX=2
regDWB_OGAM_RAMA_REGION_32_33=0x32c9
regDWB_OGAM_RAMA_REGION_32_33_BASE_IDX=2
regDWB_OGAM_RAMB_START_CNTL_B=0x32ca
regDWB_OGAM_RAMB_START_CNTL_B_BASE_IDX=2
regDWB_OGAM_RAMB_START_CNTL_G=0x32cb
regDWB_OGAM_RAMB_START_CNTL_G_BASE_IDX=2
regDWB_OGAM_RAMB_START_CNTL_R=0x32cc
regDWB_OGAM_RAMB_START_CNTL_R_BASE_IDX=2
regDWB_OGAM_RAMB_START_BASE_CNTL_B=0x32cd
regDWB_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX=2
regDWB_OGAM_RAMB_START_SLOPE_CNTL_B=0x32ce
regDWB_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX=2
regDWB_OGAM_RAMB_START_BASE_CNTL_G=0x32cf
regDWB_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX=2
regDWB_OGAM_RAMB_START_SLOPE_CNTL_G=0x32d0
regDWB_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX=2
regDWB_OGAM_RAMB_START_BASE_CNTL_R=0x32d1
regDWB_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX=2
regDWB_OGAM_RAMB_START_SLOPE_CNTL_R=0x32d2
regDWB_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX=2
regDWB_OGAM_RAMB_END_CNTL1_B=0x32d3
regDWB_OGAM_RAMB_END_CNTL1_B_BASE_IDX=2
regDWB_OGAM_RAMB_END_CNTL2_B=0x32d4
regDWB_OGAM_RAMB_END_CNTL2_B_BASE_IDX=2
regDWB_OGAM_RAMB_END_CNTL1_G=0x32d5
regDWB_OGAM_RAMB_END_CNTL1_G_BASE_IDX=2
regDWB_OGAM_RAMB_END_CNTL2_G=0x32d6
regDWB_OGAM_RAMB_END_CNTL2_G_BASE_IDX=2
regDWB_OGAM_RAMB_END_CNTL1_R=0x32d7
regDWB_OGAM_RAMB_END_CNTL1_R_BASE_IDX=2
regDWB_OGAM_RAMB_END_CNTL2_R=0x32d8
regDWB_OGAM_RAMB_END_CNTL2_R_BASE_IDX=2
regDWB_OGAM_RAMB_OFFSET_B=0x32d9
regDWB_OGAM_RAMB_OFFSET_B_BASE_IDX=2
regDWB_OGAM_RAMB_OFFSET_G=0x32da
regDWB_OGAM_RAMB_OFFSET_G_BASE_IDX=2
regDWB_OGAM_RAMB_OFFSET_R=0x32db
regDWB_OGAM_RAMB_OFFSET_R_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_0_1=0x32dc
regDWB_OGAM_RAMB_REGION_0_1_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_2_3=0x32dd
regDWB_OGAM_RAMB_REGION_2_3_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_4_5=0x32de
regDWB_OGAM_RAMB_REGION_4_5_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_6_7=0x32df
regDWB_OGAM_RAMB_REGION_6_7_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_8_9=0x32e0
regDWB_OGAM_RAMB_REGION_8_9_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_10_11=0x32e1
regDWB_OGAM_RAMB_REGION_10_11_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_12_13=0x32e2
regDWB_OGAM_RAMB_REGION_12_13_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_14_15=0x32e3
regDWB_OGAM_RAMB_REGION_14_15_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_16_17=0x32e4
regDWB_OGAM_RAMB_REGION_16_17_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_18_19=0x32e5
regDWB_OGAM_RAMB_REGION_18_19_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_20_21=0x32e6
regDWB_OGAM_RAMB_REGION_20_21_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_22_23=0x32e7
regDWB_OGAM_RAMB_REGION_22_23_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_24_25=0x32e8
regDWB_OGAM_RAMB_REGION_24_25_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_26_27=0x32e9
regDWB_OGAM_RAMB_REGION_26_27_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_28_29=0x32ea
regDWB_OGAM_RAMB_REGION_28_29_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_30_31=0x32eb
regDWB_OGAM_RAMB_REGION_30_31_BASE_IDX=2
regDWB_OGAM_RAMB_REGION_32_33=0x32ec
regDWB_OGAM_RAMB_REGION_32_33_BASE_IDX=2
regMCIF_WB_BUFMGR_SW_CONTROL=0x0272
regMCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX=2
regMCIF_WB_BUFMGR_STATUS=0x0274
regMCIF_WB_BUFMGR_STATUS_BASE_IDX=2
regMCIF_WB_BUF_PITCH=0x0275
regMCIF_WB_BUF_PITCH_BASE_IDX=2
regMCIF_WB_BUF_1_STATUS=0x0276
regMCIF_WB_BUF_1_STATUS_BASE_IDX=2
regMCIF_WB_BUF_1_STATUS2=0x0277
regMCIF_WB_BUF_1_STATUS2_BASE_IDX=2
regMCIF_WB_BUF_2_STATUS=0x0278
regMCIF_WB_BUF_2_STATUS_BASE_IDX=2
regMCIF_WB_BUF_2_STATUS2=0x0279
regMCIF_WB_BUF_2_STATUS2_BASE_IDX=2
regMCIF_WB_BUF_3_STATUS=0x027a
regMCIF_WB_BUF_3_STATUS_BASE_IDX=2
regMCIF_WB_BUF_3_STATUS2=0x027b
regMCIF_WB_BUF_3_STATUS2_BASE_IDX=2
regMCIF_WB_BUF_4_STATUS=0x027c
regMCIF_WB_BUF_4_STATUS_BASE_IDX=2
regMCIF_WB_BUF_4_STATUS2=0x027d
regMCIF_WB_BUF_4_STATUS2_BASE_IDX=2
regMCIF_WB_ARBITRATION_CONTROL=0x027e
regMCIF_WB_ARBITRATION_CONTROL_BASE_IDX=2
regMCIF_WB_SCLK_CHANGE=0x027f
regMCIF_WB_SCLK_CHANGE_BASE_IDX=2
regMCIF_WB_TEST_DEBUG_INDEX=0x0280
regMCIF_WB_TEST_DEBUG_INDEX_BASE_IDX=2
regMCIF_WB_TEST_DEBUG_DATA=0x0281
regMCIF_WB_TEST_DEBUG_DATA_BASE_IDX=2
regMCIF_WB_BUF_1_ADDR_Y=0x0282
regMCIF_WB_BUF_1_ADDR_Y_BASE_IDX=2
regMCIF_WB_BUF_1_ADDR_C=0x0284
regMCIF_WB_BUF_1_ADDR_C_BASE_IDX=2
regMCIF_WB_BUF_2_ADDR_Y=0x0286
regMCIF_WB_BUF_2_ADDR_Y_BASE_IDX=2
regMCIF_WB_BUF_2_ADDR_C=0x0288
regMCIF_WB_BUF_2_ADDR_C_BASE_IDX=2
regMCIF_WB_BUF_3_ADDR_Y=0x028a
regMCIF_WB_BUF_3_ADDR_Y_BASE_IDX=2
regMCIF_WB_BUF_3_ADDR_C=0x028c
regMCIF_WB_BUF_3_ADDR_C_BASE_IDX=2
regMCIF_WB_BUF_4_ADDR_Y=0x028e
regMCIF_WB_BUF_4_ADDR_Y_BASE_IDX=2
regMCIF_WB_BUF_4_ADDR_C=0x0290
regMCIF_WB_BUF_4_ADDR_C_BASE_IDX=2
regMCIF_WB_BUFMGR_VCE_CONTROL=0x0292
regMCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX=2
regMCIF_WB_NB_PSTATE_CONTROL=0x0293
regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX=2
regMCIF_WB_CLOCK_GATER_CONTROL=0x0294
regMCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX=2
regMCIF_WB_SELF_REFRESH_CONTROL=0x0296
regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX=2
regMULTI_LEVEL_QOS_CTRL=0x0297
regMULTI_LEVEL_QOS_CTRL_BASE_IDX=2
regMCIF_WB_SECURITY_LEVEL=0x0298
regMCIF_WB_SECURITY_LEVEL_BASE_IDX=2
regMCIF_WB_BUF_LUMA_SIZE=0x0299
regMCIF_WB_BUF_LUMA_SIZE_BASE_IDX=2
regMCIF_WB_BUF_CHROMA_SIZE=0x029a
regMCIF_WB_BUF_CHROMA_SIZE_BASE_IDX=2
regMCIF_WB_BUF_1_ADDR_Y_HIGH=0x029b
regMCIF_WB_BUF_1_ADDR_Y_HIGH_BASE_IDX=2
regMCIF_WB_BUF_1_ADDR_C_HIGH=0x029c
regMCIF_WB_BUF_1_ADDR_C_HIGH_BASE_IDX=2
regMCIF_WB_BUF_2_ADDR_Y_HIGH=0x029d
regMCIF_WB_BUF_2_ADDR_Y_HIGH_BASE_IDX=2
regMCIF_WB_BUF_2_ADDR_C_HIGH=0x029e
regMCIF_WB_BUF_2_ADDR_C_HIGH_BASE_IDX=2
regMCIF_WB_BUF_3_ADDR_Y_HIGH=0x029f
regMCIF_WB_BUF_3_ADDR_Y_HIGH_BASE_IDX=2
regMCIF_WB_BUF_3_ADDR_C_HIGH=0x02a0
regMCIF_WB_BUF_3_ADDR_C_HIGH_BASE_IDX=2
regMCIF_WB_BUF_4_ADDR_Y_HIGH=0x02a1
regMCIF_WB_BUF_4_ADDR_Y_HIGH_BASE_IDX=2
regMCIF_WB_BUF_4_ADDR_C_HIGH=0x02a2
regMCIF_WB_BUF_4_ADDR_C_HIGH_BASE_IDX=2
regMCIF_WB_BUF_1_RESOLUTION=0x02a3
regMCIF_WB_BUF_1_RESOLUTION_BASE_IDX=2
regMCIF_WB_BUF_2_RESOLUTION=0x02a4
regMCIF_WB_BUF_2_RESOLUTION_BASE_IDX=2
regMCIF_WB_BUF_3_RESOLUTION=0x02a5
regMCIF_WB_BUF_3_RESOLUTION_BASE_IDX=2
regMCIF_WB_BUF_4_RESOLUTION=0x02a6
regMCIF_WB_BUF_4_RESOLUTION_BASE_IDX=2
regMCIF_WB_PSTATE_CHANGE_DURATION_VBI=0x02a7
regMCIF_WB_PSTATE_CHANGE_DURATION_VBI_BASE_IDX=2
regMCIF_WB_VMID_CONTROL=0x02a8
regMCIF_WB_VMID_CONTROL_BASE_IDX=2
regMCIF_WB_MIN_TTO=0x02a9
regMCIF_WB_MIN_TTO_BASE_IDX=2
regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK=0x02aa
regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX=2
regMCIF_WB_WATERMARK=0x02ab
regMCIF_WB_WATERMARK_BASE_IDX=2
regMMHUBBUB_WARMUP_CONFIG=0x02ac
regMMHUBBUB_WARMUP_CONFIG_BASE_IDX=2
regMMHUBBUB_WARMUP_CONTROL_STATUS=0x02ad
regMMHUBBUB_WARMUP_CONTROL_STATUS_BASE_IDX=2
regMMHUBBUB_WARMUP_BASE_ADDR_LOW=0x02ae
regMMHUBBUB_WARMUP_BASE_ADDR_LOW_BASE_IDX=2
regMMHUBBUB_WARMUP_BASE_ADDR_HIGH=0x02af
regMMHUBBUB_WARMUP_BASE_ADDR_HIGH_BASE_IDX=2
regMMHUBBUB_WARMUP_ADDR_REGION=0x02b0
regMMHUBBUB_WARMUP_ADDR_REGION_BASE_IDX=2
regMMHUBBUB_MIN_TTO=0x02b1
regMMHUBBUB_MIN_TTO_BASE_IDX=2
regMMHUBBUB_CTRL=0x0333
regMMHUBBUB_CTRL_BASE_IDX=2
regWBIF_SMU_WM_CONTROL=0x0334
regWBIF_SMU_WM_CONTROL_BASE_IDX=2
regWBIF0_MISC_CTRL=0x0335
regWBIF0_MISC_CTRL_BASE_IDX=2
regWBIF0_PHASE0_OUTSTANDING_COUNTER=0x0336
regWBIF0_PHASE0_OUTSTANDING_COUNTER_BASE_IDX=2
regWBIF0_PHASE1_OUTSTANDING_COUNTER=0x0337
regWBIF0_PHASE1_OUTSTANDING_COUNTER_BASE_IDX=2
regMMHUBBUB_MEM_PWR_STATUS=0x033e
regMMHUBBUB_MEM_PWR_STATUS_BASE_IDX=2
regMMHUBBUB_MEM_PWR_CNTL=0x033f
regMMHUBBUB_MEM_PWR_CNTL_BASE_IDX=2
regMMHUBBUB_CLOCK_CNTL=0x0340
regMMHUBBUB_CLOCK_CNTL_BASE_IDX=2
regMMHUBBUB_SOFT_RESET=0x0341
regMMHUBBUB_SOFT_RESET_BASE_IDX=2
regDMU_IF_ERR_STATUS=0x0345
regDMU_IF_ERR_STATUS_BASE_IDX=2
regMMHUBBUB_CLIENT_UNIT_ID=0x0346
regMMHUBBUB_CLIENT_UNIT_ID_BASE_IDX=2
regMMHUBBUB_WARMUP_VMID_CONTROL=0x0348
regMMHUBBUB_WARMUP_VMID_CONTROL_BASE_IDX=2
regAZALIA_CONTROLLER_CLOCK_GATING=0x03c2
regAZALIA_CONTROLLER_CLOCK_GATING_BASE_IDX=2
regAZALIA_AUDIO_DTO=0x03c3
regAZALIA_AUDIO_DTO_BASE_IDX=2
regAZALIA_AUDIO_DTO_CONTROL=0x03c4
regAZALIA_AUDIO_DTO_CONTROL_BASE_IDX=2
regAZALIA_SOCCLK_CONTROL=0x03c5
regAZALIA_SOCCLK_CONTROL_BASE_IDX=2
regAZALIA_UNDERFLOW_FILLER_SAMPLE=0x03c6
regAZALIA_UNDERFLOW_FILLER_SAMPLE_BASE_IDX=2
regAZALIA_DATA_DMA_CONTROL=0x03c7
regAZALIA_DATA_DMA_CONTROL_BASE_IDX=2
regAZALIA_BDL_DMA_CONTROL=0x03c8
regAZALIA_BDL_DMA_CONTROL_BASE_IDX=2
regAZALIA_RIRB_AND_DP_CONTROL=0x03c9
regAZALIA_RIRB_AND_DP_CONTROL_BASE_IDX=2
regAZALIA_CORB_DMA_CONTROL=0x03ca
regAZALIA_CORB_DMA_CONTROL_BASE_IDX=2
regAZALIA_GLOBAL_CAPABILITIES=0x03d3
regAZALIA_GLOBAL_CAPABILITIES_BASE_IDX=2
regAZALIA_OUTPUT_PAYLOAD_CAPABILITY=0x03d4
regAZALIA_OUTPUT_PAYLOAD_CAPABILITY_BASE_IDX=2
regAZALIA_OUTPUT_STREAM_ARBITER_CONTROL=0x03d5
regAZALIA_OUTPUT_STREAM_ARBITER_CONTROL_BASE_IDX=2
regAZALIA_INPUT_PAYLOAD_CAPABILITY=0x03d6
regAZALIA_INPUT_PAYLOAD_CAPABILITY_BASE_IDX=2
regAZALIA_INPUT_CRC0_CONTROL0=0x03d9
regAZALIA_INPUT_CRC0_CONTROL0_BASE_IDX=2
regAZALIA_INPUT_CRC0_CONTROL1=0x03da
regAZALIA_INPUT_CRC0_CONTROL1_BASE_IDX=2
regAZALIA_INPUT_CRC0_CONTROL2=0x03db
regAZALIA_INPUT_CRC0_CONTROL2_BASE_IDX=2
regAZALIA_INPUT_CRC0_CONTROL3=0x03dc
regAZALIA_INPUT_CRC0_CONTROL3_BASE_IDX=2
regAZALIA_INPUT_CRC0_RESULT=0x03dd
regAZALIA_INPUT_CRC0_RESULT_BASE_IDX=2
regAZALIA_INPUT_CRC1_CONTROL0=0x03de
regAZALIA_INPUT_CRC1_CONTROL0_BASE_IDX=2
regAZALIA_INPUT_CRC1_CONTROL1=0x03df
regAZALIA_INPUT_CRC1_CONTROL1_BASE_IDX=2
regAZALIA_INPUT_CRC1_CONTROL2=0x03e0
regAZALIA_INPUT_CRC1_CONTROL2_BASE_IDX=2
regAZALIA_INPUT_CRC1_CONTROL3=0x03e1
regAZALIA_INPUT_CRC1_CONTROL3_BASE_IDX=2
regAZALIA_INPUT_CRC1_RESULT=0x03e2
regAZALIA_INPUT_CRC1_RESULT_BASE_IDX=2
regAZALIA_CRC0_CONTROL0=0x03e3
regAZALIA_CRC0_CONTROL0_BASE_IDX=2
regAZALIA_CRC0_CONTROL1=0x03e4
regAZALIA_CRC0_CONTROL1_BASE_IDX=2
regAZALIA_CRC0_CONTROL2=0x03e5
regAZALIA_CRC0_CONTROL2_BASE_IDX=2
regAZALIA_CRC0_CONTROL3=0x03e6
regAZALIA_CRC0_CONTROL3_BASE_IDX=2
regAZALIA_CRC0_RESULT=0x03e7
regAZALIA_CRC0_RESULT_BASE_IDX=2
regAZALIA_CRC1_CONTROL0=0x03e8
regAZALIA_CRC1_CONTROL0_BASE_IDX=2
regAZALIA_CRC1_CONTROL1=0x03e9
regAZALIA_CRC1_CONTROL1_BASE_IDX=2
regAZALIA_CRC1_CONTROL2=0x03ea
regAZALIA_CRC1_CONTROL2_BASE_IDX=2
regAZALIA_CRC1_CONTROL3=0x03eb
regAZALIA_CRC1_CONTROL3_BASE_IDX=2
regAZALIA_CRC1_RESULT=0x03ec
regAZALIA_CRC1_RESULT_BASE_IDX=2
regAZALIA_SOFT_RESET=0x03ed
regAZALIA_SOFT_RESET_BASE_IDX=2
regAZALIA_MEM_PWR_CTRL=0x03ee
regAZALIA_MEM_PWR_CTRL_BASE_IDX=2
regAZALIA_MEM_PWR_STATUS=0x03ef
regAZALIA_MEM_PWR_STATUS_BASE_IDX=2
regAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID=0x0406
regAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_BASE_IDX=2
regAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID=0x0407
regAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID_BASE_IDX=2
regAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL=0x0408
regAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX=2
regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL=0x0409
regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX=2
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE=0x040a
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_BASE_IDX=2
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES=0x040b
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES_BASE_IDX=2
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS=0x040c
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_BASE_IDX=2
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES=0x040d
regAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES_BASE_IDX=2
regAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE=0x040e
regAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE_BASE_IDX=2
regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET=0x040f
regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET_BASE_IDX=2
regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID=0x0410
regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_BASE_IDX=2
regAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION=0x0411
regAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION_BASE_IDX=2
regCC_RCU_DC_AUDIO_PORT_CONNECTIVITY=0x0412
regCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX=2
regCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY=0x0413
regCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX=2
regREG_DC_AUDIO_PORT_CONNECTIVITY=0x041c
regREG_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX=2
regREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY=0x041d
regREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX=2
regAZ_CLOCK_CNTL=0x0372
regAZ_CLOCK_CNTL_BASE_IDX=2
regAZ_MEM_GLOBAL_PWR_REQ_CNTL=0x0373
regAZ_MEM_GLOBAL_PWR_REQ_CNTL_BASE_IDX=2
regAZ_STRAPS=0x0374
regAZ_STRAPS_BASE_IDX=2
regAZF0STREAM0_AZALIA_STREAM_INDEX=0x035e
regAZF0STREAM0_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM0_AZALIA_STREAM_DATA=0x035f
regAZF0STREAM0_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM1_AZALIA_STREAM_INDEX=0x0360
regAZF0STREAM1_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM1_AZALIA_STREAM_DATA=0x0361
regAZF0STREAM1_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM2_AZALIA_STREAM_INDEX=0x0362
regAZF0STREAM2_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM2_AZALIA_STREAM_DATA=0x0363
regAZF0STREAM2_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM3_AZALIA_STREAM_INDEX=0x0364
regAZF0STREAM3_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM3_AZALIA_STREAM_DATA=0x0365
regAZF0STREAM3_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM4_AZALIA_STREAM_INDEX=0x0366
regAZF0STREAM4_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM4_AZALIA_STREAM_DATA=0x0367
regAZF0STREAM4_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM5_AZALIA_STREAM_INDEX=0x0368
regAZF0STREAM5_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM5_AZALIA_STREAM_DATA=0x0369
regAZF0STREAM5_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM6_AZALIA_STREAM_INDEX=0x036a
regAZF0STREAM6_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM6_AZALIA_STREAM_DATA=0x036b
regAZF0STREAM6_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM7_AZALIA_STREAM_INDEX=0x036c
regAZF0STREAM7_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM7_AZALIA_STREAM_DATA=0x036d
regAZF0STREAM7_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM8_AZALIA_STREAM_INDEX=0x0426
regAZF0STREAM8_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM8_AZALIA_STREAM_DATA=0x0427
regAZF0STREAM8_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM9_AZALIA_STREAM_INDEX=0x0428
regAZF0STREAM9_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM9_AZALIA_STREAM_DATA=0x0429
regAZF0STREAM9_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM10_AZALIA_STREAM_INDEX=0x042a
regAZF0STREAM10_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM10_AZALIA_STREAM_DATA=0x042b
regAZF0STREAM10_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM11_AZALIA_STREAM_INDEX=0x042c
regAZF0STREAM11_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM11_AZALIA_STREAM_DATA=0x042d
regAZF0STREAM11_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM12_AZALIA_STREAM_INDEX=0x042e
regAZF0STREAM12_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM12_AZALIA_STREAM_DATA=0x042f
regAZF0STREAM12_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM13_AZALIA_STREAM_INDEX=0x0430
regAZF0STREAM13_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM13_AZALIA_STREAM_DATA=0x0431
regAZF0STREAM13_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM14_AZALIA_STREAM_INDEX=0x0432
regAZF0STREAM14_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM14_AZALIA_STREAM_DATA=0x0433
regAZF0STREAM14_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0STREAM15_AZALIA_STREAM_INDEX=0x0434
regAZF0STREAM15_AZALIA_STREAM_INDEX_BASE_IDX=2
regAZF0STREAM15_AZALIA_STREAM_DATA=0x0435
regAZF0STREAM15_AZALIA_STREAM_DATA_BASE_IDX=2
regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX=0x0386
regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX=2
regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA=0x0387
regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX=2
regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX=0x038c
regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX=2
regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA=0x038d
regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX=2
regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX=0x0392
regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX=2
regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA=0x0393
regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX=2
regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX=0x0398
regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX=2
regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA=0x0399
regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX=2
regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX=0x039e
regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX=2
regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA=0x039f
regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX=2
regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX=0x03a4
regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX=2
regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA=0x03a5
regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX=2
regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX=0x03aa
regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX=2
regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA=0x03ab
regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX=2
regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX=0x03b0
regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX=2
regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA=0x03b1
regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX=2
regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX=0x043a
regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX=2
regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA=0x043b
regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX=2
regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX=0x043e
regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX=2
regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA=0x043f
regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX=2
regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX=0x0442
regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX=2
regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA=0x0443
regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX=2
regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX=0x0446
regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX=2
regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA=0x0447
regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX=2
regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX=0x044a
regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX=2
regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA=0x044b
regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX=2
regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX=0x044e
regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX=2
regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA=0x044f
regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX=2
regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX=0x0452
regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX=2
regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA=0x0453
regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX=2
regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX=0x0456
regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX=2
regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA=0x0457
regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX=2
regDCHUBBUB_ARB_DF_REQ_OUTSTAND=0x04f9
regDCHUBBUB_ARB_DF_REQ_OUTSTAND_BASE_IDX=2
regDCHUBBUB_ARB_SAT_LEVEL=0x04fa
regDCHUBBUB_ARB_SAT_LEVEL_BASE_IDX=2
regDCHUBBUB_ARB_QOS_FORCE=0x04fb
regDCHUBBUB_ARB_QOS_FORCE_BASE_IDX=2
regDCHUBBUB_ARB_DRAM_STATE_CNTL=0x04fc
regDCHUBBUB_ARB_DRAM_STATE_CNTL_BASE_IDX=2
regDCHUBBUB_ARB_USR_RETRAINING_CNTL=0x04fd
regDCHUBBUB_ARB_USR_RETRAINING_CNTL_BASE_IDX=2
regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A=0x04fe
regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A_BASE_IDX=2
regDCHUBBUB_ARB_USR_RETRAINING_WATERMARK_A=0x04ff
regDCHUBBUB_ARB_USR_RETRAINING_WATERMARK_A_BASE_IDX=2
regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A=0x0500
regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A_BASE_IDX=2
regDCHUBBUB_ARB_REFCYC_PER_META_TRIP_A=0x0501
regDCHUBBUB_ARB_REFCYC_PER_META_TRIP_A_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A=0x0502
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A=0x0503
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_A=0x0504
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_A_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_A=0x0505
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_A_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_A=0x0506
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_A_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_A=0x0507
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_A_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_A=0x0508
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_A_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_A=0x0509
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_A_BASE_IDX=2
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_A=0x050a
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_A_BASE_IDX=2
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_A=0x050b
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_A_BASE_IDX=2
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_A=0x050c
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_A_BASE_IDX=2
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_A=0x050d
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_A_BASE_IDX=2
regDCHUBBUB_ARB_FRAC_URG_BW_NOM_A=0x050e
regDCHUBBUB_ARB_FRAC_URG_BW_NOM_A_BASE_IDX=2
regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_A=0x050f
regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_A_BASE_IDX=2
regDCHUBBUB_ARB_FRAC_URG_BW_MALL_A=0x0510
regDCHUBBUB_ARB_FRAC_URG_BW_MALL_A_BASE_IDX=2
regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B=0x0511
regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B_BASE_IDX=2
regDCHUBBUB_ARB_USR_RETRAINING_WATERMARK_B=0x0512
regDCHUBBUB_ARB_USR_RETRAINING_WATERMARK_B_BASE_IDX=2
regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B=0x0513
regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B_BASE_IDX=2
regDCHUBBUB_ARB_REFCYC_PER_META_TRIP_B=0x0514
regDCHUBBUB_ARB_REFCYC_PER_META_TRIP_B_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B=0x0515
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B=0x0516
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_B=0x0517
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK1_B_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_B=0x0518
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK1_B_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_B=0x0519
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK2_B_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_B=0x051a
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK2_B_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_B=0x051b
regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK3_B_BASE_IDX=2
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_B=0x051c
regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK3_B_BASE_IDX=2
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_B=0x051d
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK_B_BASE_IDX=2
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_B=0x051e
regDCHUBBUB_ARB_UCLK_PSTATE_CHANGE_WATERMARK1_B_BASE_IDX=2
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_B=0x051f
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK_B_BASE_IDX=2
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_B=0x0520
regDCHUBBUB_ARB_FCLK_PSTATE_CHANGE_WATERMARK1_B_BASE_IDX=2
regDCHUBBUB_ARB_FRAC_URG_BW_NOM_B=0x0521
regDCHUBBUB_ARB_FRAC_URG_BW_NOM_B_BASE_IDX=2
regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_B=0x0522
regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_B_BASE_IDX=2
regDCHUBBUB_ARB_FRAC_URG_BW_MALL_B=0x0523
regDCHUBBUB_ARB_FRAC_URG_BW_MALL_B_BASE_IDX=2
regDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL=0x0524
regDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL_BASE_IDX=2
regDCHUBBUB_ARB_MALL_CNTL=0x0525
regDCHUBBUB_ARB_MALL_CNTL_BASE_IDX=2
regDCHUBBUB_ARB_TIMEOUT_ENABLE=0x0526
regDCHUBBUB_ARB_TIMEOUT_ENABLE_BASE_IDX=2
regDCHUBBUB_GLOBAL_TIMER_CNTL=0x0527
regDCHUBBUB_GLOBAL_TIMER_CNTL_BASE_IDX=2
regSURFACE_CHECK0_ADDRESS_LSB=0x0528
regSURFACE_CHECK0_ADDRESS_LSB_BASE_IDX=2
regSURFACE_CHECK0_ADDRESS_MSB=0x0529
regSURFACE_CHECK0_ADDRESS_MSB_BASE_IDX=2
regSURFACE_CHECK1_ADDRESS_LSB=0x052a
regSURFACE_CHECK1_ADDRESS_LSB_BASE_IDX=2
regSURFACE_CHECK1_ADDRESS_MSB=0x052b
regSURFACE_CHECK1_ADDRESS_MSB_BASE_IDX=2
regSURFACE_CHECK2_ADDRESS_LSB=0x052c
regSURFACE_CHECK2_ADDRESS_LSB_BASE_IDX=2
regSURFACE_CHECK2_ADDRESS_MSB=0x052d
regSURFACE_CHECK2_ADDRESS_MSB_BASE_IDX=2
regSURFACE_CHECK3_ADDRESS_LSB=0x052e
regSURFACE_CHECK3_ADDRESS_LSB_BASE_IDX=2
regSURFACE_CHECK3_ADDRESS_MSB=0x052f
regSURFACE_CHECK3_ADDRESS_MSB_BASE_IDX=2
regVTG0_CONTROL=0x0530
regVTG0_CONTROL_BASE_IDX=2
regVTG1_CONTROL=0x0531
regVTG1_CONTROL_BASE_IDX=2
regVTG2_CONTROL=0x0532
regVTG2_CONTROL_BASE_IDX=2
regVTG3_CONTROL=0x0533
regVTG3_CONTROL_BASE_IDX=2
regDCHUBBUB_SOFT_RESET=0x0534
regDCHUBBUB_SOFT_RESET_BASE_IDX=2
regDCHUBBUB_CLOCK_CNTL=0x0535
regDCHUBBUB_CLOCK_CNTL_BASE_IDX=2
regDCFCLK_CNTL=0x0536
regDCFCLK_CNTL_BASE_IDX=2
regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL=0x0537
regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL_BASE_IDX=2
regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2=0x0538
regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2_BASE_IDX=2
regDCHUBBUB_VLINE_SNAPSHOT=0x0539
regDCHUBBUB_VLINE_SNAPSHOT_BASE_IDX=2
regDCHUBBUB_CTRL_STATUS=0x053a
regDCHUBBUB_CTRL_STATUS_BASE_IDX=2
regDCHUBBUB_TIMEOUT_DETECTION_CTRL1=0x0540
regDCHUBBUB_TIMEOUT_DETECTION_CTRL1_BASE_IDX=2
regDCHUBBUB_TIMEOUT_DETECTION_CTRL2=0x0541
regDCHUBBUB_TIMEOUT_DETECTION_CTRL2_BASE_IDX=2
regDCHUBBUB_TIMEOUT_INTERRUPT_STATUS=0x0542
regDCHUBBUB_TIMEOUT_INTERRUPT_STATUS_BASE_IDX=2
regFMON_CTRL=0x0543
regFMON_CTRL_BASE_IDX=2
regDCHUBBUB_TEST_DEBUG_INDEX=0x0544
regDCHUBBUB_TEST_DEBUG_INDEX_BASE_IDX=2
regDCHUBBUB_TEST_DEBUG_DATA=0x0545
regDCHUBBUB_TEST_DEBUG_DATA_BASE_IDX=2
regDCHUBBUB_SDPIF_CFG0=0x046f
regDCHUBBUB_SDPIF_CFG0_BASE_IDX=2
regDCHUBBUB_SDPIF_CFG1=0x0470
regDCHUBBUB_SDPIF_CFG1_BASE_IDX=2
regDCHUBBUB_SDPIF_CFG2=0x0471
regDCHUBBUB_SDPIF_CFG2_BASE_IDX=2
regVM_REQUEST_PHYSICAL=0x0472
regVM_REQUEST_PHYSICAL_BASE_IDX=2
regDCHUBBUB_FORCE_IO_STATUS_0=0x0473
regDCHUBBUB_FORCE_IO_STATUS_0_BASE_IDX=2
regDCHUBBUB_FORCE_IO_STATUS_1=0x0474
regDCHUBBUB_FORCE_IO_STATUS_1_BASE_IDX=2
regDCN_VM_FB_LOCATION_BASE=0x0475
regDCN_VM_FB_LOCATION_BASE_BASE_IDX=2
regDCN_VM_FB_LOCATION_TOP=0x0476
regDCN_VM_FB_LOCATION_TOP_BASE_IDX=2
regDCN_VM_FB_OFFSET=0x0477
regDCN_VM_FB_OFFSET_BASE_IDX=2
regDCN_VM_AGP_BOT=0x0478
regDCN_VM_AGP_BOT_BASE_IDX=2
regDCN_VM_AGP_TOP=0x0479
regDCN_VM_AGP_TOP_BASE_IDX=2
regDCN_VM_AGP_BASE=0x047a
regDCN_VM_AGP_BASE_BASE_IDX=2
regDCN_VM_LOCAL_HBM_ADDRESS_START=0x047b
regDCN_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX=2
regDCN_VM_LOCAL_HBM_ADDRESS_END=0x047c
regDCN_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX=2
regDCN_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL=0x047d
regDCN_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX=2
regDCHUBBUB_SDPIF_PIPE_SEC_LVL=0x047e
regDCHUBBUB_SDPIF_PIPE_SEC_LVL_BASE_IDX=2
regDCHUBBUB_SDPIF_PIPE_NOALLOC=0x047f
regDCHUBBUB_SDPIF_PIPE_NOALLOC_BASE_IDX=2
regDCHUBBUB_SDPIF_PIPE_DMDATA_SEC_LVL=0x0480
regDCHUBBUB_SDPIF_PIPE_DMDATA_SEC_LVL_BASE_IDX=2
regDCHUBBUB_SDPIF_PIPE_CURSOR0_SEC_LVL=0x0481
regDCHUBBUB_SDPIF_PIPE_CURSOR0_SEC_LVL_BASE_IDX=2
regDCHUBBUB_SDPIF_PIPE_3DLUT_SEC_LVL=0x0482
regDCHUBBUB_SDPIF_PIPE_3DLUT_SEC_LVL_BASE_IDX=2
regDCHUBBUB_SDPIF_PIPE_GPUVM_SEC_LVL=0x0483
regDCHUBBUB_SDPIF_PIPE_GPUVM_SEC_LVL_BASE_IDX=2
regDCHUBBUB_SDPIF_PIPE_DATAFETCH=0x0484
regDCHUBBUB_SDPIF_PIPE_DATAFETCH_BASE_IDX=2
regSDPIF_REQUEST_RATE_LIMIT=0x0485
regSDPIF_REQUEST_RATE_LIMIT_BASE_IDX=2
regDCHUBBUB_SDPIF_MEM_PWR_CTRL=0x0486
regDCHUBBUB_SDPIF_MEM_PWR_CTRL_BASE_IDX=2
regDCHUBBUB_SDPIF_MEM_PWR_STATUS=0x0487
regDCHUBBUB_SDPIF_MEM_PWR_STATUS_BASE_IDX=2
regDCHUBBUB_SDPIF_MCACHE_INVALIDATION_CTL=0x0488
regDCHUBBUB_SDPIF_MCACHE_INVALIDATION_CTL_BASE_IDX=2
regDCHUBBUB_RET_PATH_MEM_PWR_CTRL=0x04af
regDCHUBBUB_RET_PATH_MEM_PWR_CTRL_BASE_IDX=2
regDCHUBBUB_RET_PATH_MEM_PWR_STATUS=0x04b0
regDCHUBBUB_RET_PATH_MEM_PWR_STATUS_BASE_IDX=2
regDCHUBBUB_CRC_CTRL=0x04b1
regDCHUBBUB_CRC_CTRL_BASE_IDX=2
regDCHUBBUB_CRC0_VAL_R_G=0x04b2
regDCHUBBUB_CRC0_VAL_R_G_BASE_IDX=2
regDCHUBBUB_CRC0_VAL_B_A=0x04b3
regDCHUBBUB_CRC0_VAL_B_A_BASE_IDX=2
regDCHUBBUB_CRC1_VAL_R_G=0x04b4
regDCHUBBUB_CRC1_VAL_R_G_BASE_IDX=2
regDCHUBBUB_CRC1_VAL_B_A=0x04b5
regDCHUBBUB_CRC1_VAL_B_A_BASE_IDX=2
regDCHUBBUB_DCC_STAT_CNTL=0x04b6
regDCHUBBUB_DCC_STAT_CNTL_BASE_IDX=2
regDCHUBBUB_DCC_STAT0=0x04b7
regDCHUBBUB_DCC_STAT0_BASE_IDX=2
regDCHUBBUB_DCC_STAT1=0x04b8
regDCHUBBUB_DCC_STAT1_BASE_IDX=2
regDCHUBBUB_DCC_STAT2=0x04b9
regDCHUBBUB_DCC_STAT2_BASE_IDX=2
regDCHUBBUB_COMPBUF_CTRL=0x04ba
regDCHUBBUB_COMPBUF_CTRL_BASE_IDX=2
regDCHUBBUB_DET0_CTRL=0x04bb
regDCHUBBUB_DET0_CTRL_BASE_IDX=2
regDCHUBBUB_DET1_CTRL=0x04bc
regDCHUBBUB_DET1_CTRL_BASE_IDX=2
regDCHUBBUB_DET2_CTRL=0x04bd
regDCHUBBUB_DET2_CTRL_BASE_IDX=2
regDCHUBBUB_DET3_CTRL=0x04be
regDCHUBBUB_DET3_CTRL_BASE_IDX=2
regDCHUBBUB_STAT=0x04bf
regDCHUBBUB_STAT_BASE_IDX=2
regDCHUBBUB_MEM_PWR_MODE_CTRL=0x04c0
regDCHUBBUB_MEM_PWR_MODE_CTRL_BASE_IDX=2
regCOMPBUF_MEM_PWR_CTRL_1=0x04c1
regCOMPBUF_MEM_PWR_CTRL_1_BASE_IDX=2
regCOMPBUF_MEM_PWR_CTRL_2=0x04c2
regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX=2
regDCHUBBUB_MEM_PWR_STATUS=0x04c3
regDCHUBBUB_MEM_PWR_STATUS_BASE_IDX=2
regCOMPBUF_RESERVED_SPACE=0x04c4
regCOMPBUF_RESERVED_SPACE_BASE_IDX=2
regDCN_DECOMP_STATUS=0x04c5
regDCN_DECOMP_STATUS_BASE_IDX=2
regDCHUBBUB_DEBUG_CTRL_0=0x04c6
regDCHUBBUB_DEBUG_CTRL_0_BASE_IDX=2
regDCHUBBUB_DEBUG_CTRL_1=0x04c7
regDCHUBBUB_DEBUG_CTRL_1_BASE_IDX=2
regDCHUBBUB_DEBUG_CTRL_2=0x04c8
regDCHUBBUB_DEBUG_CTRL_2_BASE_IDX=2
regDCHUBBUB_RET_PATH_TEST_DEBUG_INDEX=0x04c9
regDCHUBBUB_RET_PATH_TEST_DEBUG_INDEX_BASE_IDX=2
regDCHUBBUB_RET_PATH_TEST_DEBUG_DATA=0x04ca
regDCHUBBUB_RET_PATH_TEST_DEBUG_DATA_BASE_IDX=2
regDCN_VM_CONTEXT0_CNTL=0x0559
regDCN_VM_CONTEXT0_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32=0x055a
regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32=0x055b
regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32=0x055c
regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32=0x055d
regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32=0x055e
regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32=0x055f
regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT1_CNTL=0x0560
regDCN_VM_CONTEXT1_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32=0x0561
regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32=0x0562
regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32=0x0563
regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32=0x0564
regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32=0x0565
regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32=0x0566
regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT2_CNTL=0x0567
regDCN_VM_CONTEXT2_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32=0x0568
regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32=0x0569
regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32=0x056a
regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32=0x056b
regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32=0x056c
regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32=0x056d
regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT3_CNTL=0x056e
regDCN_VM_CONTEXT3_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32=0x056f
regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32=0x0570
regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32=0x0571
regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32=0x0572
regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32=0x0573
regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32=0x0574
regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT4_CNTL=0x0575
regDCN_VM_CONTEXT4_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32=0x0576
regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32=0x0577
regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32=0x0578
regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32=0x0579
regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32=0x057a
regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32=0x057b
regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT5_CNTL=0x057c
regDCN_VM_CONTEXT5_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32=0x057d
regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32=0x057e
regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32=0x057f
regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32=0x0580
regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32=0x0581
regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32=0x0582
regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT6_CNTL=0x0583
regDCN_VM_CONTEXT6_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32=0x0584
regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32=0x0585
regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32=0x0586
regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32=0x0587
regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32=0x0588
regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32=0x0589
regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT7_CNTL=0x058a
regDCN_VM_CONTEXT7_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32=0x058b
regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32=0x058c
regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32=0x058d
regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32=0x058e
regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32=0x058f
regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32=0x0590
regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT8_CNTL=0x0591
regDCN_VM_CONTEXT8_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32=0x0592
regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32=0x0593
regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32=0x0594
regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32=0x0595
regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32=0x0596
regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32=0x0597
regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT9_CNTL=0x0598
regDCN_VM_CONTEXT9_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32=0x0599
regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32=0x059a
regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32=0x059b
regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32=0x059c
regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32=0x059d
regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32=0x059e
regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT10_CNTL=0x059f
regDCN_VM_CONTEXT10_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32=0x05a0
regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32=0x05a1
regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32=0x05a2
regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32=0x05a3
regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32=0x05a4
regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32=0x05a5
regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT11_CNTL=0x05a6
regDCN_VM_CONTEXT11_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32=0x05a7
regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32=0x05a8
regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32=0x05a9
regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32=0x05aa
regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32=0x05ab
regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32=0x05ac
regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT12_CNTL=0x05ad
regDCN_VM_CONTEXT12_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32=0x05ae
regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32=0x05af
regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32=0x05b0
regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32=0x05b1
regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32=0x05b2
regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32=0x05b3
regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT13_CNTL=0x05b4
regDCN_VM_CONTEXT13_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32=0x05b5
regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32=0x05b6
regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32=0x05b7
regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32=0x05b8
regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32=0x05b9
regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32=0x05ba
regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT14_CNTL=0x05bb
regDCN_VM_CONTEXT14_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32=0x05bc
regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32=0x05bd
regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32=0x05be
regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32=0x05bf
regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32=0x05c0
regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32=0x05c1
regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT15_CNTL=0x05c2
regDCN_VM_CONTEXT15_CNTL_BASE_IDX=2
regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32=0x05c3
regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32=0x05c4
regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32=0x05c5
regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32=0x05c6
regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX=2
regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32=0x05c7
regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX=2
regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32=0x05c8
regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX=2
regDCN_VM_DEFAULT_ADDR_MSB=0x05c9
regDCN_VM_DEFAULT_ADDR_MSB_BASE_IDX=2
regDCN_VM_DEFAULT_ADDR_LSB=0x05ca
regDCN_VM_DEFAULT_ADDR_LSB_BASE_IDX=2
regDCN_VM_FAULT_CNTL=0x05cb
regDCN_VM_FAULT_CNTL_BASE_IDX=2
regDCN_VM_FAULT_STATUS=0x05cc
regDCN_VM_FAULT_STATUS_BASE_IDX=2
regDCN_VM_FAULT_ADDR_MSB=0x05cd
regDCN_VM_FAULT_ADDR_MSB_BASE_IDX=2
regDCN_VM_FAULT_ADDR_LSB=0x05ce
regDCN_VM_FAULT_ADDR_LSB_BASE_IDX=2
regHUBP0_DCSURF_SURFACE_CONFIG=0x05e5
regHUBP0_DCSURF_SURFACE_CONFIG_BASE_IDX=2
regHUBP0_DCSURF_ADDR_CONFIG=0x05e6
regHUBP0_DCSURF_ADDR_CONFIG_BASE_IDX=2
regHUBP0_DCSURF_TILING_CONFIG=0x05e7
regHUBP0_DCSURF_TILING_CONFIG_BASE_IDX=2
regHUBP0_DCSURF_PRI_VIEWPORT_START=0x05e9
regHUBP0_DCSURF_PRI_VIEWPORT_START_BASE_IDX=2
regHUBP0_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE=0x05ea
regHUBP0_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE_BASE_IDX=2
regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION=0x05eb
regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX=2
regHUBP0_DCSURF_PRI_VIEWPORT_START_C=0x05ec
regHUBP0_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX=2
regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C=0x05ed
regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX=2
regHUBP0_DCSURF_SEC_VIEWPORT_START=0x05ee
regHUBP0_DCSURF_SEC_VIEWPORT_START_BASE_IDX=2
regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION=0x05ef
regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX=2
regHUBP0_DCSURF_SEC_VIEWPORT_START_C=0x05f0
regHUBP0_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX=2
regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C=0x05f1
regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX=2
regHUBP0_DCHUBP_REQ_SIZE_CONFIG=0x05f2
regHUBP0_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX=2
regHUBP0_DCHUBP_REQ_SIZE_CONFIG_C=0x05f3
regHUBP0_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX=2
regHUBP0_DCHUBP_CNTL=0x05f4
regHUBP0_DCHUBP_CNTL_BASE_IDX=2
regHUBP0_HUBP_CLK_CNTL=0x05f5
regHUBP0_HUBP_CLK_CNTL_BASE_IDX=2
regHUBP0_DCHUBP_VMPG_CONFIG=0x05f6
regHUBP0_DCHUBP_VMPG_CONFIG_BASE_IDX=2
regHUBP0_DCHUBP_MALL_CONFIG=0x05f7
regHUBP0_DCHUBP_MALL_CONFIG_BASE_IDX=2
regHUBP0_DCHUBP_MALL_SUB_VP0=0x05f8
regHUBP0_DCHUBP_MALL_SUB_VP0_BASE_IDX=2
regHUBP0_DCHUBP_MALL_SUB_VP1=0x05f9
regHUBP0_DCHUBP_MALL_SUB_VP1_BASE_IDX=2
regHUBP0_DCHUBP_MALL_SUB_VP2=0x05fa
regHUBP0_DCHUBP_MALL_SUB_VP2_BASE_IDX=2
regHUBP0_DCHUBP_MCACHEID_CONFIG=0x05fb
regHUBP0_DCHUBP_MCACHEID_CONFIG_BASE_IDX=2
regHUBP0_HUBPREQ_DEBUG_DB=0x05fc
regHUBP0_HUBPREQ_DEBUG_DB_BASE_IDX=2
regHUBP0_HUBPREQ_DEBUG=0x05fd
regHUBP0_HUBPREQ_DEBUG_BASE_IDX=2
regHUBP0_HUBP_DEBUG_CTRL=0x05fe
regHUBP0_HUBP_DEBUG_CTRL_BASE_IDX=2
regHUBP0_HUBP_DEBUG_MUX_DCFCLK=0x05ff
regHUBP0_HUBP_DEBUG_MUX_DCFCLK_BASE_IDX=2
regHUBP0_HUBP_DEBUG_MUX_DPPCLK=0x0600
regHUBP0_HUBP_DEBUG_MUX_DPPCLK_BASE_IDX=2
regHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK=0x0601
regHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX=2
regHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK=0x0602
regHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX=2
regHUBP0_HUBP_MALL_STATUS=0x0603
regHUBP0_HUBP_MALL_STATUS_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_PITCH=0x0607
regHUBPREQ0_DCSURF_SURFACE_PITCH_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_PITCH_C=0x0608
regHUBPREQ0_DCSURF_SURFACE_PITCH_C_BASE_IDX=2
regHUBPREQ0_VMID_SETTINGS_0=0x0609
regHUBPREQ0_VMID_SETTINGS_0_BASE_IDX=2
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS=0x060a
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX=2
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH=0x060b
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C=0x060c
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX=2
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C=0x060d
regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX=2
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS=0x060e
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX=2
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH=0x060f
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C=0x0610
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX=2
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C=0x0611
regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_CONTROL=0x0612
regHUBPREQ0_DCSURF_SURFACE_CONTROL_BASE_IDX=2
regHUBPREQ0_DCSURF_FLIP_CONTROL=0x0613
regHUBPREQ0_DCSURF_FLIP_CONTROL_BASE_IDX=2
regHUBPREQ0_DCSURF_FLIP_CONTROL2=0x0614
regHUBPREQ0_DCSURF_FLIP_CONTROL2_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT=0x0617
regHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_INUSE=0x0618
regHUBPREQ0_DCSURF_SURFACE_INUSE_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH=0x0619
regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_INUSE_C=0x061a
regHUBPREQ0_DCSURF_SURFACE_INUSE_C_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C=0x061b
regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE=0x061c
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH=0x061d
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C=0x061e
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX=2
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C=0x061f
regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX=2
regHUBPREQ0_DCN_EXPANSION_MODE=0x0620
regHUBPREQ0_DCN_EXPANSION_MODE_BASE_IDX=2
regHUBPREQ0_DCN_TTU_QOS_WM=0x0621
regHUBPREQ0_DCN_TTU_QOS_WM_BASE_IDX=2
regHUBPREQ0_DCN_GLOBAL_TTU_CNTL=0x0622
regHUBPREQ0_DCN_GLOBAL_TTU_CNTL_BASE_IDX=2
regHUBPREQ0_DCN_SURF0_TTU_CNTL0=0x0623
regHUBPREQ0_DCN_SURF0_TTU_CNTL0_BASE_IDX=2
regHUBPREQ0_DCN_SURF0_TTU_CNTL1=0x0624
regHUBPREQ0_DCN_SURF0_TTU_CNTL1_BASE_IDX=2
regHUBPREQ0_DCN_SURF1_TTU_CNTL0=0x0625
regHUBPREQ0_DCN_SURF1_TTU_CNTL0_BASE_IDX=2
regHUBPREQ0_DCN_SURF1_TTU_CNTL1=0x0626
regHUBPREQ0_DCN_SURF1_TTU_CNTL1_BASE_IDX=2
regHUBPREQ0_DCN_CUR0_TTU_CNTL0=0x0627
regHUBPREQ0_DCN_CUR0_TTU_CNTL0_BASE_IDX=2
regHUBPREQ0_DCN_CUR0_TTU_CNTL1=0x0628
regHUBPREQ0_DCN_CUR0_TTU_CNTL1_BASE_IDX=2
regHUBPREQ0_DCN_CUR1_TTU_CNTL0=0x0629
regHUBPREQ0_DCN_CUR1_TTU_CNTL0_BASE_IDX=2
regHUBPREQ0_DCN_CUR1_TTU_CNTL1=0x062a
regHUBPREQ0_DCN_CUR1_TTU_CNTL1_BASE_IDX=2
regHUBPREQ0_DCN_DMDATA_VM_CNTL=0x062b
regHUBPREQ0_DCN_DMDATA_VM_CNTL_BASE_IDX=2
regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR=0x062c
regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX=2
regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR=0x062d
regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX=2
regHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL=0x063a
regHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX=2
regHUBPREQ0_BLANK_OFFSET_0=0x063b
regHUBPREQ0_BLANK_OFFSET_0_BASE_IDX=2
regHUBPREQ0_BLANK_OFFSET_1=0x063c
regHUBPREQ0_BLANK_OFFSET_1_BASE_IDX=2
regHUBPREQ0_DST_DIMENSIONS=0x063d
regHUBPREQ0_DST_DIMENSIONS_BASE_IDX=2
regHUBPREQ0_DST_AFTER_SCALER=0x063e
regHUBPREQ0_DST_AFTER_SCALER_BASE_IDX=2
regHUBPREQ0_PREFETCH_SETTINGS=0x063f
regHUBPREQ0_PREFETCH_SETTINGS_BASE_IDX=2
regHUBPREQ0_PREFETCH_SETTINGS_C=0x0640
regHUBPREQ0_PREFETCH_SETTINGS_C_BASE_IDX=2
regHUBPREQ0_VBLANK_PARAMETERS_0=0x0641
regHUBPREQ0_VBLANK_PARAMETERS_0_BASE_IDX=2
regHUBPREQ0_VBLANK_PARAMETERS_1=0x0642
regHUBPREQ0_VBLANK_PARAMETERS_1_BASE_IDX=2
regHUBPREQ0_VBLANK_PARAMETERS_2=0x0643
regHUBPREQ0_VBLANK_PARAMETERS_2_BASE_IDX=2
regHUBPREQ0_VBLANK_PARAMETERS_3=0x0644
regHUBPREQ0_VBLANK_PARAMETERS_3_BASE_IDX=2
regHUBPREQ0_VBLANK_PARAMETERS_4=0x0645
regHUBPREQ0_VBLANK_PARAMETERS_4_BASE_IDX=2
regHUBPREQ0_FLIP_PARAMETERS_0=0x0646
regHUBPREQ0_FLIP_PARAMETERS_0_BASE_IDX=2
regHUBPREQ0_FLIP_PARAMETERS_1=0x0647
regHUBPREQ0_FLIP_PARAMETERS_1_BASE_IDX=2
regHUBPREQ0_FLIP_PARAMETERS_2=0x0648
regHUBPREQ0_FLIP_PARAMETERS_2_BASE_IDX=2
regHUBPREQ0_NOM_PARAMETERS_0=0x0649
regHUBPREQ0_NOM_PARAMETERS_0_BASE_IDX=2
regHUBPREQ0_NOM_PARAMETERS_1=0x064a
regHUBPREQ0_NOM_PARAMETERS_1_BASE_IDX=2
regHUBPREQ0_NOM_PARAMETERS_2=0x064b
regHUBPREQ0_NOM_PARAMETERS_2_BASE_IDX=2
regHUBPREQ0_NOM_PARAMETERS_3=0x064c
regHUBPREQ0_NOM_PARAMETERS_3_BASE_IDX=2
regHUBPREQ0_NOM_PARAMETERS_4=0x064d
regHUBPREQ0_NOM_PARAMETERS_4_BASE_IDX=2
regHUBPREQ0_NOM_PARAMETERS_5=0x064e
regHUBPREQ0_NOM_PARAMETERS_5_BASE_IDX=2
regHUBPREQ0_NOM_PARAMETERS_6=0x064f
regHUBPREQ0_NOM_PARAMETERS_6_BASE_IDX=2
regHUBPREQ0_NOM_PARAMETERS_7=0x0650
regHUBPREQ0_NOM_PARAMETERS_7_BASE_IDX=2
regHUBPREQ0_PER_LINE_DELIVERY_PRE=0x0651
regHUBPREQ0_PER_LINE_DELIVERY_PRE_BASE_IDX=2
regHUBPREQ0_PER_LINE_DELIVERY=0x0652
regHUBPREQ0_PER_LINE_DELIVERY_BASE_IDX=2
regHUBPREQ0_CURSOR_SETTINGS=0x0653
regHUBPREQ0_CURSOR_SETTINGS_BASE_IDX=2
regHUBPREQ0_REF_FREQ_TO_PIX_FREQ=0x0654
regHUBPREQ0_REF_FREQ_TO_PIX_FREQ_BASE_IDX=2
regHUBPREQ0_DST_Y_DELTA_DRQ_LIMIT=0x0655
regHUBPREQ0_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX=2
regHUBPREQ0_HUBPREQ_MEM_PWR_CTRL=0x0656
regHUBPREQ0_HUBPREQ_MEM_PWR_CTRL_BASE_IDX=2
regHUBPREQ0_HUBPREQ_MEM_PWR_STATUS=0x0657
regHUBPREQ0_HUBPREQ_MEM_PWR_STATUS_BASE_IDX=2
regHUBPREQ0_VBLANK_PARAMETERS_5=0x065a
regHUBPREQ0_VBLANK_PARAMETERS_5_BASE_IDX=2
regHUBPREQ0_VBLANK_PARAMETERS_6=0x065b
regHUBPREQ0_VBLANK_PARAMETERS_6_BASE_IDX=2
regHUBPREQ0_FLIP_PARAMETERS_3=0x065c
regHUBPREQ0_FLIP_PARAMETERS_3_BASE_IDX=2
regHUBPREQ0_FLIP_PARAMETERS_4=0x065d
regHUBPREQ0_FLIP_PARAMETERS_4_BASE_IDX=2
regHUBPREQ0_FLIP_PARAMETERS_5=0x065e
regHUBPREQ0_FLIP_PARAMETERS_5_BASE_IDX=2
regHUBPREQ0_FLIP_PARAMETERS_6=0x065f
regHUBPREQ0_FLIP_PARAMETERS_6_BASE_IDX=2
regHUBPREQ0_UCLK_PSTATE_FORCE=0x0660
regHUBPREQ0_UCLK_PSTATE_FORCE_BASE_IDX=2
regHUBPREQ0_HUBPREQ_STATUS_REG0=0x0661
regHUBPREQ0_HUBPREQ_STATUS_REG0_BASE_IDX=2
regHUBPREQ0_HUBPREQ_STATUS_REG1=0x0662
regHUBPREQ0_HUBPREQ_STATUS_REG1_BASE_IDX=2
regHUBPREQ0_HUBPREQ_STATUS_REG2=0x0663
regHUBPREQ0_HUBPREQ_STATUS_REG2_BASE_IDX=2
regHUBPREQ0_HUBPREQ_STATUS_REG3=0x0664
regHUBPREQ0_HUBPREQ_STATUS_REG3_BASE_IDX=2
regHUBPRET0_HUBPRET_CONTROL=0x066d
regHUBPRET0_HUBPRET_CONTROL_BASE_IDX=2
regHUBPRET0_HUBPRET_MEM_PWR_CTRL=0x066e
regHUBPRET0_HUBPRET_MEM_PWR_CTRL_BASE_IDX=2
regHUBPRET0_HUBPRET_MEM_PWR_STATUS=0x066f
regHUBPRET0_HUBPRET_MEM_PWR_STATUS_BASE_IDX=2
regHUBPRET0_HUBPRET_READ_LINE_CTRL0=0x0670
regHUBPRET0_HUBPRET_READ_LINE_CTRL0_BASE_IDX=2
regHUBPRET0_HUBPRET_READ_LINE_CTRL1=0x0671
regHUBPRET0_HUBPRET_READ_LINE_CTRL1_BASE_IDX=2
regHUBPRET0_HUBPRET_READ_LINE0=0x0672
regHUBPRET0_HUBPRET_READ_LINE0_BASE_IDX=2
regHUBPRET0_HUBPRET_READ_LINE1=0x0673
regHUBPRET0_HUBPRET_READ_LINE1_BASE_IDX=2
regHUBPRET0_HUBPRET_INTERRUPT=0x0674
regHUBPRET0_HUBPRET_INTERRUPT_BASE_IDX=2
regHUBPRET0_HUBPRET_READ_LINE_VALUE=0x0675
regHUBPRET0_HUBPRET_READ_LINE_VALUE_BASE_IDX=2
regHUBPRET0_HUBPRET_READ_LINE_STATUS=0x0676
regHUBPRET0_HUBPRET_READ_LINE_STATUS_BASE_IDX=2
regCURSOR0_0_CURSOR_CONTROL=0x0679
regCURSOR0_0_CURSOR_CONTROL_BASE_IDX=2
regCURSOR0_0_CURSOR_SURFACE_ADDRESS=0x067a
regCURSOR0_0_CURSOR_SURFACE_ADDRESS_BASE_IDX=2
regCURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH=0x067b
regCURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_0_CURSOR_SIZE=0x067c
regCURSOR0_0_CURSOR_SIZE_BASE_IDX=2
regCURSOR0_0_CURSOR_POSITION=0x067d
regCURSOR0_0_CURSOR_POSITION_BASE_IDX=2
regCURSOR0_0_CURSOR_HOT_SPOT=0x067e
regCURSOR0_0_CURSOR_HOT_SPOT_BASE_IDX=2
regCURSOR0_0_CURSOR_STEREO_CONTROL=0x067f
regCURSOR0_0_CURSOR_STEREO_CONTROL_BASE_IDX=2
regCURSOR0_0_CURSOR_DST_OFFSET=0x0680
regCURSOR0_0_CURSOR_DST_OFFSET_BASE_IDX=2
regCURSOR0_0_CURSOR_MEM_PWR_CTRL=0x0681
regCURSOR0_0_CURSOR_MEM_PWR_CTRL_BASE_IDX=2
regCURSOR0_0_CURSOR_MEM_PWR_STATUS=0x0682
regCURSOR0_0_CURSOR_MEM_PWR_STATUS_BASE_IDX=2
regCURSOR0_0_DMDATA_ADDRESS_HIGH=0x0683
regCURSOR0_0_DMDATA_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_0_DMDATA_ADDRESS_LOW=0x0684
regCURSOR0_0_DMDATA_ADDRESS_LOW_BASE_IDX=2
regCURSOR0_0_DMDATA_CNTL=0x0685
regCURSOR0_0_DMDATA_CNTL_BASE_IDX=2
regCURSOR0_0_DMDATA_QOS_CNTL=0x0686
regCURSOR0_0_DMDATA_QOS_CNTL_BASE_IDX=2
regCURSOR0_0_DMDATA_STATUS=0x0687
regCURSOR0_0_DMDATA_STATUS_BASE_IDX=2
regCURSOR0_0_DMDATA_SW_CNTL=0x0688
regCURSOR0_0_DMDATA_SW_CNTL_BASE_IDX=2
regCURSOR0_0_DMDATA_SW_DATA=0x0689
regCURSOR0_0_DMDATA_SW_DATA_BASE_IDX=2
regCURSOR0_0_HUBP_3DLUT_CONTROL=0x068a
regCURSOR0_0_HUBP_3DLUT_CONTROL_BASE_IDX=2
regCURSOR0_0_HUBP_3DLUT_ADDRESS_LOW=0x068b
regCURSOR0_0_HUBP_3DLUT_ADDRESS_LOW_BASE_IDX=2
regCURSOR0_0_HUBP_3DLUT_ADDRESS_HIGH=0x068c
regCURSOR0_0_HUBP_3DLUT_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_0_HUBP_3DLUT_DLG_PARAM=0x068d
regCURSOR0_0_HUBP_3DLUT_DLG_PARAM_BASE_IDX=2
regHUBP1_DCSURF_SURFACE_CONFIG=0x06c1
regHUBP1_DCSURF_SURFACE_CONFIG_BASE_IDX=2
regHUBP1_DCSURF_ADDR_CONFIG=0x06c2
regHUBP1_DCSURF_ADDR_CONFIG_BASE_IDX=2
regHUBP1_DCSURF_TILING_CONFIG=0x06c3
regHUBP1_DCSURF_TILING_CONFIG_BASE_IDX=2
regHUBP1_DCSURF_PRI_VIEWPORT_START=0x06c5
regHUBP1_DCSURF_PRI_VIEWPORT_START_BASE_IDX=2
regHUBP1_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE=0x06c6
regHUBP1_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE_BASE_IDX=2
regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION=0x06c7
regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX=2
regHUBP1_DCSURF_PRI_VIEWPORT_START_C=0x06c8
regHUBP1_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX=2
regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C=0x06c9
regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX=2
regHUBP1_DCSURF_SEC_VIEWPORT_START=0x06ca
regHUBP1_DCSURF_SEC_VIEWPORT_START_BASE_IDX=2
regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION=0x06cb
regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX=2
regHUBP1_DCSURF_SEC_VIEWPORT_START_C=0x06cc
regHUBP1_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX=2
regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C=0x06cd
regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX=2
regHUBP1_DCHUBP_REQ_SIZE_CONFIG=0x06ce
regHUBP1_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX=2
regHUBP1_DCHUBP_REQ_SIZE_CONFIG_C=0x06cf
regHUBP1_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX=2
regHUBP1_DCHUBP_CNTL=0x06d0
regHUBP1_DCHUBP_CNTL_BASE_IDX=2
regHUBP1_HUBP_CLK_CNTL=0x06d1
regHUBP1_HUBP_CLK_CNTL_BASE_IDX=2
regHUBP1_DCHUBP_VMPG_CONFIG=0x06d2
regHUBP1_DCHUBP_VMPG_CONFIG_BASE_IDX=2
regHUBP1_DCHUBP_MALL_CONFIG=0x06d3
regHUBP1_DCHUBP_MALL_CONFIG_BASE_IDX=2
regHUBP1_DCHUBP_MALL_SUB_VP0=0x06d4
regHUBP1_DCHUBP_MALL_SUB_VP0_BASE_IDX=2
regHUBP1_DCHUBP_MALL_SUB_VP1=0x06d5
regHUBP1_DCHUBP_MALL_SUB_VP1_BASE_IDX=2
regHUBP1_DCHUBP_MALL_SUB_VP2=0x06d6
regHUBP1_DCHUBP_MALL_SUB_VP2_BASE_IDX=2
regHUBP1_DCHUBP_MCACHEID_CONFIG=0x06d7
regHUBP1_DCHUBP_MCACHEID_CONFIG_BASE_IDX=2
regHUBP1_HUBPREQ_DEBUG_DB=0x06d8
regHUBP1_HUBPREQ_DEBUG_DB_BASE_IDX=2
regHUBP1_HUBPREQ_DEBUG=0x06d9
regHUBP1_HUBPREQ_DEBUG_BASE_IDX=2
regHUBP1_HUBP_DEBUG_CTRL=0x06da
regHUBP1_HUBP_DEBUG_CTRL_BASE_IDX=2
regHUBP1_HUBP_DEBUG_MUX_DCFCLK=0x06db
regHUBP1_HUBP_DEBUG_MUX_DCFCLK_BASE_IDX=2
regHUBP1_HUBP_DEBUG_MUX_DPPCLK=0x06dc
regHUBP1_HUBP_DEBUG_MUX_DPPCLK_BASE_IDX=2
regHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK=0x06dd
regHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX=2
regHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK=0x06de
regHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX=2
regHUBP1_HUBP_MALL_STATUS=0x06df
regHUBP1_HUBP_MALL_STATUS_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_PITCH=0x06e3
regHUBPREQ1_DCSURF_SURFACE_PITCH_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_PITCH_C=0x06e4
regHUBPREQ1_DCSURF_SURFACE_PITCH_C_BASE_IDX=2
regHUBPREQ1_VMID_SETTINGS_0=0x06e5
regHUBPREQ1_VMID_SETTINGS_0_BASE_IDX=2
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS=0x06e6
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX=2
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH=0x06e7
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C=0x06e8
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX=2
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C=0x06e9
regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX=2
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS=0x06ea
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX=2
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH=0x06eb
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C=0x06ec
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX=2
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C=0x06ed
regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_CONTROL=0x06ee
regHUBPREQ1_DCSURF_SURFACE_CONTROL_BASE_IDX=2
regHUBPREQ1_DCSURF_FLIP_CONTROL=0x06ef
regHUBPREQ1_DCSURF_FLIP_CONTROL_BASE_IDX=2
regHUBPREQ1_DCSURF_FLIP_CONTROL2=0x06f0
regHUBPREQ1_DCSURF_FLIP_CONTROL2_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT=0x06f3
regHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_INUSE=0x06f4
regHUBPREQ1_DCSURF_SURFACE_INUSE_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH=0x06f5
regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_INUSE_C=0x06f6
regHUBPREQ1_DCSURF_SURFACE_INUSE_C_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C=0x06f7
regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE=0x06f8
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH=0x06f9
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C=0x06fa
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX=2
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C=0x06fb
regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX=2
regHUBPREQ1_DCN_EXPANSION_MODE=0x06fc
regHUBPREQ1_DCN_EXPANSION_MODE_BASE_IDX=2
regHUBPREQ1_DCN_TTU_QOS_WM=0x06fd
regHUBPREQ1_DCN_TTU_QOS_WM_BASE_IDX=2
regHUBPREQ1_DCN_GLOBAL_TTU_CNTL=0x06fe
regHUBPREQ1_DCN_GLOBAL_TTU_CNTL_BASE_IDX=2
regHUBPREQ1_DCN_SURF0_TTU_CNTL0=0x06ff
regHUBPREQ1_DCN_SURF0_TTU_CNTL0_BASE_IDX=2
regHUBPREQ1_DCN_SURF0_TTU_CNTL1=0x0700
regHUBPREQ1_DCN_SURF0_TTU_CNTL1_BASE_IDX=2
regHUBPREQ1_DCN_SURF1_TTU_CNTL0=0x0701
regHUBPREQ1_DCN_SURF1_TTU_CNTL0_BASE_IDX=2
regHUBPREQ1_DCN_SURF1_TTU_CNTL1=0x0702
regHUBPREQ1_DCN_SURF1_TTU_CNTL1_BASE_IDX=2
regHUBPREQ1_DCN_CUR0_TTU_CNTL0=0x0703
regHUBPREQ1_DCN_CUR0_TTU_CNTL0_BASE_IDX=2
regHUBPREQ1_DCN_CUR0_TTU_CNTL1=0x0704
regHUBPREQ1_DCN_CUR0_TTU_CNTL1_BASE_IDX=2
regHUBPREQ1_DCN_CUR1_TTU_CNTL0=0x0705
regHUBPREQ1_DCN_CUR1_TTU_CNTL0_BASE_IDX=2
regHUBPREQ1_DCN_CUR1_TTU_CNTL1=0x0706
regHUBPREQ1_DCN_CUR1_TTU_CNTL1_BASE_IDX=2
regHUBPREQ1_DCN_DMDATA_VM_CNTL=0x0707
regHUBPREQ1_DCN_DMDATA_VM_CNTL_BASE_IDX=2
regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR=0x0708
regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX=2
regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR=0x0709
regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX=2
regHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL=0x0716
regHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX=2
regHUBPREQ1_BLANK_OFFSET_0=0x0717
regHUBPREQ1_BLANK_OFFSET_0_BASE_IDX=2
regHUBPREQ1_BLANK_OFFSET_1=0x0718
regHUBPREQ1_BLANK_OFFSET_1_BASE_IDX=2
regHUBPREQ1_DST_DIMENSIONS=0x0719
regHUBPREQ1_DST_DIMENSIONS_BASE_IDX=2
regHUBPREQ1_DST_AFTER_SCALER=0x071a
regHUBPREQ1_DST_AFTER_SCALER_BASE_IDX=2
regHUBPREQ1_PREFETCH_SETTINGS=0x071b
regHUBPREQ1_PREFETCH_SETTINGS_BASE_IDX=2
regHUBPREQ1_PREFETCH_SETTINGS_C=0x071c
regHUBPREQ1_PREFETCH_SETTINGS_C_BASE_IDX=2
regHUBPREQ1_VBLANK_PARAMETERS_0=0x071d
regHUBPREQ1_VBLANK_PARAMETERS_0_BASE_IDX=2
regHUBPREQ1_VBLANK_PARAMETERS_1=0x071e
regHUBPREQ1_VBLANK_PARAMETERS_1_BASE_IDX=2
regHUBPREQ1_VBLANK_PARAMETERS_2=0x071f
regHUBPREQ1_VBLANK_PARAMETERS_2_BASE_IDX=2
regHUBPREQ1_VBLANK_PARAMETERS_3=0x0720
regHUBPREQ1_VBLANK_PARAMETERS_3_BASE_IDX=2
regHUBPREQ1_VBLANK_PARAMETERS_4=0x0721
regHUBPREQ1_VBLANK_PARAMETERS_4_BASE_IDX=2
regHUBPREQ1_FLIP_PARAMETERS_0=0x0722
regHUBPREQ1_FLIP_PARAMETERS_0_BASE_IDX=2
regHUBPREQ1_FLIP_PARAMETERS_1=0x0723
regHUBPREQ1_FLIP_PARAMETERS_1_BASE_IDX=2
regHUBPREQ1_FLIP_PARAMETERS_2=0x0724
regHUBPREQ1_FLIP_PARAMETERS_2_BASE_IDX=2
regHUBPREQ1_NOM_PARAMETERS_0=0x0725
regHUBPREQ1_NOM_PARAMETERS_0_BASE_IDX=2
regHUBPREQ1_NOM_PARAMETERS_1=0x0726
regHUBPREQ1_NOM_PARAMETERS_1_BASE_IDX=2
regHUBPREQ1_NOM_PARAMETERS_2=0x0727
regHUBPREQ1_NOM_PARAMETERS_2_BASE_IDX=2
regHUBPREQ1_NOM_PARAMETERS_3=0x0728
regHUBPREQ1_NOM_PARAMETERS_3_BASE_IDX=2
regHUBPREQ1_NOM_PARAMETERS_4=0x0729
regHUBPREQ1_NOM_PARAMETERS_4_BASE_IDX=2
regHUBPREQ1_NOM_PARAMETERS_5=0x072a
regHUBPREQ1_NOM_PARAMETERS_5_BASE_IDX=2
regHUBPREQ1_NOM_PARAMETERS_6=0x072b
regHUBPREQ1_NOM_PARAMETERS_6_BASE_IDX=2
regHUBPREQ1_NOM_PARAMETERS_7=0x072c
regHUBPREQ1_NOM_PARAMETERS_7_BASE_IDX=2
regHUBPREQ1_PER_LINE_DELIVERY_PRE=0x072d
regHUBPREQ1_PER_LINE_DELIVERY_PRE_BASE_IDX=2
regHUBPREQ1_PER_LINE_DELIVERY=0x072e
regHUBPREQ1_PER_LINE_DELIVERY_BASE_IDX=2
regHUBPREQ1_CURSOR_SETTINGS=0x072f
regHUBPREQ1_CURSOR_SETTINGS_BASE_IDX=2
regHUBPREQ1_REF_FREQ_TO_PIX_FREQ=0x0730
regHUBPREQ1_REF_FREQ_TO_PIX_FREQ_BASE_IDX=2
regHUBPREQ1_DST_Y_DELTA_DRQ_LIMIT=0x0731
regHUBPREQ1_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX=2
regHUBPREQ1_HUBPREQ_MEM_PWR_CTRL=0x0732
regHUBPREQ1_HUBPREQ_MEM_PWR_CTRL_BASE_IDX=2
regHUBPREQ1_HUBPREQ_MEM_PWR_STATUS=0x0733
regHUBPREQ1_HUBPREQ_MEM_PWR_STATUS_BASE_IDX=2
regHUBPREQ1_VBLANK_PARAMETERS_5=0x0736
regHUBPREQ1_VBLANK_PARAMETERS_5_BASE_IDX=2
regHUBPREQ1_VBLANK_PARAMETERS_6=0x0737
regHUBPREQ1_VBLANK_PARAMETERS_6_BASE_IDX=2
regHUBPREQ1_FLIP_PARAMETERS_3=0x0738
regHUBPREQ1_FLIP_PARAMETERS_3_BASE_IDX=2
regHUBPREQ1_FLIP_PARAMETERS_4=0x0739
regHUBPREQ1_FLIP_PARAMETERS_4_BASE_IDX=2
regHUBPREQ1_FLIP_PARAMETERS_5=0x073a
regHUBPREQ1_FLIP_PARAMETERS_5_BASE_IDX=2
regHUBPREQ1_FLIP_PARAMETERS_6=0x073b
regHUBPREQ1_FLIP_PARAMETERS_6_BASE_IDX=2
regHUBPREQ1_UCLK_PSTATE_FORCE=0x073c
regHUBPREQ1_UCLK_PSTATE_FORCE_BASE_IDX=2
regHUBPREQ1_HUBPREQ_STATUS_REG0=0x073d
regHUBPREQ1_HUBPREQ_STATUS_REG0_BASE_IDX=2
regHUBPREQ1_HUBPREQ_STATUS_REG1=0x073e
regHUBPREQ1_HUBPREQ_STATUS_REG1_BASE_IDX=2
regHUBPREQ1_HUBPREQ_STATUS_REG2=0x073f
regHUBPREQ1_HUBPREQ_STATUS_REG2_BASE_IDX=2
regHUBPREQ1_HUBPREQ_STATUS_REG3=0x0740
regHUBPREQ1_HUBPREQ_STATUS_REG3_BASE_IDX=2
regHUBPRET1_HUBPRET_CONTROL=0x0749
regHUBPRET1_HUBPRET_CONTROL_BASE_IDX=2
regHUBPRET1_HUBPRET_MEM_PWR_CTRL=0x074a
regHUBPRET1_HUBPRET_MEM_PWR_CTRL_BASE_IDX=2
regHUBPRET1_HUBPRET_MEM_PWR_STATUS=0x074b
regHUBPRET1_HUBPRET_MEM_PWR_STATUS_BASE_IDX=2
regHUBPRET1_HUBPRET_READ_LINE_CTRL0=0x074c
regHUBPRET1_HUBPRET_READ_LINE_CTRL0_BASE_IDX=2
regHUBPRET1_HUBPRET_READ_LINE_CTRL1=0x074d
regHUBPRET1_HUBPRET_READ_LINE_CTRL1_BASE_IDX=2
regHUBPRET1_HUBPRET_READ_LINE0=0x074e
regHUBPRET1_HUBPRET_READ_LINE0_BASE_IDX=2
regHUBPRET1_HUBPRET_READ_LINE1=0x074f
regHUBPRET1_HUBPRET_READ_LINE1_BASE_IDX=2
regHUBPRET1_HUBPRET_INTERRUPT=0x0750
regHUBPRET1_HUBPRET_INTERRUPT_BASE_IDX=2
regHUBPRET1_HUBPRET_READ_LINE_VALUE=0x0751
regHUBPRET1_HUBPRET_READ_LINE_VALUE_BASE_IDX=2
regHUBPRET1_HUBPRET_READ_LINE_STATUS=0x0752
regHUBPRET1_HUBPRET_READ_LINE_STATUS_BASE_IDX=2
regCURSOR0_1_CURSOR_CONTROL=0x0755
regCURSOR0_1_CURSOR_CONTROL_BASE_IDX=2
regCURSOR0_1_CURSOR_SURFACE_ADDRESS=0x0756
regCURSOR0_1_CURSOR_SURFACE_ADDRESS_BASE_IDX=2
regCURSOR0_1_CURSOR_SURFACE_ADDRESS_HIGH=0x0757
regCURSOR0_1_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_1_CURSOR_SIZE=0x0758
regCURSOR0_1_CURSOR_SIZE_BASE_IDX=2
regCURSOR0_1_CURSOR_POSITION=0x0759
regCURSOR0_1_CURSOR_POSITION_BASE_IDX=2
regCURSOR0_1_CURSOR_HOT_SPOT=0x075a
regCURSOR0_1_CURSOR_HOT_SPOT_BASE_IDX=2
regCURSOR0_1_CURSOR_STEREO_CONTROL=0x075b
regCURSOR0_1_CURSOR_STEREO_CONTROL_BASE_IDX=2
regCURSOR0_1_CURSOR_DST_OFFSET=0x075c
regCURSOR0_1_CURSOR_DST_OFFSET_BASE_IDX=2
regCURSOR0_1_CURSOR_MEM_PWR_CTRL=0x075d
regCURSOR0_1_CURSOR_MEM_PWR_CTRL_BASE_IDX=2
regCURSOR0_1_CURSOR_MEM_PWR_STATUS=0x075e
regCURSOR0_1_CURSOR_MEM_PWR_STATUS_BASE_IDX=2
regCURSOR0_1_DMDATA_ADDRESS_HIGH=0x075f
regCURSOR0_1_DMDATA_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_1_DMDATA_ADDRESS_LOW=0x0760
regCURSOR0_1_DMDATA_ADDRESS_LOW_BASE_IDX=2
regCURSOR0_1_DMDATA_CNTL=0x0761
regCURSOR0_1_DMDATA_CNTL_BASE_IDX=2
regCURSOR0_1_DMDATA_QOS_CNTL=0x0762
regCURSOR0_1_DMDATA_QOS_CNTL_BASE_IDX=2
regCURSOR0_1_DMDATA_STATUS=0x0763
regCURSOR0_1_DMDATA_STATUS_BASE_IDX=2
regCURSOR0_1_DMDATA_SW_CNTL=0x0764
regCURSOR0_1_DMDATA_SW_CNTL_BASE_IDX=2
regCURSOR0_1_DMDATA_SW_DATA=0x0765
regCURSOR0_1_DMDATA_SW_DATA_BASE_IDX=2
regCURSOR0_1_HUBP_3DLUT_CONTROL=0x0766
regCURSOR0_1_HUBP_3DLUT_CONTROL_BASE_IDX=2
regCURSOR0_1_HUBP_3DLUT_ADDRESS_LOW=0x0767
regCURSOR0_1_HUBP_3DLUT_ADDRESS_LOW_BASE_IDX=2
regCURSOR0_1_HUBP_3DLUT_ADDRESS_HIGH=0x0768
regCURSOR0_1_HUBP_3DLUT_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_1_HUBP_3DLUT_DLG_PARAM=0x0769
regCURSOR0_1_HUBP_3DLUT_DLG_PARAM_BASE_IDX=2
regHUBP2_DCSURF_SURFACE_CONFIG=0x079d
regHUBP2_DCSURF_SURFACE_CONFIG_BASE_IDX=2
regHUBP2_DCSURF_ADDR_CONFIG=0x079e
regHUBP2_DCSURF_ADDR_CONFIG_BASE_IDX=2
regHUBP2_DCSURF_TILING_CONFIG=0x079f
regHUBP2_DCSURF_TILING_CONFIG_BASE_IDX=2
regHUBP2_DCSURF_PRI_VIEWPORT_START=0x07a1
regHUBP2_DCSURF_PRI_VIEWPORT_START_BASE_IDX=2
regHUBP2_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE=0x07a2
regHUBP2_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE_BASE_IDX=2
regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION=0x07a3
regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX=2
regHUBP2_DCSURF_PRI_VIEWPORT_START_C=0x07a4
regHUBP2_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX=2
regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C=0x07a5
regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX=2
regHUBP2_DCSURF_SEC_VIEWPORT_START=0x07a6
regHUBP2_DCSURF_SEC_VIEWPORT_START_BASE_IDX=2
regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION=0x07a7
regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX=2
regHUBP2_DCSURF_SEC_VIEWPORT_START_C=0x07a8
regHUBP2_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX=2
regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C=0x07a9
regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX=2
regHUBP2_DCHUBP_REQ_SIZE_CONFIG=0x07aa
regHUBP2_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX=2
regHUBP2_DCHUBP_REQ_SIZE_CONFIG_C=0x07ab
regHUBP2_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX=2
regHUBP2_DCHUBP_CNTL=0x07ac
regHUBP2_DCHUBP_CNTL_BASE_IDX=2
regHUBP2_HUBP_CLK_CNTL=0x07ad
regHUBP2_HUBP_CLK_CNTL_BASE_IDX=2
regHUBP2_DCHUBP_VMPG_CONFIG=0x07ae
regHUBP2_DCHUBP_VMPG_CONFIG_BASE_IDX=2
regHUBP2_DCHUBP_MALL_CONFIG=0x07af
regHUBP2_DCHUBP_MALL_CONFIG_BASE_IDX=2
regHUBP2_DCHUBP_MALL_SUB_VP0=0x07b0
regHUBP2_DCHUBP_MALL_SUB_VP0_BASE_IDX=2
regHUBP2_DCHUBP_MALL_SUB_VP1=0x07b1
regHUBP2_DCHUBP_MALL_SUB_VP1_BASE_IDX=2
regHUBP2_DCHUBP_MALL_SUB_VP2=0x07b2
regHUBP2_DCHUBP_MALL_SUB_VP2_BASE_IDX=2
regHUBP2_DCHUBP_MCACHEID_CONFIG=0x07b3
regHUBP2_DCHUBP_MCACHEID_CONFIG_BASE_IDX=2
regHUBP2_HUBPREQ_DEBUG_DB=0x07b4
regHUBP2_HUBPREQ_DEBUG_DB_BASE_IDX=2
regHUBP2_HUBPREQ_DEBUG=0x07b5
regHUBP2_HUBPREQ_DEBUG_BASE_IDX=2
regHUBP2_HUBP_DEBUG_CTRL=0x07b6
regHUBP2_HUBP_DEBUG_CTRL_BASE_IDX=2
regHUBP2_HUBP_DEBUG_MUX_DCFCLK=0x07b7
regHUBP2_HUBP_DEBUG_MUX_DCFCLK_BASE_IDX=2
regHUBP2_HUBP_DEBUG_MUX_DPPCLK=0x07b8
regHUBP2_HUBP_DEBUG_MUX_DPPCLK_BASE_IDX=2
regHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK=0x07b9
regHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX=2
regHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK=0x07ba
regHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX=2
regHUBP2_HUBP_MALL_STATUS=0x07bb
regHUBP2_HUBP_MALL_STATUS_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_PITCH=0x07bf
regHUBPREQ2_DCSURF_SURFACE_PITCH_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_PITCH_C=0x07c0
regHUBPREQ2_DCSURF_SURFACE_PITCH_C_BASE_IDX=2
regHUBPREQ2_VMID_SETTINGS_0=0x07c1
regHUBPREQ2_VMID_SETTINGS_0_BASE_IDX=2
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS=0x07c2
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX=2
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH=0x07c3
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C=0x07c4
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX=2
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C=0x07c5
regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX=2
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS=0x07c6
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX=2
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH=0x07c7
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C=0x07c8
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX=2
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C=0x07c9
regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_CONTROL=0x07ca
regHUBPREQ2_DCSURF_SURFACE_CONTROL_BASE_IDX=2
regHUBPREQ2_DCSURF_FLIP_CONTROL=0x07cb
regHUBPREQ2_DCSURF_FLIP_CONTROL_BASE_IDX=2
regHUBPREQ2_DCSURF_FLIP_CONTROL2=0x07cc
regHUBPREQ2_DCSURF_FLIP_CONTROL2_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT=0x07cf
regHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_INUSE=0x07d0
regHUBPREQ2_DCSURF_SURFACE_INUSE_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH=0x07d1
regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_INUSE_C=0x07d2
regHUBPREQ2_DCSURF_SURFACE_INUSE_C_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C=0x07d3
regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE=0x07d4
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH=0x07d5
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C=0x07d6
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX=2
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C=0x07d7
regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX=2
regHUBPREQ2_DCN_EXPANSION_MODE=0x07d8
regHUBPREQ2_DCN_EXPANSION_MODE_BASE_IDX=2
regHUBPREQ2_DCN_TTU_QOS_WM=0x07d9
regHUBPREQ2_DCN_TTU_QOS_WM_BASE_IDX=2
regHUBPREQ2_DCN_GLOBAL_TTU_CNTL=0x07da
regHUBPREQ2_DCN_GLOBAL_TTU_CNTL_BASE_IDX=2
regHUBPREQ2_DCN_SURF0_TTU_CNTL0=0x07db
regHUBPREQ2_DCN_SURF0_TTU_CNTL0_BASE_IDX=2
regHUBPREQ2_DCN_SURF0_TTU_CNTL1=0x07dc
regHUBPREQ2_DCN_SURF0_TTU_CNTL1_BASE_IDX=2
regHUBPREQ2_DCN_SURF1_TTU_CNTL0=0x07dd
regHUBPREQ2_DCN_SURF1_TTU_CNTL0_BASE_IDX=2
regHUBPREQ2_DCN_SURF1_TTU_CNTL1=0x07de
regHUBPREQ2_DCN_SURF1_TTU_CNTL1_BASE_IDX=2
regHUBPREQ2_DCN_CUR0_TTU_CNTL0=0x07df
regHUBPREQ2_DCN_CUR0_TTU_CNTL0_BASE_IDX=2
regHUBPREQ2_DCN_CUR0_TTU_CNTL1=0x07e0
regHUBPREQ2_DCN_CUR0_TTU_CNTL1_BASE_IDX=2
regHUBPREQ2_DCN_CUR1_TTU_CNTL0=0x07e1
regHUBPREQ2_DCN_CUR1_TTU_CNTL0_BASE_IDX=2
regHUBPREQ2_DCN_CUR1_TTU_CNTL1=0x07e2
regHUBPREQ2_DCN_CUR1_TTU_CNTL1_BASE_IDX=2
regHUBPREQ2_DCN_DMDATA_VM_CNTL=0x07e3
regHUBPREQ2_DCN_DMDATA_VM_CNTL_BASE_IDX=2
regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR=0x07e4
regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX=2
regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR=0x07e5
regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX=2
regHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL=0x07f2
regHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX=2
regHUBPREQ2_BLANK_OFFSET_0=0x07f3
regHUBPREQ2_BLANK_OFFSET_0_BASE_IDX=2
regHUBPREQ2_BLANK_OFFSET_1=0x07f4
regHUBPREQ2_BLANK_OFFSET_1_BASE_IDX=2
regHUBPREQ2_DST_DIMENSIONS=0x07f5
regHUBPREQ2_DST_DIMENSIONS_BASE_IDX=2
regHUBPREQ2_DST_AFTER_SCALER=0x07f6
regHUBPREQ2_DST_AFTER_SCALER_BASE_IDX=2
regHUBPREQ2_PREFETCH_SETTINGS=0x07f7
regHUBPREQ2_PREFETCH_SETTINGS_BASE_IDX=2
regHUBPREQ2_PREFETCH_SETTINGS_C=0x07f8
regHUBPREQ2_PREFETCH_SETTINGS_C_BASE_IDX=2
regHUBPREQ2_VBLANK_PARAMETERS_0=0x07f9
regHUBPREQ2_VBLANK_PARAMETERS_0_BASE_IDX=2
regHUBPREQ2_VBLANK_PARAMETERS_1=0x07fa
regHUBPREQ2_VBLANK_PARAMETERS_1_BASE_IDX=2
regHUBPREQ2_VBLANK_PARAMETERS_2=0x07fb
regHUBPREQ2_VBLANK_PARAMETERS_2_BASE_IDX=2
regHUBPREQ2_VBLANK_PARAMETERS_3=0x07fc
regHUBPREQ2_VBLANK_PARAMETERS_3_BASE_IDX=2
regHUBPREQ2_VBLANK_PARAMETERS_4=0x07fd
regHUBPREQ2_VBLANK_PARAMETERS_4_BASE_IDX=2
regHUBPREQ2_FLIP_PARAMETERS_0=0x07fe
regHUBPREQ2_FLIP_PARAMETERS_0_BASE_IDX=2
regHUBPREQ2_FLIP_PARAMETERS_1=0x07ff
regHUBPREQ2_FLIP_PARAMETERS_1_BASE_IDX=2
regHUBPREQ2_FLIP_PARAMETERS_2=0x0800
regHUBPREQ2_FLIP_PARAMETERS_2_BASE_IDX=2
regHUBPREQ2_NOM_PARAMETERS_0=0x0801
regHUBPREQ2_NOM_PARAMETERS_0_BASE_IDX=2
regHUBPREQ2_NOM_PARAMETERS_1=0x0802
regHUBPREQ2_NOM_PARAMETERS_1_BASE_IDX=2
regHUBPREQ2_NOM_PARAMETERS_2=0x0803
regHUBPREQ2_NOM_PARAMETERS_2_BASE_IDX=2
regHUBPREQ2_NOM_PARAMETERS_3=0x0804
regHUBPREQ2_NOM_PARAMETERS_3_BASE_IDX=2
regHUBPREQ2_NOM_PARAMETERS_4=0x0805
regHUBPREQ2_NOM_PARAMETERS_4_BASE_IDX=2
regHUBPREQ2_NOM_PARAMETERS_5=0x0806
regHUBPREQ2_NOM_PARAMETERS_5_BASE_IDX=2
regHUBPREQ2_NOM_PARAMETERS_6=0x0807
regHUBPREQ2_NOM_PARAMETERS_6_BASE_IDX=2
regHUBPREQ2_NOM_PARAMETERS_7=0x0808
regHUBPREQ2_NOM_PARAMETERS_7_BASE_IDX=2
regHUBPREQ2_PER_LINE_DELIVERY_PRE=0x0809
regHUBPREQ2_PER_LINE_DELIVERY_PRE_BASE_IDX=2
regHUBPREQ2_PER_LINE_DELIVERY=0x080a
regHUBPREQ2_PER_LINE_DELIVERY_BASE_IDX=2
regHUBPREQ2_CURSOR_SETTINGS=0x080b
regHUBPREQ2_CURSOR_SETTINGS_BASE_IDX=2
regHUBPREQ2_REF_FREQ_TO_PIX_FREQ=0x080c
regHUBPREQ2_REF_FREQ_TO_PIX_FREQ_BASE_IDX=2
regHUBPREQ2_DST_Y_DELTA_DRQ_LIMIT=0x080d
regHUBPREQ2_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX=2
regHUBPREQ2_HUBPREQ_MEM_PWR_CTRL=0x080e
regHUBPREQ2_HUBPREQ_MEM_PWR_CTRL_BASE_IDX=2
regHUBPREQ2_HUBPREQ_MEM_PWR_STATUS=0x080f
regHUBPREQ2_HUBPREQ_MEM_PWR_STATUS_BASE_IDX=2
regHUBPREQ2_VBLANK_PARAMETERS_5=0x0812
regHUBPREQ2_VBLANK_PARAMETERS_5_BASE_IDX=2
regHUBPREQ2_VBLANK_PARAMETERS_6=0x0813
regHUBPREQ2_VBLANK_PARAMETERS_6_BASE_IDX=2
regHUBPREQ2_FLIP_PARAMETERS_3=0x0814
regHUBPREQ2_FLIP_PARAMETERS_3_BASE_IDX=2
regHUBPREQ2_FLIP_PARAMETERS_4=0x0815
regHUBPREQ2_FLIP_PARAMETERS_4_BASE_IDX=2
regHUBPREQ2_FLIP_PARAMETERS_5=0x0816
regHUBPREQ2_FLIP_PARAMETERS_5_BASE_IDX=2
regHUBPREQ2_FLIP_PARAMETERS_6=0x0817
regHUBPREQ2_FLIP_PARAMETERS_6_BASE_IDX=2
regHUBPREQ2_UCLK_PSTATE_FORCE=0x0818
regHUBPREQ2_UCLK_PSTATE_FORCE_BASE_IDX=2
regHUBPREQ2_HUBPREQ_STATUS_REG0=0x0819
regHUBPREQ2_HUBPREQ_STATUS_REG0_BASE_IDX=2
regHUBPREQ2_HUBPREQ_STATUS_REG1=0x081a
regHUBPREQ2_HUBPREQ_STATUS_REG1_BASE_IDX=2
regHUBPREQ2_HUBPREQ_STATUS_REG2=0x081b
regHUBPREQ2_HUBPREQ_STATUS_REG2_BASE_IDX=2
regHUBPREQ2_HUBPREQ_STATUS_REG3=0x081c
regHUBPREQ2_HUBPREQ_STATUS_REG3_BASE_IDX=2
regHUBPRET2_HUBPRET_CONTROL=0x0825
regHUBPRET2_HUBPRET_CONTROL_BASE_IDX=2
regHUBPRET2_HUBPRET_MEM_PWR_CTRL=0x0826
regHUBPRET2_HUBPRET_MEM_PWR_CTRL_BASE_IDX=2
regHUBPRET2_HUBPRET_MEM_PWR_STATUS=0x0827
regHUBPRET2_HUBPRET_MEM_PWR_STATUS_BASE_IDX=2
regHUBPRET2_HUBPRET_READ_LINE_CTRL0=0x0828
regHUBPRET2_HUBPRET_READ_LINE_CTRL0_BASE_IDX=2
regHUBPRET2_HUBPRET_READ_LINE_CTRL1=0x0829
regHUBPRET2_HUBPRET_READ_LINE_CTRL1_BASE_IDX=2
regHUBPRET2_HUBPRET_READ_LINE0=0x082a
regHUBPRET2_HUBPRET_READ_LINE0_BASE_IDX=2
regHUBPRET2_HUBPRET_READ_LINE1=0x082b
regHUBPRET2_HUBPRET_READ_LINE1_BASE_IDX=2
regHUBPRET2_HUBPRET_INTERRUPT=0x082c
regHUBPRET2_HUBPRET_INTERRUPT_BASE_IDX=2
regHUBPRET2_HUBPRET_READ_LINE_VALUE=0x082d
regHUBPRET2_HUBPRET_READ_LINE_VALUE_BASE_IDX=2
regHUBPRET2_HUBPRET_READ_LINE_STATUS=0x082e
regHUBPRET2_HUBPRET_READ_LINE_STATUS_BASE_IDX=2
regCURSOR0_2_CURSOR_CONTROL=0x0831
regCURSOR0_2_CURSOR_CONTROL_BASE_IDX=2
regCURSOR0_2_CURSOR_SURFACE_ADDRESS=0x0832
regCURSOR0_2_CURSOR_SURFACE_ADDRESS_BASE_IDX=2
regCURSOR0_2_CURSOR_SURFACE_ADDRESS_HIGH=0x0833
regCURSOR0_2_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_2_CURSOR_SIZE=0x0834
regCURSOR0_2_CURSOR_SIZE_BASE_IDX=2
regCURSOR0_2_CURSOR_POSITION=0x0835
regCURSOR0_2_CURSOR_POSITION_BASE_IDX=2
regCURSOR0_2_CURSOR_HOT_SPOT=0x0836
regCURSOR0_2_CURSOR_HOT_SPOT_BASE_IDX=2
regCURSOR0_2_CURSOR_STEREO_CONTROL=0x0837
regCURSOR0_2_CURSOR_STEREO_CONTROL_BASE_IDX=2
regCURSOR0_2_CURSOR_DST_OFFSET=0x0838
regCURSOR0_2_CURSOR_DST_OFFSET_BASE_IDX=2
regCURSOR0_2_CURSOR_MEM_PWR_CTRL=0x0839
regCURSOR0_2_CURSOR_MEM_PWR_CTRL_BASE_IDX=2
regCURSOR0_2_CURSOR_MEM_PWR_STATUS=0x083a
regCURSOR0_2_CURSOR_MEM_PWR_STATUS_BASE_IDX=2
regCURSOR0_2_DMDATA_ADDRESS_HIGH=0x083b
regCURSOR0_2_DMDATA_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_2_DMDATA_ADDRESS_LOW=0x083c
regCURSOR0_2_DMDATA_ADDRESS_LOW_BASE_IDX=2
regCURSOR0_2_DMDATA_CNTL=0x083d
regCURSOR0_2_DMDATA_CNTL_BASE_IDX=2
regCURSOR0_2_DMDATA_QOS_CNTL=0x083e
regCURSOR0_2_DMDATA_QOS_CNTL_BASE_IDX=2
regCURSOR0_2_DMDATA_STATUS=0x083f
regCURSOR0_2_DMDATA_STATUS_BASE_IDX=2
regCURSOR0_2_DMDATA_SW_CNTL=0x0840
regCURSOR0_2_DMDATA_SW_CNTL_BASE_IDX=2
regCURSOR0_2_DMDATA_SW_DATA=0x0841
regCURSOR0_2_DMDATA_SW_DATA_BASE_IDX=2
regCURSOR0_2_HUBP_3DLUT_CONTROL=0x0842
regCURSOR0_2_HUBP_3DLUT_CONTROL_BASE_IDX=2
regCURSOR0_2_HUBP_3DLUT_ADDRESS_LOW=0x0843
regCURSOR0_2_HUBP_3DLUT_ADDRESS_LOW_BASE_IDX=2
regCURSOR0_2_HUBP_3DLUT_ADDRESS_HIGH=0x0844
regCURSOR0_2_HUBP_3DLUT_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_2_HUBP_3DLUT_DLG_PARAM=0x0845
regCURSOR0_2_HUBP_3DLUT_DLG_PARAM_BASE_IDX=2
regHUBP3_DCSURF_SURFACE_CONFIG=0x0879
regHUBP3_DCSURF_SURFACE_CONFIG_BASE_IDX=2
regHUBP3_DCSURF_ADDR_CONFIG=0x087a
regHUBP3_DCSURF_ADDR_CONFIG_BASE_IDX=2
regHUBP3_DCSURF_TILING_CONFIG=0x087b
regHUBP3_DCSURF_TILING_CONFIG_BASE_IDX=2
regHUBP3_DCSURF_PRI_VIEWPORT_START=0x087d
regHUBP3_DCSURF_PRI_VIEWPORT_START_BASE_IDX=2
regHUBP3_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE=0x087e
regHUBP3_DCSURF_VIEWPORT_MCACHE_SPLIT_COORDINATE_BASE_IDX=2
regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION=0x087f
regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX=2
regHUBP3_DCSURF_PRI_VIEWPORT_START_C=0x0880
regHUBP3_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX=2
regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C=0x0881
regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX=2
regHUBP3_DCSURF_SEC_VIEWPORT_START=0x0882
regHUBP3_DCSURF_SEC_VIEWPORT_START_BASE_IDX=2
regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION=0x0883
regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX=2
regHUBP3_DCSURF_SEC_VIEWPORT_START_C=0x0884
regHUBP3_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX=2
regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C=0x0885
regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX=2
regHUBP3_DCHUBP_REQ_SIZE_CONFIG=0x0886
regHUBP3_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX=2
regHUBP3_DCHUBP_REQ_SIZE_CONFIG_C=0x0887
regHUBP3_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX=2
regHUBP3_DCHUBP_CNTL=0x0888
regHUBP3_DCHUBP_CNTL_BASE_IDX=2
regHUBP3_HUBP_CLK_CNTL=0x0889
regHUBP3_HUBP_CLK_CNTL_BASE_IDX=2
regHUBP3_DCHUBP_VMPG_CONFIG=0x088a
regHUBP3_DCHUBP_VMPG_CONFIG_BASE_IDX=2
regHUBP3_DCHUBP_MALL_CONFIG=0x088b
regHUBP3_DCHUBP_MALL_CONFIG_BASE_IDX=2
regHUBP3_DCHUBP_MALL_SUB_VP0=0x088c
regHUBP3_DCHUBP_MALL_SUB_VP0_BASE_IDX=2
regHUBP3_DCHUBP_MALL_SUB_VP1=0x088d
regHUBP3_DCHUBP_MALL_SUB_VP1_BASE_IDX=2
regHUBP3_DCHUBP_MALL_SUB_VP2=0x088e
regHUBP3_DCHUBP_MALL_SUB_VP2_BASE_IDX=2
regHUBP3_DCHUBP_MCACHEID_CONFIG=0x088f
regHUBP3_DCHUBP_MCACHEID_CONFIG_BASE_IDX=2
regHUBP3_HUBPREQ_DEBUG_DB=0x0890
regHUBP3_HUBPREQ_DEBUG_DB_BASE_IDX=2
regHUBP3_HUBPREQ_DEBUG=0x0891
regHUBP3_HUBPREQ_DEBUG_BASE_IDX=2
regHUBP3_HUBP_DEBUG_CTRL=0x0892
regHUBP3_HUBP_DEBUG_CTRL_BASE_IDX=2
regHUBP3_HUBP_DEBUG_MUX_DCFCLK=0x0893
regHUBP3_HUBP_DEBUG_MUX_DCFCLK_BASE_IDX=2
regHUBP3_HUBP_DEBUG_MUX_DPPCLK=0x0894
regHUBP3_HUBP_DEBUG_MUX_DPPCLK_BASE_IDX=2
regHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK=0x0895
regHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX=2
regHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK=0x0896
regHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX=2
regHUBP3_HUBP_MALL_STATUS=0x0897
regHUBP3_HUBP_MALL_STATUS_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_PITCH=0x089b
regHUBPREQ3_DCSURF_SURFACE_PITCH_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_PITCH_C=0x089c
regHUBPREQ3_DCSURF_SURFACE_PITCH_C_BASE_IDX=2
regHUBPREQ3_VMID_SETTINGS_0=0x089d
regHUBPREQ3_VMID_SETTINGS_0_BASE_IDX=2
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS=0x089e
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX=2
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH=0x089f
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C=0x08a0
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX=2
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C=0x08a1
regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX=2
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS=0x08a2
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX=2
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH=0x08a3
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C=0x08a4
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX=2
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C=0x08a5
regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_CONTROL=0x08a6
regHUBPREQ3_DCSURF_SURFACE_CONTROL_BASE_IDX=2
regHUBPREQ3_DCSURF_FLIP_CONTROL=0x08a7
regHUBPREQ3_DCSURF_FLIP_CONTROL_BASE_IDX=2
regHUBPREQ3_DCSURF_FLIP_CONTROL2=0x08a8
regHUBPREQ3_DCSURF_FLIP_CONTROL2_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT=0x08ab
regHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_INUSE=0x08ac
regHUBPREQ3_DCSURF_SURFACE_INUSE_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH=0x08ad
regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_INUSE_C=0x08ae
regHUBPREQ3_DCSURF_SURFACE_INUSE_C_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C=0x08af
regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE=0x08b0
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH=0x08b1
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C=0x08b2
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX=2
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C=0x08b3
regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX=2
regHUBPREQ3_DCN_EXPANSION_MODE=0x08b4
regHUBPREQ3_DCN_EXPANSION_MODE_BASE_IDX=2
regHUBPREQ3_DCN_TTU_QOS_WM=0x08b5
regHUBPREQ3_DCN_TTU_QOS_WM_BASE_IDX=2
regHUBPREQ3_DCN_GLOBAL_TTU_CNTL=0x08b6
regHUBPREQ3_DCN_GLOBAL_TTU_CNTL_BASE_IDX=2
regHUBPREQ3_DCN_SURF0_TTU_CNTL0=0x08b7
regHUBPREQ3_DCN_SURF0_TTU_CNTL0_BASE_IDX=2
regHUBPREQ3_DCN_SURF0_TTU_CNTL1=0x08b8
regHUBPREQ3_DCN_SURF0_TTU_CNTL1_BASE_IDX=2
regHUBPREQ3_DCN_SURF1_TTU_CNTL0=0x08b9
regHUBPREQ3_DCN_SURF1_TTU_CNTL0_BASE_IDX=2
regHUBPREQ3_DCN_SURF1_TTU_CNTL1=0x08ba
regHUBPREQ3_DCN_SURF1_TTU_CNTL1_BASE_IDX=2
regHUBPREQ3_DCN_CUR0_TTU_CNTL0=0x08bb
regHUBPREQ3_DCN_CUR0_TTU_CNTL0_BASE_IDX=2
regHUBPREQ3_DCN_CUR0_TTU_CNTL1=0x08bc
regHUBPREQ3_DCN_CUR0_TTU_CNTL1_BASE_IDX=2
regHUBPREQ3_DCN_CUR1_TTU_CNTL0=0x08bd
regHUBPREQ3_DCN_CUR1_TTU_CNTL0_BASE_IDX=2
regHUBPREQ3_DCN_CUR1_TTU_CNTL1=0x08be
regHUBPREQ3_DCN_CUR1_TTU_CNTL1_BASE_IDX=2
regHUBPREQ3_DCN_DMDATA_VM_CNTL=0x08bf
regHUBPREQ3_DCN_DMDATA_VM_CNTL_BASE_IDX=2
regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR=0x08c0
regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX=2
regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR=0x08c1
regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX=2
regHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL=0x08ce
regHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX=2
regHUBPREQ3_BLANK_OFFSET_0=0x08cf
regHUBPREQ3_BLANK_OFFSET_0_BASE_IDX=2
regHUBPREQ3_BLANK_OFFSET_1=0x08d0
regHUBPREQ3_BLANK_OFFSET_1_BASE_IDX=2
regHUBPREQ3_DST_DIMENSIONS=0x08d1
regHUBPREQ3_DST_DIMENSIONS_BASE_IDX=2
regHUBPREQ3_DST_AFTER_SCALER=0x08d2
regHUBPREQ3_DST_AFTER_SCALER_BASE_IDX=2
regHUBPREQ3_PREFETCH_SETTINGS=0x08d3
regHUBPREQ3_PREFETCH_SETTINGS_BASE_IDX=2
regHUBPREQ3_PREFETCH_SETTINGS_C=0x08d4
regHUBPREQ3_PREFETCH_SETTINGS_C_BASE_IDX=2
regHUBPREQ3_VBLANK_PARAMETERS_0=0x08d5
regHUBPREQ3_VBLANK_PARAMETERS_0_BASE_IDX=2
regHUBPREQ3_VBLANK_PARAMETERS_1=0x08d6
regHUBPREQ3_VBLANK_PARAMETERS_1_BASE_IDX=2
regHUBPREQ3_VBLANK_PARAMETERS_2=0x08d7
regHUBPREQ3_VBLANK_PARAMETERS_2_BASE_IDX=2
regHUBPREQ3_VBLANK_PARAMETERS_3=0x08d8
regHUBPREQ3_VBLANK_PARAMETERS_3_BASE_IDX=2
regHUBPREQ3_VBLANK_PARAMETERS_4=0x08d9
regHUBPREQ3_VBLANK_PARAMETERS_4_BASE_IDX=2
regHUBPREQ3_FLIP_PARAMETERS_0=0x08da
regHUBPREQ3_FLIP_PARAMETERS_0_BASE_IDX=2
regHUBPREQ3_FLIP_PARAMETERS_1=0x08db
regHUBPREQ3_FLIP_PARAMETERS_1_BASE_IDX=2
regHUBPREQ3_FLIP_PARAMETERS_2=0x08dc
regHUBPREQ3_FLIP_PARAMETERS_2_BASE_IDX=2
regHUBPREQ3_NOM_PARAMETERS_0=0x08dd
regHUBPREQ3_NOM_PARAMETERS_0_BASE_IDX=2
regHUBPREQ3_NOM_PARAMETERS_1=0x08de
regHUBPREQ3_NOM_PARAMETERS_1_BASE_IDX=2
regHUBPREQ3_NOM_PARAMETERS_2=0x08df
regHUBPREQ3_NOM_PARAMETERS_2_BASE_IDX=2
regHUBPREQ3_NOM_PARAMETERS_3=0x08e0
regHUBPREQ3_NOM_PARAMETERS_3_BASE_IDX=2
regHUBPREQ3_NOM_PARAMETERS_4=0x08e1
regHUBPREQ3_NOM_PARAMETERS_4_BASE_IDX=2
regHUBPREQ3_NOM_PARAMETERS_5=0x08e2
regHUBPREQ3_NOM_PARAMETERS_5_BASE_IDX=2
regHUBPREQ3_NOM_PARAMETERS_6=0x08e3
regHUBPREQ3_NOM_PARAMETERS_6_BASE_IDX=2
regHUBPREQ3_NOM_PARAMETERS_7=0x08e4
regHUBPREQ3_NOM_PARAMETERS_7_BASE_IDX=2
regHUBPREQ3_PER_LINE_DELIVERY_PRE=0x08e5
regHUBPREQ3_PER_LINE_DELIVERY_PRE_BASE_IDX=2
regHUBPREQ3_PER_LINE_DELIVERY=0x08e6
regHUBPREQ3_PER_LINE_DELIVERY_BASE_IDX=2
regHUBPREQ3_CURSOR_SETTINGS=0x08e7
regHUBPREQ3_CURSOR_SETTINGS_BASE_IDX=2
regHUBPREQ3_REF_FREQ_TO_PIX_FREQ=0x08e8
regHUBPREQ3_REF_FREQ_TO_PIX_FREQ_BASE_IDX=2
regHUBPREQ3_DST_Y_DELTA_DRQ_LIMIT=0x08e9
regHUBPREQ3_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX=2
regHUBPREQ3_HUBPREQ_MEM_PWR_CTRL=0x08ea
regHUBPREQ3_HUBPREQ_MEM_PWR_CTRL_BASE_IDX=2
regHUBPREQ3_HUBPREQ_MEM_PWR_STATUS=0x08eb
regHUBPREQ3_HUBPREQ_MEM_PWR_STATUS_BASE_IDX=2
regHUBPREQ3_VBLANK_PARAMETERS_5=0x08ee
regHUBPREQ3_VBLANK_PARAMETERS_5_BASE_IDX=2
regHUBPREQ3_VBLANK_PARAMETERS_6=0x08ef
regHUBPREQ3_VBLANK_PARAMETERS_6_BASE_IDX=2
regHUBPREQ3_FLIP_PARAMETERS_3=0x08f0
regHUBPREQ3_FLIP_PARAMETERS_3_BASE_IDX=2
regHUBPREQ3_FLIP_PARAMETERS_4=0x08f1
regHUBPREQ3_FLIP_PARAMETERS_4_BASE_IDX=2
regHUBPREQ3_FLIP_PARAMETERS_5=0x08f2
regHUBPREQ3_FLIP_PARAMETERS_5_BASE_IDX=2
regHUBPREQ3_FLIP_PARAMETERS_6=0x08f3
regHUBPREQ3_FLIP_PARAMETERS_6_BASE_IDX=2
regHUBPREQ3_UCLK_PSTATE_FORCE=0x08f4
regHUBPREQ3_UCLK_PSTATE_FORCE_BASE_IDX=2
regHUBPREQ3_HUBPREQ_STATUS_REG0=0x08f5
regHUBPREQ3_HUBPREQ_STATUS_REG0_BASE_IDX=2
regHUBPREQ3_HUBPREQ_STATUS_REG1=0x08f6
regHUBPREQ3_HUBPREQ_STATUS_REG1_BASE_IDX=2
regHUBPREQ3_HUBPREQ_STATUS_REG2=0x08f7
regHUBPREQ3_HUBPREQ_STATUS_REG2_BASE_IDX=2
regHUBPREQ3_HUBPREQ_STATUS_REG3=0x08f8
regHUBPREQ3_HUBPREQ_STATUS_REG3_BASE_IDX=2
regHUBPRET3_HUBPRET_CONTROL=0x0901
regHUBPRET3_HUBPRET_CONTROL_BASE_IDX=2
regHUBPRET3_HUBPRET_MEM_PWR_CTRL=0x0902
regHUBPRET3_HUBPRET_MEM_PWR_CTRL_BASE_IDX=2
regHUBPRET3_HUBPRET_MEM_PWR_STATUS=0x0903
regHUBPRET3_HUBPRET_MEM_PWR_STATUS_BASE_IDX=2
regHUBPRET3_HUBPRET_READ_LINE_CTRL0=0x0904
regHUBPRET3_HUBPRET_READ_LINE_CTRL0_BASE_IDX=2
regHUBPRET3_HUBPRET_READ_LINE_CTRL1=0x0905
regHUBPRET3_HUBPRET_READ_LINE_CTRL1_BASE_IDX=2
regHUBPRET3_HUBPRET_READ_LINE0=0x0906
regHUBPRET3_HUBPRET_READ_LINE0_BASE_IDX=2
regHUBPRET3_HUBPRET_READ_LINE1=0x0907
regHUBPRET3_HUBPRET_READ_LINE1_BASE_IDX=2
regHUBPRET3_HUBPRET_INTERRUPT=0x0908
regHUBPRET3_HUBPRET_INTERRUPT_BASE_IDX=2
regHUBPRET3_HUBPRET_READ_LINE_VALUE=0x0909
regHUBPRET3_HUBPRET_READ_LINE_VALUE_BASE_IDX=2
regHUBPRET3_HUBPRET_READ_LINE_STATUS=0x090a
regHUBPRET3_HUBPRET_READ_LINE_STATUS_BASE_IDX=2
regCURSOR0_3_CURSOR_CONTROL=0x090d
regCURSOR0_3_CURSOR_CONTROL_BASE_IDX=2
regCURSOR0_3_CURSOR_SURFACE_ADDRESS=0x090e
regCURSOR0_3_CURSOR_SURFACE_ADDRESS_BASE_IDX=2
regCURSOR0_3_CURSOR_SURFACE_ADDRESS_HIGH=0x090f
regCURSOR0_3_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_3_CURSOR_SIZE=0x0910
regCURSOR0_3_CURSOR_SIZE_BASE_IDX=2
regCURSOR0_3_CURSOR_POSITION=0x0911
regCURSOR0_3_CURSOR_POSITION_BASE_IDX=2
regCURSOR0_3_CURSOR_HOT_SPOT=0x0912
regCURSOR0_3_CURSOR_HOT_SPOT_BASE_IDX=2
regCURSOR0_3_CURSOR_STEREO_CONTROL=0x0913
regCURSOR0_3_CURSOR_STEREO_CONTROL_BASE_IDX=2
regCURSOR0_3_CURSOR_DST_OFFSET=0x0914
regCURSOR0_3_CURSOR_DST_OFFSET_BASE_IDX=2
regCURSOR0_3_CURSOR_MEM_PWR_CTRL=0x0915
regCURSOR0_3_CURSOR_MEM_PWR_CTRL_BASE_IDX=2
regCURSOR0_3_CURSOR_MEM_PWR_STATUS=0x0916
regCURSOR0_3_CURSOR_MEM_PWR_STATUS_BASE_IDX=2
regCURSOR0_3_DMDATA_ADDRESS_HIGH=0x0917
regCURSOR0_3_DMDATA_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_3_DMDATA_ADDRESS_LOW=0x0918
regCURSOR0_3_DMDATA_ADDRESS_LOW_BASE_IDX=2
regCURSOR0_3_DMDATA_CNTL=0x0919
regCURSOR0_3_DMDATA_CNTL_BASE_IDX=2
regCURSOR0_3_DMDATA_QOS_CNTL=0x091a
regCURSOR0_3_DMDATA_QOS_CNTL_BASE_IDX=2
regCURSOR0_3_DMDATA_STATUS=0x091b
regCURSOR0_3_DMDATA_STATUS_BASE_IDX=2
regCURSOR0_3_DMDATA_SW_CNTL=0x091c
regCURSOR0_3_DMDATA_SW_CNTL_BASE_IDX=2
regCURSOR0_3_DMDATA_SW_DATA=0x091d
regCURSOR0_3_DMDATA_SW_DATA_BASE_IDX=2
regCURSOR0_3_HUBP_3DLUT_CONTROL=0x091e
regCURSOR0_3_HUBP_3DLUT_CONTROL_BASE_IDX=2
regCURSOR0_3_HUBP_3DLUT_ADDRESS_LOW=0x091f
regCURSOR0_3_HUBP_3DLUT_ADDRESS_LOW_BASE_IDX=2
regCURSOR0_3_HUBP_3DLUT_ADDRESS_HIGH=0x0920
regCURSOR0_3_HUBP_3DLUT_ADDRESS_HIGH_BASE_IDX=2
regCURSOR0_3_HUBP_3DLUT_DLG_PARAM=0x0921
regCURSOR0_3_HUBP_3DLUT_DLG_PARAM_BASE_IDX=2
regCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT=0x0ccf
regCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX=2
regCNVC_CFG0_FORMAT_CONTROL=0x0cd0
regCNVC_CFG0_FORMAT_CONTROL_BASE_IDX=2
regCNVC_CFG0_FCNV_FP_BIAS_R=0x0cd1
regCNVC_CFG0_FCNV_FP_BIAS_R_BASE_IDX=2
regCNVC_CFG0_FCNV_FP_BIAS_G=0x0cd2
regCNVC_CFG0_FCNV_FP_BIAS_G_BASE_IDX=2
regCNVC_CFG0_FCNV_FP_BIAS_B=0x0cd3
regCNVC_CFG0_FCNV_FP_BIAS_B_BASE_IDX=2
regCNVC_CFG0_FCNV_FP_SCALE_R=0x0cd4
regCNVC_CFG0_FCNV_FP_SCALE_R_BASE_IDX=2
regCNVC_CFG0_FCNV_FP_SCALE_G=0x0cd5
regCNVC_CFG0_FCNV_FP_SCALE_G_BASE_IDX=2
regCNVC_CFG0_FCNV_FP_SCALE_B=0x0cd6
regCNVC_CFG0_FCNV_FP_SCALE_B_BASE_IDX=2
regCNVC_CFG0_COLOR_KEYER_CONTROL=0x0cd7
regCNVC_CFG0_COLOR_KEYER_CONTROL_BASE_IDX=2
regCNVC_CFG0_COLOR_KEYER_ALPHA=0x0cd8
regCNVC_CFG0_COLOR_KEYER_ALPHA_BASE_IDX=2
regCNVC_CFG0_COLOR_KEYER_RED=0x0cd9
regCNVC_CFG0_COLOR_KEYER_RED_BASE_IDX=2
regCNVC_CFG0_COLOR_KEYER_GREEN=0x0cda
regCNVC_CFG0_COLOR_KEYER_GREEN_BASE_IDX=2
regCNVC_CFG0_COLOR_KEYER_BLUE=0x0cdb
regCNVC_CFG0_COLOR_KEYER_BLUE_BASE_IDX=2
regCNVC_CFG0_ALPHA_2BIT_LUT=0x0cdd
regCNVC_CFG0_ALPHA_2BIT_LUT_BASE_IDX=2
regCNVC_CFG0_PRE_DEALPHA=0x0cde
regCNVC_CFG0_PRE_DEALPHA_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_MODE=0x0cdf
regCNVC_CFG0_PRE_CSC_MODE_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_C11_C12=0x0ce0
regCNVC_CFG0_PRE_CSC_C11_C12_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_C13_C14=0x0ce1
regCNVC_CFG0_PRE_CSC_C13_C14_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_C21_C22=0x0ce2
regCNVC_CFG0_PRE_CSC_C21_C22_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_C23_C24=0x0ce3
regCNVC_CFG0_PRE_CSC_C23_C24_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_C31_C32=0x0ce4
regCNVC_CFG0_PRE_CSC_C31_C32_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_C33_C34=0x0ce5
regCNVC_CFG0_PRE_CSC_C33_C34_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_B_C11_C12=0x0ce6
regCNVC_CFG0_PRE_CSC_B_C11_C12_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_B_C13_C14=0x0ce7
regCNVC_CFG0_PRE_CSC_B_C13_C14_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_B_C21_C22=0x0ce8
regCNVC_CFG0_PRE_CSC_B_C21_C22_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_B_C23_C24=0x0ce9
regCNVC_CFG0_PRE_CSC_B_C23_C24_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_B_C31_C32=0x0cea
regCNVC_CFG0_PRE_CSC_B_C31_C32_BASE_IDX=2
regCNVC_CFG0_PRE_CSC_B_C33_C34=0x0ceb
regCNVC_CFG0_PRE_CSC_B_C33_C34_BASE_IDX=2
regCNVC_CFG0_CNVC_COEF_FORMAT=0x0cec
regCNVC_CFG0_CNVC_COEF_FORMAT_BASE_IDX=2
regCNVC_CFG0_PRE_DEGAM=0x0ced
regCNVC_CFG0_PRE_DEGAM_BASE_IDX=2
regCNVC_CFG0_PRE_REALPHA=0x0cee
regCNVC_CFG0_PRE_REALPHA_BASE_IDX=2
regCM_CUR0_CURSOR0_CONTROL=0x0cf1
regCM_CUR0_CURSOR0_CONTROL_BASE_IDX=2
regCM_CUR0_CURSOR0_COLOR0=0x0cf2
regCM_CUR0_CURSOR0_COLOR0_BASE_IDX=2
regCM_CUR0_CURSOR0_COLOR1=0x0cf3
regCM_CUR0_CURSOR0_COLOR1_BASE_IDX=2
regCM_CUR0_CURSOR0_FP_SCALE_BIAS_G_Y=0x0cf4
regCM_CUR0_CURSOR0_FP_SCALE_BIAS_G_Y_BASE_IDX=2
regCM_CUR0_CURSOR0_FP_SCALE_BIAS_RB_CRCB=0x0cf5
regCM_CUR0_CURSOR0_FP_SCALE_BIAS_RB_CRCB_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_MODE=0x0cf6
regCM_CUR0_CUR0_MATRIX_MODE_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C11_C12_A=0x0cf7
regCM_CUR0_CUR0_MATRIX_C11_C12_A_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C13_C14_A=0x0cf8
regCM_CUR0_CUR0_MATRIX_C13_C14_A_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C21_C22_A=0x0cf9
regCM_CUR0_CUR0_MATRIX_C21_C22_A_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C23_C24_A=0x0cfa
regCM_CUR0_CUR0_MATRIX_C23_C24_A_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C31_C32_A=0x0cfb
regCM_CUR0_CUR0_MATRIX_C31_C32_A_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C33_C34_A=0x0cfc
regCM_CUR0_CUR0_MATRIX_C33_C34_A_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C11_C12_B=0x0cfd
regCM_CUR0_CUR0_MATRIX_C11_C12_B_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C13_C14_B=0x0cfe
regCM_CUR0_CUR0_MATRIX_C13_C14_B_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C21_C22_B=0x0cff
regCM_CUR0_CUR0_MATRIX_C21_C22_B_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C23_C24_B=0x0d00
regCM_CUR0_CUR0_MATRIX_C23_C24_B_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C31_C32_B=0x0d01
regCM_CUR0_CUR0_MATRIX_C31_C32_B_BASE_IDX=2
regCM_CUR0_CUR0_MATRIX_C33_C34_B=0x0d02
regCM_CUR0_CUR0_MATRIX_C33_C34_B_BASE_IDX=2
regDSCL0_SCL_COEF_RAM_TAP_SELECT=0x0d06
regDSCL0_SCL_COEF_RAM_TAP_SELECT_BASE_IDX=2
regDSCL0_SCL_COEF_RAM_TAP_DATA=0x0d07
regDSCL0_SCL_COEF_RAM_TAP_DATA_BASE_IDX=2
regDSCL0_SCL_MODE=0x0d08
regDSCL0_SCL_MODE_BASE_IDX=2
regDSCL0_SCL_TAP_CONTROL=0x0d09
regDSCL0_SCL_TAP_CONTROL_BASE_IDX=2
regDSCL0_DSCL_CONTROL=0x0d0a
regDSCL0_DSCL_CONTROL_BASE_IDX=2
regDSCL0_DSCL_2TAP_CONTROL=0x0d0b
regDSCL0_DSCL_2TAP_CONTROL_BASE_IDX=2
regDSCL0_SCL_MANUAL_REPLICATE_CONTROL=0x0d0c
regDSCL0_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX=2
regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO=0x0d0d
regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX=2
regDSCL0_SCL_HORZ_FILTER_INIT=0x0d0e
regDSCL0_SCL_HORZ_FILTER_INIT_BASE_IDX=2
regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C=0x0d0f
regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX=2
regDSCL0_SCL_HORZ_FILTER_INIT_C=0x0d10
regDSCL0_SCL_HORZ_FILTER_INIT_C_BASE_IDX=2
regDSCL0_SCL_VERT_FILTER_SCALE_RATIO=0x0d11
regDSCL0_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX=2
regDSCL0_SCL_VERT_FILTER_INIT=0x0d12
regDSCL0_SCL_VERT_FILTER_INIT_BASE_IDX=2
regDSCL0_SCL_VERT_FILTER_INIT_BOT=0x0d13
regDSCL0_SCL_VERT_FILTER_INIT_BOT_BASE_IDX=2
regDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C=0x0d14
regDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX=2
regDSCL0_SCL_VERT_FILTER_INIT_C=0x0d15
regDSCL0_SCL_VERT_FILTER_INIT_C_BASE_IDX=2
regDSCL0_SCL_VERT_FILTER_INIT_BOT_C=0x0d16
regDSCL0_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX=2
regDSCL0_SCL_BLACK_COLOR=0x0d17
regDSCL0_SCL_BLACK_COLOR_BASE_IDX=2
regDSCL0_DSCL_UPDATE=0x0d18
regDSCL0_DSCL_UPDATE_BASE_IDX=2
regDSCL0_DSCL_AUTOCAL=0x0d19
regDSCL0_DSCL_AUTOCAL_BASE_IDX=2
regDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT=0x0d1a
regDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX=2
regDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM=0x0d1b
regDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX=2
regDSCL0_OTG_H_BLANK=0x0d1c
regDSCL0_OTG_H_BLANK_BASE_IDX=2
regDSCL0_OTG_V_BLANK=0x0d1d
regDSCL0_OTG_V_BLANK_BASE_IDX=2
regDSCL0_RECOUT_START=0x0d1e
regDSCL0_RECOUT_START_BASE_IDX=2
regDSCL0_RECOUT_SIZE=0x0d1f
regDSCL0_RECOUT_SIZE_BASE_IDX=2
regDSCL0_MPC_SIZE=0x0d20
regDSCL0_MPC_SIZE_BASE_IDX=2
regDSCL0_LB_DATA_FORMAT=0x0d21
regDSCL0_LB_DATA_FORMAT_BASE_IDX=2
regDSCL0_LB_MEMORY_CTRL=0x0d22
regDSCL0_LB_MEMORY_CTRL_BASE_IDX=2
regDSCL0_LB_V_COUNTER=0x0d23
regDSCL0_LB_V_COUNTER_BASE_IDX=2
regDSCL0_DSCL_MEM_PWR_CTRL=0x0d24
regDSCL0_DSCL_MEM_PWR_CTRL_BASE_IDX=2
regDSCL0_DSCL_MEM_PWR_STATUS=0x0d25
regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX=2
regDSCL0_OBUF_CONTROL=0x0d26
regDSCL0_OBUF_CONTROL_BASE_IDX=2
regDSCL0_OBUF_MEM_PWR_CTRL=0x0d27
regDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX=2
regDSCL0_DSCL_EASF_H_MODE=0x0d28
regDSCL0_DSCL_EASF_H_MODE_BASE_IDX=2
regDSCL0_DSCL_EASF_V_MODE=0x0d29
regDSCL0_DSCL_EASF_V_MODE_BASE_IDX=2
regDSCL0_DSCL_SC_MODE=0x0d2a
regDSCL0_DSCL_SC_MODE_BASE_IDX=2
regDSCL0_DSCL_SC_MATRIX_C0C1=0x0d2b
regDSCL0_DSCL_SC_MATRIX_C0C1_BASE_IDX=2
regDSCL0_DSCL_SC_MATRIX_C2C3=0x0d2c
regDSCL0_DSCL_SC_MATRIX_C2C3_BASE_IDX=2
regDSCL0_DSCL_EASF_H_RINGEST_EVENTAP_GAIN=0x0d2d
regDSCL0_DSCL_EASF_H_RINGEST_EVENTAP_GAIN_BASE_IDX=2
regDSCL0_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE=0x0d2e
regDSCL0_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE_BASE_IDX=2
regDSCL0_DSCL_EASF_V_RINGEST_EVENTAP_GAIN=0x0d2f
regDSCL0_DSCL_EASF_V_RINGEST_EVENTAP_GAIN_BASE_IDX=2
regDSCL0_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE=0x0d30
regDSCL0_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE_BASE_IDX=2
regDSCL0_DSCL_EASF_V_RINGEST_3TAP_CNTL1=0x0d31
regDSCL0_DSCL_EASF_V_RINGEST_3TAP_CNTL1_BASE_IDX=2
regDSCL0_DSCL_EASF_V_RINGEST_3TAP_CNTL2=0x0d32
regDSCL0_DSCL_EASF_V_RINGEST_3TAP_CNTL2_BASE_IDX=2
regDSCL0_DSCL_EASF_V_RINGEST_3TAP_CNTL3=0x0d33
regDSCL0_DSCL_EASF_V_RINGEST_3TAP_CNTL3_BASE_IDX=2
regDSCL0_DSCL_EASF_RINGEST_FORCE=0x0d34
regDSCL0_DSCL_EASF_RINGEST_FORCE_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF_CNTL=0x0d35
regDSCL0_DSCL_EASF_H_BF_CNTL_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF_FINAL_MAX_MIN=0x0d36
regDSCL0_DSCL_EASF_H_BF_FINAL_MAX_MIN_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF_CNTL=0x0d37
regDSCL0_DSCL_EASF_V_BF_CNTL_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF_FINAL_MAX_MIN=0x0d38
regDSCL0_DSCL_EASF_V_BF_FINAL_MAX_MIN_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG0=0x0d39
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG0_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG1=0x0d3a
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG1_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG2=0x0d3b
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG2_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG3=0x0d3c
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG3_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG4=0x0d3d
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG4_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG5=0x0d3e
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG5_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG6=0x0d3f
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG6_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG7=0x0d40
regDSCL0_DSCL_EASF_H_BF1_PWL_SEG7_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG0=0x0d41
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG0_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG1=0x0d42
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG1_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG2=0x0d43
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG2_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG3=0x0d44
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG3_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG4=0x0d45
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG4_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG5=0x0d46
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG5_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG6=0x0d47
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG6_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG7=0x0d48
regDSCL0_DSCL_EASF_V_BF1_PWL_SEG7_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG0=0x0d49
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG0_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG1=0x0d4a
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG1_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG2=0x0d4b
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG2_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG3=0x0d4c
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG3_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG4=0x0d4d
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG4_BASE_IDX=2
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG5=0x0d4e
regDSCL0_DSCL_EASF_H_BF3_PWL_SEG5_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG0=0x0d4f
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG0_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG1=0x0d50
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG1_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG2=0x0d51
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG2_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG3=0x0d52
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG3_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG4=0x0d53
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG4_BASE_IDX=2
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG5=0x0d54
regDSCL0_DSCL_EASF_V_BF3_PWL_SEG5_BASE_IDX=2
regDSCL0_ISHARP_MODE=0x0d55
regDSCL0_ISHARP_MODE_BASE_IDX=2
regDSCL0_ISHARP_DELTA_CTRL=0x0d56
regDSCL0_ISHARP_DELTA_CTRL_BASE_IDX=2
regDSCL0_ISHARP_DELTA_INDEX=0x0d57
regDSCL0_ISHARP_DELTA_INDEX_BASE_IDX=2
regDSCL0_ISHARP_DELTA_DATA=0x0d58
regDSCL0_ISHARP_DELTA_DATA_BASE_IDX=2
regDSCL0_ISHARP_NLDELTA_SOFT_CLIP=0x0d59
regDSCL0_ISHARP_NLDELTA_SOFT_CLIP_BASE_IDX=2
regDSCL0_ISHARP_NOISEDET_THRESHOLD=0x0d5a
regDSCL0_ISHARP_NOISEDET_THRESHOLD_BASE_IDX=2
regDSCL0_ISHARP_NOISE_GAIN_PWL=0x0d5b
regDSCL0_ISHARP_NOISE_GAIN_PWL_BASE_IDX=2
regDSCL0_ISHARP_LBA_PWL_SEG0=0x0d5c
regDSCL0_ISHARP_LBA_PWL_SEG0_BASE_IDX=2
regDSCL0_ISHARP_LBA_PWL_SEG1=0x0d5d
regDSCL0_ISHARP_LBA_PWL_SEG1_BASE_IDX=2
regDSCL0_ISHARP_LBA_PWL_SEG2=0x0d5e
regDSCL0_ISHARP_LBA_PWL_SEG2_BASE_IDX=2
regDSCL0_ISHARP_LBA_PWL_SEG3=0x0d5f
regDSCL0_ISHARP_LBA_PWL_SEG3_BASE_IDX=2
regDSCL0_ISHARP_LBA_PWL_SEG4=0x0d60
regDSCL0_ISHARP_LBA_PWL_SEG4_BASE_IDX=2
regDSCL0_ISHARP_LBA_PWL_SEG5=0x0d61
regDSCL0_ISHARP_LBA_PWL_SEG5_BASE_IDX=2
regDSCL0_ISHARP_DELTA_LUT_MEM_PWR_CTRL=0x0d62
regDSCL0_ISHARP_DELTA_LUT_MEM_PWR_CTRL_BASE_IDX=2
regCM0_CM_CONTROL=0x0d67
regCM0_CM_CONTROL_BASE_IDX=2
regCM0_CM_POST_CSC_CONTROL=0x0d68
regCM0_CM_POST_CSC_CONTROL_BASE_IDX=2
regCM0_CM_POST_CSC_C11_C12=0x0d69
regCM0_CM_POST_CSC_C11_C12_BASE_IDX=2
regCM0_CM_POST_CSC_C13_C14=0x0d6a
regCM0_CM_POST_CSC_C13_C14_BASE_IDX=2
regCM0_CM_POST_CSC_C21_C22=0x0d6b
regCM0_CM_POST_CSC_C21_C22_BASE_IDX=2
regCM0_CM_POST_CSC_C23_C24=0x0d6c
regCM0_CM_POST_CSC_C23_C24_BASE_IDX=2
regCM0_CM_POST_CSC_C31_C32=0x0d6d
regCM0_CM_POST_CSC_C31_C32_BASE_IDX=2
regCM0_CM_POST_CSC_C33_C34=0x0d6e
regCM0_CM_POST_CSC_C33_C34_BASE_IDX=2
regCM0_CM_POST_CSC_B_C11_C12=0x0d6f
regCM0_CM_POST_CSC_B_C11_C12_BASE_IDX=2
regCM0_CM_POST_CSC_B_C13_C14=0x0d70
regCM0_CM_POST_CSC_B_C13_C14_BASE_IDX=2
regCM0_CM_POST_CSC_B_C21_C22=0x0d71
regCM0_CM_POST_CSC_B_C21_C22_BASE_IDX=2
regCM0_CM_POST_CSC_B_C23_C24=0x0d72
regCM0_CM_POST_CSC_B_C23_C24_BASE_IDX=2
regCM0_CM_POST_CSC_B_C31_C32=0x0d73
regCM0_CM_POST_CSC_B_C31_C32_BASE_IDX=2
regCM0_CM_POST_CSC_B_C33_C34=0x0d74
regCM0_CM_POST_CSC_B_C33_C34_BASE_IDX=2
regCM0_CM_BIAS_CR_R=0x0d75
regCM0_CM_BIAS_CR_R_BASE_IDX=2
regCM0_CM_BIAS_Y_G_CB_B=0x0d76
regCM0_CM_BIAS_Y_G_CB_B_BASE_IDX=2
regCM0_CM_GAMCOR_CONTROL=0x0d77
regCM0_CM_GAMCOR_CONTROL_BASE_IDX=2
regCM0_CM_GAMCOR_LUT_INDEX=0x0d78
regCM0_CM_GAMCOR_LUT_INDEX_BASE_IDX=2
regCM0_CM_GAMCOR_LUT_DATA=0x0d79
regCM0_CM_GAMCOR_LUT_DATA_BASE_IDX=2
regCM0_CM_GAMCOR_LUT_CONTROL=0x0d7a
regCM0_CM_GAMCOR_LUT_CONTROL_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_START_CNTL_B=0x0d7b
regCM0_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_START_CNTL_G=0x0d7c
regCM0_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_START_CNTL_R=0x0d7d
regCM0_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B=0x0d7e
regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G=0x0d7f
regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R=0x0d80
regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_B=0x0d81
regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_G=0x0d82
regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_R=0x0d83
regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_END_CNTL1_B=0x0d84
regCM0_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_END_CNTL2_B=0x0d85
regCM0_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_END_CNTL1_G=0x0d86
regCM0_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_END_CNTL2_G=0x0d87
regCM0_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_END_CNTL1_R=0x0d88
regCM0_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_END_CNTL2_R=0x0d89
regCM0_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_OFFSET_B=0x0d8a
regCM0_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_OFFSET_G=0x0d8b
regCM0_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_OFFSET_R=0x0d8c
regCM0_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_0_1=0x0d8d
regCM0_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_2_3=0x0d8e
regCM0_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_4_5=0x0d8f
regCM0_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_6_7=0x0d90
regCM0_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_8_9=0x0d91
regCM0_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_10_11=0x0d92
regCM0_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_12_13=0x0d93
regCM0_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_14_15=0x0d94
regCM0_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_16_17=0x0d95
regCM0_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_18_19=0x0d96
regCM0_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_20_21=0x0d97
regCM0_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_22_23=0x0d98
regCM0_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_24_25=0x0d99
regCM0_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_26_27=0x0d9a
regCM0_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_28_29=0x0d9b
regCM0_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_30_31=0x0d9c
regCM0_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX=2
regCM0_CM_GAMCOR_RAMA_REGION_32_33=0x0d9d
regCM0_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_START_CNTL_B=0x0d9e
regCM0_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_START_CNTL_G=0x0d9f
regCM0_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_START_CNTL_R=0x0da0
regCM0_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B=0x0da1
regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G=0x0da2
regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R=0x0da3
regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_B=0x0da4
regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_G=0x0da5
regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_R=0x0da6
regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_END_CNTL1_B=0x0da7
regCM0_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_END_CNTL2_B=0x0da8
regCM0_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_END_CNTL1_G=0x0da9
regCM0_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_END_CNTL2_G=0x0daa
regCM0_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_END_CNTL1_R=0x0dab
regCM0_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_END_CNTL2_R=0x0dac
regCM0_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_OFFSET_B=0x0dad
regCM0_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_OFFSET_G=0x0dae
regCM0_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_OFFSET_R=0x0daf
regCM0_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_0_1=0x0db0
regCM0_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_2_3=0x0db1
regCM0_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_4_5=0x0db2
regCM0_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_6_7=0x0db3
regCM0_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_8_9=0x0db4
regCM0_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_10_11=0x0db5
regCM0_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_12_13=0x0db6
regCM0_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_14_15=0x0db7
regCM0_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_16_17=0x0db8
regCM0_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_18_19=0x0db9
regCM0_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_20_21=0x0dba
regCM0_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_22_23=0x0dbb
regCM0_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_24_25=0x0dbc
regCM0_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_26_27=0x0dbd
regCM0_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_28_29=0x0dbe
regCM0_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_30_31=0x0dbf
regCM0_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX=2
regCM0_CM_GAMCOR_RAMB_REGION_32_33=0x0dc0
regCM0_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX=2
regCM0_CM_HDR_MULT_COEF=0x0dc1
regCM0_CM_HDR_MULT_COEF_BASE_IDX=2
regCM0_CM_MEM_PWR_CTRL=0x0dc2
regCM0_CM_MEM_PWR_CTRL_BASE_IDX=2
regCM0_CM_MEM_PWR_STATUS=0x0dc3
regCM0_CM_MEM_PWR_STATUS_BASE_IDX=2
regCM0_CM_DEALPHA=0x0dc5
regCM0_CM_DEALPHA_BASE_IDX=2
regCM0_CM_COEF_FORMAT=0x0dc6
regCM0_CM_COEF_FORMAT_BASE_IDX=2
regCM0_CM_TEST_DEBUG_INDEX=0x0dc7
regCM0_CM_TEST_DEBUG_INDEX_BASE_IDX=2
regCM0_CM_TEST_DEBUG_DATA=0x0dc8
regCM0_CM_TEST_DEBUG_DATA_BASE_IDX=2
regDPP_TOP0_DPP_CONTROL=0x0cc5
regDPP_TOP0_DPP_CONTROL_BASE_IDX=2
regDPP_TOP0_DPP_SOFT_RESET=0x0cc6
regDPP_TOP0_DPP_SOFT_RESET_BASE_IDX=2
regDPP_TOP0_DPP_CRC_VAL_R_G=0x0cc7
regDPP_TOP0_DPP_CRC_VAL_R_G_BASE_IDX=2
regDPP_TOP0_DPP_CRC_VAL_B_A=0x0cc8
regDPP_TOP0_DPP_CRC_VAL_B_A_BASE_IDX=2
regDPP_TOP0_DPP_CRC_CTRL=0x0cc9
regDPP_TOP0_DPP_CRC_CTRL_BASE_IDX=2
regDPP_TOP0_HOST_READ_CONTROL=0x0cca
regDPP_TOP0_HOST_READ_CONTROL_BASE_IDX=2
regCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT=0x0e3a
regCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX=2
regCNVC_CFG1_FORMAT_CONTROL=0x0e3b
regCNVC_CFG1_FORMAT_CONTROL_BASE_IDX=2
regCNVC_CFG1_FCNV_FP_BIAS_R=0x0e3c
regCNVC_CFG1_FCNV_FP_BIAS_R_BASE_IDX=2
regCNVC_CFG1_FCNV_FP_BIAS_G=0x0e3d
regCNVC_CFG1_FCNV_FP_BIAS_G_BASE_IDX=2
regCNVC_CFG1_FCNV_FP_BIAS_B=0x0e3e
regCNVC_CFG1_FCNV_FP_BIAS_B_BASE_IDX=2
regCNVC_CFG1_FCNV_FP_SCALE_R=0x0e3f
regCNVC_CFG1_FCNV_FP_SCALE_R_BASE_IDX=2
regCNVC_CFG1_FCNV_FP_SCALE_G=0x0e40
regCNVC_CFG1_FCNV_FP_SCALE_G_BASE_IDX=2
regCNVC_CFG1_FCNV_FP_SCALE_B=0x0e41
regCNVC_CFG1_FCNV_FP_SCALE_B_BASE_IDX=2
regCNVC_CFG1_COLOR_KEYER_CONTROL=0x0e42
regCNVC_CFG1_COLOR_KEYER_CONTROL_BASE_IDX=2
regCNVC_CFG1_COLOR_KEYER_ALPHA=0x0e43
regCNVC_CFG1_COLOR_KEYER_ALPHA_BASE_IDX=2
regCNVC_CFG1_COLOR_KEYER_RED=0x0e44
regCNVC_CFG1_COLOR_KEYER_RED_BASE_IDX=2
regCNVC_CFG1_COLOR_KEYER_GREEN=0x0e45
regCNVC_CFG1_COLOR_KEYER_GREEN_BASE_IDX=2
regCNVC_CFG1_COLOR_KEYER_BLUE=0x0e46
regCNVC_CFG1_COLOR_KEYER_BLUE_BASE_IDX=2
regCNVC_CFG1_ALPHA_2BIT_LUT=0x0e48
regCNVC_CFG1_ALPHA_2BIT_LUT_BASE_IDX=2
regCNVC_CFG1_PRE_DEALPHA=0x0e49
regCNVC_CFG1_PRE_DEALPHA_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_MODE=0x0e4a
regCNVC_CFG1_PRE_CSC_MODE_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_C11_C12=0x0e4b
regCNVC_CFG1_PRE_CSC_C11_C12_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_C13_C14=0x0e4c
regCNVC_CFG1_PRE_CSC_C13_C14_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_C21_C22=0x0e4d
regCNVC_CFG1_PRE_CSC_C21_C22_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_C23_C24=0x0e4e
regCNVC_CFG1_PRE_CSC_C23_C24_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_C31_C32=0x0e4f
regCNVC_CFG1_PRE_CSC_C31_C32_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_C33_C34=0x0e50
regCNVC_CFG1_PRE_CSC_C33_C34_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_B_C11_C12=0x0e51
regCNVC_CFG1_PRE_CSC_B_C11_C12_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_B_C13_C14=0x0e52
regCNVC_CFG1_PRE_CSC_B_C13_C14_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_B_C21_C22=0x0e53
regCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_B_C23_C24=0x0e54
regCNVC_CFG1_PRE_CSC_B_C23_C24_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_B_C31_C32=0x0e55
regCNVC_CFG1_PRE_CSC_B_C31_C32_BASE_IDX=2
regCNVC_CFG1_PRE_CSC_B_C33_C34=0x0e56
regCNVC_CFG1_PRE_CSC_B_C33_C34_BASE_IDX=2
regCNVC_CFG1_CNVC_COEF_FORMAT=0x0e57
regCNVC_CFG1_CNVC_COEF_FORMAT_BASE_IDX=2
regCNVC_CFG1_PRE_DEGAM=0x0e58
regCNVC_CFG1_PRE_DEGAM_BASE_IDX=2
regCNVC_CFG1_PRE_REALPHA=0x0e59
regCNVC_CFG1_PRE_REALPHA_BASE_IDX=2
regCM_CUR1_CURSOR0_CONTROL=0x0e5c
regCM_CUR1_CURSOR0_CONTROL_BASE_IDX=2
regCM_CUR1_CURSOR0_COLOR0=0x0e5d
regCM_CUR1_CURSOR0_COLOR0_BASE_IDX=2
regCM_CUR1_CURSOR0_COLOR1=0x0e5e
regCM_CUR1_CURSOR0_COLOR1_BASE_IDX=2
regCM_CUR1_CURSOR0_FP_SCALE_BIAS_G_Y=0x0e5f
regCM_CUR1_CURSOR0_FP_SCALE_BIAS_G_Y_BASE_IDX=2
regCM_CUR1_CURSOR0_FP_SCALE_BIAS_RB_CRCB=0x0e60
regCM_CUR1_CURSOR0_FP_SCALE_BIAS_RB_CRCB_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_MODE=0x0e61
regCM_CUR1_CUR0_MATRIX_MODE_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C11_C12_A=0x0e62
regCM_CUR1_CUR0_MATRIX_C11_C12_A_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C13_C14_A=0x0e63
regCM_CUR1_CUR0_MATRIX_C13_C14_A_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C21_C22_A=0x0e64
regCM_CUR1_CUR0_MATRIX_C21_C22_A_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C23_C24_A=0x0e65
regCM_CUR1_CUR0_MATRIX_C23_C24_A_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C31_C32_A=0x0e66
regCM_CUR1_CUR0_MATRIX_C31_C32_A_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C33_C34_A=0x0e67
regCM_CUR1_CUR0_MATRIX_C33_C34_A_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C11_C12_B=0x0e68
regCM_CUR1_CUR0_MATRIX_C11_C12_B_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C13_C14_B=0x0e69
regCM_CUR1_CUR0_MATRIX_C13_C14_B_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C21_C22_B=0x0e6a
regCM_CUR1_CUR0_MATRIX_C21_C22_B_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C23_C24_B=0x0e6b
regCM_CUR1_CUR0_MATRIX_C23_C24_B_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C31_C32_B=0x0e6c
regCM_CUR1_CUR0_MATRIX_C31_C32_B_BASE_IDX=2
regCM_CUR1_CUR0_MATRIX_C33_C34_B=0x0e6d
regCM_CUR1_CUR0_MATRIX_C33_C34_B_BASE_IDX=2
regDSCL1_SCL_COEF_RAM_TAP_SELECT=0x0e71
regDSCL1_SCL_COEF_RAM_TAP_SELECT_BASE_IDX=2
regDSCL1_SCL_COEF_RAM_TAP_DATA=0x0e72
regDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX=2
regDSCL1_SCL_MODE=0x0e73
regDSCL1_SCL_MODE_BASE_IDX=2
regDSCL1_SCL_TAP_CONTROL=0x0e74
regDSCL1_SCL_TAP_CONTROL_BASE_IDX=2
regDSCL1_DSCL_CONTROL=0x0e75
regDSCL1_DSCL_CONTROL_BASE_IDX=2
regDSCL1_DSCL_2TAP_CONTROL=0x0e76
regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX=2
regDSCL1_SCL_MANUAL_REPLICATE_CONTROL=0x0e77
regDSCL1_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX=2
regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO=0x0e78
regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX=2
regDSCL1_SCL_HORZ_FILTER_INIT=0x0e79
regDSCL1_SCL_HORZ_FILTER_INIT_BASE_IDX=2
regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C=0x0e7a
regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX=2
regDSCL1_SCL_HORZ_FILTER_INIT_C=0x0e7b
regDSCL1_SCL_HORZ_FILTER_INIT_C_BASE_IDX=2
regDSCL1_SCL_VERT_FILTER_SCALE_RATIO=0x0e7c
regDSCL1_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX=2
regDSCL1_SCL_VERT_FILTER_INIT=0x0e7d
regDSCL1_SCL_VERT_FILTER_INIT_BASE_IDX=2
regDSCL1_SCL_VERT_FILTER_INIT_BOT=0x0e7e
regDSCL1_SCL_VERT_FILTER_INIT_BOT_BASE_IDX=2
regDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C=0x0e7f
regDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX=2
regDSCL1_SCL_VERT_FILTER_INIT_C=0x0e80
regDSCL1_SCL_VERT_FILTER_INIT_C_BASE_IDX=2
regDSCL1_SCL_VERT_FILTER_INIT_BOT_C=0x0e81
regDSCL1_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX=2
regDSCL1_SCL_BLACK_COLOR=0x0e82
regDSCL1_SCL_BLACK_COLOR_BASE_IDX=2
regDSCL1_DSCL_UPDATE=0x0e83
regDSCL1_DSCL_UPDATE_BASE_IDX=2
regDSCL1_DSCL_AUTOCAL=0x0e84
regDSCL1_DSCL_AUTOCAL_BASE_IDX=2
regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT=0x0e85
regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX=2
regDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM=0x0e86
regDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX=2
regDSCL1_OTG_H_BLANK=0x0e87
regDSCL1_OTG_H_BLANK_BASE_IDX=2
regDSCL1_OTG_V_BLANK=0x0e88
regDSCL1_OTG_V_BLANK_BASE_IDX=2
regDSCL1_RECOUT_START=0x0e89
regDSCL1_RECOUT_START_BASE_IDX=2
regDSCL1_RECOUT_SIZE=0x0e8a
regDSCL1_RECOUT_SIZE_BASE_IDX=2
regDSCL1_MPC_SIZE=0x0e8b
regDSCL1_MPC_SIZE_BASE_IDX=2
regDSCL1_LB_DATA_FORMAT=0x0e8c
regDSCL1_LB_DATA_FORMAT_BASE_IDX=2
regDSCL1_LB_MEMORY_CTRL=0x0e8d
regDSCL1_LB_MEMORY_CTRL_BASE_IDX=2
regDSCL1_LB_V_COUNTER=0x0e8e
regDSCL1_LB_V_COUNTER_BASE_IDX=2
regDSCL1_DSCL_MEM_PWR_CTRL=0x0e8f
regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX=2
regDSCL1_DSCL_MEM_PWR_STATUS=0x0e90
regDSCL1_DSCL_MEM_PWR_STATUS_BASE_IDX=2
regDSCL1_OBUF_CONTROL=0x0e91
regDSCL1_OBUF_CONTROL_BASE_IDX=2
regDSCL1_OBUF_MEM_PWR_CTRL=0x0e92
regDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX=2
regDSCL1_DSCL_EASF_H_MODE=0x0e93
regDSCL1_DSCL_EASF_H_MODE_BASE_IDX=2
regDSCL1_DSCL_EASF_V_MODE=0x0e94
regDSCL1_DSCL_EASF_V_MODE_BASE_IDX=2
regDSCL1_DSCL_SC_MODE=0x0e95
regDSCL1_DSCL_SC_MODE_BASE_IDX=2
regDSCL1_DSCL_SC_MATRIX_C0C1=0x0e96
regDSCL1_DSCL_SC_MATRIX_C0C1_BASE_IDX=2
regDSCL1_DSCL_SC_MATRIX_C2C3=0x0e97
regDSCL1_DSCL_SC_MATRIX_C2C3_BASE_IDX=2
regDSCL1_DSCL_EASF_H_RINGEST_EVENTAP_GAIN=0x0e98
regDSCL1_DSCL_EASF_H_RINGEST_EVENTAP_GAIN_BASE_IDX=2
regDSCL1_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE=0x0e99
regDSCL1_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE_BASE_IDX=2
regDSCL1_DSCL_EASF_V_RINGEST_EVENTAP_GAIN=0x0e9a
regDSCL1_DSCL_EASF_V_RINGEST_EVENTAP_GAIN_BASE_IDX=2
regDSCL1_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE=0x0e9b
regDSCL1_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE_BASE_IDX=2
regDSCL1_DSCL_EASF_V_RINGEST_3TAP_CNTL1=0x0e9c
regDSCL1_DSCL_EASF_V_RINGEST_3TAP_CNTL1_BASE_IDX=2
regDSCL1_DSCL_EASF_V_RINGEST_3TAP_CNTL2=0x0e9d
regDSCL1_DSCL_EASF_V_RINGEST_3TAP_CNTL2_BASE_IDX=2
regDSCL1_DSCL_EASF_V_RINGEST_3TAP_CNTL3=0x0e9e
regDSCL1_DSCL_EASF_V_RINGEST_3TAP_CNTL3_BASE_IDX=2
regDSCL1_DSCL_EASF_RINGEST_FORCE=0x0e9f
regDSCL1_DSCL_EASF_RINGEST_FORCE_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF_CNTL=0x0ea0
regDSCL1_DSCL_EASF_H_BF_CNTL_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF_FINAL_MAX_MIN=0x0ea1
regDSCL1_DSCL_EASF_H_BF_FINAL_MAX_MIN_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF_CNTL=0x0ea2
regDSCL1_DSCL_EASF_V_BF_CNTL_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF_FINAL_MAX_MIN=0x0ea3
regDSCL1_DSCL_EASF_V_BF_FINAL_MAX_MIN_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG0=0x0ea4
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG0_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG1=0x0ea5
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG1_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG2=0x0ea6
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG2_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG3=0x0ea7
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG3_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG4=0x0ea8
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG4_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG5=0x0ea9
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG5_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG6=0x0eaa
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG6_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG7=0x0eab
regDSCL1_DSCL_EASF_H_BF1_PWL_SEG7_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG0=0x0eac
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG0_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG1=0x0ead
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG1_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG2=0x0eae
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG2_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG3=0x0eaf
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG3_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG4=0x0eb0
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG4_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG5=0x0eb1
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG5_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG6=0x0eb2
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG6_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG7=0x0eb3
regDSCL1_DSCL_EASF_V_BF1_PWL_SEG7_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG0=0x0eb4
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG0_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG1=0x0eb5
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG1_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG2=0x0eb6
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG2_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG3=0x0eb7
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG3_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG4=0x0eb8
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG4_BASE_IDX=2
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG5=0x0eb9
regDSCL1_DSCL_EASF_H_BF3_PWL_SEG5_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG0=0x0eba
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG0_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG1=0x0ebb
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG1_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG2=0x0ebc
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG2_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG3=0x0ebd
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG3_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG4=0x0ebe
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG4_BASE_IDX=2
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG5=0x0ebf
regDSCL1_DSCL_EASF_V_BF3_PWL_SEG5_BASE_IDX=2
regDSCL1_ISHARP_MODE=0x0ec0
regDSCL1_ISHARP_MODE_BASE_IDX=2
regDSCL1_ISHARP_DELTA_CTRL=0x0ec1
regDSCL1_ISHARP_DELTA_CTRL_BASE_IDX=2
regDSCL1_ISHARP_DELTA_INDEX=0x0ec2
regDSCL1_ISHARP_DELTA_INDEX_BASE_IDX=2
regDSCL1_ISHARP_DELTA_DATA=0x0ec3
regDSCL1_ISHARP_DELTA_DATA_BASE_IDX=2
regDSCL1_ISHARP_NLDELTA_SOFT_CLIP=0x0ec4
regDSCL1_ISHARP_NLDELTA_SOFT_CLIP_BASE_IDX=2
regDSCL1_ISHARP_NOISEDET_THRESHOLD=0x0ec5
regDSCL1_ISHARP_NOISEDET_THRESHOLD_BASE_IDX=2
regDSCL1_ISHARP_NOISE_GAIN_PWL=0x0ec6
regDSCL1_ISHARP_NOISE_GAIN_PWL_BASE_IDX=2
regDSCL1_ISHARP_LBA_PWL_SEG0=0x0ec7
regDSCL1_ISHARP_LBA_PWL_SEG0_BASE_IDX=2
regDSCL1_ISHARP_LBA_PWL_SEG1=0x0ec8
regDSCL1_ISHARP_LBA_PWL_SEG1_BASE_IDX=2
regDSCL1_ISHARP_LBA_PWL_SEG2=0x0ec9
regDSCL1_ISHARP_LBA_PWL_SEG2_BASE_IDX=2
regDSCL1_ISHARP_LBA_PWL_SEG3=0x0eca
regDSCL1_ISHARP_LBA_PWL_SEG3_BASE_IDX=2
regDSCL1_ISHARP_LBA_PWL_SEG4=0x0ecb
regDSCL1_ISHARP_LBA_PWL_SEG4_BASE_IDX=2
regDSCL1_ISHARP_LBA_PWL_SEG5=0x0ecc
regDSCL1_ISHARP_LBA_PWL_SEG5_BASE_IDX=2
regDSCL1_ISHARP_DELTA_LUT_MEM_PWR_CTRL=0x0ecd
regDSCL1_ISHARP_DELTA_LUT_MEM_PWR_CTRL_BASE_IDX=2
regCM1_CM_CONTROL=0x0ed2
regCM1_CM_CONTROL_BASE_IDX=2
regCM1_CM_POST_CSC_CONTROL=0x0ed3
regCM1_CM_POST_CSC_CONTROL_BASE_IDX=2
regCM1_CM_POST_CSC_C11_C12=0x0ed4
regCM1_CM_POST_CSC_C11_C12_BASE_IDX=2
regCM1_CM_POST_CSC_C13_C14=0x0ed5
regCM1_CM_POST_CSC_C13_C14_BASE_IDX=2
regCM1_CM_POST_CSC_C21_C22=0x0ed6
regCM1_CM_POST_CSC_C21_C22_BASE_IDX=2
regCM1_CM_POST_CSC_C23_C24=0x0ed7
regCM1_CM_POST_CSC_C23_C24_BASE_IDX=2
regCM1_CM_POST_CSC_C31_C32=0x0ed8
regCM1_CM_POST_CSC_C31_C32_BASE_IDX=2
regCM1_CM_POST_CSC_C33_C34=0x0ed9
regCM1_CM_POST_CSC_C33_C34_BASE_IDX=2
regCM1_CM_POST_CSC_B_C11_C12=0x0eda
regCM1_CM_POST_CSC_B_C11_C12_BASE_IDX=2
regCM1_CM_POST_CSC_B_C13_C14=0x0edb
regCM1_CM_POST_CSC_B_C13_C14_BASE_IDX=2
regCM1_CM_POST_CSC_B_C21_C22=0x0edc
regCM1_CM_POST_CSC_B_C21_C22_BASE_IDX=2
regCM1_CM_POST_CSC_B_C23_C24=0x0edd
regCM1_CM_POST_CSC_B_C23_C24_BASE_IDX=2
regCM1_CM_POST_CSC_B_C31_C32=0x0ede
regCM1_CM_POST_CSC_B_C31_C32_BASE_IDX=2
regCM1_CM_POST_CSC_B_C33_C34=0x0edf
regCM1_CM_POST_CSC_B_C33_C34_BASE_IDX=2
regCM1_CM_BIAS_CR_R=0x0ee0
regCM1_CM_BIAS_CR_R_BASE_IDX=2
regCM1_CM_BIAS_Y_G_CB_B=0x0ee1
regCM1_CM_BIAS_Y_G_CB_B_BASE_IDX=2
regCM1_CM_GAMCOR_CONTROL=0x0ee2
regCM1_CM_GAMCOR_CONTROL_BASE_IDX=2
regCM1_CM_GAMCOR_LUT_INDEX=0x0ee3
regCM1_CM_GAMCOR_LUT_INDEX_BASE_IDX=2
regCM1_CM_GAMCOR_LUT_DATA=0x0ee4
regCM1_CM_GAMCOR_LUT_DATA_BASE_IDX=2
regCM1_CM_GAMCOR_LUT_CONTROL=0x0ee5
regCM1_CM_GAMCOR_LUT_CONTROL_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_START_CNTL_B=0x0ee6
regCM1_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_START_CNTL_G=0x0ee7
regCM1_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_START_CNTL_R=0x0ee8
regCM1_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B=0x0ee9
regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G=0x0eea
regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R=0x0eeb
regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_B=0x0eec
regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_G=0x0eed
regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_R=0x0eee
regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_END_CNTL1_B=0x0eef
regCM1_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_END_CNTL2_B=0x0ef0
regCM1_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_END_CNTL1_G=0x0ef1
regCM1_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_END_CNTL2_G=0x0ef2
regCM1_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_END_CNTL1_R=0x0ef3
regCM1_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_END_CNTL2_R=0x0ef4
regCM1_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_OFFSET_B=0x0ef5
regCM1_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_OFFSET_G=0x0ef6
regCM1_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_OFFSET_R=0x0ef7
regCM1_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_0_1=0x0ef8
regCM1_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_2_3=0x0ef9
regCM1_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_4_5=0x0efa
regCM1_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_6_7=0x0efb
regCM1_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_8_9=0x0efc
regCM1_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_10_11=0x0efd
regCM1_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_12_13=0x0efe
regCM1_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_14_15=0x0eff
regCM1_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_16_17=0x0f00
regCM1_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_18_19=0x0f01
regCM1_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_20_21=0x0f02
regCM1_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_22_23=0x0f03
regCM1_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_24_25=0x0f04
regCM1_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_26_27=0x0f05
regCM1_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_28_29=0x0f06
regCM1_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_30_31=0x0f07
regCM1_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX=2
regCM1_CM_GAMCOR_RAMA_REGION_32_33=0x0f08
regCM1_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_START_CNTL_B=0x0f09
regCM1_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_START_CNTL_G=0x0f0a
regCM1_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_START_CNTL_R=0x0f0b
regCM1_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B=0x0f0c
regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G=0x0f0d
regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R=0x0f0e
regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_B=0x0f0f
regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_G=0x0f10
regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_R=0x0f11
regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_END_CNTL1_B=0x0f12
regCM1_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_END_CNTL2_B=0x0f13
regCM1_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_END_CNTL1_G=0x0f14
regCM1_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_END_CNTL2_G=0x0f15
regCM1_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_END_CNTL1_R=0x0f16
regCM1_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_END_CNTL2_R=0x0f17
regCM1_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_OFFSET_B=0x0f18
regCM1_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_OFFSET_G=0x0f19
regCM1_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_OFFSET_R=0x0f1a
regCM1_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_0_1=0x0f1b
regCM1_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_2_3=0x0f1c
regCM1_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_4_5=0x0f1d
regCM1_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_6_7=0x0f1e
regCM1_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_8_9=0x0f1f
regCM1_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_10_11=0x0f20
regCM1_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_12_13=0x0f21
regCM1_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_14_15=0x0f22
regCM1_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_16_17=0x0f23
regCM1_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_18_19=0x0f24
regCM1_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_20_21=0x0f25
regCM1_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_22_23=0x0f26
regCM1_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_24_25=0x0f27
regCM1_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_26_27=0x0f28
regCM1_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_28_29=0x0f29
regCM1_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_30_31=0x0f2a
regCM1_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX=2
regCM1_CM_GAMCOR_RAMB_REGION_32_33=0x0f2b
regCM1_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX=2
regCM1_CM_HDR_MULT_COEF=0x0f2c
regCM1_CM_HDR_MULT_COEF_BASE_IDX=2
regCM1_CM_MEM_PWR_CTRL=0x0f2d
regCM1_CM_MEM_PWR_CTRL_BASE_IDX=2
regCM1_CM_MEM_PWR_STATUS=0x0f2e
regCM1_CM_MEM_PWR_STATUS_BASE_IDX=2
regCM1_CM_DEALPHA=0x0f30
regCM1_CM_DEALPHA_BASE_IDX=2
regCM1_CM_COEF_FORMAT=0x0f31
regCM1_CM_COEF_FORMAT_BASE_IDX=2
regCM1_CM_TEST_DEBUG_INDEX=0x0f32
regCM1_CM_TEST_DEBUG_INDEX_BASE_IDX=2
regCM1_CM_TEST_DEBUG_DATA=0x0f33
regCM1_CM_TEST_DEBUG_DATA_BASE_IDX=2
regDPP_TOP1_DPP_CONTROL=0x0e30
regDPP_TOP1_DPP_CONTROL_BASE_IDX=2
regDPP_TOP1_DPP_SOFT_RESET=0x0e31
regDPP_TOP1_DPP_SOFT_RESET_BASE_IDX=2
regDPP_TOP1_DPP_CRC_VAL_R_G=0x0e32
regDPP_TOP1_DPP_CRC_VAL_R_G_BASE_IDX=2
regDPP_TOP1_DPP_CRC_VAL_B_A=0x0e33
regDPP_TOP1_DPP_CRC_VAL_B_A_BASE_IDX=2
regDPP_TOP1_DPP_CRC_CTRL=0x0e34
regDPP_TOP1_DPP_CRC_CTRL_BASE_IDX=2
regDPP_TOP1_HOST_READ_CONTROL=0x0e35
regDPP_TOP1_HOST_READ_CONTROL_BASE_IDX=2
regCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT=0x0fa5
regCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX=2
regCNVC_CFG2_FORMAT_CONTROL=0x0fa6
regCNVC_CFG2_FORMAT_CONTROL_BASE_IDX=2
regCNVC_CFG2_FCNV_FP_BIAS_R=0x0fa7
regCNVC_CFG2_FCNV_FP_BIAS_R_BASE_IDX=2
regCNVC_CFG2_FCNV_FP_BIAS_G=0x0fa8
regCNVC_CFG2_FCNV_FP_BIAS_G_BASE_IDX=2
regCNVC_CFG2_FCNV_FP_BIAS_B=0x0fa9
regCNVC_CFG2_FCNV_FP_BIAS_B_BASE_IDX=2
regCNVC_CFG2_FCNV_FP_SCALE_R=0x0faa
regCNVC_CFG2_FCNV_FP_SCALE_R_BASE_IDX=2
regCNVC_CFG2_FCNV_FP_SCALE_G=0x0fab
regCNVC_CFG2_FCNV_FP_SCALE_G_BASE_IDX=2
regCNVC_CFG2_FCNV_FP_SCALE_B=0x0fac
regCNVC_CFG2_FCNV_FP_SCALE_B_BASE_IDX=2
regCNVC_CFG2_COLOR_KEYER_CONTROL=0x0fad
regCNVC_CFG2_COLOR_KEYER_CONTROL_BASE_IDX=2
regCNVC_CFG2_COLOR_KEYER_ALPHA=0x0fae
regCNVC_CFG2_COLOR_KEYER_ALPHA_BASE_IDX=2
regCNVC_CFG2_COLOR_KEYER_RED=0x0faf
regCNVC_CFG2_COLOR_KEYER_RED_BASE_IDX=2
regCNVC_CFG2_COLOR_KEYER_GREEN=0x0fb0
regCNVC_CFG2_COLOR_KEYER_GREEN_BASE_IDX=2
regCNVC_CFG2_COLOR_KEYER_BLUE=0x0fb1
regCNVC_CFG2_COLOR_KEYER_BLUE_BASE_IDX=2
regCNVC_CFG2_ALPHA_2BIT_LUT=0x0fb3
regCNVC_CFG2_ALPHA_2BIT_LUT_BASE_IDX=2
regCNVC_CFG2_PRE_DEALPHA=0x0fb4
regCNVC_CFG2_PRE_DEALPHA_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_MODE=0x0fb5
regCNVC_CFG2_PRE_CSC_MODE_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_C11_C12=0x0fb6
regCNVC_CFG2_PRE_CSC_C11_C12_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_C13_C14=0x0fb7
regCNVC_CFG2_PRE_CSC_C13_C14_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_C21_C22=0x0fb8
regCNVC_CFG2_PRE_CSC_C21_C22_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_C23_C24=0x0fb9
regCNVC_CFG2_PRE_CSC_C23_C24_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_C31_C32=0x0fba
regCNVC_CFG2_PRE_CSC_C31_C32_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_C33_C34=0x0fbb
regCNVC_CFG2_PRE_CSC_C33_C34_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_B_C11_C12=0x0fbc
regCNVC_CFG2_PRE_CSC_B_C11_C12_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_B_C13_C14=0x0fbd
regCNVC_CFG2_PRE_CSC_B_C13_C14_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_B_C21_C22=0x0fbe
regCNVC_CFG2_PRE_CSC_B_C21_C22_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_B_C23_C24=0x0fbf
regCNVC_CFG2_PRE_CSC_B_C23_C24_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_B_C31_C32=0x0fc0
regCNVC_CFG2_PRE_CSC_B_C31_C32_BASE_IDX=2
regCNVC_CFG2_PRE_CSC_B_C33_C34=0x0fc1
regCNVC_CFG2_PRE_CSC_B_C33_C34_BASE_IDX=2
regCNVC_CFG2_CNVC_COEF_FORMAT=0x0fc2
regCNVC_CFG2_CNVC_COEF_FORMAT_BASE_IDX=2
regCNVC_CFG2_PRE_DEGAM=0x0fc3
regCNVC_CFG2_PRE_DEGAM_BASE_IDX=2
regCNVC_CFG2_PRE_REALPHA=0x0fc4
regCNVC_CFG2_PRE_REALPHA_BASE_IDX=2
regCM_CUR2_CURSOR0_CONTROL=0x0fc7
regCM_CUR2_CURSOR0_CONTROL_BASE_IDX=2
regCM_CUR2_CURSOR0_COLOR0=0x0fc8
regCM_CUR2_CURSOR0_COLOR0_BASE_IDX=2
regCM_CUR2_CURSOR0_COLOR1=0x0fc9
regCM_CUR2_CURSOR0_COLOR1_BASE_IDX=2
regCM_CUR2_CURSOR0_FP_SCALE_BIAS_G_Y=0x0fca
regCM_CUR2_CURSOR0_FP_SCALE_BIAS_G_Y_BASE_IDX=2
regCM_CUR2_CURSOR0_FP_SCALE_BIAS_RB_CRCB=0x0fcb
regCM_CUR2_CURSOR0_FP_SCALE_BIAS_RB_CRCB_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_MODE=0x0fcc
regCM_CUR2_CUR0_MATRIX_MODE_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C11_C12_A=0x0fcd
regCM_CUR2_CUR0_MATRIX_C11_C12_A_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C13_C14_A=0x0fce
regCM_CUR2_CUR0_MATRIX_C13_C14_A_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C21_C22_A=0x0fcf
regCM_CUR2_CUR0_MATRIX_C21_C22_A_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C23_C24_A=0x0fd0
regCM_CUR2_CUR0_MATRIX_C23_C24_A_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C31_C32_A=0x0fd1
regCM_CUR2_CUR0_MATRIX_C31_C32_A_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C33_C34_A=0x0fd2
regCM_CUR2_CUR0_MATRIX_C33_C34_A_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C11_C12_B=0x0fd3
regCM_CUR2_CUR0_MATRIX_C11_C12_B_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C13_C14_B=0x0fd4
regCM_CUR2_CUR0_MATRIX_C13_C14_B_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C21_C22_B=0x0fd5
regCM_CUR2_CUR0_MATRIX_C21_C22_B_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C23_C24_B=0x0fd6
regCM_CUR2_CUR0_MATRIX_C23_C24_B_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C31_C32_B=0x0fd7
regCM_CUR2_CUR0_MATRIX_C31_C32_B_BASE_IDX=2
regCM_CUR2_CUR0_MATRIX_C33_C34_B=0x0fd8
regCM_CUR2_CUR0_MATRIX_C33_C34_B_BASE_IDX=2
regDSCL2_SCL_COEF_RAM_TAP_SELECT=0x0fdc
regDSCL2_SCL_COEF_RAM_TAP_SELECT_BASE_IDX=2
regDSCL2_SCL_COEF_RAM_TAP_DATA=0x0fdd
regDSCL2_SCL_COEF_RAM_TAP_DATA_BASE_IDX=2
regDSCL2_SCL_MODE=0x0fde
regDSCL2_SCL_MODE_BASE_IDX=2
regDSCL2_SCL_TAP_CONTROL=0x0fdf
regDSCL2_SCL_TAP_CONTROL_BASE_IDX=2
regDSCL2_DSCL_CONTROL=0x0fe0
regDSCL2_DSCL_CONTROL_BASE_IDX=2
regDSCL2_DSCL_2TAP_CONTROL=0x0fe1
regDSCL2_DSCL_2TAP_CONTROL_BASE_IDX=2
regDSCL2_SCL_MANUAL_REPLICATE_CONTROL=0x0fe2
regDSCL2_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX=2
regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO=0x0fe3
regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX=2
regDSCL2_SCL_HORZ_FILTER_INIT=0x0fe4
regDSCL2_SCL_HORZ_FILTER_INIT_BASE_IDX=2
regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C=0x0fe5
regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX=2
regDSCL2_SCL_HORZ_FILTER_INIT_C=0x0fe6
regDSCL2_SCL_HORZ_FILTER_INIT_C_BASE_IDX=2
regDSCL2_SCL_VERT_FILTER_SCALE_RATIO=0x0fe7
regDSCL2_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX=2
regDSCL2_SCL_VERT_FILTER_INIT=0x0fe8
regDSCL2_SCL_VERT_FILTER_INIT_BASE_IDX=2
regDSCL2_SCL_VERT_FILTER_INIT_BOT=0x0fe9
regDSCL2_SCL_VERT_FILTER_INIT_BOT_BASE_IDX=2
regDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C=0x0fea
regDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX=2
regDSCL2_SCL_VERT_FILTER_INIT_C=0x0feb
regDSCL2_SCL_VERT_FILTER_INIT_C_BASE_IDX=2
regDSCL2_SCL_VERT_FILTER_INIT_BOT_C=0x0fec
regDSCL2_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX=2
regDSCL2_SCL_BLACK_COLOR=0x0fed
regDSCL2_SCL_BLACK_COLOR_BASE_IDX=2
regDSCL2_DSCL_UPDATE=0x0fee
regDSCL2_DSCL_UPDATE_BASE_IDX=2
regDSCL2_DSCL_AUTOCAL=0x0fef
regDSCL2_DSCL_AUTOCAL_BASE_IDX=2
regDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT=0x0ff0
regDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX=2
regDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM=0x0ff1
regDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX=2
regDSCL2_OTG_H_BLANK=0x0ff2
regDSCL2_OTG_H_BLANK_BASE_IDX=2
regDSCL2_OTG_V_BLANK=0x0ff3
regDSCL2_OTG_V_BLANK_BASE_IDX=2
regDSCL2_RECOUT_START=0x0ff4
regDSCL2_RECOUT_START_BASE_IDX=2
regDSCL2_RECOUT_SIZE=0x0ff5
regDSCL2_RECOUT_SIZE_BASE_IDX=2
regDSCL2_MPC_SIZE=0x0ff6
regDSCL2_MPC_SIZE_BASE_IDX=2
regDSCL2_LB_DATA_FORMAT=0x0ff7
regDSCL2_LB_DATA_FORMAT_BASE_IDX=2
regDSCL2_LB_MEMORY_CTRL=0x0ff8
regDSCL2_LB_MEMORY_CTRL_BASE_IDX=2
regDSCL2_LB_V_COUNTER=0x0ff9
regDSCL2_LB_V_COUNTER_BASE_IDX=2
regDSCL2_DSCL_MEM_PWR_CTRL=0x0ffa
regDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX=2
regDSCL2_DSCL_MEM_PWR_STATUS=0x0ffb
regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX=2
regDSCL2_OBUF_CONTROL=0x0ffc
regDSCL2_OBUF_CONTROL_BASE_IDX=2
regDSCL2_OBUF_MEM_PWR_CTRL=0x0ffd
regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX=2
regDSCL2_DSCL_EASF_H_MODE=0x0ffe
regDSCL2_DSCL_EASF_H_MODE_BASE_IDX=2
regDSCL2_DSCL_EASF_V_MODE=0x0fff
regDSCL2_DSCL_EASF_V_MODE_BASE_IDX=2
regDSCL2_DSCL_SC_MODE=0x1000
regDSCL2_DSCL_SC_MODE_BASE_IDX=2
regDSCL2_DSCL_SC_MATRIX_C0C1=0x1001
regDSCL2_DSCL_SC_MATRIX_C0C1_BASE_IDX=2
regDSCL2_DSCL_SC_MATRIX_C2C3=0x1002
regDSCL2_DSCL_SC_MATRIX_C2C3_BASE_IDX=2
regDSCL2_DSCL_EASF_H_RINGEST_EVENTAP_GAIN=0x1003
regDSCL2_DSCL_EASF_H_RINGEST_EVENTAP_GAIN_BASE_IDX=2
regDSCL2_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE=0x1004
regDSCL2_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE_BASE_IDX=2
regDSCL2_DSCL_EASF_V_RINGEST_EVENTAP_GAIN=0x1005
regDSCL2_DSCL_EASF_V_RINGEST_EVENTAP_GAIN_BASE_IDX=2
regDSCL2_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE=0x1006
regDSCL2_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE_BASE_IDX=2
regDSCL2_DSCL_EASF_V_RINGEST_3TAP_CNTL1=0x1007
regDSCL2_DSCL_EASF_V_RINGEST_3TAP_CNTL1_BASE_IDX=2
regDSCL2_DSCL_EASF_V_RINGEST_3TAP_CNTL2=0x1008
regDSCL2_DSCL_EASF_V_RINGEST_3TAP_CNTL2_BASE_IDX=2
regDSCL2_DSCL_EASF_V_RINGEST_3TAP_CNTL3=0x1009
regDSCL2_DSCL_EASF_V_RINGEST_3TAP_CNTL3_BASE_IDX=2
regDSCL2_DSCL_EASF_RINGEST_FORCE=0x100a
regDSCL2_DSCL_EASF_RINGEST_FORCE_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF_CNTL=0x100b
regDSCL2_DSCL_EASF_H_BF_CNTL_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF_FINAL_MAX_MIN=0x100c
regDSCL2_DSCL_EASF_H_BF_FINAL_MAX_MIN_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF_CNTL=0x100d
regDSCL2_DSCL_EASF_V_BF_CNTL_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF_FINAL_MAX_MIN=0x100e
regDSCL2_DSCL_EASF_V_BF_FINAL_MAX_MIN_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG0=0x100f
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG0_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG1=0x1010
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG1_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG2=0x1011
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG2_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG3=0x1012
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG3_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG4=0x1013
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG4_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG5=0x1014
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG5_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG6=0x1015
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG6_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG7=0x1016
regDSCL2_DSCL_EASF_H_BF1_PWL_SEG7_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG0=0x1017
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG0_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG1=0x1018
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG1_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG2=0x1019
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG2_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG3=0x101a
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG3_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG4=0x101b
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG4_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG5=0x101c
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG5_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG6=0x101d
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG6_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG7=0x101e
regDSCL2_DSCL_EASF_V_BF1_PWL_SEG7_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG0=0x101f
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG0_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG1=0x1020
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG1_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG2=0x1021
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG2_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG3=0x1022
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG3_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG4=0x1023
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG4_BASE_IDX=2
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG5=0x1024
regDSCL2_DSCL_EASF_H_BF3_PWL_SEG5_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG0=0x1025
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG0_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG1=0x1026
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG1_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG2=0x1027
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG2_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG3=0x1028
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG3_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG4=0x1029
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG4_BASE_IDX=2
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG5=0x102a
regDSCL2_DSCL_EASF_V_BF3_PWL_SEG5_BASE_IDX=2
regDSCL2_ISHARP_MODE=0x102b
regDSCL2_ISHARP_MODE_BASE_IDX=2
regDSCL2_ISHARP_DELTA_CTRL=0x102c
regDSCL2_ISHARP_DELTA_CTRL_BASE_IDX=2
regDSCL2_ISHARP_DELTA_INDEX=0x102d
regDSCL2_ISHARP_DELTA_INDEX_BASE_IDX=2
regDSCL2_ISHARP_DELTA_DATA=0x102e
regDSCL2_ISHARP_DELTA_DATA_BASE_IDX=2
regDSCL2_ISHARP_NLDELTA_SOFT_CLIP=0x102f
regDSCL2_ISHARP_NLDELTA_SOFT_CLIP_BASE_IDX=2
regDSCL2_ISHARP_NOISEDET_THRESHOLD=0x1030
regDSCL2_ISHARP_NOISEDET_THRESHOLD_BASE_IDX=2
regDSCL2_ISHARP_NOISE_GAIN_PWL=0x1031
regDSCL2_ISHARP_NOISE_GAIN_PWL_BASE_IDX=2
regDSCL2_ISHARP_LBA_PWL_SEG0=0x1032
regDSCL2_ISHARP_LBA_PWL_SEG0_BASE_IDX=2
regDSCL2_ISHARP_LBA_PWL_SEG1=0x1033
regDSCL2_ISHARP_LBA_PWL_SEG1_BASE_IDX=2
regDSCL2_ISHARP_LBA_PWL_SEG2=0x1034
regDSCL2_ISHARP_LBA_PWL_SEG2_BASE_IDX=2
regDSCL2_ISHARP_LBA_PWL_SEG3=0x1035
regDSCL2_ISHARP_LBA_PWL_SEG3_BASE_IDX=2
regDSCL2_ISHARP_LBA_PWL_SEG4=0x1036
regDSCL2_ISHARP_LBA_PWL_SEG4_BASE_IDX=2
regDSCL2_ISHARP_LBA_PWL_SEG5=0x1037
regDSCL2_ISHARP_LBA_PWL_SEG5_BASE_IDX=2
regDSCL2_ISHARP_DELTA_LUT_MEM_PWR_CTRL=0x1038
regDSCL2_ISHARP_DELTA_LUT_MEM_PWR_CTRL_BASE_IDX=2
regCM2_CM_CONTROL=0x103d
regCM2_CM_CONTROL_BASE_IDX=2
regCM2_CM_POST_CSC_CONTROL=0x103e
regCM2_CM_POST_CSC_CONTROL_BASE_IDX=2
regCM2_CM_POST_CSC_C11_C12=0x103f
regCM2_CM_POST_CSC_C11_C12_BASE_IDX=2
regCM2_CM_POST_CSC_C13_C14=0x1040
regCM2_CM_POST_CSC_C13_C14_BASE_IDX=2
regCM2_CM_POST_CSC_C21_C22=0x1041
regCM2_CM_POST_CSC_C21_C22_BASE_IDX=2
regCM2_CM_POST_CSC_C23_C24=0x1042
regCM2_CM_POST_CSC_C23_C24_BASE_IDX=2
regCM2_CM_POST_CSC_C31_C32=0x1043
regCM2_CM_POST_CSC_C31_C32_BASE_IDX=2
regCM2_CM_POST_CSC_C33_C34=0x1044
regCM2_CM_POST_CSC_C33_C34_BASE_IDX=2
regCM2_CM_POST_CSC_B_C11_C12=0x1045
regCM2_CM_POST_CSC_B_C11_C12_BASE_IDX=2
regCM2_CM_POST_CSC_B_C13_C14=0x1046
regCM2_CM_POST_CSC_B_C13_C14_BASE_IDX=2
regCM2_CM_POST_CSC_B_C21_C22=0x1047
regCM2_CM_POST_CSC_B_C21_C22_BASE_IDX=2
regCM2_CM_POST_CSC_B_C23_C24=0x1048
regCM2_CM_POST_CSC_B_C23_C24_BASE_IDX=2
regCM2_CM_POST_CSC_B_C31_C32=0x1049
regCM2_CM_POST_CSC_B_C31_C32_BASE_IDX=2
regCM2_CM_POST_CSC_B_C33_C34=0x104a
regCM2_CM_POST_CSC_B_C33_C34_BASE_IDX=2
regCM2_CM_BIAS_CR_R=0x104b
regCM2_CM_BIAS_CR_R_BASE_IDX=2
regCM2_CM_BIAS_Y_G_CB_B=0x104c
regCM2_CM_BIAS_Y_G_CB_B_BASE_IDX=2
regCM2_CM_GAMCOR_CONTROL=0x104d
regCM2_CM_GAMCOR_CONTROL_BASE_IDX=2
regCM2_CM_GAMCOR_LUT_INDEX=0x104e
regCM2_CM_GAMCOR_LUT_INDEX_BASE_IDX=2
regCM2_CM_GAMCOR_LUT_DATA=0x104f
regCM2_CM_GAMCOR_LUT_DATA_BASE_IDX=2
regCM2_CM_GAMCOR_LUT_CONTROL=0x1050
regCM2_CM_GAMCOR_LUT_CONTROL_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_START_CNTL_B=0x1051
regCM2_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_START_CNTL_G=0x1052
regCM2_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_START_CNTL_R=0x1053
regCM2_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B=0x1054
regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G=0x1055
regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R=0x1056
regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_B=0x1057
regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_G=0x1058
regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_R=0x1059
regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_END_CNTL1_B=0x105a
regCM2_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_END_CNTL2_B=0x105b
regCM2_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_END_CNTL1_G=0x105c
regCM2_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_END_CNTL2_G=0x105d
regCM2_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_END_CNTL1_R=0x105e
regCM2_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_END_CNTL2_R=0x105f
regCM2_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_OFFSET_B=0x1060
regCM2_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_OFFSET_G=0x1061
regCM2_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_OFFSET_R=0x1062
regCM2_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_0_1=0x1063
regCM2_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_2_3=0x1064
regCM2_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_4_5=0x1065
regCM2_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_6_7=0x1066
regCM2_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_8_9=0x1067
regCM2_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_10_11=0x1068
regCM2_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_12_13=0x1069
regCM2_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_14_15=0x106a
regCM2_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_16_17=0x106b
regCM2_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_18_19=0x106c
regCM2_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_20_21=0x106d
regCM2_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_22_23=0x106e
regCM2_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_24_25=0x106f
regCM2_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_26_27=0x1070
regCM2_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_28_29=0x1071
regCM2_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_30_31=0x1072
regCM2_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX=2
regCM2_CM_GAMCOR_RAMA_REGION_32_33=0x1073
regCM2_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_START_CNTL_B=0x1074
regCM2_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_START_CNTL_G=0x1075
regCM2_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_START_CNTL_R=0x1076
regCM2_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B=0x1077
regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G=0x1078
regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R=0x1079
regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_B=0x107a
regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_G=0x107b
regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_R=0x107c
regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_END_CNTL1_B=0x107d
regCM2_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_END_CNTL2_B=0x107e
regCM2_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_END_CNTL1_G=0x107f
regCM2_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_END_CNTL2_G=0x1080
regCM2_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_END_CNTL1_R=0x1081
regCM2_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_END_CNTL2_R=0x1082
regCM2_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_OFFSET_B=0x1083
regCM2_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_OFFSET_G=0x1084
regCM2_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_OFFSET_R=0x1085
regCM2_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_0_1=0x1086
regCM2_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_2_3=0x1087
regCM2_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_4_5=0x1088
regCM2_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_6_7=0x1089
regCM2_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_8_9=0x108a
regCM2_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_10_11=0x108b
regCM2_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_12_13=0x108c
regCM2_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_14_15=0x108d
regCM2_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_16_17=0x108e
regCM2_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_18_19=0x108f
regCM2_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_20_21=0x1090
regCM2_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_22_23=0x1091
regCM2_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_24_25=0x1092
regCM2_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_26_27=0x1093
regCM2_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_28_29=0x1094
regCM2_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_30_31=0x1095
regCM2_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX=2
regCM2_CM_GAMCOR_RAMB_REGION_32_33=0x1096
regCM2_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX=2
regCM2_CM_HDR_MULT_COEF=0x1097
regCM2_CM_HDR_MULT_COEF_BASE_IDX=2
regCM2_CM_MEM_PWR_CTRL=0x1098
regCM2_CM_MEM_PWR_CTRL_BASE_IDX=2
regCM2_CM_MEM_PWR_STATUS=0x1099
regCM2_CM_MEM_PWR_STATUS_BASE_IDX=2
regCM2_CM_DEALPHA=0x109b
regCM2_CM_DEALPHA_BASE_IDX=2
regCM2_CM_COEF_FORMAT=0x109c
regCM2_CM_COEF_FORMAT_BASE_IDX=2
regCM2_CM_TEST_DEBUG_INDEX=0x109d
regCM2_CM_TEST_DEBUG_INDEX_BASE_IDX=2
regCM2_CM_TEST_DEBUG_DATA=0x109e
regCM2_CM_TEST_DEBUG_DATA_BASE_IDX=2
regDPP_TOP2_DPP_CONTROL=0x0f9b
regDPP_TOP2_DPP_CONTROL_BASE_IDX=2
regDPP_TOP2_DPP_SOFT_RESET=0x0f9c
regDPP_TOP2_DPP_SOFT_RESET_BASE_IDX=2
regDPP_TOP2_DPP_CRC_VAL_R_G=0x0f9d
regDPP_TOP2_DPP_CRC_VAL_R_G_BASE_IDX=2
regDPP_TOP2_DPP_CRC_VAL_B_A=0x0f9e
regDPP_TOP2_DPP_CRC_VAL_B_A_BASE_IDX=2
regDPP_TOP2_DPP_CRC_CTRL=0x0f9f
regDPP_TOP2_DPP_CRC_CTRL_BASE_IDX=2
regDPP_TOP2_HOST_READ_CONTROL=0x0fa0
regDPP_TOP2_HOST_READ_CONTROL_BASE_IDX=2
regCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT=0x1110
regCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX=2
regCNVC_CFG3_FORMAT_CONTROL=0x1111
regCNVC_CFG3_FORMAT_CONTROL_BASE_IDX=2
regCNVC_CFG3_FCNV_FP_BIAS_R=0x1112
regCNVC_CFG3_FCNV_FP_BIAS_R_BASE_IDX=2
regCNVC_CFG3_FCNV_FP_BIAS_G=0x1113
regCNVC_CFG3_FCNV_FP_BIAS_G_BASE_IDX=2
regCNVC_CFG3_FCNV_FP_BIAS_B=0x1114
regCNVC_CFG3_FCNV_FP_BIAS_B_BASE_IDX=2
regCNVC_CFG3_FCNV_FP_SCALE_R=0x1115
regCNVC_CFG3_FCNV_FP_SCALE_R_BASE_IDX=2
regCNVC_CFG3_FCNV_FP_SCALE_G=0x1116
regCNVC_CFG3_FCNV_FP_SCALE_G_BASE_IDX=2
regCNVC_CFG3_FCNV_FP_SCALE_B=0x1117
regCNVC_CFG3_FCNV_FP_SCALE_B_BASE_IDX=2
regCNVC_CFG3_COLOR_KEYER_CONTROL=0x1118
regCNVC_CFG3_COLOR_KEYER_CONTROL_BASE_IDX=2
regCNVC_CFG3_COLOR_KEYER_ALPHA=0x1119
regCNVC_CFG3_COLOR_KEYER_ALPHA_BASE_IDX=2
regCNVC_CFG3_COLOR_KEYER_RED=0x111a
regCNVC_CFG3_COLOR_KEYER_RED_BASE_IDX=2
regCNVC_CFG3_COLOR_KEYER_GREEN=0x111b
regCNVC_CFG3_COLOR_KEYER_GREEN_BASE_IDX=2
regCNVC_CFG3_COLOR_KEYER_BLUE=0x111c
regCNVC_CFG3_COLOR_KEYER_BLUE_BASE_IDX=2
regCNVC_CFG3_ALPHA_2BIT_LUT=0x111e
regCNVC_CFG3_ALPHA_2BIT_LUT_BASE_IDX=2
regCNVC_CFG3_PRE_DEALPHA=0x111f
regCNVC_CFG3_PRE_DEALPHA_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_MODE=0x1120
regCNVC_CFG3_PRE_CSC_MODE_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_C11_C12=0x1121
regCNVC_CFG3_PRE_CSC_C11_C12_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_C13_C14=0x1122
regCNVC_CFG3_PRE_CSC_C13_C14_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_C21_C22=0x1123
regCNVC_CFG3_PRE_CSC_C21_C22_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_C23_C24=0x1124
regCNVC_CFG3_PRE_CSC_C23_C24_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_C31_C32=0x1125
regCNVC_CFG3_PRE_CSC_C31_C32_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_C33_C34=0x1126
regCNVC_CFG3_PRE_CSC_C33_C34_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_B_C11_C12=0x1127
regCNVC_CFG3_PRE_CSC_B_C11_C12_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_B_C13_C14=0x1128
regCNVC_CFG3_PRE_CSC_B_C13_C14_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_B_C21_C22=0x1129
regCNVC_CFG3_PRE_CSC_B_C21_C22_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_B_C23_C24=0x112a
regCNVC_CFG3_PRE_CSC_B_C23_C24_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_B_C31_C32=0x112b
regCNVC_CFG3_PRE_CSC_B_C31_C32_BASE_IDX=2
regCNVC_CFG3_PRE_CSC_B_C33_C34=0x112c
regCNVC_CFG3_PRE_CSC_B_C33_C34_BASE_IDX=2
regCNVC_CFG3_CNVC_COEF_FORMAT=0x112d
regCNVC_CFG3_CNVC_COEF_FORMAT_BASE_IDX=2
regCNVC_CFG3_PRE_DEGAM=0x112e
regCNVC_CFG3_PRE_DEGAM_BASE_IDX=2
regCNVC_CFG3_PRE_REALPHA=0x112f
regCNVC_CFG3_PRE_REALPHA_BASE_IDX=2
regCM_CUR3_CURSOR0_CONTROL=0x1132
regCM_CUR3_CURSOR0_CONTROL_BASE_IDX=2
regCM_CUR3_CURSOR0_COLOR0=0x1133
regCM_CUR3_CURSOR0_COLOR0_BASE_IDX=2
regCM_CUR3_CURSOR0_COLOR1=0x1134
regCM_CUR3_CURSOR0_COLOR1_BASE_IDX=2
regCM_CUR3_CURSOR0_FP_SCALE_BIAS_G_Y=0x1135
regCM_CUR3_CURSOR0_FP_SCALE_BIAS_G_Y_BASE_IDX=2
regCM_CUR3_CURSOR0_FP_SCALE_BIAS_RB_CRCB=0x1136
regCM_CUR3_CURSOR0_FP_SCALE_BIAS_RB_CRCB_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_MODE=0x1137
regCM_CUR3_CUR0_MATRIX_MODE_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C11_C12_A=0x1138
regCM_CUR3_CUR0_MATRIX_C11_C12_A_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C13_C14_A=0x1139
regCM_CUR3_CUR0_MATRIX_C13_C14_A_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C21_C22_A=0x113a
regCM_CUR3_CUR0_MATRIX_C21_C22_A_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C23_C24_A=0x113b
regCM_CUR3_CUR0_MATRIX_C23_C24_A_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C31_C32_A=0x113c
regCM_CUR3_CUR0_MATRIX_C31_C32_A_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C33_C34_A=0x113d
regCM_CUR3_CUR0_MATRIX_C33_C34_A_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C11_C12_B=0x113e
regCM_CUR3_CUR0_MATRIX_C11_C12_B_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C13_C14_B=0x113f
regCM_CUR3_CUR0_MATRIX_C13_C14_B_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C21_C22_B=0x1140
regCM_CUR3_CUR0_MATRIX_C21_C22_B_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C23_C24_B=0x1141
regCM_CUR3_CUR0_MATRIX_C23_C24_B_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C31_C32_B=0x1142
regCM_CUR3_CUR0_MATRIX_C31_C32_B_BASE_IDX=2
regCM_CUR3_CUR0_MATRIX_C33_C34_B=0x1143
regCM_CUR3_CUR0_MATRIX_C33_C34_B_BASE_IDX=2
regDSCL3_SCL_COEF_RAM_TAP_SELECT=0x1147
regDSCL3_SCL_COEF_RAM_TAP_SELECT_BASE_IDX=2
regDSCL3_SCL_COEF_RAM_TAP_DATA=0x1148
regDSCL3_SCL_COEF_RAM_TAP_DATA_BASE_IDX=2
regDSCL3_SCL_MODE=0x1149
regDSCL3_SCL_MODE_BASE_IDX=2
regDSCL3_SCL_TAP_CONTROL=0x114a
regDSCL3_SCL_TAP_CONTROL_BASE_IDX=2
regDSCL3_DSCL_CONTROL=0x114b
regDSCL3_DSCL_CONTROL_BASE_IDX=2
regDSCL3_DSCL_2TAP_CONTROL=0x114c
regDSCL3_DSCL_2TAP_CONTROL_BASE_IDX=2
regDSCL3_SCL_MANUAL_REPLICATE_CONTROL=0x114d
regDSCL3_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX=2
regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO=0x114e
regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX=2
regDSCL3_SCL_HORZ_FILTER_INIT=0x114f
regDSCL3_SCL_HORZ_FILTER_INIT_BASE_IDX=2
regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C=0x1150
regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX=2
regDSCL3_SCL_HORZ_FILTER_INIT_C=0x1151
regDSCL3_SCL_HORZ_FILTER_INIT_C_BASE_IDX=2
regDSCL3_SCL_VERT_FILTER_SCALE_RATIO=0x1152
regDSCL3_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX=2
regDSCL3_SCL_VERT_FILTER_INIT=0x1153
regDSCL3_SCL_VERT_FILTER_INIT_BASE_IDX=2
regDSCL3_SCL_VERT_FILTER_INIT_BOT=0x1154
regDSCL3_SCL_VERT_FILTER_INIT_BOT_BASE_IDX=2
regDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C=0x1155
regDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX=2
regDSCL3_SCL_VERT_FILTER_INIT_C=0x1156
regDSCL3_SCL_VERT_FILTER_INIT_C_BASE_IDX=2
regDSCL3_SCL_VERT_FILTER_INIT_BOT_C=0x1157
regDSCL3_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX=2
regDSCL3_SCL_BLACK_COLOR=0x1158
regDSCL3_SCL_BLACK_COLOR_BASE_IDX=2
regDSCL3_DSCL_UPDATE=0x1159
regDSCL3_DSCL_UPDATE_BASE_IDX=2
regDSCL3_DSCL_AUTOCAL=0x115a
regDSCL3_DSCL_AUTOCAL_BASE_IDX=2
regDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT=0x115b
regDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX=2
regDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM=0x115c
regDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX=2
regDSCL3_OTG_H_BLANK=0x115d
regDSCL3_OTG_H_BLANK_BASE_IDX=2
regDSCL3_OTG_V_BLANK=0x115e
regDSCL3_OTG_V_BLANK_BASE_IDX=2
regDSCL3_RECOUT_START=0x115f
regDSCL3_RECOUT_START_BASE_IDX=2
regDSCL3_RECOUT_SIZE=0x1160
regDSCL3_RECOUT_SIZE_BASE_IDX=2
regDSCL3_MPC_SIZE=0x1161
regDSCL3_MPC_SIZE_BASE_IDX=2
regDSCL3_LB_DATA_FORMAT=0x1162
regDSCL3_LB_DATA_FORMAT_BASE_IDX=2
regDSCL3_LB_MEMORY_CTRL=0x1163
regDSCL3_LB_MEMORY_CTRL_BASE_IDX=2
regDSCL3_LB_V_COUNTER=0x1164
regDSCL3_LB_V_COUNTER_BASE_IDX=2
regDSCL3_DSCL_MEM_PWR_CTRL=0x1165
regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX=2
regDSCL3_DSCL_MEM_PWR_STATUS=0x1166
regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX=2
regDSCL3_OBUF_CONTROL=0x1167
regDSCL3_OBUF_CONTROL_BASE_IDX=2
regDSCL3_OBUF_MEM_PWR_CTRL=0x1168
regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX=2
regDSCL3_DSCL_EASF_H_MODE=0x1169
regDSCL3_DSCL_EASF_H_MODE_BASE_IDX=2
regDSCL3_DSCL_EASF_V_MODE=0x116a
regDSCL3_DSCL_EASF_V_MODE_BASE_IDX=2
regDSCL3_DSCL_SC_MODE=0x116b
regDSCL3_DSCL_SC_MODE_BASE_IDX=2
regDSCL3_DSCL_SC_MATRIX_C0C1=0x116c
regDSCL3_DSCL_SC_MATRIX_C0C1_BASE_IDX=2
regDSCL3_DSCL_SC_MATRIX_C2C3=0x116d
regDSCL3_DSCL_SC_MATRIX_C2C3_BASE_IDX=2
regDSCL3_DSCL_EASF_H_RINGEST_EVENTAP_GAIN=0x116e
regDSCL3_DSCL_EASF_H_RINGEST_EVENTAP_GAIN_BASE_IDX=2
regDSCL3_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE=0x116f
regDSCL3_DSCL_EASF_H_RINGEST_EVENTAP_REDUCE_BASE_IDX=2
regDSCL3_DSCL_EASF_V_RINGEST_EVENTAP_GAIN=0x1170
regDSCL3_DSCL_EASF_V_RINGEST_EVENTAP_GAIN_BASE_IDX=2
regDSCL3_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE=0x1171
regDSCL3_DSCL_EASF_V_RINGEST_EVENTAP_REDUCE_BASE_IDX=2
regDSCL3_DSCL_EASF_V_RINGEST_3TAP_CNTL1=0x1172
regDSCL3_DSCL_EASF_V_RINGEST_3TAP_CNTL1_BASE_IDX=2
regDSCL3_DSCL_EASF_V_RINGEST_3TAP_CNTL2=0x1173
regDSCL3_DSCL_EASF_V_RINGEST_3TAP_CNTL2_BASE_IDX=2
regDSCL3_DSCL_EASF_V_RINGEST_3TAP_CNTL3=0x1174
regDSCL3_DSCL_EASF_V_RINGEST_3TAP_CNTL3_BASE_IDX=2
regDSCL3_DSCL_EASF_RINGEST_FORCE=0x1175
regDSCL3_DSCL_EASF_RINGEST_FORCE_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF_CNTL=0x1176
regDSCL3_DSCL_EASF_H_BF_CNTL_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF_FINAL_MAX_MIN=0x1177
regDSCL3_DSCL_EASF_H_BF_FINAL_MAX_MIN_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF_CNTL=0x1178
regDSCL3_DSCL_EASF_V_BF_CNTL_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF_FINAL_MAX_MIN=0x1179
regDSCL3_DSCL_EASF_V_BF_FINAL_MAX_MIN_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG0=0x117a
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG0_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG1=0x117b
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG1_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG2=0x117c
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG2_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG3=0x117d
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG3_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG4=0x117e
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG4_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG5=0x117f
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG5_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG6=0x1180
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG6_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG7=0x1181
regDSCL3_DSCL_EASF_H_BF1_PWL_SEG7_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG0=0x1182
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG0_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG1=0x1183
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG1_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG2=0x1184
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG2_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG3=0x1185
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG3_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG4=0x1186
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG4_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG5=0x1187
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG5_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG6=0x1188
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG6_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG7=0x1189
regDSCL3_DSCL_EASF_V_BF1_PWL_SEG7_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG0=0x118a
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG0_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG1=0x118b
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG1_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG2=0x118c
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG2_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG3=0x118d
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG3_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG4=0x118e
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG4_BASE_IDX=2
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG5=0x118f
regDSCL3_DSCL_EASF_H_BF3_PWL_SEG5_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG0=0x1190
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG0_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG1=0x1191
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG1_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG2=0x1192
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG2_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG3=0x1193
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG3_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG4=0x1194
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG4_BASE_IDX=2
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG5=0x1195
regDSCL3_DSCL_EASF_V_BF3_PWL_SEG5_BASE_IDX=2
regDSCL3_ISHARP_MODE=0x1196
regDSCL3_ISHARP_MODE_BASE_IDX=2
regDSCL3_ISHARP_DELTA_CTRL=0x1197
regDSCL3_ISHARP_DELTA_CTRL_BASE_IDX=2
regDSCL3_ISHARP_DELTA_INDEX=0x1198
regDSCL3_ISHARP_DELTA_INDEX_BASE_IDX=2
regDSCL3_ISHARP_DELTA_DATA=0x1199
regDSCL3_ISHARP_DELTA_DATA_BASE_IDX=2
regDSCL3_ISHARP_NLDELTA_SOFT_CLIP=0x119a
regDSCL3_ISHARP_NLDELTA_SOFT_CLIP_BASE_IDX=2
regDSCL3_ISHARP_NOISEDET_THRESHOLD=0x119b
regDSCL3_ISHARP_NOISEDET_THRESHOLD_BASE_IDX=2
regDSCL3_ISHARP_NOISE_GAIN_PWL=0x119c
regDSCL3_ISHARP_NOISE_GAIN_PWL_BASE_IDX=2
regDSCL3_ISHARP_LBA_PWL_SEG0=0x119d
regDSCL3_ISHARP_LBA_PWL_SEG0_BASE_IDX=2
regDSCL3_ISHARP_LBA_PWL_SEG1=0x119e
regDSCL3_ISHARP_LBA_PWL_SEG1_BASE_IDX=2
regDSCL3_ISHARP_LBA_PWL_SEG2=0x119f
regDSCL3_ISHARP_LBA_PWL_SEG2_BASE_IDX=2
regDSCL3_ISHARP_LBA_PWL_SEG3=0x11a0
regDSCL3_ISHARP_LBA_PWL_SEG3_BASE_IDX=2
regDSCL3_ISHARP_LBA_PWL_SEG4=0x11a1
regDSCL3_ISHARP_LBA_PWL_SEG4_BASE_IDX=2
regDSCL3_ISHARP_LBA_PWL_SEG5=0x11a2
regDSCL3_ISHARP_LBA_PWL_SEG5_BASE_IDX=2
regDSCL3_ISHARP_DELTA_LUT_MEM_PWR_CTRL=0x11a3
regDSCL3_ISHARP_DELTA_LUT_MEM_PWR_CTRL_BASE_IDX=2
regCM3_CM_CONTROL=0x11a8
regCM3_CM_CONTROL_BASE_IDX=2
regCM3_CM_POST_CSC_CONTROL=0x11a9
regCM3_CM_POST_CSC_CONTROL_BASE_IDX=2
regCM3_CM_POST_CSC_C11_C12=0x11aa
regCM3_CM_POST_CSC_C11_C12_BASE_IDX=2
regCM3_CM_POST_CSC_C13_C14=0x11ab
regCM3_CM_POST_CSC_C13_C14_BASE_IDX=2
regCM3_CM_POST_CSC_C21_C22=0x11ac
regCM3_CM_POST_CSC_C21_C22_BASE_IDX=2
regCM3_CM_POST_CSC_C23_C24=0x11ad
regCM3_CM_POST_CSC_C23_C24_BASE_IDX=2
regCM3_CM_POST_CSC_C31_C32=0x11ae
regCM3_CM_POST_CSC_C31_C32_BASE_IDX=2
regCM3_CM_POST_CSC_C33_C34=0x11af
regCM3_CM_POST_CSC_C33_C34_BASE_IDX=2
regCM3_CM_POST_CSC_B_C11_C12=0x11b0
regCM3_CM_POST_CSC_B_C11_C12_BASE_IDX=2
regCM3_CM_POST_CSC_B_C13_C14=0x11b1
regCM3_CM_POST_CSC_B_C13_C14_BASE_IDX=2
regCM3_CM_POST_CSC_B_C21_C22=0x11b2
regCM3_CM_POST_CSC_B_C21_C22_BASE_IDX=2
regCM3_CM_POST_CSC_B_C23_C24=0x11b3
regCM3_CM_POST_CSC_B_C23_C24_BASE_IDX=2
regCM3_CM_POST_CSC_B_C31_C32=0x11b4
regCM3_CM_POST_CSC_B_C31_C32_BASE_IDX=2
regCM3_CM_POST_CSC_B_C33_C34=0x11b5
regCM3_CM_POST_CSC_B_C33_C34_BASE_IDX=2
regCM3_CM_BIAS_CR_R=0x11b6
regCM3_CM_BIAS_CR_R_BASE_IDX=2
regCM3_CM_BIAS_Y_G_CB_B=0x11b7
regCM3_CM_BIAS_Y_G_CB_B_BASE_IDX=2
regCM3_CM_GAMCOR_CONTROL=0x11b8
regCM3_CM_GAMCOR_CONTROL_BASE_IDX=2
regCM3_CM_GAMCOR_LUT_INDEX=0x11b9
regCM3_CM_GAMCOR_LUT_INDEX_BASE_IDX=2
regCM3_CM_GAMCOR_LUT_DATA=0x11ba
regCM3_CM_GAMCOR_LUT_DATA_BASE_IDX=2
regCM3_CM_GAMCOR_LUT_CONTROL=0x11bb
regCM3_CM_GAMCOR_LUT_CONTROL_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_START_CNTL_B=0x11bc
regCM3_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_START_CNTL_G=0x11bd
regCM3_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_START_CNTL_R=0x11be
regCM3_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B=0x11bf
regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G=0x11c0
regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R=0x11c1
regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_B=0x11c2
regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_G=0x11c3
regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_R=0x11c4
regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_END_CNTL1_B=0x11c5
regCM3_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_END_CNTL2_B=0x11c6
regCM3_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_END_CNTL1_G=0x11c7
regCM3_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_END_CNTL2_G=0x11c8
regCM3_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_END_CNTL1_R=0x11c9
regCM3_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_END_CNTL2_R=0x11ca
regCM3_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_OFFSET_B=0x11cb
regCM3_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_OFFSET_G=0x11cc
regCM3_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_OFFSET_R=0x11cd
regCM3_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_0_1=0x11ce
regCM3_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_2_3=0x11cf
regCM3_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_4_5=0x11d0
regCM3_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_6_7=0x11d1
regCM3_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_8_9=0x11d2
regCM3_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_10_11=0x11d3
regCM3_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_12_13=0x11d4
regCM3_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_14_15=0x11d5
regCM3_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_16_17=0x11d6
regCM3_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_18_19=0x11d7
regCM3_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_20_21=0x11d8
regCM3_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_22_23=0x11d9
regCM3_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_24_25=0x11da
regCM3_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_26_27=0x11db
regCM3_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_28_29=0x11dc
regCM3_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_30_31=0x11dd
regCM3_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX=2
regCM3_CM_GAMCOR_RAMA_REGION_32_33=0x11de
regCM3_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_START_CNTL_B=0x11df
regCM3_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_START_CNTL_G=0x11e0
regCM3_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_START_CNTL_R=0x11e1
regCM3_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B=0x11e2
regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G=0x11e3
regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R=0x11e4
regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_B=0x11e5
regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_G=0x11e6
regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_R=0x11e7
regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_END_CNTL1_B=0x11e8
regCM3_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_END_CNTL2_B=0x11e9
regCM3_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_END_CNTL1_G=0x11ea
regCM3_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_END_CNTL2_G=0x11eb
regCM3_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_END_CNTL1_R=0x11ec
regCM3_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_END_CNTL2_R=0x11ed
regCM3_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_OFFSET_B=0x11ee
regCM3_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_OFFSET_G=0x11ef
regCM3_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_OFFSET_R=0x11f0
regCM3_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_0_1=0x11f1
regCM3_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_2_3=0x11f2
regCM3_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_4_5=0x11f3
regCM3_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_6_7=0x11f4
regCM3_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_8_9=0x11f5
regCM3_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_10_11=0x11f6
regCM3_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_12_13=0x11f7
regCM3_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_14_15=0x11f8
regCM3_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_16_17=0x11f9
regCM3_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_18_19=0x11fa
regCM3_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_20_21=0x11fb
regCM3_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_22_23=0x11fc
regCM3_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_24_25=0x11fd
regCM3_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_26_27=0x11fe
regCM3_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_28_29=0x11ff
regCM3_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_30_31=0x1200
regCM3_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX=2
regCM3_CM_GAMCOR_RAMB_REGION_32_33=0x1201
regCM3_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX=2
regCM3_CM_HDR_MULT_COEF=0x1202
regCM3_CM_HDR_MULT_COEF_BASE_IDX=2
regCM3_CM_MEM_PWR_CTRL=0x1203
regCM3_CM_MEM_PWR_CTRL_BASE_IDX=2
regCM3_CM_MEM_PWR_STATUS=0x1204
regCM3_CM_MEM_PWR_STATUS_BASE_IDX=2
regCM3_CM_DEALPHA=0x1206
regCM3_CM_DEALPHA_BASE_IDX=2
regCM3_CM_COEF_FORMAT=0x1207
regCM3_CM_COEF_FORMAT_BASE_IDX=2
regCM3_CM_TEST_DEBUG_INDEX=0x1208
regCM3_CM_TEST_DEBUG_INDEX_BASE_IDX=2
regCM3_CM_TEST_DEBUG_DATA=0x1209
regCM3_CM_TEST_DEBUG_DATA_BASE_IDX=2
regDPP_TOP3_DPP_CONTROL=0x1106
regDPP_TOP3_DPP_CONTROL_BASE_IDX=2
regDPP_TOP3_DPP_SOFT_RESET=0x1107
regDPP_TOP3_DPP_SOFT_RESET_BASE_IDX=2
regDPP_TOP3_DPP_CRC_VAL_R_G=0x1108
regDPP_TOP3_DPP_CRC_VAL_R_G_BASE_IDX=2
regDPP_TOP3_DPP_CRC_VAL_B_A=0x1109
regDPP_TOP3_DPP_CRC_VAL_B_A_BASE_IDX=2
regDPP_TOP3_DPP_CRC_CTRL=0x110a
regDPP_TOP3_DPP_CRC_CTRL_BASE_IDX=2
regDPP_TOP3_HOST_READ_CONTROL=0x110b
regDPP_TOP3_HOST_READ_CONTROL_BASE_IDX=2
regMPCC0_MPCC_TOP_SEL=0x0000
regMPCC0_MPCC_TOP_SEL_BASE_IDX=3
regMPCC0_MPCC_BOT_SEL=0x0001
regMPCC0_MPCC_BOT_SEL_BASE_IDX=3
regMPCC0_MPCC_OPP_ID=0x0002
regMPCC0_MPCC_OPP_ID_BASE_IDX=3
regMPCC0_MPCC_CONTROL=0x0003
regMPCC0_MPCC_CONTROL_BASE_IDX=3
regMPCC0_MPCC_SM_CONTROL=0x0004
regMPCC0_MPCC_SM_CONTROL_BASE_IDX=3
regMPCC0_MPCC_UPDATE_LOCK_SEL=0x0005
regMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX=3
regMPCC0_MPCC_TOP_GAIN=0x0006
regMPCC0_MPCC_TOP_GAIN_BASE_IDX=3
regMPCC0_MPCC_BOT_GAIN_INSIDE=0x0007
regMPCC0_MPCC_BOT_GAIN_INSIDE_BASE_IDX=3
regMPCC0_MPCC_BOT_GAIN_OUTSIDE=0x0008
regMPCC0_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX=3
regMPCC0_MPCC_MOVABLE_CM_LOCATION_CONTROL=0x0009
regMPCC0_MPCC_MOVABLE_CM_LOCATION_CONTROL_BASE_IDX=3
regMPCC0_MPCC_BG_R_CR=0x000a
regMPCC0_MPCC_BG_R_CR_BASE_IDX=3
regMPCC0_MPCC_BG_G_Y=0x000b
regMPCC0_MPCC_BG_G_Y_BASE_IDX=3
regMPCC0_MPCC_BG_B_CB=0x000c
regMPCC0_MPCC_BG_B_CB_BASE_IDX=3
regMPCC0_MPCC_MEM_PWR_CTRL=0x000d
regMPCC0_MPCC_MEM_PWR_CTRL_BASE_IDX=3
regMPCC0_MPCC_STATUS=0x000e
regMPCC0_MPCC_STATUS_BASE_IDX=3
regMPCC1_MPCC_TOP_SEL=0x0015
regMPCC1_MPCC_TOP_SEL_BASE_IDX=3
regMPCC1_MPCC_BOT_SEL=0x0016
regMPCC1_MPCC_BOT_SEL_BASE_IDX=3
regMPCC1_MPCC_OPP_ID=0x0017
regMPCC1_MPCC_OPP_ID_BASE_IDX=3
regMPCC1_MPCC_CONTROL=0x0018
regMPCC1_MPCC_CONTROL_BASE_IDX=3
regMPCC1_MPCC_SM_CONTROL=0x0019
regMPCC1_MPCC_SM_CONTROL_BASE_IDX=3
regMPCC1_MPCC_UPDATE_LOCK_SEL=0x001a
regMPCC1_MPCC_UPDATE_LOCK_SEL_BASE_IDX=3
regMPCC1_MPCC_TOP_GAIN=0x001b
regMPCC1_MPCC_TOP_GAIN_BASE_IDX=3
regMPCC1_MPCC_BOT_GAIN_INSIDE=0x001c
regMPCC1_MPCC_BOT_GAIN_INSIDE_BASE_IDX=3
regMPCC1_MPCC_BOT_GAIN_OUTSIDE=0x001d
regMPCC1_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX=3
regMPCC1_MPCC_MOVABLE_CM_LOCATION_CONTROL=0x001e
regMPCC1_MPCC_MOVABLE_CM_LOCATION_CONTROL_BASE_IDX=3
regMPCC1_MPCC_BG_R_CR=0x001f
regMPCC1_MPCC_BG_R_CR_BASE_IDX=3
regMPCC1_MPCC_BG_G_Y=0x0020
regMPCC1_MPCC_BG_G_Y_BASE_IDX=3
regMPCC1_MPCC_BG_B_CB=0x0021
regMPCC1_MPCC_BG_B_CB_BASE_IDX=3
regMPCC1_MPCC_MEM_PWR_CTRL=0x0022
regMPCC1_MPCC_MEM_PWR_CTRL_BASE_IDX=3
regMPCC1_MPCC_STATUS=0x0023
regMPCC1_MPCC_STATUS_BASE_IDX=3
regMPCC2_MPCC_TOP_SEL=0x002a
regMPCC2_MPCC_TOP_SEL_BASE_IDX=3
regMPCC2_MPCC_BOT_SEL=0x002b
regMPCC2_MPCC_BOT_SEL_BASE_IDX=3
regMPCC2_MPCC_OPP_ID=0x002c
regMPCC2_MPCC_OPP_ID_BASE_IDX=3
regMPCC2_MPCC_CONTROL=0x002d
regMPCC2_MPCC_CONTROL_BASE_IDX=3
regMPCC2_MPCC_SM_CONTROL=0x002e
regMPCC2_MPCC_SM_CONTROL_BASE_IDX=3
regMPCC2_MPCC_UPDATE_LOCK_SEL=0x002f
regMPCC2_MPCC_UPDATE_LOCK_SEL_BASE_IDX=3
regMPCC2_MPCC_TOP_GAIN=0x0030
regMPCC2_MPCC_TOP_GAIN_BASE_IDX=3
regMPCC2_MPCC_BOT_GAIN_INSIDE=0x0031
regMPCC2_MPCC_BOT_GAIN_INSIDE_BASE_IDX=3
regMPCC2_MPCC_BOT_GAIN_OUTSIDE=0x0032
regMPCC2_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX=3
regMPCC2_MPCC_MOVABLE_CM_LOCATION_CONTROL=0x0033
regMPCC2_MPCC_MOVABLE_CM_LOCATION_CONTROL_BASE_IDX=3
regMPCC2_MPCC_BG_R_CR=0x0034
regMPCC2_MPCC_BG_R_CR_BASE_IDX=3
regMPCC2_MPCC_BG_G_Y=0x0035
regMPCC2_MPCC_BG_G_Y_BASE_IDX=3
regMPCC2_MPCC_BG_B_CB=0x0036
regMPCC2_MPCC_BG_B_CB_BASE_IDX=3
regMPCC2_MPCC_MEM_PWR_CTRL=0x0037
regMPCC2_MPCC_MEM_PWR_CTRL_BASE_IDX=3
regMPCC2_MPCC_STATUS=0x0038
regMPCC2_MPCC_STATUS_BASE_IDX=3
regMPCC3_MPCC_TOP_SEL=0x003f
regMPCC3_MPCC_TOP_SEL_BASE_IDX=3
regMPCC3_MPCC_BOT_SEL=0x0040
regMPCC3_MPCC_BOT_SEL_BASE_IDX=3
regMPCC3_MPCC_OPP_ID=0x0041
regMPCC3_MPCC_OPP_ID_BASE_IDX=3
regMPCC3_MPCC_CONTROL=0x0042
regMPCC3_MPCC_CONTROL_BASE_IDX=3
regMPCC3_MPCC_SM_CONTROL=0x0043
regMPCC3_MPCC_SM_CONTROL_BASE_IDX=3
regMPCC3_MPCC_UPDATE_LOCK_SEL=0x0044
regMPCC3_MPCC_UPDATE_LOCK_SEL_BASE_IDX=3
regMPCC3_MPCC_TOP_GAIN=0x0045
regMPCC3_MPCC_TOP_GAIN_BASE_IDX=3
regMPCC3_MPCC_BOT_GAIN_INSIDE=0x0046
regMPCC3_MPCC_BOT_GAIN_INSIDE_BASE_IDX=3
regMPCC3_MPCC_BOT_GAIN_OUTSIDE=0x0047
regMPCC3_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX=3
regMPCC3_MPCC_MOVABLE_CM_LOCATION_CONTROL=0x0048
regMPCC3_MPCC_MOVABLE_CM_LOCATION_CONTROL_BASE_IDX=3
regMPCC3_MPCC_BG_R_CR=0x0049
regMPCC3_MPCC_BG_R_CR_BASE_IDX=3
regMPCC3_MPCC_BG_G_Y=0x004a
regMPCC3_MPCC_BG_G_Y_BASE_IDX=3
regMPCC3_MPCC_BG_B_CB=0x004b
regMPCC3_MPCC_BG_B_CB_BASE_IDX=3
regMPCC3_MPCC_MEM_PWR_CTRL=0x004c
regMPCC3_MPCC_MEM_PWR_CTRL_BASE_IDX=3
regMPCC3_MPCC_STATUS=0x004d
regMPCC3_MPCC_STATUS_BASE_IDX=3
regMPC_CLOCK_CONTROL=0x02b2
regMPC_CLOCK_CONTROL_BASE_IDX=3
regMPC_SOFT_RESET=0x02b3
regMPC_SOFT_RESET_BASE_IDX=3
regMPC_CRC_CTRL=0x02b4
regMPC_CRC_CTRL_BASE_IDX=3
regMPC_CRC_SEL_CONTROL=0x02b5
regMPC_CRC_SEL_CONTROL_BASE_IDX=3
regMPC_CRC_RESULT_AR=0x02b6
regMPC_CRC_RESULT_AR_BASE_IDX=3
regMPC_CRC_RESULT_GB=0x02b7
regMPC_CRC_RESULT_GB_BASE_IDX=3
regMPC_CRC_RESULT_C=0x02b8
regMPC_CRC_RESULT_C_BASE_IDX=3
regMPC_BYPASS_BG_AR=0x02bc
regMPC_BYPASS_BG_AR_BASE_IDX=3
regMPC_BYPASS_BG_GB=0x02bd
regMPC_BYPASS_BG_GB_BASE_IDX=3
regMPC_HOST_READ_CONTROL=0x02be
regMPC_HOST_READ_CONTROL_BASE_IDX=3
regMPC_DPP_PENDING_STATUS=0x02bf
regMPC_DPP_PENDING_STATUS_BASE_IDX=3
regMPC_PENDING_STATUS_MISC=0x02c0
regMPC_PENDING_STATUS_MISC_BASE_IDX=3
regADR_CFG_CUR_VUPDATE_LOCK_SET0=0x02c1
regADR_CFG_CUR_VUPDATE_LOCK_SET0_BASE_IDX=3
regADR_CFG_VUPDATE_LOCK_SET0=0x02c2
regADR_CFG_VUPDATE_LOCK_SET0_BASE_IDX=3
regADR_VUPDATE_LOCK_SET0=0x02c3
regADR_VUPDATE_LOCK_SET0_BASE_IDX=3
regCFG_VUPDATE_LOCK_SET0=0x02c4
regCFG_VUPDATE_LOCK_SET0_BASE_IDX=3
regCUR_VUPDATE_LOCK_SET0=0x02c5
regCUR_VUPDATE_LOCK_SET0_BASE_IDX=3
regADR_CFG_CUR_VUPDATE_LOCK_SET1=0x02c6
regADR_CFG_CUR_VUPDATE_LOCK_SET1_BASE_IDX=3
regADR_CFG_VUPDATE_LOCK_SET1=0x02c7
regADR_CFG_VUPDATE_LOCK_SET1_BASE_IDX=3
regADR_VUPDATE_LOCK_SET1=0x02c8
regADR_VUPDATE_LOCK_SET1_BASE_IDX=3
regCFG_VUPDATE_LOCK_SET1=0x02c9
regCFG_VUPDATE_LOCK_SET1_BASE_IDX=3
regCUR_VUPDATE_LOCK_SET1=0x02ca
regCUR_VUPDATE_LOCK_SET1_BASE_IDX=3
regADR_CFG_CUR_VUPDATE_LOCK_SET2=0x02cb
regADR_CFG_CUR_VUPDATE_LOCK_SET2_BASE_IDX=3
regADR_CFG_VUPDATE_LOCK_SET2=0x02cc
regADR_CFG_VUPDATE_LOCK_SET2_BASE_IDX=3
regADR_VUPDATE_LOCK_SET2=0x02cd
regADR_VUPDATE_LOCK_SET2_BASE_IDX=3
regCFG_VUPDATE_LOCK_SET2=0x02ce
regCFG_VUPDATE_LOCK_SET2_BASE_IDX=3
regCUR_VUPDATE_LOCK_SET2=0x02cf
regCUR_VUPDATE_LOCK_SET2_BASE_IDX=3
regADR_CFG_CUR_VUPDATE_LOCK_SET3=0x02d0
regADR_CFG_CUR_VUPDATE_LOCK_SET3_BASE_IDX=3
regADR_CFG_VUPDATE_LOCK_SET3=0x02d1
regADR_CFG_VUPDATE_LOCK_SET3_BASE_IDX=3
regADR_VUPDATE_LOCK_SET3=0x02d2
regADR_VUPDATE_LOCK_SET3_BASE_IDX=3
regCFG_VUPDATE_LOCK_SET3=0x02d3
regCFG_VUPDATE_LOCK_SET3_BASE_IDX=3
regCUR_VUPDATE_LOCK_SET3=0x02d4
regCUR_VUPDATE_LOCK_SET3_BASE_IDX=3
regHUBP0_3DLUT_FL_CONFIG=0x02d5
regHUBP0_3DLUT_FL_CONFIG_BASE_IDX=3
regHUBP0_3DLUT_FL_BIAS_SCALE=0x02d6
regHUBP0_3DLUT_FL_BIAS_SCALE_BASE_IDX=3
regHUBP1_3DLUT_FL_CONFIG=0x02d7
regHUBP1_3DLUT_FL_CONFIG_BASE_IDX=3
regHUBP1_3DLUT_FL_BIAS_SCALE=0x02d8
regHUBP1_3DLUT_FL_BIAS_SCALE_BASE_IDX=3
regHUBP2_3DLUT_FL_CONFIG=0x02d9
regHUBP2_3DLUT_FL_CONFIG_BASE_IDX=3
regHUBP2_3DLUT_FL_BIAS_SCALE=0x02da
regHUBP2_3DLUT_FL_BIAS_SCALE_BASE_IDX=3
regHUBP3_3DLUT_FL_CONFIG=0x02db
regHUBP3_3DLUT_FL_CONFIG_BASE_IDX=3
regHUBP3_3DLUT_FL_BIAS_SCALE=0x02dc
regHUBP3_3DLUT_FL_BIAS_SCALE_BASE_IDX=3
regMPC_DWB0_MUX=0x02ee
regMPC_DWB0_MUX_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_CONTROL=0x007e
regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_LUT_INDEX=0x007f
regMPCC_OGAM0_MPCC_OGAM_LUT_INDEX_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_LUT_DATA=0x0080
regMPCC_OGAM0_MPCC_OGAM_LUT_DATA_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_LUT_CONTROL=0x0081
regMPCC_OGAM0_MPCC_OGAM_LUT_CONTROL_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B=0x0082
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_G=0x0083
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R=0x0084
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B=0x0085
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G=0x0086
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R=0x0087
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B=0x0088
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_G=0x0089
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_R=0x008a
regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B=0x008b
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B=0x008c
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_G=0x008d
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_G=0x008e
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R=0x008f
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R=0x0090
regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B=0x0091
regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G=0x0092
regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R=0x0093
regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1=0x0094
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_2_3=0x0095
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_4_5=0x0096
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_6_7=0x0097
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_8_9=0x0098
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_10_11=0x0099
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_12_13=0x009a
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_14_15=0x009b
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_16_17=0x009c
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_18_19=0x009d
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_20_21=0x009e
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_22_23=0x009f
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_24_25=0x00a0
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_26_27=0x00a1
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_28_29=0x00a2
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_30_31=0x00a3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_32_33=0x00a4
regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B=0x00a5
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_G=0x00a6
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_R=0x00a7
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B=0x00a8
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G=0x00a9
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R=0x00aa
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_B=0x00ab
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_G=0x00ac
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_R=0x00ad
regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B=0x00ae
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B=0x00af
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_G=0x00b0
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_G=0x00b1
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R=0x00b2
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_R=0x00b3
regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_B=0x00b4
regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_G=0x00b5
regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_R=0x00b6
regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1=0x00b7
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_2_3=0x00b8
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_4_5=0x00b9
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_6_7=0x00ba
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_8_9=0x00bb
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_10_11=0x00bc
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_12_13=0x00bd
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_14_15=0x00be
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_16_17=0x00bf
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_18_19=0x00c0
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_20_21=0x00c1
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_22_23=0x00c2
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_24_25=0x00c3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_26_27=0x00c4
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_28_29=0x00c5
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_30_31=0x00c6
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_32_33=0x00c7
regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT=0x00c8
regMPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_OGAM0_MPCC_GAMUT_REMAP_MODE=0x00c9
regMPCC_OGAM0_MPCC_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A=0x00ca
regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_A=0x00cb
regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_A=0x00cc
regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_A=0x00cd
regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_A=0x00ce
regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_A=0x00cf
regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_B=0x00d0
regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_B=0x00d1
regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_B=0x00d2
regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_B=0x00d3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_B=0x00d4
regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_B=0x00d5
regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_CONTROL=0x00dc
regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_LUT_INDEX=0x00dd
regMPCC_OGAM1_MPCC_OGAM_LUT_INDEX_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_LUT_DATA=0x00de
regMPCC_OGAM1_MPCC_OGAM_LUT_DATA_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_LUT_CONTROL=0x00df
regMPCC_OGAM1_MPCC_OGAM_LUT_CONTROL_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_B=0x00e0
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_G=0x00e1
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_R=0x00e2
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B=0x00e3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G=0x00e4
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R=0x00e5
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B=0x00e6
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G=0x00e7
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_R=0x00e8
regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B=0x00e9
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_B=0x00ea
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_G=0x00eb
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_G=0x00ec
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_R=0x00ed
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_R=0x00ee
regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_B=0x00ef
regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_G=0x00f0
regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_R=0x00f1
regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_0_1=0x00f2
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_2_3=0x00f3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_4_5=0x00f4
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_6_7=0x00f5
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_8_9=0x00f6
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_10_11=0x00f7
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_12_13=0x00f8
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_14_15=0x00f9
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_16_17=0x00fa
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_18_19=0x00fb
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_20_21=0x00fc
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_22_23=0x00fd
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_24_25=0x00fe
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_26_27=0x00ff
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_28_29=0x0100
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_30_31=0x0101
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_32_33=0x0102
regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_B=0x0103
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_G=0x0104
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_R=0x0105
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B=0x0106
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G=0x0107
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R=0x0108
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_B=0x0109
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G=0x010a
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_R=0x010b
regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_B=0x010c
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_B=0x010d
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_G=0x010e
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_G=0x010f
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_R=0x0110
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_R=0x0111
regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_B=0x0112
regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_G=0x0113
regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_R=0x0114
regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_0_1=0x0115
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_2_3=0x0116
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_4_5=0x0117
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_6_7=0x0118
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_8_9=0x0119
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_10_11=0x011a
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_12_13=0x011b
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_14_15=0x011c
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_16_17=0x011d
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_18_19=0x011e
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_20_21=0x011f
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_22_23=0x0120
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_24_25=0x0121
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_26_27=0x0122
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_28_29=0x0123
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_30_31=0x0124
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_32_33=0x0125
regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_OGAM1_MPCC_GAMUT_REMAP_COEF_FORMAT=0x0126
regMPCC_OGAM1_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_OGAM1_MPCC_GAMUT_REMAP_MODE=0x0127
regMPCC_OGAM1_MPCC_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_A=0x0128
regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_A=0x0129
regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_A=0x012a
regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_A=0x012b
regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_A=0x012c
regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_A=0x012d
regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_B=0x012e
regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_B=0x012f
regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_B=0x0130
regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_B=0x0131
regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_B=0x0132
regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_B=0x0133
regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_CONTROL=0x013a
regMPCC_OGAM2_MPCC_OGAM_CONTROL_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_LUT_INDEX=0x013b
regMPCC_OGAM2_MPCC_OGAM_LUT_INDEX_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_LUT_DATA=0x013c
regMPCC_OGAM2_MPCC_OGAM_LUT_DATA_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_LUT_CONTROL=0x013d
regMPCC_OGAM2_MPCC_OGAM_LUT_CONTROL_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_B=0x013e
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G=0x013f
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_R=0x0140
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B=0x0141
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G=0x0142
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R=0x0143
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_B=0x0144
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_G=0x0145
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_R=0x0146
regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_B=0x0147
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_B=0x0148
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_G=0x0149
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_G=0x014a
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R=0x014b
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_R=0x014c
regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_B=0x014d
regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_G=0x014e
regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_R=0x014f
regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_0_1=0x0150
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_2_3=0x0151
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_4_5=0x0152
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_6_7=0x0153
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_8_9=0x0154
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_10_11=0x0155
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_12_13=0x0156
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_14_15=0x0157
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_16_17=0x0158
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_18_19=0x0159
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_20_21=0x015a
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_22_23=0x015b
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_24_25=0x015c
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_26_27=0x015d
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_28_29=0x015e
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_30_31=0x015f
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_32_33=0x0160
regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_B=0x0161
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_G=0x0162
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_R=0x0163
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B=0x0164
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G=0x0165
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R=0x0166
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_B=0x0167
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_G=0x0168
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_R=0x0169
regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_B=0x016a
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_B=0x016b
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_G=0x016c
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_G=0x016d
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_R=0x016e
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_R=0x016f
regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_B=0x0170
regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_G=0x0171
regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_R=0x0172
regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_0_1=0x0173
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_2_3=0x0174
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_4_5=0x0175
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_6_7=0x0176
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_8_9=0x0177
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_10_11=0x0178
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_12_13=0x0179
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_14_15=0x017a
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_16_17=0x017b
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_18_19=0x017c
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_20_21=0x017d
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_22_23=0x017e
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_24_25=0x017f
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_26_27=0x0180
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_28_29=0x0181
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_30_31=0x0182
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_32_33=0x0183
regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_OGAM2_MPCC_GAMUT_REMAP_COEF_FORMAT=0x0184
regMPCC_OGAM2_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_OGAM2_MPCC_GAMUT_REMAP_MODE=0x0185
regMPCC_OGAM2_MPCC_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_A=0x0186
regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_A=0x0187
regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_A=0x0188
regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_A=0x0189
regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_A=0x018a
regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_A=0x018b
regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_B=0x018c
regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_B=0x018d
regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_B=0x018e
regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_B=0x018f
regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_B=0x0190
regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_B=0x0191
regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_CONTROL=0x0198
regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_LUT_INDEX=0x0199
regMPCC_OGAM3_MPCC_OGAM_LUT_INDEX_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_LUT_DATA=0x019a
regMPCC_OGAM3_MPCC_OGAM_LUT_DATA_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_LUT_CONTROL=0x019b
regMPCC_OGAM3_MPCC_OGAM_LUT_CONTROL_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_B=0x019c
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_G=0x019d
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_R=0x019e
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B=0x019f
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G=0x01a0
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R=0x01a1
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B=0x01a2
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_G=0x01a3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_R=0x01a4
regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_B=0x01a5
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_B=0x01a6
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_G=0x01a7
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_G=0x01a8
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_R=0x01a9
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_R=0x01aa
regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_B=0x01ab
regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_G=0x01ac
regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_R=0x01ad
regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_0_1=0x01ae
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_2_3=0x01af
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_4_5=0x01b0
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_6_7=0x01b1
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_8_9=0x01b2
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_10_11=0x01b3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_12_13=0x01b4
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_14_15=0x01b5
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_16_17=0x01b6
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_18_19=0x01b7
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_20_21=0x01b8
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_22_23=0x01b9
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_24_25=0x01ba
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_26_27=0x01bb
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_28_29=0x01bc
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_30_31=0x01bd
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_32_33=0x01be
regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_B=0x01bf
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_G=0x01c0
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_R=0x01c1
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B=0x01c2
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G=0x01c3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R=0x01c4
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_B=0x01c5
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_G=0x01c6
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_R=0x01c7
regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_B=0x01c8
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_B=0x01c9
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_G=0x01ca
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_G=0x01cb
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_R=0x01cc
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_R=0x01cd
regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_B=0x01ce
regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_G=0x01cf
regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R=0x01d0
regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_0_1=0x01d1
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_2_3=0x01d2
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_4_5=0x01d3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_6_7=0x01d4
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_8_9=0x01d5
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_10_11=0x01d6
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_12_13=0x01d7
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_14_15=0x01d8
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_16_17=0x01d9
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_18_19=0x01da
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_20_21=0x01db
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_22_23=0x01dc
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_24_25=0x01dd
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_26_27=0x01de
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_28_29=0x01df
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_30_31=0x01e0
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_32_33=0x01e1
regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_OGAM3_MPCC_GAMUT_REMAP_COEF_FORMAT=0x01e2
regMPCC_OGAM3_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_OGAM3_MPCC_GAMUT_REMAP_MODE=0x01e3
regMPCC_OGAM3_MPCC_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_A=0x01e4
regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_A=0x01e5
regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_A=0x01e6
regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_A=0x01e7
regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_A=0x01e8
regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_A=0x01e9
regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_B=0x01ea
regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_B=0x01eb
regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_B=0x01ec
regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_B=0x01ed
regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_B=0x01ee
regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_B=0x01ef
regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_CONTROL=0x0453
regMPCC_MCM0_MPCC_MCM_SHAPER_CONTROL_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_R=0x0454
regMPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_G=0x0455
regMPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_B=0x0456
regMPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_SCALE_R=0x0457
regMPCC_MCM0_MPCC_MCM_SHAPER_SCALE_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_SCALE_G_B=0x0458
regMPCC_MCM0_MPCC_MCM_SHAPER_SCALE_G_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_LUT_INDEX=0x0459
regMPCC_MCM0_MPCC_MCM_SHAPER_LUT_INDEX_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_LUT_DATA=0x045a
regMPCC_MCM0_MPCC_MCM_SHAPER_LUT_DATA_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK=0x045b
regMPCC_MCM0_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_B=0x045c
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_G=0x045d
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_R=0x045e
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_B=0x045f
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_G=0x0460
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_R=0x0461
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_0_1=0x0462
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_2_3=0x0463
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_4_5=0x0464
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_6_7=0x0465
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_8_9=0x0466
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_10_11=0x0467
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_12_13=0x0468
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_14_15=0x0469
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_16_17=0x046a
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_18_19=0x046b
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_20_21=0x046c
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_22_23=0x046d
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_24_25=0x046e
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_26_27=0x046f
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_28_29=0x0470
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_30_31=0x0471
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_32_33=0x0472
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_START_CNTL_B=0x0473
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_START_CNTL_G=0x0474
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_START_CNTL_R=0x0475
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_END_CNTL_B=0x0476
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_END_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_END_CNTL_G=0x0477
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_END_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_END_CNTL_R=0x0478
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_END_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_0_1=0x0479
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_2_3=0x047a
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_4_5=0x047b
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_6_7=0x047c
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_8_9=0x047d
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_10_11=0x047e
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_12_13=0x047f
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_14_15=0x0480
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_16_17=0x0481
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_18_19=0x0482
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_20_21=0x0483
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_22_23=0x0484
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_24_25=0x0485
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_26_27=0x0486
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_28_29=0x0487
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_30_31=0x0488
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_32_33=0x0489
regMPCC_MCM0_MPCC_MCM_SHAPER_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_MODE=0x048a
regMPCC_MCM0_MPCC_MCM_3DLUT_MODE_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_INDEX=0x048b
regMPCC_MCM0_MPCC_MCM_3DLUT_INDEX_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_DATA=0x048c
regMPCC_MCM0_MPCC_MCM_3DLUT_DATA_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_DATA_30BIT=0x048d
regMPCC_MCM0_MPCC_MCM_3DLUT_DATA_30BIT_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_READ_WRITE_CONTROL=0x048e
regMPCC_MCM0_MPCC_MCM_3DLUT_READ_WRITE_CONTROL_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_NORM_FACTOR=0x048f
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_NORM_FACTOR_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_OFFSET_R=0x0490
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_OFFSET_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_OFFSET_G=0x0491
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_OFFSET_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_OFFSET_B=0x0492
regMPCC_MCM0_MPCC_MCM_3DLUT_OUT_OFFSET_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_CONTROL=0x0493
regMPCC_MCM0_MPCC_MCM_1DLUT_CONTROL_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_LUT_INDEX=0x0494
regMPCC_MCM0_MPCC_MCM_1DLUT_LUT_INDEX_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_LUT_DATA=0x0495
regMPCC_MCM0_MPCC_MCM_1DLUT_LUT_DATA_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_LUT_CONTROL=0x0496
regMPCC_MCM0_MPCC_MCM_1DLUT_LUT_CONTROL_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_B=0x0497
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_G=0x0498
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_R=0x0499
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B=0x049a
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G=0x049b
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R=0x049c
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B=0x049d
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G=0x049e
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R=0x049f
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B=0x04a0
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B=0x04a1
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G=0x04a2
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G=0x04a3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R=0x04a4
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R=0x04a5
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_B=0x04a6
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_G=0x04a7
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_R=0x04a8
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_0_1=0x04a9
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_2_3=0x04aa
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_4_5=0x04ab
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_6_7=0x04ac
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_8_9=0x04ad
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_10_11=0x04ae
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_12_13=0x04af
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_14_15=0x04b0
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_16_17=0x04b1
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_18_19=0x04b2
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_20_21=0x04b3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_22_23=0x04b4
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_24_25=0x04b5
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_26_27=0x04b6
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_28_29=0x04b7
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_30_31=0x04b8
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_32_33=0x04b9
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_CNTL_B=0x04ba
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_CNTL_G=0x04bb
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_CNTL_R=0x04bc
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B=0x04bd
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G=0x04be
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R=0x04bf
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B=0x04c0
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G=0x04c1
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R=0x04c2
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B=0x04c3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B=0x04c4
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G=0x04c5
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G=0x04c6
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R=0x04c7
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R=0x04c8
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_OFFSET_B=0x04c9
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_OFFSET_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_OFFSET_G=0x04ca
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_OFFSET_G_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_OFFSET_R=0x04cb
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_OFFSET_R_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_0_1=0x04cc
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_2_3=0x04cd
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_4_5=0x04ce
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_6_7=0x04cf
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_8_9=0x04d0
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_10_11=0x04d1
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_12_13=0x04d2
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_14_15=0x04d3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_16_17=0x04d4
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_18_19=0x04d5
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_20_21=0x04d6
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_22_23=0x04d7
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_24_25=0x04d8
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_26_27=0x04d9
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_28_29=0x04da
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_30_31=0x04db
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_32_33=0x04dc
regMPCC_MCM0_MPCC_MCM_1DLUT_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT=0x04dd
regMPCC_MCM0_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_FIRST_GAMUT_REMAP_MODE=0x04de
regMPCC_MCM0_MPCC_MCM_FIRST_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A=0x04df
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A=0x04e0
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A=0x04e1
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A=0x04e2
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A=0x04e3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A=0x04e4
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B=0x04e5
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B=0x04e6
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B=0x04e7
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B=0x04e8
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B=0x04e9
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B=0x04ea
regMPCC_MCM0_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT=0x04eb
regMPCC_MCM0_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_SECOND_GAMUT_REMAP_MODE=0x04ec
regMPCC_MCM0_MPCC_MCM_SECOND_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A=0x04ed
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A=0x04ee
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A=0x04ef
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A=0x04f0
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A=0x04f1
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A=0x04f2
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B=0x04f3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B=0x04f4
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B=0x04f5
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B=0x04f6
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B=0x04f7
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B=0x04f8
regMPCC_MCM0_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL=0x04f9
regMPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_FAST_LOAD_SELECT=0x04fa
regMPCC_MCM0_MPCC_MCM_3DLUT_FAST_LOAD_SELECT_BASE_IDX=3
regMPCC_MCM0_MPCC_MCM_3DLUT_FAST_LOAD_STATUS=0x04fb
regMPCC_MCM0_MPCC_MCM_3DLUT_FAST_LOAD_STATUS_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_CONTROL=0x0503
regMPCC_MCM1_MPCC_MCM_SHAPER_CONTROL_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_OFFSET_R=0x0504
regMPCC_MCM1_MPCC_MCM_SHAPER_OFFSET_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_OFFSET_G=0x0505
regMPCC_MCM1_MPCC_MCM_SHAPER_OFFSET_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_OFFSET_B=0x0506
regMPCC_MCM1_MPCC_MCM_SHAPER_OFFSET_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_SCALE_R=0x0507
regMPCC_MCM1_MPCC_MCM_SHAPER_SCALE_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_SCALE_G_B=0x0508
regMPCC_MCM1_MPCC_MCM_SHAPER_SCALE_G_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_LUT_INDEX=0x0509
regMPCC_MCM1_MPCC_MCM_SHAPER_LUT_INDEX_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_LUT_DATA=0x050a
regMPCC_MCM1_MPCC_MCM_SHAPER_LUT_DATA_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK=0x050b
regMPCC_MCM1_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_START_CNTL_B=0x050c
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_START_CNTL_G=0x050d
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_START_CNTL_R=0x050e
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_END_CNTL_B=0x050f
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_END_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_END_CNTL_G=0x0510
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_END_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_END_CNTL_R=0x0511
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_END_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_0_1=0x0512
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_2_3=0x0513
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_4_5=0x0514
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_6_7=0x0515
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_8_9=0x0516
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_10_11=0x0517
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_12_13=0x0518
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_14_15=0x0519
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_16_17=0x051a
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_18_19=0x051b
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_20_21=0x051c
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_22_23=0x051d
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_24_25=0x051e
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_26_27=0x051f
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_28_29=0x0520
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_30_31=0x0521
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_32_33=0x0522
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_START_CNTL_B=0x0523
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_START_CNTL_G=0x0524
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_START_CNTL_R=0x0525
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_END_CNTL_B=0x0526
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_END_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_END_CNTL_G=0x0527
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_END_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_END_CNTL_R=0x0528
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_END_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_0_1=0x0529
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_2_3=0x052a
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_4_5=0x052b
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_6_7=0x052c
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_8_9=0x052d
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_10_11=0x052e
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_12_13=0x052f
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_14_15=0x0530
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_16_17=0x0531
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_18_19=0x0532
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_20_21=0x0533
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_22_23=0x0534
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_24_25=0x0535
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_26_27=0x0536
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_28_29=0x0537
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_30_31=0x0538
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_32_33=0x0539
regMPCC_MCM1_MPCC_MCM_SHAPER_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_MODE=0x053a
regMPCC_MCM1_MPCC_MCM_3DLUT_MODE_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_INDEX=0x053b
regMPCC_MCM1_MPCC_MCM_3DLUT_INDEX_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_DATA=0x053c
regMPCC_MCM1_MPCC_MCM_3DLUT_DATA_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_DATA_30BIT=0x053d
regMPCC_MCM1_MPCC_MCM_3DLUT_DATA_30BIT_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_READ_WRITE_CONTROL=0x053e
regMPCC_MCM1_MPCC_MCM_3DLUT_READ_WRITE_CONTROL_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_NORM_FACTOR=0x053f
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_NORM_FACTOR_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_OFFSET_R=0x0540
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_OFFSET_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_OFFSET_G=0x0541
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_OFFSET_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_OFFSET_B=0x0542
regMPCC_MCM1_MPCC_MCM_3DLUT_OUT_OFFSET_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL=0x0543
regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_LUT_INDEX=0x0544
regMPCC_MCM1_MPCC_MCM_1DLUT_LUT_INDEX_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_LUT_DATA=0x0545
regMPCC_MCM1_MPCC_MCM_1DLUT_LUT_DATA_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_LUT_CONTROL=0x0546
regMPCC_MCM1_MPCC_MCM_1DLUT_LUT_CONTROL_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_CNTL_B=0x0547
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_CNTL_G=0x0548
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_CNTL_R=0x0549
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B=0x054a
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G=0x054b
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R=0x054c
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B=0x054d
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G=0x054e
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R=0x054f
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B=0x0550
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B=0x0551
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G=0x0552
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G=0x0553
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R=0x0554
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R=0x0555
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_OFFSET_B=0x0556
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_OFFSET_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_OFFSET_G=0x0557
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_OFFSET_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_OFFSET_R=0x0558
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_OFFSET_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_0_1=0x0559
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_2_3=0x055a
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_4_5=0x055b
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_6_7=0x055c
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_8_9=0x055d
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_10_11=0x055e
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_12_13=0x055f
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_14_15=0x0560
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_16_17=0x0561
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_18_19=0x0562
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_20_21=0x0563
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_22_23=0x0564
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_24_25=0x0565
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_26_27=0x0566
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_28_29=0x0567
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_30_31=0x0568
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_32_33=0x0569
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_CNTL_B=0x056a
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_CNTL_G=0x056b
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_CNTL_R=0x056c
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B=0x056d
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G=0x056e
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R=0x056f
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B=0x0570
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G=0x0571
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R=0x0572
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B=0x0573
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B=0x0574
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G=0x0575
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G=0x0576
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R=0x0577
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R=0x0578
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_OFFSET_B=0x0579
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_OFFSET_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_OFFSET_G=0x057a
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_OFFSET_G_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_OFFSET_R=0x057b
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_OFFSET_R_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_0_1=0x057c
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_2_3=0x057d
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_4_5=0x057e
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_6_7=0x057f
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_8_9=0x0580
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_10_11=0x0581
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_12_13=0x0582
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_14_15=0x0583
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_16_17=0x0584
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_18_19=0x0585
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_20_21=0x0586
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_22_23=0x0587
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_24_25=0x0588
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_26_27=0x0589
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_28_29=0x058a
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_30_31=0x058b
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_32_33=0x058c
regMPCC_MCM1_MPCC_MCM_1DLUT_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT=0x058d
regMPCC_MCM1_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_FIRST_GAMUT_REMAP_MODE=0x058e
regMPCC_MCM1_MPCC_MCM_FIRST_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A=0x058f
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A=0x0590
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A=0x0591
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A=0x0592
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A=0x0593
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A=0x0594
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B=0x0595
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B=0x0596
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B=0x0597
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B=0x0598
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B=0x0599
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B=0x059a
regMPCC_MCM1_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT=0x059b
regMPCC_MCM1_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_SECOND_GAMUT_REMAP_MODE=0x059c
regMPCC_MCM1_MPCC_MCM_SECOND_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A=0x059d
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A=0x059e
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A=0x059f
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A=0x05a0
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A=0x05a1
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A=0x05a2
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B=0x05a3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B=0x05a4
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B=0x05a5
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B=0x05a6
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B=0x05a7
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B=0x05a8
regMPCC_MCM1_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_MEM_PWR_CTRL=0x05a9
regMPCC_MCM1_MPCC_MCM_MEM_PWR_CTRL_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_FAST_LOAD_SELECT=0x05aa
regMPCC_MCM1_MPCC_MCM_3DLUT_FAST_LOAD_SELECT_BASE_IDX=3
regMPCC_MCM1_MPCC_MCM_3DLUT_FAST_LOAD_STATUS=0x05ab
regMPCC_MCM1_MPCC_MCM_3DLUT_FAST_LOAD_STATUS_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_CONTROL=0x05b3
regMPCC_MCM2_MPCC_MCM_SHAPER_CONTROL_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_OFFSET_R=0x05b4
regMPCC_MCM2_MPCC_MCM_SHAPER_OFFSET_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_OFFSET_G=0x05b5
regMPCC_MCM2_MPCC_MCM_SHAPER_OFFSET_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_OFFSET_B=0x05b6
regMPCC_MCM2_MPCC_MCM_SHAPER_OFFSET_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_SCALE_R=0x05b7
regMPCC_MCM2_MPCC_MCM_SHAPER_SCALE_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_SCALE_G_B=0x05b8
regMPCC_MCM2_MPCC_MCM_SHAPER_SCALE_G_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_LUT_INDEX=0x05b9
regMPCC_MCM2_MPCC_MCM_SHAPER_LUT_INDEX_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_LUT_DATA=0x05ba
regMPCC_MCM2_MPCC_MCM_SHAPER_LUT_DATA_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK=0x05bb
regMPCC_MCM2_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_START_CNTL_B=0x05bc
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_START_CNTL_G=0x05bd
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_START_CNTL_R=0x05be
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_END_CNTL_B=0x05bf
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_END_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_END_CNTL_G=0x05c0
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_END_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_END_CNTL_R=0x05c1
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_END_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_0_1=0x05c2
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_2_3=0x05c3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_4_5=0x05c4
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_6_7=0x05c5
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_8_9=0x05c6
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_10_11=0x05c7
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_12_13=0x05c8
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_14_15=0x05c9
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_16_17=0x05ca
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_18_19=0x05cb
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_20_21=0x05cc
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_22_23=0x05cd
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_24_25=0x05ce
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_26_27=0x05cf
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_28_29=0x05d0
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_30_31=0x05d1
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_32_33=0x05d2
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_START_CNTL_B=0x05d3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_START_CNTL_G=0x05d4
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_START_CNTL_R=0x05d5
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_END_CNTL_B=0x05d6
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_END_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_END_CNTL_G=0x05d7
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_END_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_END_CNTL_R=0x05d8
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_END_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_0_1=0x05d9
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_2_3=0x05da
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_4_5=0x05db
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_6_7=0x05dc
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_8_9=0x05dd
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_10_11=0x05de
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_12_13=0x05df
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_14_15=0x05e0
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_16_17=0x05e1
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_18_19=0x05e2
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_20_21=0x05e3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_22_23=0x05e4
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_24_25=0x05e5
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_26_27=0x05e6
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_28_29=0x05e7
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_30_31=0x05e8
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_32_33=0x05e9
regMPCC_MCM2_MPCC_MCM_SHAPER_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_MODE=0x05ea
regMPCC_MCM2_MPCC_MCM_3DLUT_MODE_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_INDEX=0x05eb
regMPCC_MCM2_MPCC_MCM_3DLUT_INDEX_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_DATA=0x05ec
regMPCC_MCM2_MPCC_MCM_3DLUT_DATA_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_DATA_30BIT=0x05ed
regMPCC_MCM2_MPCC_MCM_3DLUT_DATA_30BIT_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_READ_WRITE_CONTROL=0x05ee
regMPCC_MCM2_MPCC_MCM_3DLUT_READ_WRITE_CONTROL_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_NORM_FACTOR=0x05ef
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_NORM_FACTOR_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_OFFSET_R=0x05f0
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_OFFSET_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_OFFSET_G=0x05f1
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_OFFSET_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_OFFSET_B=0x05f2
regMPCC_MCM2_MPCC_MCM_3DLUT_OUT_OFFSET_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_CONTROL=0x05f3
regMPCC_MCM2_MPCC_MCM_1DLUT_CONTROL_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_LUT_INDEX=0x05f4
regMPCC_MCM2_MPCC_MCM_1DLUT_LUT_INDEX_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_LUT_DATA=0x05f5
regMPCC_MCM2_MPCC_MCM_1DLUT_LUT_DATA_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_LUT_CONTROL=0x05f6
regMPCC_MCM2_MPCC_MCM_1DLUT_LUT_CONTROL_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_CNTL_B=0x05f7
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_CNTL_G=0x05f8
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_CNTL_R=0x05f9
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B=0x05fa
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G=0x05fb
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R=0x05fc
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B=0x05fd
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G=0x05fe
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R=0x05ff
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B=0x0600
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B=0x0601
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G=0x0602
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G=0x0603
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R=0x0604
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R=0x0605
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_OFFSET_B=0x0606
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_OFFSET_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_OFFSET_G=0x0607
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_OFFSET_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_OFFSET_R=0x0608
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_OFFSET_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_0_1=0x0609
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_2_3=0x060a
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_4_5=0x060b
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_6_7=0x060c
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_8_9=0x060d
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_10_11=0x060e
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_12_13=0x060f
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_14_15=0x0610
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_16_17=0x0611
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_18_19=0x0612
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_20_21=0x0613
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_22_23=0x0614
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_24_25=0x0615
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_26_27=0x0616
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_28_29=0x0617
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_30_31=0x0618
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_32_33=0x0619
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_CNTL_B=0x061a
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_CNTL_G=0x061b
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_CNTL_R=0x061c
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B=0x061d
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G=0x061e
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R=0x061f
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B=0x0620
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G=0x0621
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R=0x0622
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B=0x0623
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B=0x0624
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G=0x0625
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G=0x0626
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R=0x0627
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R=0x0628
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_OFFSET_B=0x0629
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_OFFSET_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_OFFSET_G=0x062a
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_OFFSET_G_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_OFFSET_R=0x062b
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_OFFSET_R_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_0_1=0x062c
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_2_3=0x062d
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_4_5=0x062e
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_6_7=0x062f
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_8_9=0x0630
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_10_11=0x0631
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_12_13=0x0632
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_14_15=0x0633
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_16_17=0x0634
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_18_19=0x0635
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_20_21=0x0636
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_22_23=0x0637
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_24_25=0x0638
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_26_27=0x0639
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_28_29=0x063a
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_30_31=0x063b
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_32_33=0x063c
regMPCC_MCM2_MPCC_MCM_1DLUT_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT=0x063d
regMPCC_MCM2_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_FIRST_GAMUT_REMAP_MODE=0x063e
regMPCC_MCM2_MPCC_MCM_FIRST_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A=0x063f
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A=0x0640
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A=0x0641
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A=0x0642
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A=0x0643
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A=0x0644
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B=0x0645
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B=0x0646
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B=0x0647
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B=0x0648
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B=0x0649
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B=0x064a
regMPCC_MCM2_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT=0x064b
regMPCC_MCM2_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_SECOND_GAMUT_REMAP_MODE=0x064c
regMPCC_MCM2_MPCC_MCM_SECOND_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A=0x064d
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A=0x064e
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A=0x064f
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A=0x0650
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A=0x0651
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A=0x0652
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B=0x0653
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B=0x0654
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B=0x0655
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B=0x0656
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B=0x0657
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B=0x0658
regMPCC_MCM2_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_MEM_PWR_CTRL=0x0659
regMPCC_MCM2_MPCC_MCM_MEM_PWR_CTRL_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_FAST_LOAD_SELECT=0x065a
regMPCC_MCM2_MPCC_MCM_3DLUT_FAST_LOAD_SELECT_BASE_IDX=3
regMPCC_MCM2_MPCC_MCM_3DLUT_FAST_LOAD_STATUS=0x065b
regMPCC_MCM2_MPCC_MCM_3DLUT_FAST_LOAD_STATUS_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_CONTROL=0x0663
regMPCC_MCM3_MPCC_MCM_SHAPER_CONTROL_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_OFFSET_R=0x0664
regMPCC_MCM3_MPCC_MCM_SHAPER_OFFSET_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_OFFSET_G=0x0665
regMPCC_MCM3_MPCC_MCM_SHAPER_OFFSET_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_OFFSET_B=0x0666
regMPCC_MCM3_MPCC_MCM_SHAPER_OFFSET_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_SCALE_R=0x0667
regMPCC_MCM3_MPCC_MCM_SHAPER_SCALE_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_SCALE_G_B=0x0668
regMPCC_MCM3_MPCC_MCM_SHAPER_SCALE_G_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_LUT_INDEX=0x0669
regMPCC_MCM3_MPCC_MCM_SHAPER_LUT_INDEX_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_LUT_DATA=0x066a
regMPCC_MCM3_MPCC_MCM_SHAPER_LUT_DATA_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK=0x066b
regMPCC_MCM3_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_START_CNTL_B=0x066c
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_START_CNTL_G=0x066d
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_START_CNTL_R=0x066e
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_END_CNTL_B=0x066f
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_END_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_END_CNTL_G=0x0670
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_END_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_END_CNTL_R=0x0671
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_END_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_0_1=0x0672
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_2_3=0x0673
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_4_5=0x0674
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_6_7=0x0675
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_8_9=0x0676
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_10_11=0x0677
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_12_13=0x0678
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_14_15=0x0679
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_16_17=0x067a
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_18_19=0x067b
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_20_21=0x067c
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_22_23=0x067d
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_24_25=0x067e
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_26_27=0x067f
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_28_29=0x0680
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_30_31=0x0681
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_32_33=0x0682
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_START_CNTL_B=0x0683
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_START_CNTL_G=0x0684
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_START_CNTL_R=0x0685
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_END_CNTL_B=0x0686
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_END_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_END_CNTL_G=0x0687
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_END_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_END_CNTL_R=0x0688
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_END_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_0_1=0x0689
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_2_3=0x068a
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_4_5=0x068b
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_6_7=0x068c
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_8_9=0x068d
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_10_11=0x068e
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_12_13=0x068f
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_14_15=0x0690
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_16_17=0x0691
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_18_19=0x0692
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_20_21=0x0693
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_22_23=0x0694
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_24_25=0x0695
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_26_27=0x0696
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_28_29=0x0697
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_30_31=0x0698
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_32_33=0x0699
regMPCC_MCM3_MPCC_MCM_SHAPER_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_MODE=0x069a
regMPCC_MCM3_MPCC_MCM_3DLUT_MODE_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_INDEX=0x069b
regMPCC_MCM3_MPCC_MCM_3DLUT_INDEX_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_DATA=0x069c
regMPCC_MCM3_MPCC_MCM_3DLUT_DATA_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_DATA_30BIT=0x069d
regMPCC_MCM3_MPCC_MCM_3DLUT_DATA_30BIT_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_READ_WRITE_CONTROL=0x069e
regMPCC_MCM3_MPCC_MCM_3DLUT_READ_WRITE_CONTROL_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_NORM_FACTOR=0x069f
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_NORM_FACTOR_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_OFFSET_R=0x06a0
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_OFFSET_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_OFFSET_G=0x06a1
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_OFFSET_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_OFFSET_B=0x06a2
regMPCC_MCM3_MPCC_MCM_3DLUT_OUT_OFFSET_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_CONTROL=0x06a3
regMPCC_MCM3_MPCC_MCM_1DLUT_CONTROL_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_LUT_INDEX=0x06a4
regMPCC_MCM3_MPCC_MCM_1DLUT_LUT_INDEX_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_LUT_DATA=0x06a5
regMPCC_MCM3_MPCC_MCM_1DLUT_LUT_DATA_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_LUT_CONTROL=0x06a6
regMPCC_MCM3_MPCC_MCM_1DLUT_LUT_CONTROL_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_CNTL_B=0x06a7
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_CNTL_G=0x06a8
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_CNTL_R=0x06a9
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B=0x06aa
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G=0x06ab
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R=0x06ac
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B=0x06ad
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G=0x06ae
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R=0x06af
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B=0x06b0
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B=0x06b1
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G=0x06b2
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL1_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G=0x06b3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL2_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R=0x06b4
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL1_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R=0x06b5
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_END_CNTL2_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_OFFSET_B=0x06b6
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_OFFSET_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_OFFSET_G=0x06b7
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_OFFSET_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_OFFSET_R=0x06b8
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_OFFSET_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_0_1=0x06b9
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_0_1_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_2_3=0x06ba
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_2_3_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_4_5=0x06bb
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_4_5_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_6_7=0x06bc
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_6_7_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_8_9=0x06bd
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_8_9_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_10_11=0x06be
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_10_11_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_12_13=0x06bf
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_12_13_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_14_15=0x06c0
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_14_15_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_16_17=0x06c1
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_16_17_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_18_19=0x06c2
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_18_19_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_20_21=0x06c3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_20_21_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_22_23=0x06c4
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_22_23_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_24_25=0x06c5
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_24_25_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_26_27=0x06c6
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_26_27_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_28_29=0x06c7
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_28_29_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_30_31=0x06c8
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_30_31_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_32_33=0x06c9
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMA_REGION_32_33_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_CNTL_B=0x06ca
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_CNTL_G=0x06cb
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_CNTL_R=0x06cc
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B=0x06cd
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G=0x06ce
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R=0x06cf
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B=0x06d0
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G=0x06d1
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R=0x06d2
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B=0x06d3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL1_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B=0x06d4
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL2_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G=0x06d5
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL1_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G=0x06d6
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL2_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R=0x06d7
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL1_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R=0x06d8
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_END_CNTL2_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_OFFSET_B=0x06d9
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_OFFSET_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_OFFSET_G=0x06da
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_OFFSET_G_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_OFFSET_R=0x06db
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_OFFSET_R_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_0_1=0x06dc
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_0_1_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_2_3=0x06dd
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_2_3_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_4_5=0x06de
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_4_5_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_6_7=0x06df
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_6_7_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_8_9=0x06e0
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_8_9_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_10_11=0x06e1
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_10_11_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_12_13=0x06e2
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_12_13_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_14_15=0x06e3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_14_15_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_16_17=0x06e4
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_16_17_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_18_19=0x06e5
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_18_19_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_20_21=0x06e6
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_20_21_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_22_23=0x06e7
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_22_23_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_24_25=0x06e8
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_24_25_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_26_27=0x06e9
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_26_27_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_28_29=0x06ea
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_28_29_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_30_31=0x06eb
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_30_31_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_32_33=0x06ec
regMPCC_MCM3_MPCC_MCM_1DLUT_RAMB_REGION_32_33_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT=0x06ed
regMPCC_MCM3_MPCC_MCM_FIRST_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_FIRST_GAMUT_REMAP_MODE=0x06ee
regMPCC_MCM3_MPCC_MCM_FIRST_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A=0x06ef
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A=0x06f0
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A=0x06f1
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A=0x06f2
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A=0x06f3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A=0x06f4
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B=0x06f5
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B=0x06f6
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B=0x06f7
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B=0x06f8
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B=0x06f9
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B=0x06fa
regMPCC_MCM3_MPC_MCM_FIRST_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT=0x06fb
regMPCC_MCM3_MPCC_MCM_SECOND_GAMUT_REMAP_COEF_FORMAT_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_SECOND_GAMUT_REMAP_MODE=0x06fc
regMPCC_MCM3_MPCC_MCM_SECOND_GAMUT_REMAP_MODE_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A=0x06fd
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A=0x06fe
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A=0x06ff
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A=0x0700
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A=0x0701
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A=0x0702
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_A_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B=0x0703
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C11_C12_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B=0x0704
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C13_C14_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B=0x0705
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C21_C22_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B=0x0706
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C23_C24_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B=0x0707
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C31_C32_B_BASE_IDX=3
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B=0x0708
regMPCC_MCM3_MPC_MCM_SECOND_GAMUT_REMAP_C33_C34_B_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_MEM_PWR_CTRL=0x0709
regMPCC_MCM3_MPCC_MCM_MEM_PWR_CTRL_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_FAST_LOAD_SELECT=0x070a
regMPCC_MCM3_MPCC_MCM_3DLUT_FAST_LOAD_SELECT_BASE_IDX=3
regMPCC_MCM3_MPCC_MCM_3DLUT_FAST_LOAD_STATUS=0x070b
regMPCC_MCM3_MPCC_MCM_3DLUT_FAST_LOAD_STATUS_BASE_IDX=3
regMPC_OUT0_MUX=0x02f2
regMPC_OUT0_MUX_BASE_IDX=3
regMPC_OUT0_DENORM_CONTROL=0x02f3
regMPC_OUT0_DENORM_CONTROL_BASE_IDX=3
regMPC_OUT0_DENORM_CLAMP_G_Y=0x02f4
regMPC_OUT0_DENORM_CLAMP_G_Y_BASE_IDX=3
regMPC_OUT0_DENORM_CLAMP_B_CB=0x02f5
regMPC_OUT0_DENORM_CLAMP_B_CB_BASE_IDX=3
regMPC_OUT1_MUX=0x02f6
regMPC_OUT1_MUX_BASE_IDX=3
regMPC_OUT1_DENORM_CONTROL=0x02f7
regMPC_OUT1_DENORM_CONTROL_BASE_IDX=3
regMPC_OUT1_DENORM_CLAMP_G_Y=0x02f8
regMPC_OUT1_DENORM_CLAMP_G_Y_BASE_IDX=3
regMPC_OUT1_DENORM_CLAMP_B_CB=0x02f9
regMPC_OUT1_DENORM_CLAMP_B_CB_BASE_IDX=3
regMPC_OUT2_MUX=0x02fa
regMPC_OUT2_MUX_BASE_IDX=3
regMPC_OUT2_DENORM_CONTROL=0x02fb
regMPC_OUT2_DENORM_CONTROL_BASE_IDX=3
regMPC_OUT2_DENORM_CLAMP_G_Y=0x02fc
regMPC_OUT2_DENORM_CLAMP_G_Y_BASE_IDX=3
regMPC_OUT2_DENORM_CLAMP_B_CB=0x02fd
regMPC_OUT2_DENORM_CLAMP_B_CB_BASE_IDX=3
regMPC_OUT3_MUX=0x02fe
regMPC_OUT3_MUX_BASE_IDX=3
regMPC_OUT3_DENORM_CONTROL=0x02ff
regMPC_OUT3_DENORM_CONTROL_BASE_IDX=3
regMPC_OUT3_DENORM_CLAMP_G_Y=0x0300
regMPC_OUT3_DENORM_CLAMP_G_Y_BASE_IDX=3
regMPC_OUT3_DENORM_CLAMP_B_CB=0x0301
regMPC_OUT3_DENORM_CLAMP_B_CB_BASE_IDX=3
regMPC_OUT_CSC_COEF_FORMAT=0x030a
regMPC_OUT_CSC_COEF_FORMAT_BASE_IDX=3
regMPC_OUT0_CSC_MODE=0x030b
regMPC_OUT0_CSC_MODE_BASE_IDX=3
regMPC_OUT0_CSC_C11_C12_A=0x030c
regMPC_OUT0_CSC_C11_C12_A_BASE_IDX=3
regMPC_OUT0_CSC_C13_C14_A=0x030d
regMPC_OUT0_CSC_C13_C14_A_BASE_IDX=3
regMPC_OUT0_CSC_C21_C22_A=0x030e
regMPC_OUT0_CSC_C21_C22_A_BASE_IDX=3
regMPC_OUT0_CSC_C23_C24_A=0x030f
regMPC_OUT0_CSC_C23_C24_A_BASE_IDX=3
regMPC_OUT0_CSC_C31_C32_A=0x0310
regMPC_OUT0_CSC_C31_C32_A_BASE_IDX=3
regMPC_OUT0_CSC_C33_C34_A=0x0311
regMPC_OUT0_CSC_C33_C34_A_BASE_IDX=3
regMPC_OUT0_CSC_C11_C12_B=0x0312
regMPC_OUT0_CSC_C11_C12_B_BASE_IDX=3
regMPC_OUT0_CSC_C13_C14_B=0x0313
regMPC_OUT0_CSC_C13_C14_B_BASE_IDX=3
regMPC_OUT0_CSC_C21_C22_B=0x0314
regMPC_OUT0_CSC_C21_C22_B_BASE_IDX=3
regMPC_OUT0_CSC_C23_C24_B=0x0315
regMPC_OUT0_CSC_C23_C24_B_BASE_IDX=3
regMPC_OUT0_CSC_C31_C32_B=0x0316
regMPC_OUT0_CSC_C31_C32_B_BASE_IDX=3
regMPC_OUT0_CSC_C33_C34_B=0x0317
regMPC_OUT0_CSC_C33_C34_B_BASE_IDX=3
regMPC_OUT1_CSC_MODE=0x0318
regMPC_OUT1_CSC_MODE_BASE_IDX=3
regMPC_OUT1_CSC_C11_C12_A=0x0319
regMPC_OUT1_CSC_C11_C12_A_BASE_IDX=3
regMPC_OUT1_CSC_C13_C14_A=0x031a
regMPC_OUT1_CSC_C13_C14_A_BASE_IDX=3
regMPC_OUT1_CSC_C21_C22_A=0x031b
regMPC_OUT1_CSC_C21_C22_A_BASE_IDX=3
regMPC_OUT1_CSC_C23_C24_A=0x031c
regMPC_OUT1_CSC_C23_C24_A_BASE_IDX=3
regMPC_OUT1_CSC_C31_C32_A=0x031d
regMPC_OUT1_CSC_C31_C32_A_BASE_IDX=3
regMPC_OUT1_CSC_C33_C34_A=0x031e
regMPC_OUT1_CSC_C33_C34_A_BASE_IDX=3
regMPC_OUT1_CSC_C11_C12_B=0x031f
regMPC_OUT1_CSC_C11_C12_B_BASE_IDX=3
regMPC_OUT1_CSC_C13_C14_B=0x0320
regMPC_OUT1_CSC_C13_C14_B_BASE_IDX=3
regMPC_OUT1_CSC_C21_C22_B=0x0321
regMPC_OUT1_CSC_C21_C22_B_BASE_IDX=3
regMPC_OUT1_CSC_C23_C24_B=0x0322
regMPC_OUT1_CSC_C23_C24_B_BASE_IDX=3
regMPC_OUT1_CSC_C31_C32_B=0x0323
regMPC_OUT1_CSC_C31_C32_B_BASE_IDX=3
regMPC_OUT1_CSC_C33_C34_B=0x0324
regMPC_OUT1_CSC_C33_C34_B_BASE_IDX=3
regMPC_OUT2_CSC_MODE=0x0325
regMPC_OUT2_CSC_MODE_BASE_IDX=3
regMPC_OUT2_CSC_C11_C12_A=0x0326
regMPC_OUT2_CSC_C11_C12_A_BASE_IDX=3
regMPC_OUT2_CSC_C13_C14_A=0x0327
regMPC_OUT2_CSC_C13_C14_A_BASE_IDX=3
regMPC_OUT2_CSC_C21_C22_A=0x0328
regMPC_OUT2_CSC_C21_C22_A_BASE_IDX=3
regMPC_OUT2_CSC_C23_C24_A=0x0329
regMPC_OUT2_CSC_C23_C24_A_BASE_IDX=3
regMPC_OUT2_CSC_C31_C32_A=0x032a
regMPC_OUT2_CSC_C31_C32_A_BASE_IDX=3
regMPC_OUT2_CSC_C33_C34_A=0x032b
regMPC_OUT2_CSC_C33_C34_A_BASE_IDX=3
regMPC_OUT2_CSC_C11_C12_B=0x032c
regMPC_OUT2_CSC_C11_C12_B_BASE_IDX=3
regMPC_OUT2_CSC_C13_C14_B=0x032d
regMPC_OUT2_CSC_C13_C14_B_BASE_IDX=3
regMPC_OUT2_CSC_C21_C22_B=0x032e
regMPC_OUT2_CSC_C21_C22_B_BASE_IDX=3
regMPC_OUT2_CSC_C23_C24_B=0x032f
regMPC_OUT2_CSC_C23_C24_B_BASE_IDX=3
regMPC_OUT2_CSC_C31_C32_B=0x0330
regMPC_OUT2_CSC_C31_C32_B_BASE_IDX=3
regMPC_OUT2_CSC_C33_C34_B=0x0331
regMPC_OUT2_CSC_C33_C34_B_BASE_IDX=3
regMPC_OUT3_CSC_MODE=0x0332
regMPC_OUT3_CSC_MODE_BASE_IDX=3
regMPC_OUT3_CSC_C11_C12_A=0x0333
regMPC_OUT3_CSC_C11_C12_A_BASE_IDX=3
regMPC_OUT3_CSC_C13_C14_A=0x0334
regMPC_OUT3_CSC_C13_C14_A_BASE_IDX=3
regMPC_OUT3_CSC_C21_C22_A=0x0335
regMPC_OUT3_CSC_C21_C22_A_BASE_IDX=3
regMPC_OUT3_CSC_C23_C24_A=0x0336
regMPC_OUT3_CSC_C23_C24_A_BASE_IDX=3
regMPC_OUT3_CSC_C31_C32_A=0x0337
regMPC_OUT3_CSC_C31_C32_A_BASE_IDX=3
regMPC_OUT3_CSC_C33_C34_A=0x0338
regMPC_OUT3_CSC_C33_C34_A_BASE_IDX=3
regMPC_OUT3_CSC_C11_C12_B=0x0339
regMPC_OUT3_CSC_C11_C12_B_BASE_IDX=3
regMPC_OUT3_CSC_C13_C14_B=0x033a
regMPC_OUT3_CSC_C13_C14_B_BASE_IDX=3
regMPC_OUT3_CSC_C21_C22_B=0x033b
regMPC_OUT3_CSC_C21_C22_B_BASE_IDX=3
regMPC_OUT3_CSC_C23_C24_B=0x033c
regMPC_OUT3_CSC_C23_C24_B_BASE_IDX=3
regMPC_OUT3_CSC_C31_C32_B=0x033d
regMPC_OUT3_CSC_C31_C32_B_BASE_IDX=3
regMPC_OUT3_CSC_C33_C34_B=0x033e
regMPC_OUT3_CSC_C33_C34_B_BASE_IDX=3
regMPC_OCSC_TEST_DEBUG_INDEX=0x035b
regMPC_OCSC_TEST_DEBUG_INDEX_BASE_IDX=3
regMPC_OCSC_TEST_DEBUG_DATA=0x035c
regMPC_OCSC_TEST_DEBUG_DATA_BASE_IDX=3
regABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL=0x0e7a
regABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX=3
regABM0_BL1_PWM_USER_LEVEL=0x0e7b
regABM0_BL1_PWM_USER_LEVEL_BASE_IDX=3
regABM0_BL1_PWM_TARGET_ABM_LEVEL=0x0e7c
regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX=3
regABM0_BL1_PWM_CURRENT_ABM_LEVEL=0x0e7d
regABM0_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX=3
regABM0_BL1_PWM_FINAL_DUTY_CYCLE=0x0e7e
regABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX=3
regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE=0x0e7f
regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX=3
regABM0_BL1_PWM_ABM_CNTL=0x0e80
regABM0_BL1_PWM_ABM_CNTL_BASE_IDX=3
regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE=0x0e81
regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX=3
regABM0_BL1_PWM_GRP2_REG_LOCK=0x0e82
regABM0_BL1_PWM_GRP2_REG_LOCK_BASE_IDX=3
regABM0_DC_ABM1_CNTL=0x0e83
regABM0_DC_ABM1_CNTL_BASE_IDX=3
regABM0_DC_ABM1_IPCSC_COEFF_SEL=0x0e84
regABM0_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX=3
regABM0_DC_ABM1_ACE_PWL_CNTL=0x0e85
regABM0_DC_ABM1_ACE_PWL_CNTL_BASE_IDX=3
regABM0_DC_ABM1_ACE_OFFSET_SLOPE_DATA=0x0e86
regABM0_DC_ABM1_ACE_OFFSET_SLOPE_DATA_BASE_IDX=3
regABM0_DC_ABM1_ACE_THRES_DATA=0x0e87
regABM0_DC_ABM1_ACE_THRES_DATA_BASE_IDX=3
regABM0_DC_ABM1_ACE_CNTL_MISC=0x0e88
regABM0_DC_ABM1_ACE_CNTL_MISC_BASE_IDX=3
regABM0_DC_ABM1_HGLS_REG_READ_PROGRESS=0x0e8a
regABM0_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX=3
regABM0_DC_ABM1_HG_MISC_CTRL=0x0e8b
regABM0_DC_ABM1_HG_MISC_CTRL_BASE_IDX=3
regABM0_DC_ABM1_LS_SUM_OF_LUMA=0x0e8c
regABM0_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX=3
regABM0_DC_ABM1_LS_MIN_MAX_LUMA=0x0e8d
regABM0_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX=3
regABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA=0x0e8e
regABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX=3
regABM0_DC_ABM1_LS_PIXEL_COUNT=0x0e8f
regABM0_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX=3
regABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES=0x0e90
regABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX=3
regABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT=0x0e91
regABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX=3
regABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT=0x0e92
regABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX=3
regABM0_DC_ABM1_HG_SAMPLE_RATE=0x0e93
regABM0_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX=3
regABM0_DC_ABM1_LS_SAMPLE_RATE=0x0e94
regABM0_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG=0x0e95
regABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG=0x0e96
regABM0_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX=0x0e97
regABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX=0x0e98
regABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX=0x0e99
regABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX=0x0e9a
regABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX=0x0e9b
regABM0_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX=0x0e9c
regABM0_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX=0x0e9d
regABM0_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX_BASE_IDX=3
regABM0_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX=0x0e9e
regABM0_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX_BASE_IDX=3
regABM0_DC_ABM1_HG_RESULT_INDEX=0x0e9f
regABM0_DC_ABM1_HG_RESULT_INDEX_BASE_IDX=3
regABM0_DC_ABM1_HG_RESULT_DATA=0x0ea0
regABM0_DC_ABM1_HG_RESULT_DATA_BASE_IDX=3
regABM0_DC_ABM1_BL_MASTER_LOCK=0x0ea1
regABM0_DC_ABM1_BL_MASTER_LOCK_BASE_IDX=3
regABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL=0x0ebb
regABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX=3
regABM1_BL1_PWM_USER_LEVEL=0x0ebc
regABM1_BL1_PWM_USER_LEVEL_BASE_IDX=3
regABM1_BL1_PWM_TARGET_ABM_LEVEL=0x0ebd
regABM1_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX=3
regABM1_BL1_PWM_CURRENT_ABM_LEVEL=0x0ebe
regABM1_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX=3
regABM1_BL1_PWM_FINAL_DUTY_CYCLE=0x0ebf
regABM1_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX=3
regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE=0x0ec0
regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX=3
regABM1_BL1_PWM_ABM_CNTL=0x0ec1
regABM1_BL1_PWM_ABM_CNTL_BASE_IDX=3
regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE=0x0ec2
regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX=3
regABM1_BL1_PWM_GRP2_REG_LOCK=0x0ec3
regABM1_BL1_PWM_GRP2_REG_LOCK_BASE_IDX=3
regABM1_DC_ABM1_CNTL=0x0ec4
regABM1_DC_ABM1_CNTL_BASE_IDX=3
regABM1_DC_ABM1_IPCSC_COEFF_SEL=0x0ec5
regABM1_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX=3
regABM1_DC_ABM1_ACE_PWL_CNTL=0x0ec6
regABM1_DC_ABM1_ACE_PWL_CNTL_BASE_IDX=3
regABM1_DC_ABM1_ACE_OFFSET_SLOPE_DATA=0x0ec7
regABM1_DC_ABM1_ACE_OFFSET_SLOPE_DATA_BASE_IDX=3
regABM1_DC_ABM1_ACE_THRES_DATA=0x0ec8
regABM1_DC_ABM1_ACE_THRES_DATA_BASE_IDX=3
regABM1_DC_ABM1_ACE_CNTL_MISC=0x0ec9
regABM1_DC_ABM1_ACE_CNTL_MISC_BASE_IDX=3
regABM1_DC_ABM1_HGLS_REG_READ_PROGRESS=0x0ecb
regABM1_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX=3
regABM1_DC_ABM1_HG_MISC_CTRL=0x0ecc
regABM1_DC_ABM1_HG_MISC_CTRL_BASE_IDX=3
regABM1_DC_ABM1_LS_SUM_OF_LUMA=0x0ecd
regABM1_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX=3
regABM1_DC_ABM1_LS_MIN_MAX_LUMA=0x0ece
regABM1_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX=3
regABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA=0x0ecf
regABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX=3
regABM1_DC_ABM1_LS_PIXEL_COUNT=0x0ed0
regABM1_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX=3
regABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES=0x0ed1
regABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX=3
regABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT=0x0ed2
regABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX=3
regABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT=0x0ed3
regABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX=3
regABM1_DC_ABM1_HG_SAMPLE_RATE=0x0ed4
regABM1_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX=3
regABM1_DC_ABM1_LS_SAMPLE_RATE=0x0ed5
regABM1_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG=0x0ed6
regABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG=0x0ed7
regABM1_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX=0x0ed8
regABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX=0x0ed9
regABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX=0x0eda
regABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX=0x0edb
regABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX=0x0edc
regABM1_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX=0x0edd
regABM1_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX=0x0ede
regABM1_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX_BASE_IDX=3
regABM1_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX=0x0edf
regABM1_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX_BASE_IDX=3
regABM1_DC_ABM1_HG_RESULT_INDEX=0x0ee0
regABM1_DC_ABM1_HG_RESULT_INDEX_BASE_IDX=3
regABM1_DC_ABM1_HG_RESULT_DATA=0x0ee1
regABM1_DC_ABM1_HG_RESULT_DATA_BASE_IDX=3
regABM1_DC_ABM1_BL_MASTER_LOCK=0x0ee2
regABM1_DC_ABM1_BL_MASTER_LOCK_BASE_IDX=3
regABM2_BL1_PWM_AMBIENT_LIGHT_LEVEL=0x0efc
regABM2_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX=3
regABM2_BL1_PWM_USER_LEVEL=0x0efd
regABM2_BL1_PWM_USER_LEVEL_BASE_IDX=3
regABM2_BL1_PWM_TARGET_ABM_LEVEL=0x0efe
regABM2_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX=3
regABM2_BL1_PWM_CURRENT_ABM_LEVEL=0x0eff
regABM2_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX=3
regABM2_BL1_PWM_FINAL_DUTY_CYCLE=0x0f00
regABM2_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX=3
regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE=0x0f01
regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX=3
regABM2_BL1_PWM_ABM_CNTL=0x0f02
regABM2_BL1_PWM_ABM_CNTL_BASE_IDX=3
regABM2_BL1_PWM_BL_UPDATE_SAMPLE_RATE=0x0f03
regABM2_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX=3
regABM2_BL1_PWM_GRP2_REG_LOCK=0x0f04
regABM2_BL1_PWM_GRP2_REG_LOCK_BASE_IDX=3
regABM2_DC_ABM1_CNTL=0x0f05
regABM2_DC_ABM1_CNTL_BASE_IDX=3
regABM2_DC_ABM1_IPCSC_COEFF_SEL=0x0f06
regABM2_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX=3
regABM2_DC_ABM1_ACE_PWL_CNTL=0x0f07
regABM2_DC_ABM1_ACE_PWL_CNTL_BASE_IDX=3
regABM2_DC_ABM1_ACE_OFFSET_SLOPE_DATA=0x0f08
regABM2_DC_ABM1_ACE_OFFSET_SLOPE_DATA_BASE_IDX=3
regABM2_DC_ABM1_ACE_THRES_DATA=0x0f09
regABM2_DC_ABM1_ACE_THRES_DATA_BASE_IDX=3
regABM2_DC_ABM1_ACE_CNTL_MISC=0x0f0a
regABM2_DC_ABM1_ACE_CNTL_MISC_BASE_IDX=3
regABM2_DC_ABM1_HGLS_REG_READ_PROGRESS=0x0f0c
regABM2_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX=3
regABM2_DC_ABM1_HG_MISC_CTRL=0x0f0d
regABM2_DC_ABM1_HG_MISC_CTRL_BASE_IDX=3
regABM2_DC_ABM1_LS_SUM_OF_LUMA=0x0f0e
regABM2_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX=3
regABM2_DC_ABM1_LS_MIN_MAX_LUMA=0x0f0f
regABM2_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX=3
regABM2_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA=0x0f10
regABM2_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX=3
regABM2_DC_ABM1_LS_PIXEL_COUNT=0x0f11
regABM2_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX=3
regABM2_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES=0x0f12
regABM2_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX=3
regABM2_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT=0x0f13
regABM2_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX=3
regABM2_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT=0x0f14
regABM2_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX=3
regABM2_DC_ABM1_HG_SAMPLE_RATE=0x0f15
regABM2_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX=3
regABM2_DC_ABM1_LS_SAMPLE_RATE=0x0f16
regABM2_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG=0x0f17
regABM2_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG=0x0f18
regABM2_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX=0x0f19
regABM2_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX=0x0f1a
regABM2_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX=0x0f1b
regABM2_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX=0x0f1c
regABM2_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX=0x0f1d
regABM2_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX=0x0f1e
regABM2_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX=0x0f1f
regABM2_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX_BASE_IDX=3
regABM2_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX=0x0f20
regABM2_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX_BASE_IDX=3
regABM2_DC_ABM1_HG_RESULT_INDEX=0x0f21
regABM2_DC_ABM1_HG_RESULT_INDEX_BASE_IDX=3
regABM2_DC_ABM1_HG_RESULT_DATA=0x0f22
regABM2_DC_ABM1_HG_RESULT_DATA_BASE_IDX=3
regABM2_DC_ABM1_BL_MASTER_LOCK=0x0f23
regABM2_DC_ABM1_BL_MASTER_LOCK_BASE_IDX=3
regABM3_BL1_PWM_AMBIENT_LIGHT_LEVEL=0x0f3d
regABM3_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX=3
regABM3_BL1_PWM_USER_LEVEL=0x0f3e
regABM3_BL1_PWM_USER_LEVEL_BASE_IDX=3
regABM3_BL1_PWM_TARGET_ABM_LEVEL=0x0f3f
regABM3_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX=3
regABM3_BL1_PWM_CURRENT_ABM_LEVEL=0x0f40
regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX=3
regABM3_BL1_PWM_FINAL_DUTY_CYCLE=0x0f41
regABM3_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX=3
regABM3_BL1_PWM_MINIMUM_DUTY_CYCLE=0x0f42
regABM3_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX=3
regABM3_BL1_PWM_ABM_CNTL=0x0f43
regABM3_BL1_PWM_ABM_CNTL_BASE_IDX=3
regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE=0x0f44
regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX=3
regABM3_BL1_PWM_GRP2_REG_LOCK=0x0f45
regABM3_BL1_PWM_GRP2_REG_LOCK_BASE_IDX=3
regABM3_DC_ABM1_CNTL=0x0f46
regABM3_DC_ABM1_CNTL_BASE_IDX=3
regABM3_DC_ABM1_IPCSC_COEFF_SEL=0x0f47
regABM3_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX=3
regABM3_DC_ABM1_ACE_PWL_CNTL=0x0f48
regABM3_DC_ABM1_ACE_PWL_CNTL_BASE_IDX=3
regABM3_DC_ABM1_ACE_OFFSET_SLOPE_DATA=0x0f49
regABM3_DC_ABM1_ACE_OFFSET_SLOPE_DATA_BASE_IDX=3
regABM3_DC_ABM1_ACE_THRES_DATA=0x0f4a
regABM3_DC_ABM1_ACE_THRES_DATA_BASE_IDX=3
regABM3_DC_ABM1_ACE_CNTL_MISC=0x0f4b
regABM3_DC_ABM1_ACE_CNTL_MISC_BASE_IDX=3
regABM3_DC_ABM1_HGLS_REG_READ_PROGRESS=0x0f4d
regABM3_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX=3
regABM3_DC_ABM1_HG_MISC_CTRL=0x0f4e
regABM3_DC_ABM1_HG_MISC_CTRL_BASE_IDX=3
regABM3_DC_ABM1_LS_SUM_OF_LUMA=0x0f4f
regABM3_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX=3
regABM3_DC_ABM1_LS_MIN_MAX_LUMA=0x0f50
regABM3_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX=3
regABM3_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA=0x0f51
regABM3_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX=3
regABM3_DC_ABM1_LS_PIXEL_COUNT=0x0f52
regABM3_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX=3
regABM3_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES=0x0f53
regABM3_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX=3
regABM3_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT=0x0f54
regABM3_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX=3
regABM3_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT=0x0f55
regABM3_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX=3
regABM3_DC_ABM1_HG_SAMPLE_RATE=0x0f56
regABM3_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX=3
regABM3_DC_ABM1_LS_SAMPLE_RATE=0x0f57
regABM3_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG=0x0f58
regABM3_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG=0x0f59
regABM3_DC_ABM1_HG_BIN_33_64_SHIFT_FLAG_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX=0x0f5a
regABM3_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX=0x0f5b
regABM3_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX=0x0f5c
regABM3_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX=0x0f5d
regABM3_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX=0x0f5e
regABM3_DC_ABM1_HG_BIN_33_40_SHIFT_INDEX_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX=0x0f5f
regABM3_DC_ABM1_HG_BIN_41_48_SHIFT_INDEX_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX=0x0f60
regABM3_DC_ABM1_HG_BIN_49_56_SHIFT_INDEX_BASE_IDX=3
regABM3_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX=0x0f61
regABM3_DC_ABM1_HG_BIN_57_64_SHIFT_INDEX_BASE_IDX=3
regABM3_DC_ABM1_HG_RESULT_INDEX=0x0f62
regABM3_DC_ABM1_HG_RESULT_INDEX_BASE_IDX=3
regABM3_DC_ABM1_HG_RESULT_DATA=0x0f63
regABM3_DC_ABM1_HG_RESULT_DATA_BASE_IDX=3
regABM3_DC_ABM1_BL_MASTER_LOCK=0x0f64
regABM3_DC_ABM1_BL_MASTER_LOCK_BASE_IDX=3
regDPG0_DPG_CONTROL=0x1854
regDPG0_DPG_CONTROL_BASE_IDX=2
regDPG0_DPG_RAMP_CONTROL=0x1855
regDPG0_DPG_RAMP_CONTROL_BASE_IDX=2
regDPG0_DPG_DIMENSIONS=0x1856
regDPG0_DPG_DIMENSIONS_BASE_IDX=2
regDPG0_DPG_COLOUR_R_CR=0x1857
regDPG0_DPG_COLOUR_R_CR_BASE_IDX=2
regDPG0_DPG_COLOUR_G_Y=0x1858
regDPG0_DPG_COLOUR_G_Y_BASE_IDX=2
regDPG0_DPG_COLOUR_B_CB=0x1859
regDPG0_DPG_COLOUR_B_CB_BASE_IDX=2
regDPG0_DPG_OFFSET_SEGMENT=0x185a
regDPG0_DPG_OFFSET_SEGMENT_BASE_IDX=2
regDPG0_DPG_STATUS=0x185b
regDPG0_DPG_STATUS_BASE_IDX=2
regFMT0_FMT_CLAMP_COMPONENT_R=0x183c
regFMT0_FMT_CLAMP_COMPONENT_R_BASE_IDX=2
regFMT0_FMT_CLAMP_COMPONENT_G=0x183d
regFMT0_FMT_CLAMP_COMPONENT_G_BASE_IDX=2
regFMT0_FMT_CLAMP_COMPONENT_B=0x183e
regFMT0_FMT_CLAMP_COMPONENT_B_BASE_IDX=2
regFMT0_FMT_DYNAMIC_EXP_CNTL=0x183f
regFMT0_FMT_DYNAMIC_EXP_CNTL_BASE_IDX=2
regFMT0_FMT_CONTROL=0x1840
regFMT0_FMT_CONTROL_BASE_IDX=2
regFMT0_FMT_BIT_DEPTH_CONTROL=0x1841
regFMT0_FMT_BIT_DEPTH_CONTROL_BASE_IDX=2
regFMT0_FMT_DITHER_RAND_R_SEED=0x1842
regFMT0_FMT_DITHER_RAND_R_SEED_BASE_IDX=2
regFMT0_FMT_DITHER_RAND_G_SEED=0x1843
regFMT0_FMT_DITHER_RAND_G_SEED_BASE_IDX=2
regFMT0_FMT_DITHER_RAND_B_SEED=0x1844
regFMT0_FMT_DITHER_RAND_B_SEED_BASE_IDX=2
regFMT0_FMT_CLAMP_CNTL=0x1845
regFMT0_FMT_CLAMP_CNTL_BASE_IDX=2
regFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL=0x1846
regFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX=2
regFMT0_FMT_MAP420_MEMORY_CONTROL=0x1847
regFMT0_FMT_MAP420_MEMORY_CONTROL_BASE_IDX=2
regFMT0_FMT_422_CONTROL=0x1849
regFMT0_FMT_422_CONTROL_BASE_IDX=2
regOPPBUF0_OPPBUF_CONTROL=0x1884
regOPPBUF0_OPPBUF_CONTROL_BASE_IDX=2
regOPPBUF0_OPPBUF_3D_PARAMETERS_0=0x1885
regOPPBUF0_OPPBUF_3D_PARAMETERS_0_BASE_IDX=2
regOPPBUF0_OPPBUF_3D_PARAMETERS_1=0x1886
regOPPBUF0_OPPBUF_3D_PARAMETERS_1_BASE_IDX=2
regOPPBUF0_OPPBUF_CONTROL1=0x1889
regOPPBUF0_OPPBUF_CONTROL1_BASE_IDX=2
regOPP_PIPE0_OPP_PIPE_CONTROL=0x188c
regOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX=2
regOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL=0x1891
regOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL_BASE_IDX=2
regOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK=0x1892
regOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK_BASE_IDX=2
regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0=0x1893
regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0_BASE_IDX=2
regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1=0x1894
regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1_BASE_IDX=2
regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2=0x1895
regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2_BASE_IDX=2
regDPG1_DPG_CONTROL=0x18ae
regDPG1_DPG_CONTROL_BASE_IDX=2
regDPG1_DPG_RAMP_CONTROL=0x18af
regDPG1_DPG_RAMP_CONTROL_BASE_IDX=2
regDPG1_DPG_DIMENSIONS=0x18b0
regDPG1_DPG_DIMENSIONS_BASE_IDX=2
regDPG1_DPG_COLOUR_R_CR=0x18b1
regDPG1_DPG_COLOUR_R_CR_BASE_IDX=2
regDPG1_DPG_COLOUR_G_Y=0x18b2
regDPG1_DPG_COLOUR_G_Y_BASE_IDX=2
regDPG1_DPG_COLOUR_B_CB=0x18b3
regDPG1_DPG_COLOUR_B_CB_BASE_IDX=2
regDPG1_DPG_OFFSET_SEGMENT=0x18b4
regDPG1_DPG_OFFSET_SEGMENT_BASE_IDX=2
regDPG1_DPG_STATUS=0x18b5
regDPG1_DPG_STATUS_BASE_IDX=2
regFMT1_FMT_CLAMP_COMPONENT_R=0x1896
regFMT1_FMT_CLAMP_COMPONENT_R_BASE_IDX=2
regFMT1_FMT_CLAMP_COMPONENT_G=0x1897
regFMT1_FMT_CLAMP_COMPONENT_G_BASE_IDX=2
regFMT1_FMT_CLAMP_COMPONENT_B=0x1898
regFMT1_FMT_CLAMP_COMPONENT_B_BASE_IDX=2
regFMT1_FMT_DYNAMIC_EXP_CNTL=0x1899
regFMT1_FMT_DYNAMIC_EXP_CNTL_BASE_IDX=2
regFMT1_FMT_CONTROL=0x189a
regFMT1_FMT_CONTROL_BASE_IDX=2
regFMT1_FMT_BIT_DEPTH_CONTROL=0x189b
regFMT1_FMT_BIT_DEPTH_CONTROL_BASE_IDX=2
regFMT1_FMT_DITHER_RAND_R_SEED=0x189c
regFMT1_FMT_DITHER_RAND_R_SEED_BASE_IDX=2
regFMT1_FMT_DITHER_RAND_G_SEED=0x189d
regFMT1_FMT_DITHER_RAND_G_SEED_BASE_IDX=2
regFMT1_FMT_DITHER_RAND_B_SEED=0x189e
regFMT1_FMT_DITHER_RAND_B_SEED_BASE_IDX=2
regFMT1_FMT_CLAMP_CNTL=0x189f
regFMT1_FMT_CLAMP_CNTL_BASE_IDX=2
regFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL=0x18a0
regFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX=2
regFMT1_FMT_MAP420_MEMORY_CONTROL=0x18a1
regFMT1_FMT_MAP420_MEMORY_CONTROL_BASE_IDX=2
regFMT1_FMT_422_CONTROL=0x18a3
regFMT1_FMT_422_CONTROL_BASE_IDX=2
regOPPBUF1_OPPBUF_CONTROL=0x18de
regOPPBUF1_OPPBUF_CONTROL_BASE_IDX=2
regOPPBUF1_OPPBUF_3D_PARAMETERS_0=0x18df
regOPPBUF1_OPPBUF_3D_PARAMETERS_0_BASE_IDX=2
regOPPBUF1_OPPBUF_3D_PARAMETERS_1=0x18e0
regOPPBUF1_OPPBUF_3D_PARAMETERS_1_BASE_IDX=2
regOPPBUF1_OPPBUF_CONTROL1=0x18e3
regOPPBUF1_OPPBUF_CONTROL1_BASE_IDX=2
regOPP_PIPE1_OPP_PIPE_CONTROL=0x18e6
regOPP_PIPE1_OPP_PIPE_CONTROL_BASE_IDX=2
regOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL=0x18eb
regOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL_BASE_IDX=2
regOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK=0x18ec
regOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK_BASE_IDX=2
regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0=0x18ed
regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0_BASE_IDX=2
regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1=0x18ee
regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1_BASE_IDX=2
regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2=0x18ef
regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2_BASE_IDX=2
regDPG2_DPG_CONTROL=0x1908
regDPG2_DPG_CONTROL_BASE_IDX=2
regDPG2_DPG_RAMP_CONTROL=0x1909
regDPG2_DPG_RAMP_CONTROL_BASE_IDX=2
regDPG2_DPG_DIMENSIONS=0x190a
regDPG2_DPG_DIMENSIONS_BASE_IDX=2
regDPG2_DPG_COLOUR_R_CR=0x190b
regDPG2_DPG_COLOUR_R_CR_BASE_IDX=2
regDPG2_DPG_COLOUR_G_Y=0x190c
regDPG2_DPG_COLOUR_G_Y_BASE_IDX=2
regDPG2_DPG_COLOUR_B_CB=0x190d
regDPG2_DPG_COLOUR_B_CB_BASE_IDX=2
regDPG2_DPG_OFFSET_SEGMENT=0x190e
regDPG2_DPG_OFFSET_SEGMENT_BASE_IDX=2
regDPG2_DPG_STATUS=0x190f
regDPG2_DPG_STATUS_BASE_IDX=2
regFMT2_FMT_CLAMP_COMPONENT_R=0x18f0
regFMT2_FMT_CLAMP_COMPONENT_R_BASE_IDX=2
regFMT2_FMT_CLAMP_COMPONENT_G=0x18f1
regFMT2_FMT_CLAMP_COMPONENT_G_BASE_IDX=2
regFMT2_FMT_CLAMP_COMPONENT_B=0x18f2
regFMT2_FMT_CLAMP_COMPONENT_B_BASE_IDX=2
regFMT2_FMT_DYNAMIC_EXP_CNTL=0x18f3
regFMT2_FMT_DYNAMIC_EXP_CNTL_BASE_IDX=2
regFMT2_FMT_CONTROL=0x18f4
regFMT2_FMT_CONTROL_BASE_IDX=2
regFMT2_FMT_BIT_DEPTH_CONTROL=0x18f5
regFMT2_FMT_BIT_DEPTH_CONTROL_BASE_IDX=2
regFMT2_FMT_DITHER_RAND_R_SEED=0x18f6
regFMT2_FMT_DITHER_RAND_R_SEED_BASE_IDX=2
regFMT2_FMT_DITHER_RAND_G_SEED=0x18f7
regFMT2_FMT_DITHER_RAND_G_SEED_BASE_IDX=2
regFMT2_FMT_DITHER_RAND_B_SEED=0x18f8
regFMT2_FMT_DITHER_RAND_B_SEED_BASE_IDX=2
regFMT2_FMT_CLAMP_CNTL=0x18f9
regFMT2_FMT_CLAMP_CNTL_BASE_IDX=2
regFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL=0x18fa
regFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX=2
regFMT2_FMT_MAP420_MEMORY_CONTROL=0x18fb
regFMT2_FMT_MAP420_MEMORY_CONTROL_BASE_IDX=2
regFMT2_FMT_422_CONTROL=0x18fd
regFMT2_FMT_422_CONTROL_BASE_IDX=2
regOPPBUF2_OPPBUF_CONTROL=0x1938
regOPPBUF2_OPPBUF_CONTROL_BASE_IDX=2
regOPPBUF2_OPPBUF_3D_PARAMETERS_0=0x1939
regOPPBUF2_OPPBUF_3D_PARAMETERS_0_BASE_IDX=2
regOPPBUF2_OPPBUF_3D_PARAMETERS_1=0x193a
regOPPBUF2_OPPBUF_3D_PARAMETERS_1_BASE_IDX=2
regOPPBUF2_OPPBUF_CONTROL1=0x193d
regOPPBUF2_OPPBUF_CONTROL1_BASE_IDX=2
regOPP_PIPE2_OPP_PIPE_CONTROL=0x1940
regOPP_PIPE2_OPP_PIPE_CONTROL_BASE_IDX=2
regOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL=0x1945
regOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL_BASE_IDX=2
regOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK=0x1946
regOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK_BASE_IDX=2
regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0=0x1947
regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0_BASE_IDX=2
regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1=0x1948
regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1_BASE_IDX=2
regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2=0x1949
regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2_BASE_IDX=2
regDPG3_DPG_CONTROL=0x1962
regDPG3_DPG_CONTROL_BASE_IDX=2
regDPG3_DPG_RAMP_CONTROL=0x1963
regDPG3_DPG_RAMP_CONTROL_BASE_IDX=2
regDPG3_DPG_DIMENSIONS=0x1964
regDPG3_DPG_DIMENSIONS_BASE_IDX=2
regDPG3_DPG_COLOUR_R_CR=0x1965
regDPG3_DPG_COLOUR_R_CR_BASE_IDX=2
regDPG3_DPG_COLOUR_G_Y=0x1966
regDPG3_DPG_COLOUR_G_Y_BASE_IDX=2
regDPG3_DPG_COLOUR_B_CB=0x1967
regDPG3_DPG_COLOUR_B_CB_BASE_IDX=2
regDPG3_DPG_OFFSET_SEGMENT=0x1968
regDPG3_DPG_OFFSET_SEGMENT_BASE_IDX=2
regDPG3_DPG_STATUS=0x1969
regDPG3_DPG_STATUS_BASE_IDX=2
regFMT3_FMT_CLAMP_COMPONENT_R=0x194a
regFMT3_FMT_CLAMP_COMPONENT_R_BASE_IDX=2
regFMT3_FMT_CLAMP_COMPONENT_G=0x194b
regFMT3_FMT_CLAMP_COMPONENT_G_BASE_IDX=2
regFMT3_FMT_CLAMP_COMPONENT_B=0x194c
regFMT3_FMT_CLAMP_COMPONENT_B_BASE_IDX=2
regFMT3_FMT_DYNAMIC_EXP_CNTL=0x194d
regFMT3_FMT_DYNAMIC_EXP_CNTL_BASE_IDX=2
regFMT3_FMT_CONTROL=0x194e
regFMT3_FMT_CONTROL_BASE_IDX=2
regFMT3_FMT_BIT_DEPTH_CONTROL=0x194f
regFMT3_FMT_BIT_DEPTH_CONTROL_BASE_IDX=2
regFMT3_FMT_DITHER_RAND_R_SEED=0x1950
regFMT3_FMT_DITHER_RAND_R_SEED_BASE_IDX=2
regFMT3_FMT_DITHER_RAND_G_SEED=0x1951
regFMT3_FMT_DITHER_RAND_G_SEED_BASE_IDX=2
regFMT3_FMT_DITHER_RAND_B_SEED=0x1952
regFMT3_FMT_DITHER_RAND_B_SEED_BASE_IDX=2
regFMT3_FMT_CLAMP_CNTL=0x1953
regFMT3_FMT_CLAMP_CNTL_BASE_IDX=2
regFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL=0x1954
regFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX=2
regFMT3_FMT_MAP420_MEMORY_CONTROL=0x1955
regFMT3_FMT_MAP420_MEMORY_CONTROL_BASE_IDX=2
regFMT3_FMT_422_CONTROL=0x1957
regFMT3_FMT_422_CONTROL_BASE_IDX=2
regOPPBUF3_OPPBUF_CONTROL=0x1992
regOPPBUF3_OPPBUF_CONTROL_BASE_IDX=2
regOPPBUF3_OPPBUF_3D_PARAMETERS_0=0x1993
regOPPBUF3_OPPBUF_3D_PARAMETERS_0_BASE_IDX=2
regOPPBUF3_OPPBUF_3D_PARAMETERS_1=0x1994
regOPPBUF3_OPPBUF_3D_PARAMETERS_1_BASE_IDX=2
regOPPBUF3_OPPBUF_CONTROL1=0x1997
regOPPBUF3_OPPBUF_CONTROL1_BASE_IDX=2
regOPP_PIPE3_OPP_PIPE_CONTROL=0x199a
regOPP_PIPE3_OPP_PIPE_CONTROL_BASE_IDX=2
regOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL=0x199f
regOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL_BASE_IDX=2
regOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK=0x19a0
regOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK_BASE_IDX=2
regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0=0x19a1
regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0_BASE_IDX=2
regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1=0x19a2
regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1_BASE_IDX=2
regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2=0x19a3
regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2_BASE_IDX=2
regDSCRM0_DSCRM_DSC_FORWARD_CONFIG=0x1a64
regDSCRM0_DSCRM_DSC_FORWARD_CONFIG_BASE_IDX=2
regDSCRM1_DSCRM_DSC_FORWARD_CONFIG=0x1a65
regDSCRM1_DSCRM_DSC_FORWARD_CONFIG_BASE_IDX=2
regDSCRM2_DSCRM_DSC_FORWARD_CONFIG=0x1a66
regDSCRM2_DSCRM_DSC_FORWARD_CONFIG_BASE_IDX=2
regDSCRM3_DSCRM_DSC_FORWARD_CONFIG=0x1a67
regDSCRM3_DSCRM_DSC_FORWARD_CONFIG_BASE_IDX=2
regOPP_TOP_CLK_CONTROL=0x1a5e
regOPP_TOP_CLK_CONTROL_BASE_IDX=2
regOPP_ABM_CONTROL=0x1a60
regOPP_ABM_CONTROL_BASE_IDX=2
regODM0_OPTC_INPUT_GLOBAL_CONTROL=0x1aca
regODM0_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX=2
regODM0_OPTC_DATA_SOURCE_SELECT=0x1acb
regODM0_OPTC_DATA_SOURCE_SELECT_BASE_IDX=2
regODM0_OPTC_DATA_FORMAT_CONTROL=0x1acc
regODM0_OPTC_DATA_FORMAT_CONTROL_BASE_IDX=2
regODM0_OPTC_BYTES_PER_PIXEL=0x1acd
regODM0_OPTC_BYTES_PER_PIXEL_BASE_IDX=2
regODM0_OPTC_WIDTH_CONTROL=0x1ace
regODM0_OPTC_WIDTH_CONTROL_BASE_IDX=2
regODM0_OPTC_WIDTH_CONTROL2=0x1acf
regODM0_OPTC_WIDTH_CONTROL2_BASE_IDX=2
regODM0_OPTC_INPUT_CLOCK_CONTROL=0x1ad0
regODM0_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX=2
regODM0_OPTC_MEMORY_CONFIG=0x1ad1
regODM0_OPTC_MEMORY_CONFIG_BASE_IDX=2
regODM0_OPTC_INPUT_SPARE_REGISTER=0x1ad2
regODM0_OPTC_INPUT_SPARE_REGISTER_BASE_IDX=2
regODM1_OPTC_INPUT_GLOBAL_CONTROL=0x1ada
regODM1_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX=2
regODM1_OPTC_DATA_SOURCE_SELECT=0x1adb
regODM1_OPTC_DATA_SOURCE_SELECT_BASE_IDX=2
regODM1_OPTC_DATA_FORMAT_CONTROL=0x1adc
regODM1_OPTC_DATA_FORMAT_CONTROL_BASE_IDX=2
regODM1_OPTC_BYTES_PER_PIXEL=0x1add
regODM1_OPTC_BYTES_PER_PIXEL_BASE_IDX=2
regODM1_OPTC_WIDTH_CONTROL=0x1ade
regODM1_OPTC_WIDTH_CONTROL_BASE_IDX=2
regODM1_OPTC_WIDTH_CONTROL2=0x1adf
regODM1_OPTC_WIDTH_CONTROL2_BASE_IDX=2
regODM1_OPTC_INPUT_CLOCK_CONTROL=0x1ae0
regODM1_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX=2
regODM1_OPTC_MEMORY_CONFIG=0x1ae1
regODM1_OPTC_MEMORY_CONFIG_BASE_IDX=2
regODM1_OPTC_INPUT_SPARE_REGISTER=0x1ae2
regODM1_OPTC_INPUT_SPARE_REGISTER_BASE_IDX=2
regODM2_OPTC_INPUT_GLOBAL_CONTROL=0x1aea
regODM2_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX=2
regODM2_OPTC_DATA_SOURCE_SELECT=0x1aeb
regODM2_OPTC_DATA_SOURCE_SELECT_BASE_IDX=2
regODM2_OPTC_DATA_FORMAT_CONTROL=0x1aec
regODM2_OPTC_DATA_FORMAT_CONTROL_BASE_IDX=2
regODM2_OPTC_BYTES_PER_PIXEL=0x1aed
regODM2_OPTC_BYTES_PER_PIXEL_BASE_IDX=2
regODM2_OPTC_WIDTH_CONTROL=0x1aee
regODM2_OPTC_WIDTH_CONTROL_BASE_IDX=2
regODM2_OPTC_WIDTH_CONTROL2=0x1aef
regODM2_OPTC_WIDTH_CONTROL2_BASE_IDX=2
regODM2_OPTC_INPUT_CLOCK_CONTROL=0x1af0
regODM2_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX=2
regODM2_OPTC_MEMORY_CONFIG=0x1af1
regODM2_OPTC_MEMORY_CONFIG_BASE_IDX=2
regODM2_OPTC_INPUT_SPARE_REGISTER=0x1af2
regODM2_OPTC_INPUT_SPARE_REGISTER_BASE_IDX=2
regODM3_OPTC_INPUT_GLOBAL_CONTROL=0x1afa
regODM3_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX=2
regODM3_OPTC_DATA_SOURCE_SELECT=0x1afb
regODM3_OPTC_DATA_SOURCE_SELECT_BASE_IDX=2
regODM3_OPTC_DATA_FORMAT_CONTROL=0x1afc
regODM3_OPTC_DATA_FORMAT_CONTROL_BASE_IDX=2
regODM3_OPTC_BYTES_PER_PIXEL=0x1afd
regODM3_OPTC_BYTES_PER_PIXEL_BASE_IDX=2
regODM3_OPTC_WIDTH_CONTROL=0x1afe
regODM3_OPTC_WIDTH_CONTROL_BASE_IDX=2
regODM3_OPTC_WIDTH_CONTROL2=0x1aff
regODM3_OPTC_WIDTH_CONTROL2_BASE_IDX=2
regODM3_OPTC_INPUT_CLOCK_CONTROL=0x1b00
regODM3_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX=2
regODM3_OPTC_MEMORY_CONFIG=0x1b01
regODM3_OPTC_MEMORY_CONFIG_BASE_IDX=2
regODM3_OPTC_INPUT_SPARE_REGISTER=0x1b02
regODM3_OPTC_INPUT_SPARE_REGISTER_BASE_IDX=2
regOTG0_OTG_H_TOTAL=0x1b2a
regOTG0_OTG_H_TOTAL_BASE_IDX=2
regOTG0_OTG_H_BLANK_START_END=0x1b2b
regOTG0_OTG_H_BLANK_START_END_BASE_IDX=2
regOTG0_OTG_H_SYNC_A=0x1b2c
regOTG0_OTG_H_SYNC_A_BASE_IDX=2
regOTG0_OTG_H_SYNC_A_CNTL=0x1b2d
regOTG0_OTG_H_SYNC_A_CNTL_BASE_IDX=2
regOTG0_OTG_H_TIMING_CNTL=0x1b2e
regOTG0_OTG_H_TIMING_CNTL_BASE_IDX=2
regOTG0_OTG_V_TOTAL=0x1b2f
regOTG0_OTG_V_TOTAL_BASE_IDX=2
regOTG0_OTG_V_TOTAL_MIN=0x1b30
regOTG0_OTG_V_TOTAL_MIN_BASE_IDX=2
regOTG0_OTG_V_TOTAL_MAX=0x1b31
regOTG0_OTG_V_TOTAL_MAX_BASE_IDX=2
regOTG0_OTG_V_TOTAL_MID=0x1b32
regOTG0_OTG_V_TOTAL_MID_BASE_IDX=2
regOTG0_OTG_V_TOTAL_CONTROL=0x1b33
regOTG0_OTG_V_TOTAL_CONTROL_BASE_IDX=2
regOTG0_OTG_V_COUNT_STOP_CONTROL=0x1b34
regOTG0_OTG_V_COUNT_STOP_CONTROL_BASE_IDX=2
regOTG0_OTG_V_COUNT_STOP_CONTROL2=0x1b35
regOTG0_OTG_V_COUNT_STOP_CONTROL2_BASE_IDX=2
regOTG0_OTG_V_TOTAL_INT_STATUS=0x1b36
regOTG0_OTG_V_TOTAL_INT_STATUS_BASE_IDX=2
regOTG0_OTG_VSYNC_NOM_INT_STATUS=0x1b37
regOTG0_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX=2
regOTG0_OTG_V_BLANK_START_END=0x1b38
regOTG0_OTG_V_BLANK_START_END_BASE_IDX=2
regOTG0_OTG_V_SYNC_A=0x1b39
regOTG0_OTG_V_SYNC_A_BASE_IDX=2
regOTG0_OTG_V_SYNC_A_CNTL=0x1b3a
regOTG0_OTG_V_SYNC_A_CNTL_BASE_IDX=2
regOTG0_OTG_TRIGA_CNTL=0x1b3b
regOTG0_OTG_TRIGA_CNTL_BASE_IDX=2
regOTG0_OTG_TRIGA_MANUAL_TRIG=0x1b3c
regOTG0_OTG_TRIGA_MANUAL_TRIG_BASE_IDX=2
regOTG0_OTG_TRIGB_CNTL=0x1b3d
regOTG0_OTG_TRIGB_CNTL_BASE_IDX=2
regOTG0_OTG_TRIGB_MANUAL_TRIG=0x1b3e
regOTG0_OTG_TRIGB_MANUAL_TRIG_BASE_IDX=2
regOTG0_OTG_FORCE_COUNT_NOW_CNTL=0x1b3f
regOTG0_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX=2
regOTG0_OTG_FLOW_CONTROL=0x1b40
regOTG0_OTG_FLOW_CONTROL_BASE_IDX=2
regOTG0_OTG_STEREO_FORCE_NEXT_EYE=0x1b41
regOTG0_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX=2
regOTG0_OTG_CONTROL=0x1b43
regOTG0_OTG_CONTROL_BASE_IDX=2
regOTG0_OTG_DLPC_CONTROL=0x1b44
regOTG0_OTG_DLPC_CONTROL_BASE_IDX=2
regOTG0_OTG_INTERLACE_CONTROL=0x1b45
regOTG0_OTG_INTERLACE_CONTROL_BASE_IDX=2
regOTG0_OTG_INTERLACE_STATUS=0x1b46
regOTG0_OTG_INTERLACE_STATUS_BASE_IDX=2
regOTG0_OTG_PIXEL_DATA_READBACK0=0x1b47
regOTG0_OTG_PIXEL_DATA_READBACK0_BASE_IDX=2
regOTG0_OTG_PIXEL_DATA_READBACK1=0x1b48
regOTG0_OTG_PIXEL_DATA_READBACK1_BASE_IDX=2
regOTG0_OTG_STATUS=0x1b49
regOTG0_OTG_STATUS_BASE_IDX=2
regOTG0_OTG_STATUS_POSITION=0x1b4a
regOTG0_OTG_STATUS_POSITION_BASE_IDX=2
regOTG0_OTG_LONG_VBLANK_STATUS=0x1b4b
regOTG0_OTG_LONG_VBLANK_STATUS_BASE_IDX=2
regOTG0_OTG_NOM_VERT_POSITION=0x1b4c
regOTG0_OTG_NOM_VERT_POSITION_BASE_IDX=2
regOTG0_OTG_STATUS_FRAME_COUNT=0x1b4d
regOTG0_OTG_STATUS_FRAME_COUNT_BASE_IDX=2
regOTG0_OTG_STATUS_VF_COUNT=0x1b4e
regOTG0_OTG_STATUS_VF_COUNT_BASE_IDX=2
regOTG0_OTG_STATUS_HV_COUNT=0x1b4f
regOTG0_OTG_STATUS_HV_COUNT_BASE_IDX=2
regOTG0_OTG_COUNT_CONTROL=0x1b50
regOTG0_OTG_COUNT_CONTROL_BASE_IDX=2
regOTG0_OTG_COUNT_RESET=0x1b51
regOTG0_OTG_COUNT_RESET_BASE_IDX=2
regOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE=0x1b52
regOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX=2
regOTG0_OTG_VERT_SYNC_CONTROL=0x1b53
regOTG0_OTG_VERT_SYNC_CONTROL_BASE_IDX=2
regOTG0_OTG_STEREO_STATUS=0x1b54
regOTG0_OTG_STEREO_STATUS_BASE_IDX=2
regOTG0_OTG_STEREO_CONTROL=0x1b55
regOTG0_OTG_STEREO_CONTROL_BASE_IDX=2
regOTG0_OTG_SNAPSHOT_STATUS=0x1b56
regOTG0_OTG_SNAPSHOT_STATUS_BASE_IDX=2
regOTG0_OTG_SNAPSHOT_CONTROL=0x1b57
regOTG0_OTG_SNAPSHOT_CONTROL_BASE_IDX=2
regOTG0_OTG_SNAPSHOT_POSITION=0x1b58
regOTG0_OTG_SNAPSHOT_POSITION_BASE_IDX=2
regOTG0_OTG_SNAPSHOT_FRAME=0x1b59
regOTG0_OTG_SNAPSHOT_FRAME_BASE_IDX=2
regOTG0_OTG_INTERRUPT_CONTROL=0x1b5a
regOTG0_OTG_INTERRUPT_CONTROL_BASE_IDX=2
regOTG0_OTG_UPDATE_LOCK=0x1b5b
regOTG0_OTG_UPDATE_LOCK_BASE_IDX=2
regOTG0_OTG_DOUBLE_BUFFER_CONTROL=0x1b5c
regOTG0_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regOTG0_OTG_MASTER_EN=0x1b5d
regOTG0_OTG_MASTER_EN_BASE_IDX=2
regOTG0_OTG_VERTICAL_INTERRUPT0_POSITION=0x1b5f
regOTG0_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX=2
regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL=0x1b60
regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX=2
regOTG0_OTG_VERTICAL_INTERRUPT1_POSITION=0x1b61
regOTG0_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX=2
regOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL=0x1b62
regOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX=2
regOTG0_OTG_VERTICAL_INTERRUPT2_POSITION=0x1b63
regOTG0_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX=2
regOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL=0x1b64
regOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX=2
regOTG0_OTG_CRC_CNTL=0x1b65
regOTG0_OTG_CRC_CNTL_BASE_IDX=2
regOTG0_OTG_CRC0_WINDOWA_X_CONTROL=0x1b66
regOTG0_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX=2
regOTG0_OTG_CRC0_WINDOWA_Y_CONTROL=0x1b67
regOTG0_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX=2
regOTG0_OTG_CRC0_WINDOWB_X_CONTROL=0x1b68
regOTG0_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX=2
regOTG0_OTG_CRC0_WINDOWB_Y_CONTROL=0x1b69
regOTG0_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX=2
regOTG0_OTG_CRC0_DATA_RG=0x1b6a
regOTG0_OTG_CRC0_DATA_RG_BASE_IDX=2
regOTG0_OTG_CRC0_DATA_B=0x1b6b
regOTG0_OTG_CRC0_DATA_B_BASE_IDX=2
regOTG0_OTG_CRC1_WINDOWA_X_CONTROL=0x1b6c
regOTG0_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX=2
regOTG0_OTG_CRC1_WINDOWA_Y_CONTROL=0x1b6d
regOTG0_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX=2
regOTG0_OTG_CRC1_WINDOWB_X_CONTROL=0x1b6e
regOTG0_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX=2
regOTG0_OTG_CRC1_WINDOWB_Y_CONTROL=0x1b6f
regOTG0_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX=2
regOTG0_OTG_CRC1_DATA_RG=0x1b70
regOTG0_OTG_CRC1_DATA_RG_BASE_IDX=2
regOTG0_OTG_CRC1_DATA_B=0x1b71
regOTG0_OTG_CRC1_DATA_B_BASE_IDX=2
regOTG0_OTG_CRC2_DATA_RG=0x1b72
regOTG0_OTG_CRC2_DATA_RG_BASE_IDX=2
regOTG0_OTG_CRC2_DATA_B=0x1b73
regOTG0_OTG_CRC2_DATA_B_BASE_IDX=2
regOTG0_OTG_CRC3_DATA_RG=0x1b74
regOTG0_OTG_CRC3_DATA_RG_BASE_IDX=2
regOTG0_OTG_CRC3_DATA_B=0x1b75
regOTG0_OTG_CRC3_DATA_B_BASE_IDX=2
regOTG0_OTG_CRC_SIG_RED_GREEN_MASK=0x1b76
regOTG0_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX=2
regOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK=0x1b77
regOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX=2
regOTG0_OTG_CRC0_WINDOWA_X_CONTROL_READBACK=0x1b78
regOTG0_OTG_CRC0_WINDOWA_X_CONTROL_READBACK_BASE_IDX=2
regOTG0_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK=0x1b79
regOTG0_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK_BASE_IDX=2
regOTG0_OTG_CRC0_WINDOWB_X_CONTROL_READBACK=0x1b7a
regOTG0_OTG_CRC0_WINDOWB_X_CONTROL_READBACK_BASE_IDX=2
regOTG0_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK=0x1b7b
regOTG0_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK_BASE_IDX=2
regOTG0_OTG_CRC1_WINDOWA_X_CONTROL_READBACK=0x1b7c
regOTG0_OTG_CRC1_WINDOWA_X_CONTROL_READBACK_BASE_IDX=2
regOTG0_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK=0x1b7d
regOTG0_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK_BASE_IDX=2
regOTG0_OTG_CRC1_WINDOWB_X_CONTROL_READBACK=0x1b7e
regOTG0_OTG_CRC1_WINDOWB_X_CONTROL_READBACK_BASE_IDX=2
regOTG0_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK=0x1b7f
regOTG0_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK_BASE_IDX=2
regOTG0_OTG_STATIC_SCREEN_CONTROL=0x1b80
regOTG0_OTG_STATIC_SCREEN_CONTROL_BASE_IDX=2
regOTG0_OTG_3D_STRUCTURE_CONTROL=0x1b81
regOTG0_OTG_3D_STRUCTURE_CONTROL_BASE_IDX=2
regOTG0_OTG_GSL_VSYNC_GAP=0x1b82
regOTG0_OTG_GSL_VSYNC_GAP_BASE_IDX=2
regOTG0_OTG_MASTER_UPDATE_MODE=0x1b83
regOTG0_OTG_MASTER_UPDATE_MODE_BASE_IDX=2
regOTG0_OTG_CLOCK_CONTROL=0x1b84
regOTG0_OTG_CLOCK_CONTROL_BASE_IDX=2
regOTG0_OTG_VSTARTUP_PARAM=0x1b85
regOTG0_OTG_VSTARTUP_PARAM_BASE_IDX=2
regOTG0_OTG_VUPDATE_PARAM=0x1b86
regOTG0_OTG_VUPDATE_PARAM_BASE_IDX=2
regOTG0_OTG_VREADY_PARAM=0x1b87
regOTG0_OTG_VREADY_PARAM_BASE_IDX=2
regOTG0_OTG_GLOBAL_SYNC_STATUS=0x1b88
regOTG0_OTG_GLOBAL_SYNC_STATUS_BASE_IDX=2
regOTG0_OTG_MASTER_UPDATE_LOCK=0x1b89
regOTG0_OTG_MASTER_UPDATE_LOCK_BASE_IDX=2
regOTG0_OTG_GSL_CONTROL=0x1b8a
regOTG0_OTG_GSL_CONTROL_BASE_IDX=2
regOTG0_OTG_GSL_WINDOW_X=0x1b8b
regOTG0_OTG_GSL_WINDOW_X_BASE_IDX=2
regOTG0_OTG_GSL_WINDOW_Y=0x1b8c
regOTG0_OTG_GSL_WINDOW_Y_BASE_IDX=2
regOTG0_OTG_VUPDATE_KEEPOUT=0x1b8d
regOTG0_OTG_VUPDATE_KEEPOUT_BASE_IDX=2
regOTG0_OTG_GLOBAL_CONTROL0=0x1b8e
regOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX=2
regOTG0_OTG_GLOBAL_CONTROL1=0x1b8f
regOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX=2
regOTG0_OTG_GLOBAL_CONTROL2=0x1b90
regOTG0_OTG_GLOBAL_CONTROL2_BASE_IDX=2
regOTG0_OTG_GLOBAL_CONTROL3=0x1b91
regOTG0_OTG_GLOBAL_CONTROL3_BASE_IDX=2
regOTG0_OTG_GLOBAL_CONTROL4=0x1b92
regOTG0_OTG_GLOBAL_CONTROL4_BASE_IDX=2
regOTG0_OTG_TRIG_MANUAL_CONTROL=0x1b93
regOTG0_OTG_TRIG_MANUAL_CONTROL_BASE_IDX=2
regOTG0_OTG_MANUAL_FLOW_CONTROL=0x1b94
regOTG0_OTG_MANUAL_FLOW_CONTROL_BASE_IDX=2
regOTG0_OTG_DRR_TIMING_INT_STATUS=0x1b95
regOTG0_OTG_DRR_TIMING_INT_STATUS_BASE_IDX=2
regOTG0_OTG_DRR_V_TOTAL_REACH_RANGE=0x1b96
regOTG0_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX=2
regOTG0_OTG_DRR_V_TOTAL_CHANGE=0x1b97
regOTG0_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX=2
regOTG0_OTG_DRR_TRIGGER_WINDOW=0x1b98
regOTG0_OTG_DRR_TRIGGER_WINDOW_BASE_IDX=2
regOTG0_OTG_DRR_CONTROL=0x1b99
regOTG0_OTG_DRR_CONTROL_BASE_IDX=2
regOTG0_OTG_DRR_CONTOL2=0x1b9a
regOTG0_OTG_DRR_CONTOL2_BASE_IDX=2
regOTG0_OTG_M_CONST_DTO0=0x1b9b
regOTG0_OTG_M_CONST_DTO0_BASE_IDX=2
regOTG0_OTG_M_CONST_DTO1=0x1b9c
regOTG0_OTG_M_CONST_DTO1_BASE_IDX=2
regOTG0_OTG_REQUEST_CONTROL=0x1b9d
regOTG0_OTG_REQUEST_CONTROL_BASE_IDX=2
regOTG0_OTG_PIPE_UPDATE_STATUS=0x1b9e
regOTG0_OTG_PIPE_UPDATE_STATUS_BASE_IDX=2
regOTG0_OTG_PSTATE_REGISTER=0x1b9f
regOTG0_OTG_PSTATE_REGISTER_BASE_IDX=2
regOTG0_OTG_SPARE_REGISTER=0x1ba1
regOTG0_OTG_SPARE_REGISTER_BASE_IDX=2
regOTG1_OTG_H_TOTAL=0x1baa
regOTG1_OTG_H_TOTAL_BASE_IDX=2
regOTG1_OTG_H_BLANK_START_END=0x1bab
regOTG1_OTG_H_BLANK_START_END_BASE_IDX=2
regOTG1_OTG_H_SYNC_A=0x1bac
regOTG1_OTG_H_SYNC_A_BASE_IDX=2
regOTG1_OTG_H_SYNC_A_CNTL=0x1bad
regOTG1_OTG_H_SYNC_A_CNTL_BASE_IDX=2
regOTG1_OTG_H_TIMING_CNTL=0x1bae
regOTG1_OTG_H_TIMING_CNTL_BASE_IDX=2
regOTG1_OTG_V_TOTAL=0x1baf
regOTG1_OTG_V_TOTAL_BASE_IDX=2
regOTG1_OTG_V_TOTAL_MIN=0x1bb0
regOTG1_OTG_V_TOTAL_MIN_BASE_IDX=2
regOTG1_OTG_V_TOTAL_MAX=0x1bb1
regOTG1_OTG_V_TOTAL_MAX_BASE_IDX=2
regOTG1_OTG_V_TOTAL_MID=0x1bb2
regOTG1_OTG_V_TOTAL_MID_BASE_IDX=2
regOTG1_OTG_V_TOTAL_CONTROL=0x1bb3
regOTG1_OTG_V_TOTAL_CONTROL_BASE_IDX=2
regOTG1_OTG_V_COUNT_STOP_CONTROL=0x1bb4
regOTG1_OTG_V_COUNT_STOP_CONTROL_BASE_IDX=2
regOTG1_OTG_V_COUNT_STOP_CONTROL2=0x1bb5
regOTG1_OTG_V_COUNT_STOP_CONTROL2_BASE_IDX=2
regOTG1_OTG_V_TOTAL_INT_STATUS=0x1bb6
regOTG1_OTG_V_TOTAL_INT_STATUS_BASE_IDX=2
regOTG1_OTG_VSYNC_NOM_INT_STATUS=0x1bb7
regOTG1_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX=2
regOTG1_OTG_V_BLANK_START_END=0x1bb8
regOTG1_OTG_V_BLANK_START_END_BASE_IDX=2
regOTG1_OTG_V_SYNC_A=0x1bb9
regOTG1_OTG_V_SYNC_A_BASE_IDX=2
regOTG1_OTG_V_SYNC_A_CNTL=0x1bba
regOTG1_OTG_V_SYNC_A_CNTL_BASE_IDX=2
regOTG1_OTG_TRIGA_CNTL=0x1bbb
regOTG1_OTG_TRIGA_CNTL_BASE_IDX=2
regOTG1_OTG_TRIGA_MANUAL_TRIG=0x1bbc
regOTG1_OTG_TRIGA_MANUAL_TRIG_BASE_IDX=2
regOTG1_OTG_TRIGB_CNTL=0x1bbd
regOTG1_OTG_TRIGB_CNTL_BASE_IDX=2
regOTG1_OTG_TRIGB_MANUAL_TRIG=0x1bbe
regOTG1_OTG_TRIGB_MANUAL_TRIG_BASE_IDX=2
regOTG1_OTG_FORCE_COUNT_NOW_CNTL=0x1bbf
regOTG1_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX=2
regOTG1_OTG_FLOW_CONTROL=0x1bc0
regOTG1_OTG_FLOW_CONTROL_BASE_IDX=2
regOTG1_OTG_STEREO_FORCE_NEXT_EYE=0x1bc1
regOTG1_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX=2
regOTG1_OTG_CONTROL=0x1bc3
regOTG1_OTG_CONTROL_BASE_IDX=2
regOTG1_OTG_DLPC_CONTROL=0x1bc4
regOTG1_OTG_DLPC_CONTROL_BASE_IDX=2
regOTG1_OTG_INTERLACE_CONTROL=0x1bc5
regOTG1_OTG_INTERLACE_CONTROL_BASE_IDX=2
regOTG1_OTG_INTERLACE_STATUS=0x1bc6
regOTG1_OTG_INTERLACE_STATUS_BASE_IDX=2
regOTG1_OTG_PIXEL_DATA_READBACK0=0x1bc7
regOTG1_OTG_PIXEL_DATA_READBACK0_BASE_IDX=2
regOTG1_OTG_PIXEL_DATA_READBACK1=0x1bc8
regOTG1_OTG_PIXEL_DATA_READBACK1_BASE_IDX=2
regOTG1_OTG_STATUS=0x1bc9
regOTG1_OTG_STATUS_BASE_IDX=2
regOTG1_OTG_STATUS_POSITION=0x1bca
regOTG1_OTG_STATUS_POSITION_BASE_IDX=2
regOTG1_OTG_LONG_VBLANK_STATUS=0x1bcb
regOTG1_OTG_LONG_VBLANK_STATUS_BASE_IDX=2
regOTG1_OTG_NOM_VERT_POSITION=0x1bcc
regOTG1_OTG_NOM_VERT_POSITION_BASE_IDX=2
regOTG1_OTG_STATUS_FRAME_COUNT=0x1bcd
regOTG1_OTG_STATUS_FRAME_COUNT_BASE_IDX=2
regOTG1_OTG_STATUS_VF_COUNT=0x1bce
regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX=2
regOTG1_OTG_STATUS_HV_COUNT=0x1bcf
regOTG1_OTG_STATUS_HV_COUNT_BASE_IDX=2
regOTG1_OTG_COUNT_CONTROL=0x1bd0
regOTG1_OTG_COUNT_CONTROL_BASE_IDX=2
regOTG1_OTG_COUNT_RESET=0x1bd1
regOTG1_OTG_COUNT_RESET_BASE_IDX=2
regOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE=0x1bd2
regOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX=2
regOTG1_OTG_VERT_SYNC_CONTROL=0x1bd3
regOTG1_OTG_VERT_SYNC_CONTROL_BASE_IDX=2
regOTG1_OTG_STEREO_STATUS=0x1bd4
regOTG1_OTG_STEREO_STATUS_BASE_IDX=2
regOTG1_OTG_STEREO_CONTROL=0x1bd5
regOTG1_OTG_STEREO_CONTROL_BASE_IDX=2
regOTG1_OTG_SNAPSHOT_STATUS=0x1bd6
regOTG1_OTG_SNAPSHOT_STATUS_BASE_IDX=2
regOTG1_OTG_SNAPSHOT_CONTROL=0x1bd7
regOTG1_OTG_SNAPSHOT_CONTROL_BASE_IDX=2
regOTG1_OTG_SNAPSHOT_POSITION=0x1bd8
regOTG1_OTG_SNAPSHOT_POSITION_BASE_IDX=2
regOTG1_OTG_SNAPSHOT_FRAME=0x1bd9
regOTG1_OTG_SNAPSHOT_FRAME_BASE_IDX=2
regOTG1_OTG_INTERRUPT_CONTROL=0x1bda
regOTG1_OTG_INTERRUPT_CONTROL_BASE_IDX=2
regOTG1_OTG_UPDATE_LOCK=0x1bdb
regOTG1_OTG_UPDATE_LOCK_BASE_IDX=2
regOTG1_OTG_DOUBLE_BUFFER_CONTROL=0x1bdc
regOTG1_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regOTG1_OTG_MASTER_EN=0x1bdd
regOTG1_OTG_MASTER_EN_BASE_IDX=2
regOTG1_OTG_VERTICAL_INTERRUPT0_POSITION=0x1bdf
regOTG1_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX=2
regOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL=0x1be0
regOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX=2
regOTG1_OTG_VERTICAL_INTERRUPT1_POSITION=0x1be1
regOTG1_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX=2
regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL=0x1be2
regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX=2
regOTG1_OTG_VERTICAL_INTERRUPT2_POSITION=0x1be3
regOTG1_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX=2
regOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL=0x1be4
regOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX=2
regOTG1_OTG_CRC_CNTL=0x1be5
regOTG1_OTG_CRC_CNTL_BASE_IDX=2
regOTG1_OTG_CRC0_WINDOWA_X_CONTROL=0x1be6
regOTG1_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX=2
regOTG1_OTG_CRC0_WINDOWA_Y_CONTROL=0x1be7
regOTG1_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX=2
regOTG1_OTG_CRC0_WINDOWB_X_CONTROL=0x1be8
regOTG1_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX=2
regOTG1_OTG_CRC0_WINDOWB_Y_CONTROL=0x1be9
regOTG1_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX=2
regOTG1_OTG_CRC0_DATA_RG=0x1bea
regOTG1_OTG_CRC0_DATA_RG_BASE_IDX=2
regOTG1_OTG_CRC0_DATA_B=0x1beb
regOTG1_OTG_CRC0_DATA_B_BASE_IDX=2
regOTG1_OTG_CRC1_WINDOWA_X_CONTROL=0x1bec
regOTG1_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX=2
regOTG1_OTG_CRC1_WINDOWA_Y_CONTROL=0x1bed
regOTG1_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX=2
regOTG1_OTG_CRC1_WINDOWB_X_CONTROL=0x1bee
regOTG1_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX=2
regOTG1_OTG_CRC1_WINDOWB_Y_CONTROL=0x1bef
regOTG1_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX=2
regOTG1_OTG_CRC1_DATA_RG=0x1bf0
regOTG1_OTG_CRC1_DATA_RG_BASE_IDX=2
regOTG1_OTG_CRC1_DATA_B=0x1bf1
regOTG1_OTG_CRC1_DATA_B_BASE_IDX=2
regOTG1_OTG_CRC2_DATA_RG=0x1bf2
regOTG1_OTG_CRC2_DATA_RG_BASE_IDX=2
regOTG1_OTG_CRC2_DATA_B=0x1bf3
regOTG1_OTG_CRC2_DATA_B_BASE_IDX=2
regOTG1_OTG_CRC3_DATA_RG=0x1bf4
regOTG1_OTG_CRC3_DATA_RG_BASE_IDX=2
regOTG1_OTG_CRC3_DATA_B=0x1bf5
regOTG1_OTG_CRC3_DATA_B_BASE_IDX=2
regOTG1_OTG_CRC_SIG_RED_GREEN_MASK=0x1bf6
regOTG1_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX=2
regOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK=0x1bf7
regOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX=2
regOTG1_OTG_CRC0_WINDOWA_X_CONTROL_READBACK=0x1bf8
regOTG1_OTG_CRC0_WINDOWA_X_CONTROL_READBACK_BASE_IDX=2
regOTG1_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK=0x1bf9
regOTG1_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK_BASE_IDX=2
regOTG1_OTG_CRC0_WINDOWB_X_CONTROL_READBACK=0x1bfa
regOTG1_OTG_CRC0_WINDOWB_X_CONTROL_READBACK_BASE_IDX=2
regOTG1_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK=0x1bfb
regOTG1_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK_BASE_IDX=2
regOTG1_OTG_CRC1_WINDOWA_X_CONTROL_READBACK=0x1bfc
regOTG1_OTG_CRC1_WINDOWA_X_CONTROL_READBACK_BASE_IDX=2
regOTG1_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK=0x1bfd
regOTG1_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK_BASE_IDX=2
regOTG1_OTG_CRC1_WINDOWB_X_CONTROL_READBACK=0x1bfe
regOTG1_OTG_CRC1_WINDOWB_X_CONTROL_READBACK_BASE_IDX=2
regOTG1_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK=0x1bff
regOTG1_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK_BASE_IDX=2
regOTG1_OTG_STATIC_SCREEN_CONTROL=0x1c00
regOTG1_OTG_STATIC_SCREEN_CONTROL_BASE_IDX=2
regOTG1_OTG_3D_STRUCTURE_CONTROL=0x1c01
regOTG1_OTG_3D_STRUCTURE_CONTROL_BASE_IDX=2
regOTG1_OTG_GSL_VSYNC_GAP=0x1c02
regOTG1_OTG_GSL_VSYNC_GAP_BASE_IDX=2
regOTG1_OTG_MASTER_UPDATE_MODE=0x1c03
regOTG1_OTG_MASTER_UPDATE_MODE_BASE_IDX=2
regOTG1_OTG_CLOCK_CONTROL=0x1c04
regOTG1_OTG_CLOCK_CONTROL_BASE_IDX=2
regOTG1_OTG_VSTARTUP_PARAM=0x1c05
regOTG1_OTG_VSTARTUP_PARAM_BASE_IDX=2
regOTG1_OTG_VUPDATE_PARAM=0x1c06
regOTG1_OTG_VUPDATE_PARAM_BASE_IDX=2
regOTG1_OTG_VREADY_PARAM=0x1c07
regOTG1_OTG_VREADY_PARAM_BASE_IDX=2
regOTG1_OTG_GLOBAL_SYNC_STATUS=0x1c08
regOTG1_OTG_GLOBAL_SYNC_STATUS_BASE_IDX=2
regOTG1_OTG_MASTER_UPDATE_LOCK=0x1c09
regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX=2
regOTG1_OTG_GSL_CONTROL=0x1c0a
regOTG1_OTG_GSL_CONTROL_BASE_IDX=2
regOTG1_OTG_GSL_WINDOW_X=0x1c0b
regOTG1_OTG_GSL_WINDOW_X_BASE_IDX=2
regOTG1_OTG_GSL_WINDOW_Y=0x1c0c
regOTG1_OTG_GSL_WINDOW_Y_BASE_IDX=2
regOTG1_OTG_VUPDATE_KEEPOUT=0x1c0d
regOTG1_OTG_VUPDATE_KEEPOUT_BASE_IDX=2
regOTG1_OTG_GLOBAL_CONTROL0=0x1c0e
regOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX=2
regOTG1_OTG_GLOBAL_CONTROL1=0x1c0f
regOTG1_OTG_GLOBAL_CONTROL1_BASE_IDX=2
regOTG1_OTG_GLOBAL_CONTROL2=0x1c10
regOTG1_OTG_GLOBAL_CONTROL2_BASE_IDX=2
regOTG1_OTG_GLOBAL_CONTROL3=0x1c11
regOTG1_OTG_GLOBAL_CONTROL3_BASE_IDX=2
regOTG1_OTG_GLOBAL_CONTROL4=0x1c12
regOTG1_OTG_GLOBAL_CONTROL4_BASE_IDX=2
regOTG1_OTG_TRIG_MANUAL_CONTROL=0x1c13
regOTG1_OTG_TRIG_MANUAL_CONTROL_BASE_IDX=2
regOTG1_OTG_MANUAL_FLOW_CONTROL=0x1c14
regOTG1_OTG_MANUAL_FLOW_CONTROL_BASE_IDX=2
regOTG1_OTG_DRR_TIMING_INT_STATUS=0x1c15
regOTG1_OTG_DRR_TIMING_INT_STATUS_BASE_IDX=2
regOTG1_OTG_DRR_V_TOTAL_REACH_RANGE=0x1c16
regOTG1_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX=2
regOTG1_OTG_DRR_V_TOTAL_CHANGE=0x1c17
regOTG1_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX=2
regOTG1_OTG_DRR_TRIGGER_WINDOW=0x1c18
regOTG1_OTG_DRR_TRIGGER_WINDOW_BASE_IDX=2
regOTG1_OTG_DRR_CONTROL=0x1c19
regOTG1_OTG_DRR_CONTROL_BASE_IDX=2
regOTG1_OTG_DRR_CONTOL2=0x1c1a
regOTG1_OTG_DRR_CONTOL2_BASE_IDX=2
regOTG1_OTG_M_CONST_DTO0=0x1c1b
regOTG1_OTG_M_CONST_DTO0_BASE_IDX=2
regOTG1_OTG_M_CONST_DTO1=0x1c1c
regOTG1_OTG_M_CONST_DTO1_BASE_IDX=2
regOTG1_OTG_REQUEST_CONTROL=0x1c1d
regOTG1_OTG_REQUEST_CONTROL_BASE_IDX=2
regOTG1_OTG_PIPE_UPDATE_STATUS=0x1c1e
regOTG1_OTG_PIPE_UPDATE_STATUS_BASE_IDX=2
regOTG1_OTG_PSTATE_REGISTER=0x1c1f
regOTG1_OTG_PSTATE_REGISTER_BASE_IDX=2
regOTG1_OTG_SPARE_REGISTER=0x1c21
regOTG1_OTG_SPARE_REGISTER_BASE_IDX=2
regOTG2_OTG_H_TOTAL=0x1c2a
regOTG2_OTG_H_TOTAL_BASE_IDX=2
regOTG2_OTG_H_BLANK_START_END=0x1c2b
regOTG2_OTG_H_BLANK_START_END_BASE_IDX=2
regOTG2_OTG_H_SYNC_A=0x1c2c
regOTG2_OTG_H_SYNC_A_BASE_IDX=2
regOTG2_OTG_H_SYNC_A_CNTL=0x1c2d
regOTG2_OTG_H_SYNC_A_CNTL_BASE_IDX=2
regOTG2_OTG_H_TIMING_CNTL=0x1c2e
regOTG2_OTG_H_TIMING_CNTL_BASE_IDX=2
regOTG2_OTG_V_TOTAL=0x1c2f
regOTG2_OTG_V_TOTAL_BASE_IDX=2
regOTG2_OTG_V_TOTAL_MIN=0x1c30
regOTG2_OTG_V_TOTAL_MIN_BASE_IDX=2
regOTG2_OTG_V_TOTAL_MAX=0x1c31
regOTG2_OTG_V_TOTAL_MAX_BASE_IDX=2
regOTG2_OTG_V_TOTAL_MID=0x1c32
regOTG2_OTG_V_TOTAL_MID_BASE_IDX=2
regOTG2_OTG_V_TOTAL_CONTROL=0x1c33
regOTG2_OTG_V_TOTAL_CONTROL_BASE_IDX=2
regOTG2_OTG_V_COUNT_STOP_CONTROL=0x1c34
regOTG2_OTG_V_COUNT_STOP_CONTROL_BASE_IDX=2
regOTG2_OTG_V_COUNT_STOP_CONTROL2=0x1c35
regOTG2_OTG_V_COUNT_STOP_CONTROL2_BASE_IDX=2
regOTG2_OTG_V_TOTAL_INT_STATUS=0x1c36
regOTG2_OTG_V_TOTAL_INT_STATUS_BASE_IDX=2
regOTG2_OTG_VSYNC_NOM_INT_STATUS=0x1c37
regOTG2_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX=2
regOTG2_OTG_V_BLANK_START_END=0x1c38
regOTG2_OTG_V_BLANK_START_END_BASE_IDX=2
regOTG2_OTG_V_SYNC_A=0x1c39
regOTG2_OTG_V_SYNC_A_BASE_IDX=2
regOTG2_OTG_V_SYNC_A_CNTL=0x1c3a
regOTG2_OTG_V_SYNC_A_CNTL_BASE_IDX=2
regOTG2_OTG_TRIGA_CNTL=0x1c3b
regOTG2_OTG_TRIGA_CNTL_BASE_IDX=2
regOTG2_OTG_TRIGA_MANUAL_TRIG=0x1c3c
regOTG2_OTG_TRIGA_MANUAL_TRIG_BASE_IDX=2
regOTG2_OTG_TRIGB_CNTL=0x1c3d
regOTG2_OTG_TRIGB_CNTL_BASE_IDX=2
regOTG2_OTG_TRIGB_MANUAL_TRIG=0x1c3e
regOTG2_OTG_TRIGB_MANUAL_TRIG_BASE_IDX=2
regOTG2_OTG_FORCE_COUNT_NOW_CNTL=0x1c3f
regOTG2_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX=2
regOTG2_OTG_FLOW_CONTROL=0x1c40
regOTG2_OTG_FLOW_CONTROL_BASE_IDX=2
regOTG2_OTG_STEREO_FORCE_NEXT_EYE=0x1c41
regOTG2_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX=2
regOTG2_OTG_CONTROL=0x1c43
regOTG2_OTG_CONTROL_BASE_IDX=2
regOTG2_OTG_DLPC_CONTROL=0x1c44
regOTG2_OTG_DLPC_CONTROL_BASE_IDX=2
regOTG2_OTG_INTERLACE_CONTROL=0x1c45
regOTG2_OTG_INTERLACE_CONTROL_BASE_IDX=2
regOTG2_OTG_INTERLACE_STATUS=0x1c46
regOTG2_OTG_INTERLACE_STATUS_BASE_IDX=2
regOTG2_OTG_PIXEL_DATA_READBACK0=0x1c47
regOTG2_OTG_PIXEL_DATA_READBACK0_BASE_IDX=2
regOTG2_OTG_PIXEL_DATA_READBACK1=0x1c48
regOTG2_OTG_PIXEL_DATA_READBACK1_BASE_IDX=2
regOTG2_OTG_STATUS=0x1c49
regOTG2_OTG_STATUS_BASE_IDX=2
regOTG2_OTG_STATUS_POSITION=0x1c4a
regOTG2_OTG_STATUS_POSITION_BASE_IDX=2
regOTG2_OTG_LONG_VBLANK_STATUS=0x1c4b
regOTG2_OTG_LONG_VBLANK_STATUS_BASE_IDX=2
regOTG2_OTG_NOM_VERT_POSITION=0x1c4c
regOTG2_OTG_NOM_VERT_POSITION_BASE_IDX=2
regOTG2_OTG_STATUS_FRAME_COUNT=0x1c4d
regOTG2_OTG_STATUS_FRAME_COUNT_BASE_IDX=2
regOTG2_OTG_STATUS_VF_COUNT=0x1c4e
regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX=2
regOTG2_OTG_STATUS_HV_COUNT=0x1c4f
regOTG2_OTG_STATUS_HV_COUNT_BASE_IDX=2
regOTG2_OTG_COUNT_CONTROL=0x1c50
regOTG2_OTG_COUNT_CONTROL_BASE_IDX=2
regOTG2_OTG_COUNT_RESET=0x1c51
regOTG2_OTG_COUNT_RESET_BASE_IDX=2
regOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE=0x1c52
regOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX=2
regOTG2_OTG_VERT_SYNC_CONTROL=0x1c53
regOTG2_OTG_VERT_SYNC_CONTROL_BASE_IDX=2
regOTG2_OTG_STEREO_STATUS=0x1c54
regOTG2_OTG_STEREO_STATUS_BASE_IDX=2
regOTG2_OTG_STEREO_CONTROL=0x1c55
regOTG2_OTG_STEREO_CONTROL_BASE_IDX=2
regOTG2_OTG_SNAPSHOT_STATUS=0x1c56
regOTG2_OTG_SNAPSHOT_STATUS_BASE_IDX=2
regOTG2_OTG_SNAPSHOT_CONTROL=0x1c57
regOTG2_OTG_SNAPSHOT_CONTROL_BASE_IDX=2
regOTG2_OTG_SNAPSHOT_POSITION=0x1c58
regOTG2_OTG_SNAPSHOT_POSITION_BASE_IDX=2
regOTG2_OTG_SNAPSHOT_FRAME=0x1c59
regOTG2_OTG_SNAPSHOT_FRAME_BASE_IDX=2
regOTG2_OTG_INTERRUPT_CONTROL=0x1c5a
regOTG2_OTG_INTERRUPT_CONTROL_BASE_IDX=2
regOTG2_OTG_UPDATE_LOCK=0x1c5b
regOTG2_OTG_UPDATE_LOCK_BASE_IDX=2
regOTG2_OTG_DOUBLE_BUFFER_CONTROL=0x1c5c
regOTG2_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regOTG2_OTG_MASTER_EN=0x1c5d
regOTG2_OTG_MASTER_EN_BASE_IDX=2
regOTG2_OTG_VERTICAL_INTERRUPT0_POSITION=0x1c5f
regOTG2_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX=2
regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL=0x1c60
regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX=2
regOTG2_OTG_VERTICAL_INTERRUPT1_POSITION=0x1c61
regOTG2_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX=2
regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL=0x1c62
regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX=2
regOTG2_OTG_VERTICAL_INTERRUPT2_POSITION=0x1c63
regOTG2_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX=2
regOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL=0x1c64
regOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX=2
regOTG2_OTG_CRC_CNTL=0x1c65
regOTG2_OTG_CRC_CNTL_BASE_IDX=2
regOTG2_OTG_CRC0_WINDOWA_X_CONTROL=0x1c66
regOTG2_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX=2
regOTG2_OTG_CRC0_WINDOWA_Y_CONTROL=0x1c67
regOTG2_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX=2
regOTG2_OTG_CRC0_WINDOWB_X_CONTROL=0x1c68
regOTG2_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX=2
regOTG2_OTG_CRC0_WINDOWB_Y_CONTROL=0x1c69
regOTG2_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX=2
regOTG2_OTG_CRC0_DATA_RG=0x1c6a
regOTG2_OTG_CRC0_DATA_RG_BASE_IDX=2
regOTG2_OTG_CRC0_DATA_B=0x1c6b
regOTG2_OTG_CRC0_DATA_B_BASE_IDX=2
regOTG2_OTG_CRC1_WINDOWA_X_CONTROL=0x1c6c
regOTG2_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX=2
regOTG2_OTG_CRC1_WINDOWA_Y_CONTROL=0x1c6d
regOTG2_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX=2
regOTG2_OTG_CRC1_WINDOWB_X_CONTROL=0x1c6e
regOTG2_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX=2
regOTG2_OTG_CRC1_WINDOWB_Y_CONTROL=0x1c6f
regOTG2_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX=2
regOTG2_OTG_CRC1_DATA_RG=0x1c70
regOTG2_OTG_CRC1_DATA_RG_BASE_IDX=2
regOTG2_OTG_CRC1_DATA_B=0x1c71
regOTG2_OTG_CRC1_DATA_B_BASE_IDX=2
regOTG2_OTG_CRC2_DATA_RG=0x1c72
regOTG2_OTG_CRC2_DATA_RG_BASE_IDX=2
regOTG2_OTG_CRC2_DATA_B=0x1c73
regOTG2_OTG_CRC2_DATA_B_BASE_IDX=2
regOTG2_OTG_CRC3_DATA_RG=0x1c74
regOTG2_OTG_CRC3_DATA_RG_BASE_IDX=2
regOTG2_OTG_CRC3_DATA_B=0x1c75
regOTG2_OTG_CRC3_DATA_B_BASE_IDX=2
regOTG2_OTG_CRC_SIG_RED_GREEN_MASK=0x1c76
regOTG2_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX=2
regOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK=0x1c77
regOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX=2
regOTG2_OTG_CRC0_WINDOWA_X_CONTROL_READBACK=0x1c78
regOTG2_OTG_CRC0_WINDOWA_X_CONTROL_READBACK_BASE_IDX=2
regOTG2_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK=0x1c79
regOTG2_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK_BASE_IDX=2
regOTG2_OTG_CRC0_WINDOWB_X_CONTROL_READBACK=0x1c7a
regOTG2_OTG_CRC0_WINDOWB_X_CONTROL_READBACK_BASE_IDX=2
regOTG2_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK=0x1c7b
regOTG2_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK_BASE_IDX=2
regOTG2_OTG_CRC1_WINDOWA_X_CONTROL_READBACK=0x1c7c
regOTG2_OTG_CRC1_WINDOWA_X_CONTROL_READBACK_BASE_IDX=2
regOTG2_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK=0x1c7d
regOTG2_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK_BASE_IDX=2
regOTG2_OTG_CRC1_WINDOWB_X_CONTROL_READBACK=0x1c7e
regOTG2_OTG_CRC1_WINDOWB_X_CONTROL_READBACK_BASE_IDX=2
regOTG2_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK=0x1c7f
regOTG2_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK_BASE_IDX=2
regOTG2_OTG_STATIC_SCREEN_CONTROL=0x1c80
regOTG2_OTG_STATIC_SCREEN_CONTROL_BASE_IDX=2
regOTG2_OTG_3D_STRUCTURE_CONTROL=0x1c81
regOTG2_OTG_3D_STRUCTURE_CONTROL_BASE_IDX=2
regOTG2_OTG_GSL_VSYNC_GAP=0x1c82
regOTG2_OTG_GSL_VSYNC_GAP_BASE_IDX=2
regOTG2_OTG_MASTER_UPDATE_MODE=0x1c83
regOTG2_OTG_MASTER_UPDATE_MODE_BASE_IDX=2
regOTG2_OTG_CLOCK_CONTROL=0x1c84
regOTG2_OTG_CLOCK_CONTROL_BASE_IDX=2
regOTG2_OTG_VSTARTUP_PARAM=0x1c85
regOTG2_OTG_VSTARTUP_PARAM_BASE_IDX=2
regOTG2_OTG_VUPDATE_PARAM=0x1c86
regOTG2_OTG_VUPDATE_PARAM_BASE_IDX=2
regOTG2_OTG_VREADY_PARAM=0x1c87
regOTG2_OTG_VREADY_PARAM_BASE_IDX=2
regOTG2_OTG_GLOBAL_SYNC_STATUS=0x1c88
regOTG2_OTG_GLOBAL_SYNC_STATUS_BASE_IDX=2
regOTG2_OTG_MASTER_UPDATE_LOCK=0x1c89
regOTG2_OTG_MASTER_UPDATE_LOCK_BASE_IDX=2
regOTG2_OTG_GSL_CONTROL=0x1c8a
regOTG2_OTG_GSL_CONTROL_BASE_IDX=2
regOTG2_OTG_GSL_WINDOW_X=0x1c8b
regOTG2_OTG_GSL_WINDOW_X_BASE_IDX=2
regOTG2_OTG_GSL_WINDOW_Y=0x1c8c
regOTG2_OTG_GSL_WINDOW_Y_BASE_IDX=2
regOTG2_OTG_VUPDATE_KEEPOUT=0x1c8d
regOTG2_OTG_VUPDATE_KEEPOUT_BASE_IDX=2
regOTG2_OTG_GLOBAL_CONTROL0=0x1c8e
regOTG2_OTG_GLOBAL_CONTROL0_BASE_IDX=2
regOTG2_OTG_GLOBAL_CONTROL1=0x1c8f
regOTG2_OTG_GLOBAL_CONTROL1_BASE_IDX=2
regOTG2_OTG_GLOBAL_CONTROL2=0x1c90
regOTG2_OTG_GLOBAL_CONTROL2_BASE_IDX=2
regOTG2_OTG_GLOBAL_CONTROL3=0x1c91
regOTG2_OTG_GLOBAL_CONTROL3_BASE_IDX=2
regOTG2_OTG_GLOBAL_CONTROL4=0x1c92
regOTG2_OTG_GLOBAL_CONTROL4_BASE_IDX=2
regOTG2_OTG_TRIG_MANUAL_CONTROL=0x1c93
regOTG2_OTG_TRIG_MANUAL_CONTROL_BASE_IDX=2
regOTG2_OTG_MANUAL_FLOW_CONTROL=0x1c94
regOTG2_OTG_MANUAL_FLOW_CONTROL_BASE_IDX=2
regOTG2_OTG_DRR_TIMING_INT_STATUS=0x1c95
regOTG2_OTG_DRR_TIMING_INT_STATUS_BASE_IDX=2
regOTG2_OTG_DRR_V_TOTAL_REACH_RANGE=0x1c96
regOTG2_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX=2
regOTG2_OTG_DRR_V_TOTAL_CHANGE=0x1c97
regOTG2_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX=2
regOTG2_OTG_DRR_TRIGGER_WINDOW=0x1c98
regOTG2_OTG_DRR_TRIGGER_WINDOW_BASE_IDX=2
regOTG2_OTG_DRR_CONTROL=0x1c99
regOTG2_OTG_DRR_CONTROL_BASE_IDX=2
regOTG2_OTG_DRR_CONTOL2=0x1c9a
regOTG2_OTG_DRR_CONTOL2_BASE_IDX=2
regOTG2_OTG_M_CONST_DTO0=0x1c9b
regOTG2_OTG_M_CONST_DTO0_BASE_IDX=2
regOTG2_OTG_M_CONST_DTO1=0x1c9c
regOTG2_OTG_M_CONST_DTO1_BASE_IDX=2
regOTG2_OTG_REQUEST_CONTROL=0x1c9d
regOTG2_OTG_REQUEST_CONTROL_BASE_IDX=2
regOTG2_OTG_PIPE_UPDATE_STATUS=0x1c9e
regOTG2_OTG_PIPE_UPDATE_STATUS_BASE_IDX=2
regOTG2_OTG_PSTATE_REGISTER=0x1c9f
regOTG2_OTG_PSTATE_REGISTER_BASE_IDX=2
regOTG2_OTG_SPARE_REGISTER=0x1ca1
regOTG2_OTG_SPARE_REGISTER_BASE_IDX=2
regOTG3_OTG_H_TOTAL=0x1caa
regOTG3_OTG_H_TOTAL_BASE_IDX=2
regOTG3_OTG_H_BLANK_START_END=0x1cab
regOTG3_OTG_H_BLANK_START_END_BASE_IDX=2
regOTG3_OTG_H_SYNC_A=0x1cac
regOTG3_OTG_H_SYNC_A_BASE_IDX=2
regOTG3_OTG_H_SYNC_A_CNTL=0x1cad
regOTG3_OTG_H_SYNC_A_CNTL_BASE_IDX=2
regOTG3_OTG_H_TIMING_CNTL=0x1cae
regOTG3_OTG_H_TIMING_CNTL_BASE_IDX=2
regOTG3_OTG_V_TOTAL=0x1caf
regOTG3_OTG_V_TOTAL_BASE_IDX=2
regOTG3_OTG_V_TOTAL_MIN=0x1cb0
regOTG3_OTG_V_TOTAL_MIN_BASE_IDX=2
regOTG3_OTG_V_TOTAL_MAX=0x1cb1
regOTG3_OTG_V_TOTAL_MAX_BASE_IDX=2
regOTG3_OTG_V_TOTAL_MID=0x1cb2
regOTG3_OTG_V_TOTAL_MID_BASE_IDX=2
regOTG3_OTG_V_TOTAL_CONTROL=0x1cb3
regOTG3_OTG_V_TOTAL_CONTROL_BASE_IDX=2
regOTG3_OTG_V_COUNT_STOP_CONTROL=0x1cb4
regOTG3_OTG_V_COUNT_STOP_CONTROL_BASE_IDX=2
regOTG3_OTG_V_COUNT_STOP_CONTROL2=0x1cb5
regOTG3_OTG_V_COUNT_STOP_CONTROL2_BASE_IDX=2
regOTG3_OTG_V_TOTAL_INT_STATUS=0x1cb6
regOTG3_OTG_V_TOTAL_INT_STATUS_BASE_IDX=2
regOTG3_OTG_VSYNC_NOM_INT_STATUS=0x1cb7
regOTG3_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX=2
regOTG3_OTG_V_BLANK_START_END=0x1cb8
regOTG3_OTG_V_BLANK_START_END_BASE_IDX=2
regOTG3_OTG_V_SYNC_A=0x1cb9
regOTG3_OTG_V_SYNC_A_BASE_IDX=2
regOTG3_OTG_V_SYNC_A_CNTL=0x1cba
regOTG3_OTG_V_SYNC_A_CNTL_BASE_IDX=2
regOTG3_OTG_TRIGA_CNTL=0x1cbb
regOTG3_OTG_TRIGA_CNTL_BASE_IDX=2
regOTG3_OTG_TRIGA_MANUAL_TRIG=0x1cbc
regOTG3_OTG_TRIGA_MANUAL_TRIG_BASE_IDX=2
regOTG3_OTG_TRIGB_CNTL=0x1cbd
regOTG3_OTG_TRIGB_CNTL_BASE_IDX=2
regOTG3_OTG_TRIGB_MANUAL_TRIG=0x1cbe
regOTG3_OTG_TRIGB_MANUAL_TRIG_BASE_IDX=2
regOTG3_OTG_FORCE_COUNT_NOW_CNTL=0x1cbf
regOTG3_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX=2
regOTG3_OTG_FLOW_CONTROL=0x1cc0
regOTG3_OTG_FLOW_CONTROL_BASE_IDX=2
regOTG3_OTG_STEREO_FORCE_NEXT_EYE=0x1cc1
regOTG3_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX=2
regOTG3_OTG_CONTROL=0x1cc3
regOTG3_OTG_CONTROL_BASE_IDX=2
regOTG3_OTG_DLPC_CONTROL=0x1cc4
regOTG3_OTG_DLPC_CONTROL_BASE_IDX=2
regOTG3_OTG_INTERLACE_CONTROL=0x1cc5
regOTG3_OTG_INTERLACE_CONTROL_BASE_IDX=2
regOTG3_OTG_INTERLACE_STATUS=0x1cc6
regOTG3_OTG_INTERLACE_STATUS_BASE_IDX=2
regOTG3_OTG_PIXEL_DATA_READBACK0=0x1cc7
regOTG3_OTG_PIXEL_DATA_READBACK0_BASE_IDX=2
regOTG3_OTG_PIXEL_DATA_READBACK1=0x1cc8
regOTG3_OTG_PIXEL_DATA_READBACK1_BASE_IDX=2
regOTG3_OTG_STATUS=0x1cc9
regOTG3_OTG_STATUS_BASE_IDX=2
regOTG3_OTG_STATUS_POSITION=0x1cca
regOTG3_OTG_STATUS_POSITION_BASE_IDX=2
regOTG3_OTG_LONG_VBLANK_STATUS=0x1ccb
regOTG3_OTG_LONG_VBLANK_STATUS_BASE_IDX=2
regOTG3_OTG_NOM_VERT_POSITION=0x1ccc
regOTG3_OTG_NOM_VERT_POSITION_BASE_IDX=2
regOTG3_OTG_STATUS_FRAME_COUNT=0x1ccd
regOTG3_OTG_STATUS_FRAME_COUNT_BASE_IDX=2
regOTG3_OTG_STATUS_VF_COUNT=0x1cce
regOTG3_OTG_STATUS_VF_COUNT_BASE_IDX=2
regOTG3_OTG_STATUS_HV_COUNT=0x1ccf
regOTG3_OTG_STATUS_HV_COUNT_BASE_IDX=2
regOTG3_OTG_COUNT_CONTROL=0x1cd0
regOTG3_OTG_COUNT_CONTROL_BASE_IDX=2
regOTG3_OTG_COUNT_RESET=0x1cd1
regOTG3_OTG_COUNT_RESET_BASE_IDX=2
regOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE=0x1cd2
regOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX=2
regOTG3_OTG_VERT_SYNC_CONTROL=0x1cd3
regOTG3_OTG_VERT_SYNC_CONTROL_BASE_IDX=2
regOTG3_OTG_STEREO_STATUS=0x1cd4
regOTG3_OTG_STEREO_STATUS_BASE_IDX=2
regOTG3_OTG_STEREO_CONTROL=0x1cd5
regOTG3_OTG_STEREO_CONTROL_BASE_IDX=2
regOTG3_OTG_SNAPSHOT_STATUS=0x1cd6
regOTG3_OTG_SNAPSHOT_STATUS_BASE_IDX=2
regOTG3_OTG_SNAPSHOT_CONTROL=0x1cd7
regOTG3_OTG_SNAPSHOT_CONTROL_BASE_IDX=2
regOTG3_OTG_SNAPSHOT_POSITION=0x1cd8
regOTG3_OTG_SNAPSHOT_POSITION_BASE_IDX=2
regOTG3_OTG_SNAPSHOT_FRAME=0x1cd9
regOTG3_OTG_SNAPSHOT_FRAME_BASE_IDX=2
regOTG3_OTG_INTERRUPT_CONTROL=0x1cda
regOTG3_OTG_INTERRUPT_CONTROL_BASE_IDX=2
regOTG3_OTG_UPDATE_LOCK=0x1cdb
regOTG3_OTG_UPDATE_LOCK_BASE_IDX=2
regOTG3_OTG_DOUBLE_BUFFER_CONTROL=0x1cdc
regOTG3_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regOTG3_OTG_MASTER_EN=0x1cdd
regOTG3_OTG_MASTER_EN_BASE_IDX=2
regOTG3_OTG_VERTICAL_INTERRUPT0_POSITION=0x1cdf
regOTG3_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX=2
regOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL=0x1ce0
regOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX=2
regOTG3_OTG_VERTICAL_INTERRUPT1_POSITION=0x1ce1
regOTG3_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX=2
regOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL=0x1ce2
regOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX=2
regOTG3_OTG_VERTICAL_INTERRUPT2_POSITION=0x1ce3
regOTG3_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX=2
regOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL=0x1ce4
regOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX=2
regOTG3_OTG_CRC_CNTL=0x1ce5
regOTG3_OTG_CRC_CNTL_BASE_IDX=2
regOTG3_OTG_CRC0_WINDOWA_X_CONTROL=0x1ce6
regOTG3_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX=2
regOTG3_OTG_CRC0_WINDOWA_Y_CONTROL=0x1ce7
regOTG3_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX=2
regOTG3_OTG_CRC0_WINDOWB_X_CONTROL=0x1ce8
regOTG3_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX=2
regOTG3_OTG_CRC0_WINDOWB_Y_CONTROL=0x1ce9
regOTG3_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX=2
regOTG3_OTG_CRC0_DATA_RG=0x1cea
regOTG3_OTG_CRC0_DATA_RG_BASE_IDX=2
regOTG3_OTG_CRC0_DATA_B=0x1ceb
regOTG3_OTG_CRC0_DATA_B_BASE_IDX=2
regOTG3_OTG_CRC1_WINDOWA_X_CONTROL=0x1cec
regOTG3_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX=2
regOTG3_OTG_CRC1_WINDOWA_Y_CONTROL=0x1ced
regOTG3_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX=2
regOTG3_OTG_CRC1_WINDOWB_X_CONTROL=0x1cee
regOTG3_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX=2
regOTG3_OTG_CRC1_WINDOWB_Y_CONTROL=0x1cef
regOTG3_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX=2
regOTG3_OTG_CRC1_DATA_RG=0x1cf0
regOTG3_OTG_CRC1_DATA_RG_BASE_IDX=2
regOTG3_OTG_CRC1_DATA_B=0x1cf1
regOTG3_OTG_CRC1_DATA_B_BASE_IDX=2
regOTG3_OTG_CRC2_DATA_RG=0x1cf2
regOTG3_OTG_CRC2_DATA_RG_BASE_IDX=2
regOTG3_OTG_CRC2_DATA_B=0x1cf3
regOTG3_OTG_CRC2_DATA_B_BASE_IDX=2
regOTG3_OTG_CRC3_DATA_RG=0x1cf4
regOTG3_OTG_CRC3_DATA_RG_BASE_IDX=2
regOTG3_OTG_CRC3_DATA_B=0x1cf5
regOTG3_OTG_CRC3_DATA_B_BASE_IDX=2
regOTG3_OTG_CRC_SIG_RED_GREEN_MASK=0x1cf6
regOTG3_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX=2
regOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK=0x1cf7
regOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX=2
regOTG3_OTG_CRC0_WINDOWA_X_CONTROL_READBACK=0x1cf8
regOTG3_OTG_CRC0_WINDOWA_X_CONTROL_READBACK_BASE_IDX=2
regOTG3_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK=0x1cf9
regOTG3_OTG_CRC0_WINDOWA_Y_CONTROL_READBACK_BASE_IDX=2
regOTG3_OTG_CRC0_WINDOWB_X_CONTROL_READBACK=0x1cfa
regOTG3_OTG_CRC0_WINDOWB_X_CONTROL_READBACK_BASE_IDX=2
regOTG3_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK=0x1cfb
regOTG3_OTG_CRC0_WINDOWB_Y_CONTROL_READBACK_BASE_IDX=2
regOTG3_OTG_CRC1_WINDOWA_X_CONTROL_READBACK=0x1cfc
regOTG3_OTG_CRC1_WINDOWA_X_CONTROL_READBACK_BASE_IDX=2
regOTG3_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK=0x1cfd
regOTG3_OTG_CRC1_WINDOWA_Y_CONTROL_READBACK_BASE_IDX=2
regOTG3_OTG_CRC1_WINDOWB_X_CONTROL_READBACK=0x1cfe
regOTG3_OTG_CRC1_WINDOWB_X_CONTROL_READBACK_BASE_IDX=2
regOTG3_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK=0x1cff
regOTG3_OTG_CRC1_WINDOWB_Y_CONTROL_READBACK_BASE_IDX=2
regOTG3_OTG_STATIC_SCREEN_CONTROL=0x1d00
regOTG3_OTG_STATIC_SCREEN_CONTROL_BASE_IDX=2
regOTG3_OTG_3D_STRUCTURE_CONTROL=0x1d01
regOTG3_OTG_3D_STRUCTURE_CONTROL_BASE_IDX=2
regOTG3_OTG_GSL_VSYNC_GAP=0x1d02
regOTG3_OTG_GSL_VSYNC_GAP_BASE_IDX=2
regOTG3_OTG_MASTER_UPDATE_MODE=0x1d03
regOTG3_OTG_MASTER_UPDATE_MODE_BASE_IDX=2
regOTG3_OTG_CLOCK_CONTROL=0x1d04
regOTG3_OTG_CLOCK_CONTROL_BASE_IDX=2
regOTG3_OTG_VSTARTUP_PARAM=0x1d05
regOTG3_OTG_VSTARTUP_PARAM_BASE_IDX=2
regOTG3_OTG_VUPDATE_PARAM=0x1d06
regOTG3_OTG_VUPDATE_PARAM_BASE_IDX=2
regOTG3_OTG_VREADY_PARAM=0x1d07
regOTG3_OTG_VREADY_PARAM_BASE_IDX=2
regOTG3_OTG_GLOBAL_SYNC_STATUS=0x1d08
regOTG3_OTG_GLOBAL_SYNC_STATUS_BASE_IDX=2
regOTG3_OTG_MASTER_UPDATE_LOCK=0x1d09
regOTG3_OTG_MASTER_UPDATE_LOCK_BASE_IDX=2
regOTG3_OTG_GSL_CONTROL=0x1d0a
regOTG3_OTG_GSL_CONTROL_BASE_IDX=2
regOTG3_OTG_GSL_WINDOW_X=0x1d0b
regOTG3_OTG_GSL_WINDOW_X_BASE_IDX=2
regOTG3_OTG_GSL_WINDOW_Y=0x1d0c
regOTG3_OTG_GSL_WINDOW_Y_BASE_IDX=2
regOTG3_OTG_VUPDATE_KEEPOUT=0x1d0d
regOTG3_OTG_VUPDATE_KEEPOUT_BASE_IDX=2
regOTG3_OTG_GLOBAL_CONTROL0=0x1d0e
regOTG3_OTG_GLOBAL_CONTROL0_BASE_IDX=2
regOTG3_OTG_GLOBAL_CONTROL1=0x1d0f
regOTG3_OTG_GLOBAL_CONTROL1_BASE_IDX=2
regOTG3_OTG_GLOBAL_CONTROL2=0x1d10
regOTG3_OTG_GLOBAL_CONTROL2_BASE_IDX=2
regOTG3_OTG_GLOBAL_CONTROL3=0x1d11
regOTG3_OTG_GLOBAL_CONTROL3_BASE_IDX=2
regOTG3_OTG_GLOBAL_CONTROL4=0x1d12
regOTG3_OTG_GLOBAL_CONTROL4_BASE_IDX=2
regOTG3_OTG_TRIG_MANUAL_CONTROL=0x1d13
regOTG3_OTG_TRIG_MANUAL_CONTROL_BASE_IDX=2
regOTG3_OTG_MANUAL_FLOW_CONTROL=0x1d14
regOTG3_OTG_MANUAL_FLOW_CONTROL_BASE_IDX=2
regOTG3_OTG_DRR_TIMING_INT_STATUS=0x1d15
regOTG3_OTG_DRR_TIMING_INT_STATUS_BASE_IDX=2
regOTG3_OTG_DRR_V_TOTAL_REACH_RANGE=0x1d16
regOTG3_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX=2
regOTG3_OTG_DRR_V_TOTAL_CHANGE=0x1d17
regOTG3_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX=2
regOTG3_OTG_DRR_TRIGGER_WINDOW=0x1d18
regOTG3_OTG_DRR_TRIGGER_WINDOW_BASE_IDX=2
regOTG3_OTG_DRR_CONTROL=0x1d19
regOTG3_OTG_DRR_CONTROL_BASE_IDX=2
regOTG3_OTG_DRR_CONTOL2=0x1d1a
regOTG3_OTG_DRR_CONTOL2_BASE_IDX=2
regOTG3_OTG_M_CONST_DTO0=0x1d1b
regOTG3_OTG_M_CONST_DTO0_BASE_IDX=2
regOTG3_OTG_M_CONST_DTO1=0x1d1c
regOTG3_OTG_M_CONST_DTO1_BASE_IDX=2
regOTG3_OTG_REQUEST_CONTROL=0x1d1d
regOTG3_OTG_REQUEST_CONTROL_BASE_IDX=2
regOTG3_OTG_PIPE_UPDATE_STATUS=0x1d1e
regOTG3_OTG_PIPE_UPDATE_STATUS_BASE_IDX=2
regOTG3_OTG_PSTATE_REGISTER=0x1d1f
regOTG3_OTG_PSTATE_REGISTER_BASE_IDX=2
regOTG3_OTG_SPARE_REGISTER=0x1d21
regOTG3_OTG_SPARE_REGISTER_BASE_IDX=2
regGSL_SOURCE_SELECT=0x1e2b
regGSL_SOURCE_SELECT_BASE_IDX=2
regOPTC_DLPC_CONTROL=0x1e2c
regOPTC_DLPC_CONTROL_BASE_IDX=2
regOPTC_CLOCK_CONTROL=0x1e2d
regOPTC_CLOCK_CONTROL_BASE_IDX=2
regODM_MEM_PWR_CTRL=0x1e2e
regODM_MEM_PWR_CTRL_BASE_IDX=2
regODM_MEM_PWR_CTRL2=0x1e2f
regODM_MEM_PWR_CTRL2_BASE_IDX=2
regODM_MEM_PWR_CTRL3=0x1e30
regODM_MEM_PWR_CTRL3_BASE_IDX=2
regODM_MEM_PWR_STATUS=0x1e31
regODM_MEM_PWR_STATUS_BASE_IDX=2
regOPTC_MISC_SPARE_REGISTER=0x1e32
regOPTC_MISC_SPARE_REGISTER_BASE_IDX=2
regDP0_DP_LINK_CNTL=0x211e
regDP0_DP_LINK_CNTL_BASE_IDX=2
regDP0_DP_PIXEL_FORMAT=0x211f
regDP0_DP_PIXEL_FORMAT_BASE_IDX=2
regDP0_DP_MSA_COLORIMETRY=0x2120
regDP0_DP_MSA_COLORIMETRY_BASE_IDX=2
regDP0_DP_CONFIG=0x2121
regDP0_DP_CONFIG_BASE_IDX=2
regDP0_DP_VID_STREAM_CNTL=0x2122
regDP0_DP_VID_STREAM_CNTL_BASE_IDX=2
regDP0_DP_STEER_FIFO=0x2123
regDP0_DP_STEER_FIFO_BASE_IDX=2
regDP0_DP_MSA_MISC=0x2124
regDP0_DP_MSA_MISC_BASE_IDX=2
regDP0_DP_DPHY_INTERNAL_CTRL=0x2125
regDP0_DP_DPHY_INTERNAL_CTRL_BASE_IDX=2
regDP0_DP_VID_TIMING=0x2126
regDP0_DP_VID_TIMING_BASE_IDX=2
regDP0_DP_VID_N=0x2127
regDP0_DP_VID_N_BASE_IDX=2
regDP0_DP_VID_M=0x2128
regDP0_DP_VID_M_BASE_IDX=2
regDP0_DP_LINK_FRAMING_CNTL=0x2129
regDP0_DP_LINK_FRAMING_CNTL_BASE_IDX=2
regDP0_DP_HBR2_EYE_PATTERN=0x212a
regDP0_DP_HBR2_EYE_PATTERN_BASE_IDX=2
regDP0_DP_VID_MSA_VBID=0x212b
regDP0_DP_VID_MSA_VBID_BASE_IDX=2
regDP0_DP_VID_INTERRUPT_CNTL=0x212c
regDP0_DP_VID_INTERRUPT_CNTL_BASE_IDX=2
regDP0_DP_DPHY_CNTL=0x212d
regDP0_DP_DPHY_CNTL_BASE_IDX=2
regDP0_DP_DPHY_TRAINING_PATTERN_SEL=0x212e
regDP0_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX=2
regDP0_DP_DPHY_SYM0=0x212f
regDP0_DP_DPHY_SYM0_BASE_IDX=2
regDP0_DP_DPHY_SYM1=0x2130
regDP0_DP_DPHY_SYM1_BASE_IDX=2
regDP0_DP_DPHY_SYM2=0x2131
regDP0_DP_DPHY_SYM2_BASE_IDX=2
regDP0_DP_DPHY_8B10B_CNTL=0x2132
regDP0_DP_DPHY_8B10B_CNTL_BASE_IDX=2
regDP0_DP_DPHY_PRBS_CNTL=0x2133
regDP0_DP_DPHY_PRBS_CNTL_BASE_IDX=2
regDP0_DP_DPHY_SCRAM_CNTL=0x2134
regDP0_DP_DPHY_SCRAM_CNTL_BASE_IDX=2
regDP0_DP_DPHY_CRC_EN=0x2135
regDP0_DP_DPHY_CRC_EN_BASE_IDX=2
regDP0_DP_DPHY_CRC_CNTL=0x2136
regDP0_DP_DPHY_CRC_CNTL_BASE_IDX=2
regDP0_DP_DPHY_CRC_RESULT=0x2137
regDP0_DP_DPHY_CRC_RESULT_BASE_IDX=2
regDP0_DP_DPHY_CRC_MST_CNTL=0x2138
regDP0_DP_DPHY_CRC_MST_CNTL_BASE_IDX=2
regDP0_DP_DPHY_CRC_MST_STATUS=0x2139
regDP0_DP_DPHY_CRC_MST_STATUS_BASE_IDX=2
regDP0_DP_DPHY_FAST_TRAINING=0x213a
regDP0_DP_DPHY_FAST_TRAINING_BASE_IDX=2
regDP0_DP_DPHY_FAST_TRAINING_STATUS=0x213b
regDP0_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX=2
regDP0_DP_TU_CNTL=0x213c
regDP0_DP_TU_CNTL_BASE_IDX=2
regDP0_DP_PIXEL_FORMAT_DB_CNTL=0x213d
regDP0_DP_PIXEL_FORMAT_DB_CNTL_BASE_IDX=2
regDP0_DP_CP_LINK_VERIFICATION_PATTERN=0x213e
regDP0_DP_CP_LINK_VERIFICATION_PATTERN_BASE_IDX=2
regDP0_DP_SEC_CNTL=0x2141
regDP0_DP_SEC_CNTL_BASE_IDX=2
regDP0_DP_SEC_CNTL1=0x2142
regDP0_DP_SEC_CNTL1_BASE_IDX=2
regDP0_DP_SEC_FRAMING1=0x2143
regDP0_DP_SEC_FRAMING1_BASE_IDX=2
regDP0_DP_SEC_FRAMING2=0x2144
regDP0_DP_SEC_FRAMING2_BASE_IDX=2
regDP0_DP_SEC_FRAMING3=0x2145
regDP0_DP_SEC_FRAMING3_BASE_IDX=2
regDP0_DP_SEC_FRAMING4=0x2146
regDP0_DP_SEC_FRAMING4_BASE_IDX=2
regDP0_DP_SEC_AUD_N=0x2147
regDP0_DP_SEC_AUD_N_BASE_IDX=2
regDP0_DP_SEC_AUD_N_READBACK=0x2148
regDP0_DP_SEC_AUD_N_READBACK_BASE_IDX=2
regDP0_DP_SEC_AUD_M=0x2149
regDP0_DP_SEC_AUD_M_BASE_IDX=2
regDP0_DP_SEC_AUD_M_READBACK=0x214a
regDP0_DP_SEC_AUD_M_READBACK_BASE_IDX=2
regDP0_DP_SEC_TIMESTAMP=0x214b
regDP0_DP_SEC_TIMESTAMP_BASE_IDX=2
regDP0_DP_SEC_PACKET_CNTL=0x214c
regDP0_DP_SEC_PACKET_CNTL_BASE_IDX=2
regDP0_DP_MSE_RATE_CNTL=0x214d
regDP0_DP_MSE_RATE_CNTL_BASE_IDX=2
regDP0_DP_CP_MSE_STATUS=0x214e
regDP0_DP_CP_MSE_STATUS_BASE_IDX=2
regDP0_DP_MSE_RATE_UPDATE=0x214f
regDP0_DP_MSE_RATE_UPDATE_BASE_IDX=2
regDP0_DP_MSE_SAT0=0x2150
regDP0_DP_MSE_SAT0_BASE_IDX=2
regDP0_DP_MSE_SAT1=0x2151
regDP0_DP_MSE_SAT1_BASE_IDX=2
regDP0_DP_MSE_SAT2=0x2152
regDP0_DP_MSE_SAT2_BASE_IDX=2
regDP0_DP_MSE_SAT_UPDATE=0x2153
regDP0_DP_MSE_SAT_UPDATE_BASE_IDX=2
regDP0_DP_MSE_LINK_TIMING=0x2154
regDP0_DP_MSE_LINK_TIMING_BASE_IDX=2
regDP0_DP_MSE_MISC_CNTL=0x2155
regDP0_DP_MSE_MISC_CNTL_BASE_IDX=2
regDP0_DP_DPHY_BS_SR_SWAP_CNTL=0x215a
regDP0_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX=2
regDP0_DP_DPHY_HBR2_PATTERN_CONTROL=0x215b
regDP0_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX=2
regDP0_DP_MSE_SAT0_STATUS=0x215d
regDP0_DP_MSE_SAT0_STATUS_BASE_IDX=2
regDP0_DP_MSE_SAT1_STATUS=0x215e
regDP0_DP_MSE_SAT1_STATUS_BASE_IDX=2
regDP0_DP_MSE_SAT2_STATUS=0x215f
regDP0_DP_MSE_SAT2_STATUS_BASE_IDX=2
regDP0_DP_DPIA_SPARE=0x2160
regDP0_DP_DPIA_SPARE_BASE_IDX=2
regDP0_DP_HBLANK_CONTROL=0x2161
regDP0_DP_HBLANK_CONTROL_BASE_IDX=2
regDP0_DP_MSA_TIMING_PARAM1=0x2162
regDP0_DP_MSA_TIMING_PARAM1_BASE_IDX=2
regDP0_DP_MSA_TIMING_PARAM2=0x2163
regDP0_DP_MSA_TIMING_PARAM2_BASE_IDX=2
regDP0_DP_MSA_TIMING_PARAM3=0x2164
regDP0_DP_MSA_TIMING_PARAM3_BASE_IDX=2
regDP0_DP_MSA_TIMING_PARAM4=0x2165
regDP0_DP_MSA_TIMING_PARAM4_BASE_IDX=2
regDP0_DP_MSO_CNTL=0x2166
regDP0_DP_MSO_CNTL_BASE_IDX=2
regDP0_DP_MSO_CNTL1=0x2167
regDP0_DP_MSO_CNTL1_BASE_IDX=2
regDP0_DP_STEER_FIFO_CNTL=0x2168
regDP0_DP_STEER_FIFO_CNTL_BASE_IDX=2
regDP0_DP_SEC_CNTL2=0x2169
regDP0_DP_SEC_CNTL2_BASE_IDX=2
regDP0_DP_SEC_CNTL3=0x216a
regDP0_DP_SEC_CNTL3_BASE_IDX=2
regDP0_DP_SEC_CNTL4=0x216b
regDP0_DP_SEC_CNTL4_BASE_IDX=2
regDP0_DP_SEC_CNTL5=0x216c
regDP0_DP_SEC_CNTL5_BASE_IDX=2
regDP0_DP_SEC_CNTL6=0x216d
regDP0_DP_SEC_CNTL6_BASE_IDX=2
regDP0_DP_SEC_CNTL7=0x216e
regDP0_DP_SEC_CNTL7_BASE_IDX=2
regDP0_DP_DB_CNTL=0x216f
regDP0_DP_DB_CNTL_BASE_IDX=2
regDP0_DP_MSA_VBID_MISC=0x2170
regDP0_DP_MSA_VBID_MISC_BASE_IDX=2
regDP0_DP_SEC_METADATA_TRANSMISSION=0x2171
regDP0_DP_SEC_METADATA_TRANSMISSION_BASE_IDX=2
regDP0_DP_ALPM_CNTL=0x2173
regDP0_DP_ALPM_CNTL_BASE_IDX=2
regDP0_DP_GSP8_CNTL=0x2174
regDP0_DP_GSP8_CNTL_BASE_IDX=2
regDP0_DP_GSP9_CNTL=0x2175
regDP0_DP_GSP9_CNTL_BASE_IDX=2
regDP0_DP_GSP10_CNTL=0x2176
regDP0_DP_GSP10_CNTL_BASE_IDX=2
regDP0_DP_GSP11_CNTL=0x2177
regDP0_DP_GSP11_CNTL_BASE_IDX=2
regDP0_DP_GSP_EN_DB_STATUS=0x2178
regDP0_DP_GSP_EN_DB_STATUS_BASE_IDX=2
regDP0_DP_AUXLESS_ALPM_CNTL1=0x2179
regDP0_DP_AUXLESS_ALPM_CNTL1_BASE_IDX=2
regDP0_DP_AUXLESS_ALPM_CNTL2=0x217a
regDP0_DP_AUXLESS_ALPM_CNTL2_BASE_IDX=2
regDP0_DP_AUXLESS_ALPM_CNTL3=0x217b
regDP0_DP_AUXLESS_ALPM_CNTL3_BASE_IDX=2
regDP0_DP_AUXLESS_ALPM_CNTL4=0x217c
regDP0_DP_AUXLESS_ALPM_CNTL4_BASE_IDX=2
regDP0_DP_AUXLESS_ALPM_CNTL5=0x217d
regDP0_DP_AUXLESS_ALPM_CNTL5_BASE_IDX=2
regDP0_DP_STREAM_SYMBOL_COUNT_STATUS=0x217e
regDP0_DP_STREAM_SYMBOL_COUNT_STATUS_BASE_IDX=2
regDP0_DP_STREAM_SYMBOL_COUNT_CONTROL=0x217f
regDP0_DP_STREAM_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP0_DP_LINK_SYMBOL_COUNT_STATUS0=0x2180
regDP0_DP_LINK_SYMBOL_COUNT_STATUS0_BASE_IDX=2
regDP0_DP_LINK_SYMBOL_COUNT_STATUS1=0x2181
regDP0_DP_LINK_SYMBOL_COUNT_STATUS1_BASE_IDX=2
regDP0_DP_LINK_SYMBOL_COUNT_CONTROL=0x2182
regDP0_DP_LINK_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP0_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL=0x2183
regDP0_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX=2
regDIG0_DIG_FE_CNTL=0x2093
regDIG0_DIG_FE_CNTL_BASE_IDX=2
regDIG0_DIG_FE_CLK_CNTL=0x2094
regDIG0_DIG_FE_CLK_CNTL_BASE_IDX=2
regDIG0_DIG_FE_EN_CNTL=0x2095
regDIG0_DIG_FE_EN_CNTL_BASE_IDX=2
regDIG0_DIG_OUTPUT_CRC_CNTL=0x2096
regDIG0_DIG_OUTPUT_CRC_CNTL_BASE_IDX=2
regDIG0_DIG_OUTPUT_CRC_RESULT=0x2097
regDIG0_DIG_OUTPUT_CRC_RESULT_BASE_IDX=2
regDIG0_DIG_CLOCK_PATTERN=0x2098
regDIG0_DIG_CLOCK_PATTERN_BASE_IDX=2
regDIG0_DIG_TEST_PATTERN=0x2099
regDIG0_DIG_TEST_PATTERN_BASE_IDX=2
regDIG0_DIG_RANDOM_PATTERN_SEED=0x209a
regDIG0_DIG_RANDOM_PATTERN_SEED_BASE_IDX=2
regDIG0_DIG_FIFO_CTRL0=0x209b
regDIG0_DIG_FIFO_CTRL0_BASE_IDX=2
regDIG0_DIG_FIFO_CTRL1=0x209c
regDIG0_DIG_FIFO_CTRL1_BASE_IDX=2
regDIG0_HDMI_METADATA_PACKET_CONTROL=0x209d
regDIG0_HDMI_METADATA_PACKET_CONTROL_BASE_IDX=2
regDIG0_HDMI_CONTROL=0x209e
regDIG0_HDMI_CONTROL_BASE_IDX=2
regDIG0_HDMI_STATUS=0x209f
regDIG0_HDMI_STATUS_BASE_IDX=2
regDIG0_HDMI_AUDIO_PACKET_CONTROL=0x20a0
regDIG0_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX=2
regDIG0_HDMI_ACR_PACKET_CONTROL=0x20a1
regDIG0_HDMI_ACR_PACKET_CONTROL_BASE_IDX=2
regDIG0_HDMI_VBI_PACKET_CONTROL=0x20a2
regDIG0_HDMI_VBI_PACKET_CONTROL_BASE_IDX=2
regDIG0_HDMI_INFOFRAME_CONTROL0=0x20a3
regDIG0_HDMI_INFOFRAME_CONTROL0_BASE_IDX=2
regDIG0_HDMI_INFOFRAME_CONTROL1=0x20a4
regDIG0_HDMI_INFOFRAME_CONTROL1_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL0=0x20a5
regDIG0_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL6=0x20a6
regDIG0_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL5=0x20a7
regDIG0_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX=2
regDIG0_HDMI_GC=0x20a8
regDIG0_HDMI_GC_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL1=0x20a9
regDIG0_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL2=0x20aa
regDIG0_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL3=0x20ab
regDIG0_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL4=0x20ac
regDIG0_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL7=0x20ad
regDIG0_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL8=0x20ae
regDIG0_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL9=0x20af
regDIG0_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX=2
regDIG0_HDMI_GENERIC_PACKET_CONTROL10=0x20b0
regDIG0_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX=2
regDIG0_HDMI_DB_CONTROL=0x20b1
regDIG0_HDMI_DB_CONTROL_BASE_IDX=2
regDIG0_HDMI_ACR_32_0=0x20b2
regDIG0_HDMI_ACR_32_0_BASE_IDX=2
regDIG0_HDMI_ACR_32_1=0x20b3
regDIG0_HDMI_ACR_32_1_BASE_IDX=2
regDIG0_HDMI_ACR_44_0=0x20b4
regDIG0_HDMI_ACR_44_0_BASE_IDX=2
regDIG0_HDMI_ACR_44_1=0x20b5
regDIG0_HDMI_ACR_44_1_BASE_IDX=2
regDIG0_HDMI_ACR_48_0=0x20b6
regDIG0_HDMI_ACR_48_0_BASE_IDX=2
regDIG0_HDMI_ACR_48_1=0x20b7
regDIG0_HDMI_ACR_48_1_BASE_IDX=2
regDIG0_HDMI_ACR_STATUS_0=0x20b8
regDIG0_HDMI_ACR_STATUS_0_BASE_IDX=2
regDIG0_HDMI_ACR_STATUS_1=0x20b9
regDIG0_HDMI_ACR_STATUS_1_BASE_IDX=2
regDIG0_AFMT_CNTL=0x20ba
regDIG0_AFMT_CNTL_BASE_IDX=2
regDIG0_DIG_BE_CLK_CNTL=0x20bb
regDIG0_DIG_BE_CLK_CNTL_BASE_IDX=2
regDIG0_DIG_BE_CNTL=0x20bc
regDIG0_DIG_BE_CNTL_BASE_IDX=2
regDIG0_DIG_BE_EN_CNTL=0x20bd
regDIG0_DIG_BE_EN_CNTL_BASE_IDX=2
regDIG0_HDCP_INT_CONTROL=0x20c0
regDIG0_HDCP_INT_CONTROL_BASE_IDX=2
regDIG0_HDCP_LINK0_STATUS=0x20c1
regDIG0_HDCP_LINK0_STATUS_BASE_IDX=2
regDIG0_HDCP_I2C_CONTROL_0=0x20c2
regDIG0_HDCP_I2C_CONTROL_0_BASE_IDX=2
regDIG0_HDCP_I2C_CONTROL_1=0x20c3
regDIG0_HDCP_I2C_CONTROL_1_BASE_IDX=2
regDIG0_TMDS_CNTL=0x20e4
regDIG0_TMDS_CNTL_BASE_IDX=2
regDIG0_TMDS_CONTROL_CHAR=0x20e5
regDIG0_TMDS_CONTROL_CHAR_BASE_IDX=2
regDIG0_TMDS_CONTROL0_FEEDBACK=0x20e6
regDIG0_TMDS_CONTROL0_FEEDBACK_BASE_IDX=2
regDIG0_TMDS_STEREOSYNC_CTL_SEL=0x20e7
regDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX=2
regDIG0_TMDS_SYNC_CHAR_PATTERN_0_1=0x20e8
regDIG0_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX=2
regDIG0_TMDS_SYNC_CHAR_PATTERN_2_3=0x20e9
regDIG0_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX=2
regDIG0_TMDS_CTL_BITS=0x20eb
regDIG0_TMDS_CTL_BITS_BASE_IDX=2
regDIG0_TMDS_DCBALANCER_CONTROL=0x20ec
regDIG0_TMDS_DCBALANCER_CONTROL_BASE_IDX=2
regDIG0_TMDS_SYNC_DCBALANCE_CHAR=0x20ed
regDIG0_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX=2
regDIG0_TMDS_CTL0_1_GEN_CNTL=0x20ee
regDIG0_TMDS_CTL0_1_GEN_CNTL_BASE_IDX=2
regDIG0_TMDS_CTL2_3_GEN_CNTL=0x20ef
regDIG0_TMDS_CTL2_3_GEN_CNTL_BASE_IDX=2
regDIG0_DIG_VERSION=0x20f1
regDIG0_DIG_VERSION_BASE_IDX=2
regDP1_DP_LINK_CNTL=0x2242
regDP1_DP_LINK_CNTL_BASE_IDX=2
regDP1_DP_PIXEL_FORMAT=0x2243
regDP1_DP_PIXEL_FORMAT_BASE_IDX=2
regDP1_DP_MSA_COLORIMETRY=0x2244
regDP1_DP_MSA_COLORIMETRY_BASE_IDX=2
regDP1_DP_CONFIG=0x2245
regDP1_DP_CONFIG_BASE_IDX=2
regDP1_DP_VID_STREAM_CNTL=0x2246
regDP1_DP_VID_STREAM_CNTL_BASE_IDX=2
regDP1_DP_STEER_FIFO=0x2247
regDP1_DP_STEER_FIFO_BASE_IDX=2
regDP1_DP_MSA_MISC=0x2248
regDP1_DP_MSA_MISC_BASE_IDX=2
regDP1_DP_DPHY_INTERNAL_CTRL=0x2249
regDP1_DP_DPHY_INTERNAL_CTRL_BASE_IDX=2
regDP1_DP_VID_TIMING=0x224a
regDP1_DP_VID_TIMING_BASE_IDX=2
regDP1_DP_VID_N=0x224b
regDP1_DP_VID_N_BASE_IDX=2
regDP1_DP_VID_M=0x224c
regDP1_DP_VID_M_BASE_IDX=2
regDP1_DP_LINK_FRAMING_CNTL=0x224d
regDP1_DP_LINK_FRAMING_CNTL_BASE_IDX=2
regDP1_DP_HBR2_EYE_PATTERN=0x224e
regDP1_DP_HBR2_EYE_PATTERN_BASE_IDX=2
regDP1_DP_VID_MSA_VBID=0x224f
regDP1_DP_VID_MSA_VBID_BASE_IDX=2
regDP1_DP_VID_INTERRUPT_CNTL=0x2250
regDP1_DP_VID_INTERRUPT_CNTL_BASE_IDX=2
regDP1_DP_DPHY_CNTL=0x2251
regDP1_DP_DPHY_CNTL_BASE_IDX=2
regDP1_DP_DPHY_TRAINING_PATTERN_SEL=0x2252
regDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX=2
regDP1_DP_DPHY_SYM0=0x2253
regDP1_DP_DPHY_SYM0_BASE_IDX=2
regDP1_DP_DPHY_SYM1=0x2254
regDP1_DP_DPHY_SYM1_BASE_IDX=2
regDP1_DP_DPHY_SYM2=0x2255
regDP1_DP_DPHY_SYM2_BASE_IDX=2
regDP1_DP_DPHY_8B10B_CNTL=0x2256
regDP1_DP_DPHY_8B10B_CNTL_BASE_IDX=2
regDP1_DP_DPHY_PRBS_CNTL=0x2257
regDP1_DP_DPHY_PRBS_CNTL_BASE_IDX=2
regDP1_DP_DPHY_SCRAM_CNTL=0x2258
regDP1_DP_DPHY_SCRAM_CNTL_BASE_IDX=2
regDP1_DP_DPHY_CRC_EN=0x2259
regDP1_DP_DPHY_CRC_EN_BASE_IDX=2
regDP1_DP_DPHY_CRC_CNTL=0x225a
regDP1_DP_DPHY_CRC_CNTL_BASE_IDX=2
regDP1_DP_DPHY_CRC_RESULT=0x225b
regDP1_DP_DPHY_CRC_RESULT_BASE_IDX=2
regDP1_DP_DPHY_CRC_MST_CNTL=0x225c
regDP1_DP_DPHY_CRC_MST_CNTL_BASE_IDX=2
regDP1_DP_DPHY_CRC_MST_STATUS=0x225d
regDP1_DP_DPHY_CRC_MST_STATUS_BASE_IDX=2
regDP1_DP_DPHY_FAST_TRAINING=0x225e
regDP1_DP_DPHY_FAST_TRAINING_BASE_IDX=2
regDP1_DP_DPHY_FAST_TRAINING_STATUS=0x225f
regDP1_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX=2
regDP1_DP_TU_CNTL=0x2260
regDP1_DP_TU_CNTL_BASE_IDX=2
regDP1_DP_PIXEL_FORMAT_DB_CNTL=0x2261
regDP1_DP_PIXEL_FORMAT_DB_CNTL_BASE_IDX=2
regDP1_DP_CP_LINK_VERIFICATION_PATTERN=0x2262
regDP1_DP_CP_LINK_VERIFICATION_PATTERN_BASE_IDX=2
regDP1_DP_SEC_CNTL=0x2265
regDP1_DP_SEC_CNTL_BASE_IDX=2
regDP1_DP_SEC_CNTL1=0x2266
regDP1_DP_SEC_CNTL1_BASE_IDX=2
regDP1_DP_SEC_FRAMING1=0x2267
regDP1_DP_SEC_FRAMING1_BASE_IDX=2
regDP1_DP_SEC_FRAMING2=0x2268
regDP1_DP_SEC_FRAMING2_BASE_IDX=2
regDP1_DP_SEC_FRAMING3=0x2269
regDP1_DP_SEC_FRAMING3_BASE_IDX=2
regDP1_DP_SEC_FRAMING4=0x226a
regDP1_DP_SEC_FRAMING4_BASE_IDX=2
regDP1_DP_SEC_AUD_N=0x226b
regDP1_DP_SEC_AUD_N_BASE_IDX=2
regDP1_DP_SEC_AUD_N_READBACK=0x226c
regDP1_DP_SEC_AUD_N_READBACK_BASE_IDX=2
regDP1_DP_SEC_AUD_M=0x226d
regDP1_DP_SEC_AUD_M_BASE_IDX=2
regDP1_DP_SEC_AUD_M_READBACK=0x226e
regDP1_DP_SEC_AUD_M_READBACK_BASE_IDX=2
regDP1_DP_SEC_TIMESTAMP=0x226f
regDP1_DP_SEC_TIMESTAMP_BASE_IDX=2
regDP1_DP_SEC_PACKET_CNTL=0x2270
regDP1_DP_SEC_PACKET_CNTL_BASE_IDX=2
regDP1_DP_MSE_RATE_CNTL=0x2271
regDP1_DP_MSE_RATE_CNTL_BASE_IDX=2
regDP1_DP_CP_MSE_STATUS=0x2272
regDP1_DP_CP_MSE_STATUS_BASE_IDX=2
regDP1_DP_MSE_RATE_UPDATE=0x2273
regDP1_DP_MSE_RATE_UPDATE_BASE_IDX=2
regDP1_DP_MSE_SAT0=0x2274
regDP1_DP_MSE_SAT0_BASE_IDX=2
regDP1_DP_MSE_SAT1=0x2275
regDP1_DP_MSE_SAT1_BASE_IDX=2
regDP1_DP_MSE_SAT2=0x2276
regDP1_DP_MSE_SAT2_BASE_IDX=2
regDP1_DP_MSE_SAT_UPDATE=0x2277
regDP1_DP_MSE_SAT_UPDATE_BASE_IDX=2
regDP1_DP_MSE_LINK_TIMING=0x2278
regDP1_DP_MSE_LINK_TIMING_BASE_IDX=2
regDP1_DP_MSE_MISC_CNTL=0x2279
regDP1_DP_MSE_MISC_CNTL_BASE_IDX=2
regDP1_DP_DPHY_BS_SR_SWAP_CNTL=0x227e
regDP1_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX=2
regDP1_DP_DPHY_HBR2_PATTERN_CONTROL=0x227f
regDP1_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX=2
regDP1_DP_MSE_SAT0_STATUS=0x2281
regDP1_DP_MSE_SAT0_STATUS_BASE_IDX=2
regDP1_DP_MSE_SAT1_STATUS=0x2282
regDP1_DP_MSE_SAT1_STATUS_BASE_IDX=2
regDP1_DP_MSE_SAT2_STATUS=0x2283
regDP1_DP_MSE_SAT2_STATUS_BASE_IDX=2
regDP1_DP_DPIA_SPARE=0x2284
regDP1_DP_DPIA_SPARE_BASE_IDX=2
regDP1_DP_HBLANK_CONTROL=0x2285
regDP1_DP_HBLANK_CONTROL_BASE_IDX=2
regDP1_DP_MSA_TIMING_PARAM1=0x2286
regDP1_DP_MSA_TIMING_PARAM1_BASE_IDX=2
regDP1_DP_MSA_TIMING_PARAM2=0x2287
regDP1_DP_MSA_TIMING_PARAM2_BASE_IDX=2
regDP1_DP_MSA_TIMING_PARAM3=0x2288
regDP1_DP_MSA_TIMING_PARAM3_BASE_IDX=2
regDP1_DP_MSA_TIMING_PARAM4=0x2289
regDP1_DP_MSA_TIMING_PARAM4_BASE_IDX=2
regDP1_DP_MSO_CNTL=0x228a
regDP1_DP_MSO_CNTL_BASE_IDX=2
regDP1_DP_MSO_CNTL1=0x228b
regDP1_DP_MSO_CNTL1_BASE_IDX=2
regDP1_DP_STEER_FIFO_CNTL=0x228c
regDP1_DP_STEER_FIFO_CNTL_BASE_IDX=2
regDP1_DP_SEC_CNTL2=0x228d
regDP1_DP_SEC_CNTL2_BASE_IDX=2
regDP1_DP_SEC_CNTL3=0x228e
regDP1_DP_SEC_CNTL3_BASE_IDX=2
regDP1_DP_SEC_CNTL4=0x228f
regDP1_DP_SEC_CNTL4_BASE_IDX=2
regDP1_DP_SEC_CNTL5=0x2290
regDP1_DP_SEC_CNTL5_BASE_IDX=2
regDP1_DP_SEC_CNTL6=0x2291
regDP1_DP_SEC_CNTL6_BASE_IDX=2
regDP1_DP_SEC_CNTL7=0x2292
regDP1_DP_SEC_CNTL7_BASE_IDX=2
regDP1_DP_DB_CNTL=0x2293
regDP1_DP_DB_CNTL_BASE_IDX=2
regDP1_DP_MSA_VBID_MISC=0x2294
regDP1_DP_MSA_VBID_MISC_BASE_IDX=2
regDP1_DP_SEC_METADATA_TRANSMISSION=0x2295
regDP1_DP_SEC_METADATA_TRANSMISSION_BASE_IDX=2
regDP1_DP_ALPM_CNTL=0x2297
regDP1_DP_ALPM_CNTL_BASE_IDX=2
regDP1_DP_GSP8_CNTL=0x2298
regDP1_DP_GSP8_CNTL_BASE_IDX=2
regDP1_DP_GSP9_CNTL=0x2299
regDP1_DP_GSP9_CNTL_BASE_IDX=2
regDP1_DP_GSP10_CNTL=0x229a
regDP1_DP_GSP10_CNTL_BASE_IDX=2
regDP1_DP_GSP11_CNTL=0x229b
regDP1_DP_GSP11_CNTL_BASE_IDX=2
regDP1_DP_GSP_EN_DB_STATUS=0x229c
regDP1_DP_GSP_EN_DB_STATUS_BASE_IDX=2
regDP1_DP_AUXLESS_ALPM_CNTL1=0x229d
regDP1_DP_AUXLESS_ALPM_CNTL1_BASE_IDX=2
regDP1_DP_AUXLESS_ALPM_CNTL2=0x229e
regDP1_DP_AUXLESS_ALPM_CNTL2_BASE_IDX=2
regDP1_DP_AUXLESS_ALPM_CNTL3=0x229f
regDP1_DP_AUXLESS_ALPM_CNTL3_BASE_IDX=2
regDP1_DP_AUXLESS_ALPM_CNTL4=0x22a0
regDP1_DP_AUXLESS_ALPM_CNTL4_BASE_IDX=2
regDP1_DP_AUXLESS_ALPM_CNTL5=0x22a1
regDP1_DP_AUXLESS_ALPM_CNTL5_BASE_IDX=2
regDP1_DP_STREAM_SYMBOL_COUNT_STATUS=0x22a2
regDP1_DP_STREAM_SYMBOL_COUNT_STATUS_BASE_IDX=2
regDP1_DP_STREAM_SYMBOL_COUNT_CONTROL=0x22a3
regDP1_DP_STREAM_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP1_DP_LINK_SYMBOL_COUNT_STATUS0=0x22a4
regDP1_DP_LINK_SYMBOL_COUNT_STATUS0_BASE_IDX=2
regDP1_DP_LINK_SYMBOL_COUNT_STATUS1=0x22a5
regDP1_DP_LINK_SYMBOL_COUNT_STATUS1_BASE_IDX=2
regDP1_DP_LINK_SYMBOL_COUNT_CONTROL=0x22a6
regDP1_DP_LINK_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP1_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL=0x22a7
regDP1_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX=2
regDIG1_DIG_FE_CNTL=0x21b7
regDIG1_DIG_FE_CNTL_BASE_IDX=2
regDIG1_DIG_FE_CLK_CNTL=0x21b8
regDIG1_DIG_FE_CLK_CNTL_BASE_IDX=2
regDIG1_DIG_FE_EN_CNTL=0x21b9
regDIG1_DIG_FE_EN_CNTL_BASE_IDX=2
regDIG1_DIG_OUTPUT_CRC_CNTL=0x21ba
regDIG1_DIG_OUTPUT_CRC_CNTL_BASE_IDX=2
regDIG1_DIG_OUTPUT_CRC_RESULT=0x21bb
regDIG1_DIG_OUTPUT_CRC_RESULT_BASE_IDX=2
regDIG1_DIG_CLOCK_PATTERN=0x21bc
regDIG1_DIG_CLOCK_PATTERN_BASE_IDX=2
regDIG1_DIG_TEST_PATTERN=0x21bd
regDIG1_DIG_TEST_PATTERN_BASE_IDX=2
regDIG1_DIG_RANDOM_PATTERN_SEED=0x21be
regDIG1_DIG_RANDOM_PATTERN_SEED_BASE_IDX=2
regDIG1_DIG_FIFO_CTRL0=0x21bf
regDIG1_DIG_FIFO_CTRL0_BASE_IDX=2
regDIG1_DIG_FIFO_CTRL1=0x21c0
regDIG1_DIG_FIFO_CTRL1_BASE_IDX=2
regDIG1_HDMI_METADATA_PACKET_CONTROL=0x21c1
regDIG1_HDMI_METADATA_PACKET_CONTROL_BASE_IDX=2
regDIG1_HDMI_CONTROL=0x21c2
regDIG1_HDMI_CONTROL_BASE_IDX=2
regDIG1_HDMI_STATUS=0x21c3
regDIG1_HDMI_STATUS_BASE_IDX=2
regDIG1_HDMI_AUDIO_PACKET_CONTROL=0x21c4
regDIG1_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX=2
regDIG1_HDMI_ACR_PACKET_CONTROL=0x21c5
regDIG1_HDMI_ACR_PACKET_CONTROL_BASE_IDX=2
regDIG1_HDMI_VBI_PACKET_CONTROL=0x21c6
regDIG1_HDMI_VBI_PACKET_CONTROL_BASE_IDX=2
regDIG1_HDMI_INFOFRAME_CONTROL0=0x21c7
regDIG1_HDMI_INFOFRAME_CONTROL0_BASE_IDX=2
regDIG1_HDMI_INFOFRAME_CONTROL1=0x21c8
regDIG1_HDMI_INFOFRAME_CONTROL1_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL0=0x21c9
regDIG1_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL6=0x21ca
regDIG1_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL5=0x21cb
regDIG1_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX=2
regDIG1_HDMI_GC=0x21cc
regDIG1_HDMI_GC_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL1=0x21cd
regDIG1_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL2=0x21ce
regDIG1_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL3=0x21cf
regDIG1_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL4=0x21d0
regDIG1_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL7=0x21d1
regDIG1_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL8=0x21d2
regDIG1_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL9=0x21d3
regDIG1_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX=2
regDIG1_HDMI_GENERIC_PACKET_CONTROL10=0x21d4
regDIG1_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX=2
regDIG1_HDMI_DB_CONTROL=0x21d5
regDIG1_HDMI_DB_CONTROL_BASE_IDX=2
regDIG1_HDMI_ACR_32_0=0x21d6
regDIG1_HDMI_ACR_32_0_BASE_IDX=2
regDIG1_HDMI_ACR_32_1=0x21d7
regDIG1_HDMI_ACR_32_1_BASE_IDX=2
regDIG1_HDMI_ACR_44_0=0x21d8
regDIG1_HDMI_ACR_44_0_BASE_IDX=2
regDIG1_HDMI_ACR_44_1=0x21d9
regDIG1_HDMI_ACR_44_1_BASE_IDX=2
regDIG1_HDMI_ACR_48_0=0x21da
regDIG1_HDMI_ACR_48_0_BASE_IDX=2
regDIG1_HDMI_ACR_48_1=0x21db
regDIG1_HDMI_ACR_48_1_BASE_IDX=2
regDIG1_HDMI_ACR_STATUS_0=0x21dc
regDIG1_HDMI_ACR_STATUS_0_BASE_IDX=2
regDIG1_HDMI_ACR_STATUS_1=0x21dd
regDIG1_HDMI_ACR_STATUS_1_BASE_IDX=2
regDIG1_AFMT_CNTL=0x21de
regDIG1_AFMT_CNTL_BASE_IDX=2
regDIG1_DIG_BE_CLK_CNTL=0x21df
regDIG1_DIG_BE_CLK_CNTL_BASE_IDX=2
regDIG1_DIG_BE_CNTL=0x21e0
regDIG1_DIG_BE_CNTL_BASE_IDX=2
regDIG1_DIG_BE_EN_CNTL=0x21e1
regDIG1_DIG_BE_EN_CNTL_BASE_IDX=2
regDIG1_HDCP_INT_CONTROL=0x21e4
regDIG1_HDCP_INT_CONTROL_BASE_IDX=2
regDIG1_HDCP_I2C_CONTROL_0=0x21e6
regDIG1_HDCP_I2C_CONTROL_0_BASE_IDX=2
regDIG1_HDCP_I2C_CONTROL_1=0x21e7
regDIG1_HDCP_I2C_CONTROL_1_BASE_IDX=2
regDIG1_TMDS_CNTL=0x2208
regDIG1_TMDS_CNTL_BASE_IDX=2
regDIG1_TMDS_CONTROL_CHAR=0x2209
regDIG1_TMDS_CONTROL_CHAR_BASE_IDX=2
regDIG1_TMDS_CONTROL0_FEEDBACK=0x220a
regDIG1_TMDS_CONTROL0_FEEDBACK_BASE_IDX=2
regDIG1_TMDS_STEREOSYNC_CTL_SEL=0x220b
regDIG1_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX=2
regDIG1_TMDS_SYNC_CHAR_PATTERN_0_1=0x220c
regDIG1_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX=2
regDIG1_TMDS_SYNC_CHAR_PATTERN_2_3=0x220d
regDIG1_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX=2
regDIG1_TMDS_CTL_BITS=0x220f
regDIG1_TMDS_CTL_BITS_BASE_IDX=2
regDIG1_TMDS_DCBALANCER_CONTROL=0x2210
regDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX=2
regDIG1_TMDS_SYNC_DCBALANCE_CHAR=0x2211
regDIG1_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX=2
regDIG1_TMDS_CTL0_1_GEN_CNTL=0x2212
regDIG1_TMDS_CTL0_1_GEN_CNTL_BASE_IDX=2
regDIG1_TMDS_CTL2_3_GEN_CNTL=0x2213
regDIG1_TMDS_CTL2_3_GEN_CNTL_BASE_IDX=2
regDIG1_DIG_VERSION=0x2215
regDIG1_DIG_VERSION_BASE_IDX=2
regDP2_DP_LINK_CNTL=0x2366
regDP2_DP_LINK_CNTL_BASE_IDX=2
regDP2_DP_PIXEL_FORMAT=0x2367
regDP2_DP_PIXEL_FORMAT_BASE_IDX=2
regDP2_DP_MSA_COLORIMETRY=0x2368
regDP2_DP_MSA_COLORIMETRY_BASE_IDX=2
regDP2_DP_CONFIG=0x2369
regDP2_DP_CONFIG_BASE_IDX=2
regDP2_DP_VID_STREAM_CNTL=0x236a
regDP2_DP_VID_STREAM_CNTL_BASE_IDX=2
regDP2_DP_STEER_FIFO=0x236b
regDP2_DP_STEER_FIFO_BASE_IDX=2
regDP2_DP_MSA_MISC=0x236c
regDP2_DP_MSA_MISC_BASE_IDX=2
regDP2_DP_DPHY_INTERNAL_CTRL=0x236d
regDP2_DP_DPHY_INTERNAL_CTRL_BASE_IDX=2
regDP2_DP_VID_TIMING=0x236e
regDP2_DP_VID_TIMING_BASE_IDX=2
regDP2_DP_VID_N=0x236f
regDP2_DP_VID_N_BASE_IDX=2
regDP2_DP_VID_M=0x2370
regDP2_DP_VID_M_BASE_IDX=2
regDP2_DP_LINK_FRAMING_CNTL=0x2371
regDP2_DP_LINK_FRAMING_CNTL_BASE_IDX=2
regDP2_DP_HBR2_EYE_PATTERN=0x2372
regDP2_DP_HBR2_EYE_PATTERN_BASE_IDX=2
regDP2_DP_VID_MSA_VBID=0x2373
regDP2_DP_VID_MSA_VBID_BASE_IDX=2
regDP2_DP_VID_INTERRUPT_CNTL=0x2374
regDP2_DP_VID_INTERRUPT_CNTL_BASE_IDX=2
regDP2_DP_DPHY_CNTL=0x2375
regDP2_DP_DPHY_CNTL_BASE_IDX=2
regDP2_DP_DPHY_TRAINING_PATTERN_SEL=0x2376
regDP2_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX=2
regDP2_DP_DPHY_SYM0=0x2377
regDP2_DP_DPHY_SYM0_BASE_IDX=2
regDP2_DP_DPHY_SYM1=0x2378
regDP2_DP_DPHY_SYM1_BASE_IDX=2
regDP2_DP_DPHY_SYM2=0x2379
regDP2_DP_DPHY_SYM2_BASE_IDX=2
regDP2_DP_DPHY_8B10B_CNTL=0x237a
regDP2_DP_DPHY_8B10B_CNTL_BASE_IDX=2
regDP2_DP_DPHY_PRBS_CNTL=0x237b
regDP2_DP_DPHY_PRBS_CNTL_BASE_IDX=2
regDP2_DP_DPHY_SCRAM_CNTL=0x237c
regDP2_DP_DPHY_SCRAM_CNTL_BASE_IDX=2
regDP2_DP_DPHY_CRC_EN=0x237d
regDP2_DP_DPHY_CRC_EN_BASE_IDX=2
regDP2_DP_DPHY_CRC_CNTL=0x237e
regDP2_DP_DPHY_CRC_CNTL_BASE_IDX=2
regDP2_DP_DPHY_CRC_RESULT=0x237f
regDP2_DP_DPHY_CRC_RESULT_BASE_IDX=2
regDP2_DP_DPHY_CRC_MST_CNTL=0x2380
regDP2_DP_DPHY_CRC_MST_CNTL_BASE_IDX=2
regDP2_DP_DPHY_CRC_MST_STATUS=0x2381
regDP2_DP_DPHY_CRC_MST_STATUS_BASE_IDX=2
regDP2_DP_DPHY_FAST_TRAINING=0x2382
regDP2_DP_DPHY_FAST_TRAINING_BASE_IDX=2
regDP2_DP_DPHY_FAST_TRAINING_STATUS=0x2383
regDP2_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX=2
regDP2_DP_TU_CNTL=0x2384
regDP2_DP_TU_CNTL_BASE_IDX=2
regDP2_DP_PIXEL_FORMAT_DB_CNTL=0x2385
regDP2_DP_PIXEL_FORMAT_DB_CNTL_BASE_IDX=2
regDP2_DP_CP_LINK_VERIFICATION_PATTERN=0x2386
regDP2_DP_CP_LINK_VERIFICATION_PATTERN_BASE_IDX=2
regDP2_DP_SEC_CNTL=0x2389
regDP2_DP_SEC_CNTL_BASE_IDX=2
regDP2_DP_SEC_CNTL1=0x238a
regDP2_DP_SEC_CNTL1_BASE_IDX=2
regDP2_DP_SEC_FRAMING1=0x238b
regDP2_DP_SEC_FRAMING1_BASE_IDX=2
regDP2_DP_SEC_FRAMING2=0x238c
regDP2_DP_SEC_FRAMING2_BASE_IDX=2
regDP2_DP_SEC_FRAMING3=0x238d
regDP2_DP_SEC_FRAMING3_BASE_IDX=2
regDP2_DP_SEC_FRAMING4=0x238e
regDP2_DP_SEC_FRAMING4_BASE_IDX=2
regDP2_DP_SEC_AUD_N=0x238f
regDP2_DP_SEC_AUD_N_BASE_IDX=2
regDP2_DP_SEC_AUD_N_READBACK=0x2390
regDP2_DP_SEC_AUD_N_READBACK_BASE_IDX=2
regDP2_DP_SEC_AUD_M=0x2391
regDP2_DP_SEC_AUD_M_BASE_IDX=2
regDP2_DP_SEC_AUD_M_READBACK=0x2392
regDP2_DP_SEC_AUD_M_READBACK_BASE_IDX=2
regDP2_DP_SEC_TIMESTAMP=0x2393
regDP2_DP_SEC_TIMESTAMP_BASE_IDX=2
regDP2_DP_SEC_PACKET_CNTL=0x2394
regDP2_DP_SEC_PACKET_CNTL_BASE_IDX=2
regDP2_DP_MSE_RATE_CNTL=0x2395
regDP2_DP_MSE_RATE_CNTL_BASE_IDX=2
regDP2_DP_CP_MSE_STATUS=0x2396
regDP2_DP_CP_MSE_STATUS_BASE_IDX=2
regDP2_DP_MSE_RATE_UPDATE=0x2397
regDP2_DP_MSE_RATE_UPDATE_BASE_IDX=2
regDP2_DP_MSE_SAT0=0x2398
regDP2_DP_MSE_SAT0_BASE_IDX=2
regDP2_DP_MSE_SAT1=0x2399
regDP2_DP_MSE_SAT1_BASE_IDX=2
regDP2_DP_MSE_SAT2=0x239a
regDP2_DP_MSE_SAT2_BASE_IDX=2
regDP2_DP_MSE_SAT_UPDATE=0x239b
regDP2_DP_MSE_SAT_UPDATE_BASE_IDX=2
regDP2_DP_MSE_LINK_TIMING=0x239c
regDP2_DP_MSE_LINK_TIMING_BASE_IDX=2
regDP2_DP_MSE_MISC_CNTL=0x239d
regDP2_DP_MSE_MISC_CNTL_BASE_IDX=2
regDP2_DP_DPHY_BS_SR_SWAP_CNTL=0x23a2
regDP2_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX=2
regDP2_DP_DPHY_HBR2_PATTERN_CONTROL=0x23a3
regDP2_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX=2
regDP2_DP_MSE_SAT0_STATUS=0x23a5
regDP2_DP_MSE_SAT0_STATUS_BASE_IDX=2
regDP2_DP_MSE_SAT1_STATUS=0x23a6
regDP2_DP_MSE_SAT1_STATUS_BASE_IDX=2
regDP2_DP_MSE_SAT2_STATUS=0x23a7
regDP2_DP_MSE_SAT2_STATUS_BASE_IDX=2
regDP2_DP_DPIA_SPARE=0x23a8
regDP2_DP_DPIA_SPARE_BASE_IDX=2
regDP2_DP_HBLANK_CONTROL=0x23a9
regDP2_DP_HBLANK_CONTROL_BASE_IDX=2
regDP2_DP_MSA_TIMING_PARAM1=0x23aa
regDP2_DP_MSA_TIMING_PARAM1_BASE_IDX=2
regDP2_DP_MSA_TIMING_PARAM2=0x23ab
regDP2_DP_MSA_TIMING_PARAM2_BASE_IDX=2
regDP2_DP_MSA_TIMING_PARAM3=0x23ac
regDP2_DP_MSA_TIMING_PARAM3_BASE_IDX=2
regDP2_DP_MSA_TIMING_PARAM4=0x23ad
regDP2_DP_MSA_TIMING_PARAM4_BASE_IDX=2
regDP2_DP_MSO_CNTL=0x23ae
regDP2_DP_MSO_CNTL_BASE_IDX=2
regDP2_DP_MSO_CNTL1=0x23af
regDP2_DP_MSO_CNTL1_BASE_IDX=2
regDP2_DP_STEER_FIFO_CNTL=0x23b0
regDP2_DP_STEER_FIFO_CNTL_BASE_IDX=2
regDP2_DP_SEC_CNTL2=0x23b1
regDP2_DP_SEC_CNTL2_BASE_IDX=2
regDP2_DP_SEC_CNTL3=0x23b2
regDP2_DP_SEC_CNTL3_BASE_IDX=2
regDP2_DP_SEC_CNTL4=0x23b3
regDP2_DP_SEC_CNTL4_BASE_IDX=2
regDP2_DP_SEC_CNTL5=0x23b4
regDP2_DP_SEC_CNTL5_BASE_IDX=2
regDP2_DP_SEC_CNTL6=0x23b5
regDP2_DP_SEC_CNTL6_BASE_IDX=2
regDP2_DP_SEC_CNTL7=0x23b6
regDP2_DP_SEC_CNTL7_BASE_IDX=2
regDP2_DP_DB_CNTL=0x23b7
regDP2_DP_DB_CNTL_BASE_IDX=2
regDP2_DP_MSA_VBID_MISC=0x23b8
regDP2_DP_MSA_VBID_MISC_BASE_IDX=2
regDP2_DP_SEC_METADATA_TRANSMISSION=0x23b9
regDP2_DP_SEC_METADATA_TRANSMISSION_BASE_IDX=2
regDP2_DP_ALPM_CNTL=0x23bb
regDP2_DP_ALPM_CNTL_BASE_IDX=2
regDP2_DP_GSP8_CNTL=0x23bc
regDP2_DP_GSP8_CNTL_BASE_IDX=2
regDP2_DP_GSP9_CNTL=0x23bd
regDP2_DP_GSP9_CNTL_BASE_IDX=2
regDP2_DP_GSP10_CNTL=0x23be
regDP2_DP_GSP10_CNTL_BASE_IDX=2
regDP2_DP_GSP11_CNTL=0x23bf
regDP2_DP_GSP11_CNTL_BASE_IDX=2
regDP2_DP_GSP_EN_DB_STATUS=0x23c0
regDP2_DP_GSP_EN_DB_STATUS_BASE_IDX=2
regDP2_DP_AUXLESS_ALPM_CNTL1=0x23c1
regDP2_DP_AUXLESS_ALPM_CNTL1_BASE_IDX=2
regDP2_DP_AUXLESS_ALPM_CNTL2=0x23c2
regDP2_DP_AUXLESS_ALPM_CNTL2_BASE_IDX=2
regDP2_DP_AUXLESS_ALPM_CNTL3=0x23c3
regDP2_DP_AUXLESS_ALPM_CNTL3_BASE_IDX=2
regDP2_DP_AUXLESS_ALPM_CNTL4=0x23c4
regDP2_DP_AUXLESS_ALPM_CNTL4_BASE_IDX=2
regDP2_DP_AUXLESS_ALPM_CNTL5=0x23c5
regDP2_DP_AUXLESS_ALPM_CNTL5_BASE_IDX=2
regDP2_DP_STREAM_SYMBOL_COUNT_STATUS=0x23c6
regDP2_DP_STREAM_SYMBOL_COUNT_STATUS_BASE_IDX=2
regDP2_DP_STREAM_SYMBOL_COUNT_CONTROL=0x23c7
regDP2_DP_STREAM_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP2_DP_LINK_SYMBOL_COUNT_STATUS0=0x23c8
regDP2_DP_LINK_SYMBOL_COUNT_STATUS0_BASE_IDX=2
regDP2_DP_LINK_SYMBOL_COUNT_STATUS1=0x23c9
regDP2_DP_LINK_SYMBOL_COUNT_STATUS1_BASE_IDX=2
regDP2_DP_LINK_SYMBOL_COUNT_CONTROL=0x23ca
regDP2_DP_LINK_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP2_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL=0x23cb
regDP2_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX=2
regDIG2_DIG_FE_CNTL=0x22db
regDIG2_DIG_FE_CNTL_BASE_IDX=2
regDIG2_DIG_FE_CLK_CNTL=0x22dc
regDIG2_DIG_FE_CLK_CNTL_BASE_IDX=2
regDIG2_DIG_FE_EN_CNTL=0x22dd
regDIG2_DIG_FE_EN_CNTL_BASE_IDX=2
regDIG2_DIG_OUTPUT_CRC_CNTL=0x22de
regDIG2_DIG_OUTPUT_CRC_CNTL_BASE_IDX=2
regDIG2_DIG_OUTPUT_CRC_RESULT=0x22df
regDIG2_DIG_OUTPUT_CRC_RESULT_BASE_IDX=2
regDIG2_DIG_CLOCK_PATTERN=0x22e0
regDIG2_DIG_CLOCK_PATTERN_BASE_IDX=2
regDIG2_DIG_TEST_PATTERN=0x22e1
regDIG2_DIG_TEST_PATTERN_BASE_IDX=2
regDIG2_DIG_RANDOM_PATTERN_SEED=0x22e2
regDIG2_DIG_RANDOM_PATTERN_SEED_BASE_IDX=2
regDIG2_DIG_FIFO_CTRL0=0x22e3
regDIG2_DIG_FIFO_CTRL0_BASE_IDX=2
regDIG2_DIG_FIFO_CTRL1=0x22e4
regDIG2_DIG_FIFO_CTRL1_BASE_IDX=2
regDIG2_HDMI_METADATA_PACKET_CONTROL=0x22e5
regDIG2_HDMI_METADATA_PACKET_CONTROL_BASE_IDX=2
regDIG2_HDMI_CONTROL=0x22e6
regDIG2_HDMI_CONTROL_BASE_IDX=2
regDIG2_HDMI_STATUS=0x22e7
regDIG2_HDMI_STATUS_BASE_IDX=2
regDIG2_HDMI_AUDIO_PACKET_CONTROL=0x22e8
regDIG2_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX=2
regDIG2_HDMI_ACR_PACKET_CONTROL=0x22e9
regDIG2_HDMI_ACR_PACKET_CONTROL_BASE_IDX=2
regDIG2_HDMI_VBI_PACKET_CONTROL=0x22ea
regDIG2_HDMI_VBI_PACKET_CONTROL_BASE_IDX=2
regDIG2_HDMI_INFOFRAME_CONTROL0=0x22eb
regDIG2_HDMI_INFOFRAME_CONTROL0_BASE_IDX=2
regDIG2_HDMI_INFOFRAME_CONTROL1=0x22ec
regDIG2_HDMI_INFOFRAME_CONTROL1_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL0=0x22ed
regDIG2_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL6=0x22ee
regDIG2_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL5=0x22ef
regDIG2_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX=2
regDIG2_HDMI_GC=0x22f0
regDIG2_HDMI_GC_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL1=0x22f1
regDIG2_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL2=0x22f2
regDIG2_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL3=0x22f3
regDIG2_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL4=0x22f4
regDIG2_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL7=0x22f5
regDIG2_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL8=0x22f6
regDIG2_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL9=0x22f7
regDIG2_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX=2
regDIG2_HDMI_GENERIC_PACKET_CONTROL10=0x22f8
regDIG2_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX=2
regDIG2_HDMI_DB_CONTROL=0x22f9
regDIG2_HDMI_DB_CONTROL_BASE_IDX=2
regDIG2_HDMI_ACR_32_0=0x22fa
regDIG2_HDMI_ACR_32_0_BASE_IDX=2
regDIG2_HDMI_ACR_32_1=0x22fb
regDIG2_HDMI_ACR_32_1_BASE_IDX=2
regDIG2_HDMI_ACR_44_0=0x22fc
regDIG2_HDMI_ACR_44_0_BASE_IDX=2
regDIG2_HDMI_ACR_44_1=0x22fd
regDIG2_HDMI_ACR_44_1_BASE_IDX=2
regDIG2_HDMI_ACR_48_0=0x22fe
regDIG2_HDMI_ACR_48_0_BASE_IDX=2
regDIG2_HDMI_ACR_48_1=0x22ff
regDIG2_HDMI_ACR_48_1_BASE_IDX=2
regDIG2_HDMI_ACR_STATUS_0=0x2300
regDIG2_HDMI_ACR_STATUS_0_BASE_IDX=2
regDIG2_HDMI_ACR_STATUS_1=0x2301
regDIG2_HDMI_ACR_STATUS_1_BASE_IDX=2
regDIG2_AFMT_CNTL=0x2302
regDIG2_AFMT_CNTL_BASE_IDX=2
regDIG2_DIG_BE_CLK_CNTL=0x2303
regDIG2_DIG_BE_CLK_CNTL_BASE_IDX=2
regDIG2_DIG_BE_CNTL=0x2304
regDIG2_DIG_BE_CNTL_BASE_IDX=2
regDIG2_DIG_BE_EN_CNTL=0x2305
regDIG2_DIG_BE_EN_CNTL_BASE_IDX=2
regDIG2_HDCP_INT_CONTROL=0x2308
regDIG2_HDCP_INT_CONTROL_BASE_IDX=2
regDIG2_HDCP_I2C_CONTROL_0=0x230a
regDIG2_HDCP_I2C_CONTROL_0_BASE_IDX=2
regDIG2_HDCP_I2C_CONTROL_1=0x230b
regDIG2_HDCP_I2C_CONTROL_1_BASE_IDX=2
regDIG2_TMDS_CNTL=0x232c
regDIG2_TMDS_CNTL_BASE_IDX=2
regDIG2_TMDS_CONTROL_CHAR=0x232d
regDIG2_TMDS_CONTROL_CHAR_BASE_IDX=2
regDIG2_TMDS_CONTROL0_FEEDBACK=0x232e
regDIG2_TMDS_CONTROL0_FEEDBACK_BASE_IDX=2
regDIG2_TMDS_STEREOSYNC_CTL_SEL=0x232f
regDIG2_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX=2
regDIG2_TMDS_SYNC_CHAR_PATTERN_0_1=0x2330
regDIG2_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX=2
regDIG2_TMDS_SYNC_CHAR_PATTERN_2_3=0x2331
regDIG2_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX=2
regDIG2_TMDS_CTL_BITS=0x2333
regDIG2_TMDS_CTL_BITS_BASE_IDX=2
regDIG2_TMDS_DCBALANCER_CONTROL=0x2334
regDIG2_TMDS_DCBALANCER_CONTROL_BASE_IDX=2
regDIG2_TMDS_SYNC_DCBALANCE_CHAR=0x2335
regDIG2_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX=2
regDIG2_TMDS_CTL0_1_GEN_CNTL=0x2336
regDIG2_TMDS_CTL0_1_GEN_CNTL_BASE_IDX=2
regDIG2_TMDS_CTL2_3_GEN_CNTL=0x2337
regDIG2_TMDS_CTL2_3_GEN_CNTL_BASE_IDX=2
regDIG2_DIG_VERSION=0x2339
regDIG2_DIG_VERSION_BASE_IDX=2
regDP3_DP_LINK_CNTL=0x248a
regDP3_DP_LINK_CNTL_BASE_IDX=2
regDP3_DP_PIXEL_FORMAT=0x248b
regDP3_DP_PIXEL_FORMAT_BASE_IDX=2
regDP3_DP_MSA_COLORIMETRY=0x248c
regDP3_DP_MSA_COLORIMETRY_BASE_IDX=2
regDP3_DP_CONFIG=0x248d
regDP3_DP_CONFIG_BASE_IDX=2
regDP3_DP_VID_STREAM_CNTL=0x248e
regDP3_DP_VID_STREAM_CNTL_BASE_IDX=2
regDP3_DP_STEER_FIFO=0x248f
regDP3_DP_STEER_FIFO_BASE_IDX=2
regDP3_DP_MSA_MISC=0x2490
regDP3_DP_MSA_MISC_BASE_IDX=2
regDP3_DP_DPHY_INTERNAL_CTRL=0x2491
regDP3_DP_DPHY_INTERNAL_CTRL_BASE_IDX=2
regDP3_DP_VID_TIMING=0x2492
regDP3_DP_VID_TIMING_BASE_IDX=2
regDP3_DP_VID_N=0x2493
regDP3_DP_VID_N_BASE_IDX=2
regDP3_DP_VID_M=0x2494
regDP3_DP_VID_M_BASE_IDX=2
regDP3_DP_LINK_FRAMING_CNTL=0x2495
regDP3_DP_LINK_FRAMING_CNTL_BASE_IDX=2
regDP3_DP_HBR2_EYE_PATTERN=0x2496
regDP3_DP_HBR2_EYE_PATTERN_BASE_IDX=2
regDP3_DP_VID_MSA_VBID=0x2497
regDP3_DP_VID_MSA_VBID_BASE_IDX=2
regDP3_DP_VID_INTERRUPT_CNTL=0x2498
regDP3_DP_VID_INTERRUPT_CNTL_BASE_IDX=2
regDP3_DP_DPHY_CNTL=0x2499
regDP3_DP_DPHY_CNTL_BASE_IDX=2
regDP3_DP_DPHY_TRAINING_PATTERN_SEL=0x249a
regDP3_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX=2
regDP3_DP_DPHY_SYM0=0x249b
regDP3_DP_DPHY_SYM0_BASE_IDX=2
regDP3_DP_DPHY_SYM1=0x249c
regDP3_DP_DPHY_SYM1_BASE_IDX=2
regDP3_DP_DPHY_SYM2=0x249d
regDP3_DP_DPHY_SYM2_BASE_IDX=2
regDP3_DP_DPHY_8B10B_CNTL=0x249e
regDP3_DP_DPHY_8B10B_CNTL_BASE_IDX=2
regDP3_DP_DPHY_PRBS_CNTL=0x249f
regDP3_DP_DPHY_PRBS_CNTL_BASE_IDX=2
regDP3_DP_DPHY_SCRAM_CNTL=0x24a0
regDP3_DP_DPHY_SCRAM_CNTL_BASE_IDX=2
regDP3_DP_DPHY_CRC_EN=0x24a1
regDP3_DP_DPHY_CRC_EN_BASE_IDX=2
regDP3_DP_DPHY_CRC_CNTL=0x24a2
regDP3_DP_DPHY_CRC_CNTL_BASE_IDX=2
regDP3_DP_DPHY_CRC_RESULT=0x24a3
regDP3_DP_DPHY_CRC_RESULT_BASE_IDX=2
regDP3_DP_DPHY_CRC_MST_CNTL=0x24a4
regDP3_DP_DPHY_CRC_MST_CNTL_BASE_IDX=2
regDP3_DP_DPHY_CRC_MST_STATUS=0x24a5
regDP3_DP_DPHY_CRC_MST_STATUS_BASE_IDX=2
regDP3_DP_DPHY_FAST_TRAINING=0x24a6
regDP3_DP_DPHY_FAST_TRAINING_BASE_IDX=2
regDP3_DP_DPHY_FAST_TRAINING_STATUS=0x24a7
regDP3_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX=2
regDP3_DP_TU_CNTL=0x24a8
regDP3_DP_TU_CNTL_BASE_IDX=2
regDP3_DP_PIXEL_FORMAT_DB_CNTL=0x24a9
regDP3_DP_PIXEL_FORMAT_DB_CNTL_BASE_IDX=2
regDP3_DP_CP_LINK_VERIFICATION_PATTERN=0x24aa
regDP3_DP_CP_LINK_VERIFICATION_PATTERN_BASE_IDX=2
regDP3_DP_SEC_CNTL=0x24ad
regDP3_DP_SEC_CNTL_BASE_IDX=2
regDP3_DP_SEC_CNTL1=0x24ae
regDP3_DP_SEC_CNTL1_BASE_IDX=2
regDP3_DP_SEC_FRAMING1=0x24af
regDP3_DP_SEC_FRAMING1_BASE_IDX=2
regDP3_DP_SEC_FRAMING2=0x24b0
regDP3_DP_SEC_FRAMING2_BASE_IDX=2
regDP3_DP_SEC_FRAMING3=0x24b1
regDP3_DP_SEC_FRAMING3_BASE_IDX=2
regDP3_DP_SEC_FRAMING4=0x24b2
regDP3_DP_SEC_FRAMING4_BASE_IDX=2
regDP3_DP_SEC_AUD_N=0x24b3
regDP3_DP_SEC_AUD_N_BASE_IDX=2
regDP3_DP_SEC_AUD_N_READBACK=0x24b4
regDP3_DP_SEC_AUD_N_READBACK_BASE_IDX=2
regDP3_DP_SEC_AUD_M=0x24b5
regDP3_DP_SEC_AUD_M_BASE_IDX=2
regDP3_DP_SEC_AUD_M_READBACK=0x24b6
regDP3_DP_SEC_AUD_M_READBACK_BASE_IDX=2
regDP3_DP_SEC_TIMESTAMP=0x24b7
regDP3_DP_SEC_TIMESTAMP_BASE_IDX=2
regDP3_DP_SEC_PACKET_CNTL=0x24b8
regDP3_DP_SEC_PACKET_CNTL_BASE_IDX=2
regDP3_DP_MSE_RATE_CNTL=0x24b9
regDP3_DP_MSE_RATE_CNTL_BASE_IDX=2
regDP3_DP_CP_MSE_STATUS=0x24ba
regDP3_DP_CP_MSE_STATUS_BASE_IDX=2
regDP3_DP_MSE_RATE_UPDATE=0x24bb
regDP3_DP_MSE_RATE_UPDATE_BASE_IDX=2
regDP3_DP_MSE_SAT0=0x24bc
regDP3_DP_MSE_SAT0_BASE_IDX=2
regDP3_DP_MSE_SAT1=0x24bd
regDP3_DP_MSE_SAT1_BASE_IDX=2
regDP3_DP_MSE_SAT2=0x24be
regDP3_DP_MSE_SAT2_BASE_IDX=2
regDP3_DP_MSE_SAT_UPDATE=0x24bf
regDP3_DP_MSE_SAT_UPDATE_BASE_IDX=2
regDP3_DP_MSE_LINK_TIMING=0x24c0
regDP3_DP_MSE_LINK_TIMING_BASE_IDX=2
regDP3_DP_MSE_MISC_CNTL=0x24c1
regDP3_DP_MSE_MISC_CNTL_BASE_IDX=2
regDP3_DP_DPHY_BS_SR_SWAP_CNTL=0x24c6
regDP3_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX=2
regDP3_DP_DPHY_HBR2_PATTERN_CONTROL=0x24c7
regDP3_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX=2
regDP3_DP_MSE_SAT0_STATUS=0x24c9
regDP3_DP_MSE_SAT0_STATUS_BASE_IDX=2
regDP3_DP_MSE_SAT1_STATUS=0x24ca
regDP3_DP_MSE_SAT1_STATUS_BASE_IDX=2
regDP3_DP_MSE_SAT2_STATUS=0x24cb
regDP3_DP_MSE_SAT2_STATUS_BASE_IDX=2
regDP3_DP_DPIA_SPARE=0x24cc
regDP3_DP_DPIA_SPARE_BASE_IDX=2
regDP3_DP_HBLANK_CONTROL=0x24cd
regDP3_DP_HBLANK_CONTROL_BASE_IDX=2
regDP3_DP_MSA_TIMING_PARAM1=0x24ce
regDP3_DP_MSA_TIMING_PARAM1_BASE_IDX=2
regDP3_DP_MSA_TIMING_PARAM2=0x24cf
regDP3_DP_MSA_TIMING_PARAM2_BASE_IDX=2
regDP3_DP_MSA_TIMING_PARAM3=0x24d0
regDP3_DP_MSA_TIMING_PARAM3_BASE_IDX=2
regDP3_DP_MSA_TIMING_PARAM4=0x24d1
regDP3_DP_MSA_TIMING_PARAM4_BASE_IDX=2
regDP3_DP_MSO_CNTL=0x24d2
regDP3_DP_MSO_CNTL_BASE_IDX=2
regDP3_DP_MSO_CNTL1=0x24d3
regDP3_DP_MSO_CNTL1_BASE_IDX=2
regDP3_DP_STEER_FIFO_CNTL=0x24d4
regDP3_DP_STEER_FIFO_CNTL_BASE_IDX=2
regDP3_DP_SEC_CNTL2=0x24d5
regDP3_DP_SEC_CNTL2_BASE_IDX=2
regDP3_DP_SEC_CNTL3=0x24d6
regDP3_DP_SEC_CNTL3_BASE_IDX=2
regDP3_DP_SEC_CNTL4=0x24d7
regDP3_DP_SEC_CNTL4_BASE_IDX=2
regDP3_DP_SEC_CNTL5=0x24d8
regDP3_DP_SEC_CNTL5_BASE_IDX=2
regDP3_DP_SEC_CNTL6=0x24d9
regDP3_DP_SEC_CNTL6_BASE_IDX=2
regDP3_DP_SEC_CNTL7=0x24da
regDP3_DP_SEC_CNTL7_BASE_IDX=2
regDP3_DP_DB_CNTL=0x24db
regDP3_DP_DB_CNTL_BASE_IDX=2
regDP3_DP_MSA_VBID_MISC=0x24dc
regDP3_DP_MSA_VBID_MISC_BASE_IDX=2
regDP3_DP_SEC_METADATA_TRANSMISSION=0x24dd
regDP3_DP_SEC_METADATA_TRANSMISSION_BASE_IDX=2
regDP3_DP_ALPM_CNTL=0x24df
regDP3_DP_ALPM_CNTL_BASE_IDX=2
regDP3_DP_GSP8_CNTL=0x24e0
regDP3_DP_GSP8_CNTL_BASE_IDX=2
regDP3_DP_GSP9_CNTL=0x24e1
regDP3_DP_GSP9_CNTL_BASE_IDX=2
regDP3_DP_GSP10_CNTL=0x24e2
regDP3_DP_GSP10_CNTL_BASE_IDX=2
regDP3_DP_GSP11_CNTL=0x24e3
regDP3_DP_GSP11_CNTL_BASE_IDX=2
regDP3_DP_GSP_EN_DB_STATUS=0x24e4
regDP3_DP_GSP_EN_DB_STATUS_BASE_IDX=2
regDP3_DP_AUXLESS_ALPM_CNTL1=0x24e5
regDP3_DP_AUXLESS_ALPM_CNTL1_BASE_IDX=2
regDP3_DP_AUXLESS_ALPM_CNTL2=0x24e6
regDP3_DP_AUXLESS_ALPM_CNTL2_BASE_IDX=2
regDP3_DP_AUXLESS_ALPM_CNTL3=0x24e7
regDP3_DP_AUXLESS_ALPM_CNTL3_BASE_IDX=2
regDP3_DP_AUXLESS_ALPM_CNTL4=0x24e8
regDP3_DP_AUXLESS_ALPM_CNTL4_BASE_IDX=2
regDP3_DP_AUXLESS_ALPM_CNTL5=0x24e9
regDP3_DP_AUXLESS_ALPM_CNTL5_BASE_IDX=2
regDP3_DP_STREAM_SYMBOL_COUNT_STATUS=0x24ea
regDP3_DP_STREAM_SYMBOL_COUNT_STATUS_BASE_IDX=2
regDP3_DP_STREAM_SYMBOL_COUNT_CONTROL=0x24eb
regDP3_DP_STREAM_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP3_DP_LINK_SYMBOL_COUNT_STATUS0=0x24ec
regDP3_DP_LINK_SYMBOL_COUNT_STATUS0_BASE_IDX=2
regDP3_DP_LINK_SYMBOL_COUNT_STATUS1=0x24ed
regDP3_DP_LINK_SYMBOL_COUNT_STATUS1_BASE_IDX=2
regDP3_DP_LINK_SYMBOL_COUNT_CONTROL=0x24ee
regDP3_DP_LINK_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP3_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL=0x24ef
regDP3_DP_SYM8_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX=2
regDIG3_DIG_FE_CNTL=0x23ff
regDIG3_DIG_FE_CNTL_BASE_IDX=2
regDIG3_DIG_FE_CLK_CNTL=0x2400
regDIG3_DIG_FE_CLK_CNTL_BASE_IDX=2
regDIG3_DIG_FE_EN_CNTL=0x2401
regDIG3_DIG_FE_EN_CNTL_BASE_IDX=2
regDIG3_DIG_OUTPUT_CRC_CNTL=0x2402
regDIG3_DIG_OUTPUT_CRC_CNTL_BASE_IDX=2
regDIG3_DIG_OUTPUT_CRC_RESULT=0x2403
regDIG3_DIG_OUTPUT_CRC_RESULT_BASE_IDX=2
regDIG3_DIG_CLOCK_PATTERN=0x2404
regDIG3_DIG_CLOCK_PATTERN_BASE_IDX=2
regDIG3_DIG_TEST_PATTERN=0x2405
regDIG3_DIG_TEST_PATTERN_BASE_IDX=2
regDIG3_DIG_RANDOM_PATTERN_SEED=0x2406
regDIG3_DIG_RANDOM_PATTERN_SEED_BASE_IDX=2
regDIG3_DIG_FIFO_CTRL0=0x2407
regDIG3_DIG_FIFO_CTRL0_BASE_IDX=2
regDIG3_DIG_FIFO_CTRL1=0x2408
regDIG3_DIG_FIFO_CTRL1_BASE_IDX=2
regDIG3_HDMI_METADATA_PACKET_CONTROL=0x2409
regDIG3_HDMI_METADATA_PACKET_CONTROL_BASE_IDX=2
regDIG3_HDMI_CONTROL=0x240a
regDIG3_HDMI_CONTROL_BASE_IDX=2
regDIG3_HDMI_STATUS=0x240b
regDIG3_HDMI_STATUS_BASE_IDX=2
regDIG3_HDMI_AUDIO_PACKET_CONTROL=0x240c
regDIG3_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX=2
regDIG3_HDMI_ACR_PACKET_CONTROL=0x240d
regDIG3_HDMI_ACR_PACKET_CONTROL_BASE_IDX=2
regDIG3_HDMI_VBI_PACKET_CONTROL=0x240e
regDIG3_HDMI_VBI_PACKET_CONTROL_BASE_IDX=2
regDIG3_HDMI_INFOFRAME_CONTROL0=0x240f
regDIG3_HDMI_INFOFRAME_CONTROL0_BASE_IDX=2
regDIG3_HDMI_INFOFRAME_CONTROL1=0x2410
regDIG3_HDMI_INFOFRAME_CONTROL1_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL0=0x2411
regDIG3_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL6=0x2412
regDIG3_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL5=0x2413
regDIG3_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX=2
regDIG3_HDMI_GC=0x2414
regDIG3_HDMI_GC_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL1=0x2415
regDIG3_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL2=0x2416
regDIG3_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL3=0x2417
regDIG3_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL4=0x2418
regDIG3_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL7=0x2419
regDIG3_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL8=0x241a
regDIG3_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL9=0x241b
regDIG3_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX=2
regDIG3_HDMI_GENERIC_PACKET_CONTROL10=0x241c
regDIG3_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX=2
regDIG3_HDMI_DB_CONTROL=0x241d
regDIG3_HDMI_DB_CONTROL_BASE_IDX=2
regDIG3_HDMI_ACR_32_0=0x241e
regDIG3_HDMI_ACR_32_0_BASE_IDX=2
regDIG3_HDMI_ACR_32_1=0x241f
regDIG3_HDMI_ACR_32_1_BASE_IDX=2
regDIG3_HDMI_ACR_44_0=0x2420
regDIG3_HDMI_ACR_44_0_BASE_IDX=2
regDIG3_HDMI_ACR_44_1=0x2421
regDIG3_HDMI_ACR_44_1_BASE_IDX=2
regDIG3_HDMI_ACR_48_0=0x2422
regDIG3_HDMI_ACR_48_0_BASE_IDX=2
regDIG3_HDMI_ACR_48_1=0x2423
regDIG3_HDMI_ACR_48_1_BASE_IDX=2
regDIG3_HDMI_ACR_STATUS_0=0x2424
regDIG3_HDMI_ACR_STATUS_0_BASE_IDX=2
regDIG3_HDMI_ACR_STATUS_1=0x2425
regDIG3_HDMI_ACR_STATUS_1_BASE_IDX=2
regDIG3_AFMT_CNTL=0x2426
regDIG3_AFMT_CNTL_BASE_IDX=2
regDIG3_DIG_BE_CLK_CNTL=0x2427
regDIG3_DIG_BE_CLK_CNTL_BASE_IDX=2
regDIG3_DIG_BE_CNTL=0x2428
regDIG3_DIG_BE_CNTL_BASE_IDX=2
regDIG3_DIG_BE_EN_CNTL=0x2429
regDIG3_DIG_BE_EN_CNTL_BASE_IDX=2
regDIG3_HDCP_INT_CONTROL=0x242c
regDIG3_HDCP_INT_CONTROL_BASE_IDX=2
regDIG3_HDCP_I2C_CONTROL_0=0x242e
regDIG3_HDCP_I2C_CONTROL_0_BASE_IDX=2
regDIG3_HDCP_I2C_CONTROL_1=0x242f
regDIG3_HDCP_I2C_CONTROL_1_BASE_IDX=2
regDIG3_TMDS_CNTL=0x2450
regDIG3_TMDS_CNTL_BASE_IDX=2
regDIG3_TMDS_CONTROL_CHAR=0x2451
regDIG3_TMDS_CONTROL_CHAR_BASE_IDX=2
regDIG3_TMDS_CONTROL0_FEEDBACK=0x2452
regDIG3_TMDS_CONTROL0_FEEDBACK_BASE_IDX=2
regDIG3_TMDS_STEREOSYNC_CTL_SEL=0x2453
regDIG3_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX=2
regDIG3_TMDS_SYNC_CHAR_PATTERN_0_1=0x2454
regDIG3_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX=2
regDIG3_TMDS_SYNC_CHAR_PATTERN_2_3=0x2455
regDIG3_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX=2
regDIG3_TMDS_CTL_BITS=0x2457
regDIG3_TMDS_CTL_BITS_BASE_IDX=2
regDIG3_TMDS_DCBALANCER_CONTROL=0x2458
regDIG3_TMDS_DCBALANCER_CONTROL_BASE_IDX=2
regDIG3_TMDS_SYNC_DCBALANCE_CHAR=0x2459
regDIG3_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX=2
regDIG3_TMDS_CTL0_1_GEN_CNTL=0x245a
regDIG3_TMDS_CTL0_1_GEN_CNTL_BASE_IDX=2
regDIG3_TMDS_CTL2_3_GEN_CNTL=0x245b
regDIG3_TMDS_CTL2_3_GEN_CNTL_BASE_IDX=2
regDIG3_DIG_VERSION=0x245d
regDIG3_DIG_VERSION_BASE_IDX=2
regAFMT0_AFMT_ACP=0x2073
regAFMT0_AFMT_ACP_BASE_IDX=2
regAFMT0_AFMT_VBI_PACKET_CONTROL=0x2074
regAFMT0_AFMT_VBI_PACKET_CONTROL_BASE_IDX=2
regAFMT0_AFMT_AUDIO_PACKET_CONTROL2=0x2075
regAFMT0_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX=2
regAFMT0_AFMT_AUDIO_INFO0=0x2076
regAFMT0_AFMT_AUDIO_INFO0_BASE_IDX=2
regAFMT0_AFMT_AUDIO_INFO1=0x2077
regAFMT0_AFMT_AUDIO_INFO1_BASE_IDX=2
regAFMT0_AFMT_60958_0=0x2078
regAFMT0_AFMT_60958_0_BASE_IDX=2
regAFMT0_AFMT_60958_1=0x2079
regAFMT0_AFMT_60958_1_BASE_IDX=2
regAFMT0_AFMT_AUDIO_CRC_CONTROL=0x207a
regAFMT0_AFMT_AUDIO_CRC_CONTROL_BASE_IDX=2
regAFMT0_AFMT_RAMP_CONTROL0=0x207b
regAFMT0_AFMT_RAMP_CONTROL0_BASE_IDX=2
regAFMT0_AFMT_RAMP_CONTROL1=0x207c
regAFMT0_AFMT_RAMP_CONTROL1_BASE_IDX=2
regAFMT0_AFMT_RAMP_CONTROL2=0x207d
regAFMT0_AFMT_RAMP_CONTROL2_BASE_IDX=2
regAFMT0_AFMT_RAMP_CONTROL3=0x207e
regAFMT0_AFMT_RAMP_CONTROL3_BASE_IDX=2
regAFMT0_AFMT_60958_2=0x207f
regAFMT0_AFMT_60958_2_BASE_IDX=2
regAFMT0_AFMT_AUDIO_CRC_RESULT=0x2080
regAFMT0_AFMT_AUDIO_CRC_RESULT_BASE_IDX=2
regAFMT0_AFMT_STATUS=0x2081
regAFMT0_AFMT_STATUS_BASE_IDX=2
regAFMT0_AFMT_AUDIO_PACKET_CONTROL=0x2082
regAFMT0_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX=2
regAFMT0_AFMT_INFOFRAME_CONTROL0=0x2083
regAFMT0_AFMT_INFOFRAME_CONTROL0_BASE_IDX=2
regAFMT0_AFMT_INTERRUPT_STATUS=0x2084
regAFMT0_AFMT_INTERRUPT_STATUS_BASE_IDX=2
regAFMT0_AFMT_AUDIO_SRC_CONTROL=0x2085
regAFMT0_AFMT_AUDIO_SRC_CONTROL_BASE_IDX=2
regAFMT0_AFMT_AUDIO_DBG_DTO_CNTL=0x2086
regAFMT0_AFMT_AUDIO_DBG_DTO_CNTL_BASE_IDX=2
regAFMT0_AFMT_MEM_PWR=0x2087
regAFMT0_AFMT_MEM_PWR_BASE_IDX=2
regAFMT1_AFMT_ACP=0x2197
regAFMT1_AFMT_ACP_BASE_IDX=2
regAFMT1_AFMT_VBI_PACKET_CONTROL=0x2198
regAFMT1_AFMT_VBI_PACKET_CONTROL_BASE_IDX=2
regAFMT1_AFMT_AUDIO_PACKET_CONTROL2=0x2199
regAFMT1_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX=2
regAFMT1_AFMT_AUDIO_INFO0=0x219a
regAFMT1_AFMT_AUDIO_INFO0_BASE_IDX=2
regAFMT1_AFMT_AUDIO_INFO1=0x219b
regAFMT1_AFMT_AUDIO_INFO1_BASE_IDX=2
regAFMT1_AFMT_60958_0=0x219c
regAFMT1_AFMT_60958_0_BASE_IDX=2
regAFMT1_AFMT_60958_1=0x219d
regAFMT1_AFMT_60958_1_BASE_IDX=2
regAFMT1_AFMT_AUDIO_CRC_CONTROL=0x219e
regAFMT1_AFMT_AUDIO_CRC_CONTROL_BASE_IDX=2
regAFMT1_AFMT_RAMP_CONTROL0=0x219f
regAFMT1_AFMT_RAMP_CONTROL0_BASE_IDX=2
regAFMT1_AFMT_RAMP_CONTROL1=0x21a0
regAFMT1_AFMT_RAMP_CONTROL1_BASE_IDX=2
regAFMT1_AFMT_RAMP_CONTROL2=0x21a1
regAFMT1_AFMT_RAMP_CONTROL2_BASE_IDX=2
regAFMT1_AFMT_RAMP_CONTROL3=0x21a2
regAFMT1_AFMT_RAMP_CONTROL3_BASE_IDX=2
regAFMT1_AFMT_60958_2=0x21a3
regAFMT1_AFMT_60958_2_BASE_IDX=2
regAFMT1_AFMT_AUDIO_CRC_RESULT=0x21a4
regAFMT1_AFMT_AUDIO_CRC_RESULT_BASE_IDX=2
regAFMT1_AFMT_STATUS=0x21a5
regAFMT1_AFMT_STATUS_BASE_IDX=2
regAFMT1_AFMT_AUDIO_PACKET_CONTROL=0x21a6
regAFMT1_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX=2
regAFMT1_AFMT_INFOFRAME_CONTROL0=0x21a7
regAFMT1_AFMT_INFOFRAME_CONTROL0_BASE_IDX=2
regAFMT1_AFMT_INTERRUPT_STATUS=0x21a8
regAFMT1_AFMT_INTERRUPT_STATUS_BASE_IDX=2
regAFMT1_AFMT_AUDIO_SRC_CONTROL=0x21a9
regAFMT1_AFMT_AUDIO_SRC_CONTROL_BASE_IDX=2
regAFMT1_AFMT_AUDIO_DBG_DTO_CNTL=0x21aa
regAFMT1_AFMT_AUDIO_DBG_DTO_CNTL_BASE_IDX=2
regAFMT1_AFMT_MEM_PWR=0x21ab
regAFMT1_AFMT_MEM_PWR_BASE_IDX=2
regAFMT2_AFMT_ACP=0x22bb
regAFMT2_AFMT_ACP_BASE_IDX=2
regAFMT2_AFMT_VBI_PACKET_CONTROL=0x22bc
regAFMT2_AFMT_VBI_PACKET_CONTROL_BASE_IDX=2
regAFMT2_AFMT_AUDIO_PACKET_CONTROL2=0x22bd
regAFMT2_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX=2
regAFMT2_AFMT_AUDIO_INFO0=0x22be
regAFMT2_AFMT_AUDIO_INFO0_BASE_IDX=2
regAFMT2_AFMT_AUDIO_INFO1=0x22bf
regAFMT2_AFMT_AUDIO_INFO1_BASE_IDX=2
regAFMT2_AFMT_60958_0=0x22c0
regAFMT2_AFMT_60958_0_BASE_IDX=2
regAFMT2_AFMT_60958_1=0x22c1
regAFMT2_AFMT_60958_1_BASE_IDX=2
regAFMT2_AFMT_AUDIO_CRC_CONTROL=0x22c2
regAFMT2_AFMT_AUDIO_CRC_CONTROL_BASE_IDX=2
regAFMT2_AFMT_RAMP_CONTROL0=0x22c3
regAFMT2_AFMT_RAMP_CONTROL0_BASE_IDX=2
regAFMT2_AFMT_RAMP_CONTROL1=0x22c4
regAFMT2_AFMT_RAMP_CONTROL1_BASE_IDX=2
regAFMT2_AFMT_RAMP_CONTROL2=0x22c5
regAFMT2_AFMT_RAMP_CONTROL2_BASE_IDX=2
regAFMT2_AFMT_RAMP_CONTROL3=0x22c6
regAFMT2_AFMT_RAMP_CONTROL3_BASE_IDX=2
regAFMT2_AFMT_60958_2=0x22c7
regAFMT2_AFMT_60958_2_BASE_IDX=2
regAFMT2_AFMT_AUDIO_CRC_RESULT=0x22c8
regAFMT2_AFMT_AUDIO_CRC_RESULT_BASE_IDX=2
regAFMT2_AFMT_STATUS=0x22c9
regAFMT2_AFMT_STATUS_BASE_IDX=2
regAFMT2_AFMT_AUDIO_PACKET_CONTROL=0x22ca
regAFMT2_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX=2
regAFMT2_AFMT_INFOFRAME_CONTROL0=0x22cb
regAFMT2_AFMT_INFOFRAME_CONTROL0_BASE_IDX=2
regAFMT2_AFMT_INTERRUPT_STATUS=0x22cc
regAFMT2_AFMT_INTERRUPT_STATUS_BASE_IDX=2
regAFMT2_AFMT_AUDIO_SRC_CONTROL=0x22cd
regAFMT2_AFMT_AUDIO_SRC_CONTROL_BASE_IDX=2
regAFMT2_AFMT_AUDIO_DBG_DTO_CNTL=0x22ce
regAFMT2_AFMT_AUDIO_DBG_DTO_CNTL_BASE_IDX=2
regAFMT2_AFMT_MEM_PWR=0x22cf
regAFMT2_AFMT_MEM_PWR_BASE_IDX=2
regAFMT3_AFMT_ACP=0x23df
regAFMT3_AFMT_ACP_BASE_IDX=2
regAFMT3_AFMT_VBI_PACKET_CONTROL=0x23e0
regAFMT3_AFMT_VBI_PACKET_CONTROL_BASE_IDX=2
regAFMT3_AFMT_AUDIO_PACKET_CONTROL2=0x23e1
regAFMT3_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX=2
regAFMT3_AFMT_AUDIO_INFO0=0x23e2
regAFMT3_AFMT_AUDIO_INFO0_BASE_IDX=2
regAFMT3_AFMT_AUDIO_INFO1=0x23e3
regAFMT3_AFMT_AUDIO_INFO1_BASE_IDX=2
regAFMT3_AFMT_60958_0=0x23e4
regAFMT3_AFMT_60958_0_BASE_IDX=2
regAFMT3_AFMT_60958_1=0x23e5
regAFMT3_AFMT_60958_1_BASE_IDX=2
regAFMT3_AFMT_AUDIO_CRC_CONTROL=0x23e6
regAFMT3_AFMT_AUDIO_CRC_CONTROL_BASE_IDX=2
regAFMT3_AFMT_RAMP_CONTROL0=0x23e7
regAFMT3_AFMT_RAMP_CONTROL0_BASE_IDX=2
regAFMT3_AFMT_RAMP_CONTROL1=0x23e8
regAFMT3_AFMT_RAMP_CONTROL1_BASE_IDX=2
regAFMT3_AFMT_RAMP_CONTROL2=0x23e9
regAFMT3_AFMT_RAMP_CONTROL2_BASE_IDX=2
regAFMT3_AFMT_RAMP_CONTROL3=0x23ea
regAFMT3_AFMT_RAMP_CONTROL3_BASE_IDX=2
regAFMT3_AFMT_60958_2=0x23eb
regAFMT3_AFMT_60958_2_BASE_IDX=2
regAFMT3_AFMT_AUDIO_CRC_RESULT=0x23ec
regAFMT3_AFMT_AUDIO_CRC_RESULT_BASE_IDX=2
regAFMT3_AFMT_STATUS=0x23ed
regAFMT3_AFMT_STATUS_BASE_IDX=2
regAFMT3_AFMT_AUDIO_PACKET_CONTROL=0x23ee
regAFMT3_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX=2
regAFMT3_AFMT_INFOFRAME_CONTROL0=0x23ef
regAFMT3_AFMT_INFOFRAME_CONTROL0_BASE_IDX=2
regAFMT3_AFMT_INTERRUPT_STATUS=0x23f0
regAFMT3_AFMT_INTERRUPT_STATUS_BASE_IDX=2
regAFMT3_AFMT_AUDIO_SRC_CONTROL=0x23f1
regAFMT3_AFMT_AUDIO_SRC_CONTROL_BASE_IDX=2
regAFMT3_AFMT_AUDIO_DBG_DTO_CNTL=0x23f2
regAFMT3_AFMT_AUDIO_DBG_DTO_CNTL_BASE_IDX=2
regAFMT3_AFMT_MEM_PWR=0x23f3
regAFMT3_AFMT_MEM_PWR_BASE_IDX=2
regDME0_DME_CONTROL=0x2091
regDME0_DME_CONTROL_BASE_IDX=2
regDME0_DME_MEMORY_CONTROL=0x2092
regDME0_DME_MEMORY_CONTROL_BASE_IDX=2
regVPG0_VPG_GENERIC_PACKET_ACCESS_CTRL=0x2068
regVPG0_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX=2
regVPG0_VPG_GENERIC_PACKET_DATA=0x2069
regVPG0_VPG_GENERIC_PACKET_DATA_BASE_IDX=2
regVPG0_VPG_GSP_FRAME_UPDATE_CTRL=0x206a
regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX=2
regVPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL=0x206b
regVPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX=2
regVPG0_VPG_GENERIC_STATUS=0x206c
regVPG0_VPG_GENERIC_STATUS_BASE_IDX=2
regVPG0_VPG_MEM_PWR=0x206d
regVPG0_VPG_MEM_PWR_BASE_IDX=2
regVPG0_VPG_ISRC1_2_ACCESS_CTRL=0x206e
regVPG0_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX=2
regVPG0_VPG_ISRC1_2_DATA=0x206f
regVPG0_VPG_ISRC1_2_DATA_BASE_IDX=2
regVPG0_VPG_MPEG_INFO0=0x2070
regVPG0_VPG_MPEG_INFO0_BASE_IDX=2
regVPG0_VPG_MPEG_INFO1=0x2071
regVPG0_VPG_MPEG_INFO1_BASE_IDX=2
regDME1_DME_CONTROL=0x21b5
regDME1_DME_CONTROL_BASE_IDX=2
regDME1_DME_MEMORY_CONTROL=0x21b6
regDME1_DME_MEMORY_CONTROL_BASE_IDX=2
regVPG1_VPG_GENERIC_PACKET_ACCESS_CTRL=0x218c
regVPG1_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX=2
regVPG1_VPG_GENERIC_PACKET_DATA=0x218d
regVPG1_VPG_GENERIC_PACKET_DATA_BASE_IDX=2
regVPG1_VPG_GSP_FRAME_UPDATE_CTRL=0x218e
regVPG1_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX=2
regVPG1_VPG_GSP_IMMEDIATE_UPDATE_CTRL=0x218f
regVPG1_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX=2
regVPG1_VPG_GENERIC_STATUS=0x2190
regVPG1_VPG_GENERIC_STATUS_BASE_IDX=2
regVPG1_VPG_MEM_PWR=0x2191
regVPG1_VPG_MEM_PWR_BASE_IDX=2
regVPG1_VPG_ISRC1_2_ACCESS_CTRL=0x2192
regVPG1_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX=2
regVPG1_VPG_ISRC1_2_DATA=0x2193
regVPG1_VPG_ISRC1_2_DATA_BASE_IDX=2
regVPG1_VPG_MPEG_INFO0=0x2194
regVPG1_VPG_MPEG_INFO0_BASE_IDX=2
regVPG1_VPG_MPEG_INFO1=0x2195
regVPG1_VPG_MPEG_INFO1_BASE_IDX=2
regDME2_DME_CONTROL=0x22d9
regDME2_DME_CONTROL_BASE_IDX=2
regDME2_DME_MEMORY_CONTROL=0x22da
regDME2_DME_MEMORY_CONTROL_BASE_IDX=2
regVPG2_VPG_GENERIC_PACKET_ACCESS_CTRL=0x22b0
regVPG2_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX=2
regVPG2_VPG_GENERIC_PACKET_DATA=0x22b1
regVPG2_VPG_GENERIC_PACKET_DATA_BASE_IDX=2
regVPG2_VPG_GSP_FRAME_UPDATE_CTRL=0x22b2
regVPG2_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX=2
regVPG2_VPG_GSP_IMMEDIATE_UPDATE_CTRL=0x22b3
regVPG2_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX=2
regVPG2_VPG_GENERIC_STATUS=0x22b4
regVPG2_VPG_GENERIC_STATUS_BASE_IDX=2
regVPG2_VPG_MEM_PWR=0x22b5
regVPG2_VPG_MEM_PWR_BASE_IDX=2
regVPG2_VPG_ISRC1_2_ACCESS_CTRL=0x22b6
regVPG2_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX=2
regVPG2_VPG_ISRC1_2_DATA=0x22b7
regVPG2_VPG_ISRC1_2_DATA_BASE_IDX=2
regVPG2_VPG_MPEG_INFO0=0x22b8
regVPG2_VPG_MPEG_INFO0_BASE_IDX=2
regVPG2_VPG_MPEG_INFO1=0x22b9
regVPG2_VPG_MPEG_INFO1_BASE_IDX=2
regDME3_DME_CONTROL=0x23fd
regDME3_DME_CONTROL_BASE_IDX=2
regDME3_DME_MEMORY_CONTROL=0x23fe
regDME3_DME_MEMORY_CONTROL_BASE_IDX=2
regVPG3_VPG_GENERIC_PACKET_ACCESS_CTRL=0x23d4
regVPG3_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX=2
regVPG3_VPG_GENERIC_PACKET_DATA=0x23d5
regVPG3_VPG_GENERIC_PACKET_DATA_BASE_IDX=2
regVPG3_VPG_GSP_FRAME_UPDATE_CTRL=0x23d6
regVPG3_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX=2
regVPG3_VPG_GSP_IMMEDIATE_UPDATE_CTRL=0x23d7
regVPG3_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX=2
regVPG3_VPG_GENERIC_STATUS=0x23d8
regVPG3_VPG_GENERIC_STATUS_BASE_IDX=2
regVPG3_VPG_MEM_PWR=0x23d9
regVPG3_VPG_MEM_PWR_BASE_IDX=2
regVPG3_VPG_ISRC1_2_ACCESS_CTRL=0x23da
regVPG3_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX=2
regVPG3_VPG_ISRC1_2_DATA=0x23db
regVPG3_VPG_ISRC1_2_DATA_BASE_IDX=2
regVPG3_VPG_MPEG_INFO0=0x23dc
regVPG3_VPG_MPEG_INFO0_BASE_IDX=2
regVPG3_VPG_MPEG_INFO1=0x23dd
regVPG3_VPG_MPEG_INFO1_BASE_IDX=2
regDC_I2C_CONTROL=0x1e98
regDC_I2C_CONTROL_BASE_IDX=2
regDC_I2C_ARBITRATION=0x1e99
regDC_I2C_ARBITRATION_BASE_IDX=2
regDC_I2C_INTERRUPT_CONTROL=0x1e9a
regDC_I2C_INTERRUPT_CONTROL_BASE_IDX=2
regDC_I2C_SW_STATUS=0x1e9b
regDC_I2C_SW_STATUS_BASE_IDX=2
regDC_I2C_DDC1_HW_STATUS=0x1e9c
regDC_I2C_DDC1_HW_STATUS_BASE_IDX=2
regDC_I2C_DDC2_HW_STATUS=0x1e9d
regDC_I2C_DDC2_HW_STATUS_BASE_IDX=2
regDC_I2C_DDC3_HW_STATUS=0x1e9e
regDC_I2C_DDC3_HW_STATUS_BASE_IDX=2
regDC_I2C_DDC4_HW_STATUS=0x1e9f
regDC_I2C_DDC4_HW_STATUS_BASE_IDX=2
regDC_I2C_DDC5_HW_STATUS=0x1ea0
regDC_I2C_DDC5_HW_STATUS_BASE_IDX=2
regDC_I2C_DDC6_HW_STATUS=0x1ea1
regDC_I2C_DDC6_HW_STATUS_BASE_IDX=2
regDC_I2C_DDC1_SPEED=0x1ea2
regDC_I2C_DDC1_SPEED_BASE_IDX=2
regDC_I2C_DDC1_SETUP=0x1ea3
regDC_I2C_DDC1_SETUP_BASE_IDX=2
regDC_I2C_DDC2_SPEED=0x1ea4
regDC_I2C_DDC2_SPEED_BASE_IDX=2
regDC_I2C_DDC2_SETUP=0x1ea5
regDC_I2C_DDC2_SETUP_BASE_IDX=2
regDC_I2C_DDC3_SPEED=0x1ea6
regDC_I2C_DDC3_SPEED_BASE_IDX=2
regDC_I2C_DDC3_SETUP=0x1ea7
regDC_I2C_DDC3_SETUP_BASE_IDX=2
regDC_I2C_DDC4_SPEED=0x1ea8
regDC_I2C_DDC4_SPEED_BASE_IDX=2
regDC_I2C_DDC4_SETUP=0x1ea9
regDC_I2C_DDC4_SETUP_BASE_IDX=2
regDC_I2C_DDC5_SPEED=0x1eaa
regDC_I2C_DDC5_SPEED_BASE_IDX=2
regDC_I2C_DDC5_SETUP=0x1eab
regDC_I2C_DDC5_SETUP_BASE_IDX=2
regDC_I2C_DDC6_SPEED=0x1eac
regDC_I2C_DDC6_SPEED_BASE_IDX=2
regDC_I2C_DDC6_SETUP=0x1ead
regDC_I2C_DDC6_SETUP_BASE_IDX=2
regDC_I2C_TRANSACTION0=0x1eae
regDC_I2C_TRANSACTION0_BASE_IDX=2
regDC_I2C_TRANSACTION1=0x1eaf
regDC_I2C_TRANSACTION1_BASE_IDX=2
regDC_I2C_TRANSACTION2=0x1eb0
regDC_I2C_TRANSACTION2_BASE_IDX=2
regDC_I2C_TRANSACTION3=0x1eb1
regDC_I2C_TRANSACTION3_BASE_IDX=2
regDC_I2C_DATA=0x1eb2
regDC_I2C_DATA_BASE_IDX=2
regDC_I2C_DDCVGA_HW_STATUS=0x1eb3
regDC_I2C_DDCVGA_HW_STATUS_BASE_IDX=2
regDC_I2C_DDCVGA_SPEED=0x1eb4
regDC_I2C_DDCVGA_SPEED_BASE_IDX=2
regDC_I2C_DDCVGA_SETUP=0x1eb5
regDC_I2C_DDCVGA_SETUP_BASE_IDX=2
regDC_I2C_EDID_DETECT_CTRL=0x1eb6
regDC_I2C_EDID_DETECT_CTRL_BASE_IDX=2
regDC_I2C_READ_REQUEST_INTERRUPT=0x1eb7
regDC_I2C_READ_REQUEST_INTERRUPT_BASE_IDX=2
regDIO_DCN_STATUS=0x1ec3
regDIO_DCN_STATUS_BASE_IDX=2
regDIO_SCRATCH0=0x1eca
regDIO_SCRATCH0_BASE_IDX=2
regDIO_SCRATCH1=0x1ecb
regDIO_SCRATCH1_BASE_IDX=2
regDIO_SCRATCH2=0x1ecc
regDIO_SCRATCH2_BASE_IDX=2
regDIO_SCRATCH3=0x1ecd
regDIO_SCRATCH3_BASE_IDX=2
regDIO_SCRATCH4=0x1ece
regDIO_SCRATCH4_BASE_IDX=2
regDIO_SCRATCH5=0x1ecf
regDIO_SCRATCH5_BASE_IDX=2
regDIO_SCRATCH6=0x1ed0
regDIO_SCRATCH6_BASE_IDX=2
regDIO_SCRATCH7=0x1ed1
regDIO_SCRATCH7_BASE_IDX=2
regDIO_DP_ALPM_WAKEUP_INTERRUPT_STATUS=0x1ed3
regDIO_DP_ALPM_WAKEUP_INTERRUPT_STATUS_BASE_IDX=2
regDIO_MEM_PWR_STATUS=0x1edd
regDIO_MEM_PWR_STATUS_BASE_IDX=2
regDIO_MEM_PWR_CTRL=0x1ede
regDIO_MEM_PWR_CTRL_BASE_IDX=2
regDIO_MEM_PWR_CTRL2=0x1edf
regDIO_MEM_PWR_CTRL2_BASE_IDX=2
regDIO_CLK_CNTL=0x1ee0
regDIO_CLK_CNTL_BASE_IDX=2
regDIO_POWER_MANAGEMENT_CNTL=0x1ee4
regDIO_POWER_MANAGEMENT_CNTL_BASE_IDX=2
regDIO_STEREOSYNC_SEL=0x1eea
regDIO_STEREOSYNC_SEL_BASE_IDX=2
regDIO_SOFT_RESET=0x1eed
regDIO_SOFT_RESET_BASE_IDX=2
regHDCP_CLK_STATUS=0x1ef4
regHDCP_CLK_STATUS_BASE_IDX=2
regDIO_HDMI_RXSTATUS_TIMER_CONTROL=0x1eff
regDIO_HDMI_RXSTATUS_TIMER_CONTROL_BASE_IDX=2
regDIO_PSP_INTERRUPT_STATUS=0x1f00
regDIO_PSP_INTERRUPT_STATUS_BASE_IDX=2
regDIO_PSP_INTERRUPT_CLEAR=0x1f01
regDIO_PSP_INTERRUPT_CLEAR_BASE_IDX=2
regDIO_STATUS=0x1f02
regDIO_STATUS_BASE_IDX=2
regDIG0_STREAM_MAPPER_CONTROL=0x1f0d
regDIG0_STREAM_MAPPER_CONTROL_BASE_IDX=2
regDIG1_STREAM_MAPPER_CONTROL=0x1f0e
regDIG1_STREAM_MAPPER_CONTROL_BASE_IDX=2
regDIG2_STREAM_MAPPER_CONTROL=0x1f0f
regDIG2_STREAM_MAPPER_CONTROL_BASE_IDX=2
regDIG3_STREAM_MAPPER_CONTROL=0x1f10
regDIG3_STREAM_MAPPER_CONTROL_BASE_IDX=2
regDIG4_STREAM_MAPPER_CONTROL=0x1f11
regDIG4_STREAM_MAPPER_CONTROL_BASE_IDX=2
regDIG5_STREAM_MAPPER_CONTROL=0x1f12
regDIG5_STREAM_MAPPER_CONTROL_BASE_IDX=2
regDIG6_STREAM_MAPPER_CONTROL=0x1f13
regDIG6_STREAM_MAPPER_CONTROL_BASE_IDX=2
regDC_GENERICA=0x2868
regDC_GENERICA_BASE_IDX=2
regDC_GENERICB=0x2869
regDC_GENERICB_BASE_IDX=2
regDCIO_CLOCK_CNTL=0x286a
regDCIO_CLOCK_CNTL_BASE_IDX=2
regDC_REF_CLK_CNTL=0x286b
regDC_REF_CLK_CNTL_BASE_IDX=2
regUNIPHYA_LINK_CNTL=0x286d
regUNIPHYA_LINK_CNTL_BASE_IDX=2
regUNIPHYA_CHANNEL_XBAR_CNTL=0x286e
regUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX=2
regUNIPHYB_LINK_CNTL=0x286f
regUNIPHYB_LINK_CNTL_BASE_IDX=2
regUNIPHYB_CHANNEL_XBAR_CNTL=0x2870
regUNIPHYB_CHANNEL_XBAR_CNTL_BASE_IDX=2
regUNIPHYC_LINK_CNTL=0x2871
regUNIPHYC_LINK_CNTL_BASE_IDX=2
regUNIPHYC_CHANNEL_XBAR_CNTL=0x2872
regUNIPHYC_CHANNEL_XBAR_CNTL_BASE_IDX=2
regUNIPHYD_LINK_CNTL=0x2873
regUNIPHYD_LINK_CNTL_BASE_IDX=2
regUNIPHYD_CHANNEL_XBAR_CNTL=0x2874
regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX=2
regUNIPHYE_LINK_CNTL=0x2875
regUNIPHYE_LINK_CNTL_BASE_IDX=2
regUNIPHYE_CHANNEL_XBAR_CNTL=0x2876
regUNIPHYE_CHANNEL_XBAR_CNTL_BASE_IDX=2
regUNIPHYF_LINK_CNTL=0x2877
regUNIPHYF_LINK_CNTL_BASE_IDX=2
regUNIPHYF_CHANNEL_XBAR_CNTL=0x2878
regUNIPHYF_CHANNEL_XBAR_CNTL_BASE_IDX=2
regUNIPHYG_LINK_CNTL=0x2879
regUNIPHYG_LINK_CNTL_BASE_IDX=2
regUNIPHYG_CHANNEL_XBAR_CNTL=0x287a
regUNIPHYG_CHANNEL_XBAR_CNTL_BASE_IDX=2
regDCIO_WRCMD_DELAY=0x287e
regDCIO_WRCMD_DELAY_BASE_IDX=2
regDC_PINSTRAPS=0x2880
regDC_PINSTRAPS_BASE_IDX=2
regCC_DC_MISC_STRAPS=0x2881
regCC_DC_MISC_STRAPS_BASE_IDX=2
regDCIO_SPARE=0x2882
regDCIO_SPARE_BASE_IDX=2
regINTERCEPT_STATE=0x2884
regINTERCEPT_STATE_BASE_IDX=2
regDCIO_PATTERN_GEN_PAT=0x2886
regDCIO_PATTERN_GEN_PAT_BASE_IDX=2
regDCIO_PATTERN_GEN_EN=0x2887
regDCIO_PATTERN_GEN_EN_BASE_IDX=2
regDCIO_BL_PWM_FRAME_START_DISP_SEL=0x288b
regDCIO_BL_PWM_FRAME_START_DISP_SEL_BASE_IDX=2
regDCIO_GSL_GENLK_PAD_CNTL=0x288c
regDCIO_GSL_GENLK_PAD_CNTL_BASE_IDX=2
regDCIO_GSL_SWAPLOCK_PAD_CNTL=0x288d
regDCIO_GSL_SWAPLOCK_PAD_CNTL_BASE_IDX=2
regDBG_OUT_CNTL=0x289c
regDBG_OUT_CNTL_BASE_IDX=2
regDCIO_SOFT_RESET=0x289e
regDCIO_SOFT_RESET_BASE_IDX=2
regDC_GPIO_GENERIC_MASK=0x28c8
regDC_GPIO_GENERIC_MASK_BASE_IDX=2
regDC_GPIO_GENERIC_A=0x28c9
regDC_GPIO_GENERIC_A_BASE_IDX=2
regDC_GPIO_GENERIC_EN=0x28ca
regDC_GPIO_GENERIC_EN_BASE_IDX=2
regDC_GPIO_GENERIC_Y=0x28cb
regDC_GPIO_GENERIC_Y_BASE_IDX=2
regDC_GPIO_DDC1_MASK=0x28d0
regDC_GPIO_DDC1_MASK_BASE_IDX=2
regDC_GPIO_DDC1_A=0x28d1
regDC_GPIO_DDC1_A_BASE_IDX=2
regDC_GPIO_DDC1_EN=0x28d2
regDC_GPIO_DDC1_EN_BASE_IDX=2
regDC_GPIO_DDC1_Y=0x28d3
regDC_GPIO_DDC1_Y_BASE_IDX=2
regDC_GPIO_DDC2_MASK=0x28d4
regDC_GPIO_DDC2_MASK_BASE_IDX=2
regDC_GPIO_DDC2_A=0x28d5
regDC_GPIO_DDC2_A_BASE_IDX=2
regDC_GPIO_DDC2_EN=0x28d6
regDC_GPIO_DDC2_EN_BASE_IDX=2
regDC_GPIO_DDC2_Y=0x28d7
regDC_GPIO_DDC2_Y_BASE_IDX=2
regDC_GPIO_DDC3_MASK=0x28d8
regDC_GPIO_DDC3_MASK_BASE_IDX=2
regDC_GPIO_DDC3_A=0x28d9
regDC_GPIO_DDC3_A_BASE_IDX=2
regDC_GPIO_DDC3_EN=0x28da
regDC_GPIO_DDC3_EN_BASE_IDX=2
regDC_GPIO_DDC3_Y=0x28db
regDC_GPIO_DDC3_Y_BASE_IDX=2
regDC_GPIO_DDC4_MASK=0x28dc
regDC_GPIO_DDC4_MASK_BASE_IDX=2
regDC_GPIO_DDC4_A=0x28dd
regDC_GPIO_DDC4_A_BASE_IDX=2
regDC_GPIO_DDC4_EN=0x28de
regDC_GPIO_DDC4_EN_BASE_IDX=2
regDC_GPIO_DDC4_Y=0x28df
regDC_GPIO_DDC4_Y_BASE_IDX=2
regDC_GPIO_DDC5_MASK=0x28e0
regDC_GPIO_DDC5_MASK_BASE_IDX=2
regDC_GPIO_DDC5_A=0x28e1
regDC_GPIO_DDC5_A_BASE_IDX=2
regDC_GPIO_DDC5_EN=0x28e2
regDC_GPIO_DDC5_EN_BASE_IDX=2
regDC_GPIO_DDC5_Y=0x28e3
regDC_GPIO_DDC5_Y_BASE_IDX=2
regDC_GPIO_DDC6_MASK=0x28e4
regDC_GPIO_DDC6_MASK_BASE_IDX=2
regDC_GPIO_DDC6_A=0x28e5
regDC_GPIO_DDC6_A_BASE_IDX=2
regDC_GPIO_DDC6_EN=0x28e6
regDC_GPIO_DDC6_EN_BASE_IDX=2
regDC_GPIO_DDC6_Y=0x28e7
regDC_GPIO_DDC6_Y_BASE_IDX=2
regDC_GPIO_DDCVGA_MASK=0x28e8
regDC_GPIO_DDCVGA_MASK_BASE_IDX=2
regDC_GPIO_DDCVGA_A=0x28e9
regDC_GPIO_DDCVGA_A_BASE_IDX=2
regDC_GPIO_DDCVGA_EN=0x28ea
regDC_GPIO_DDCVGA_EN_BASE_IDX=2
regDC_GPIO_DDCVGA_Y=0x28eb
regDC_GPIO_DDCVGA_Y_BASE_IDX=2
regDC_GPIO_SYNCA_MASK=0x28ec
regDC_GPIO_SYNCA_MASK_BASE_IDX=2
regDC_GPIO_GENLK_MASK=0x28f0
regDC_GPIO_GENLK_MASK_BASE_IDX=2
regDC_GPIO_GENLK_A=0x28f1
regDC_GPIO_GENLK_A_BASE_IDX=2
regDC_GPIO_GENLK_EN=0x28f2
regDC_GPIO_GENLK_EN_BASE_IDX=2
regDC_GPIO_GENLK_Y=0x28f3
regDC_GPIO_GENLK_Y_BASE_IDX=2
regDC_GPIO_HPD_MASK=0x28f4
regDC_GPIO_HPD_MASK_BASE_IDX=2
regDC_GPIO_HPD_A=0x28f5
regDC_GPIO_HPD_A_BASE_IDX=2
regDC_GPIO_HPD_EN=0x28f6
regDC_GPIO_HPD_EN_BASE_IDX=2
regDC_GPIO_HPD_Y=0x28f7
regDC_GPIO_HPD_Y_BASE_IDX=2
regDC_GPIO_DRIVE_STRENGTH_S0=0x28f8
regDC_GPIO_DRIVE_STRENGTH_S0_BASE_IDX=2
regDC_GPIO_DRIVE_STRENGTH_S1=0x28f9
regDC_GPIO_DRIVE_STRENGTH_S1_BASE_IDX=2
regDC_GPIO_PWRSEQ0_EN=0x28fa
regDC_GPIO_PWRSEQ0_EN_BASE_IDX=2
regDC_GPIO_PAD_STRENGTH_1=0x28fc
regDC_GPIO_PAD_STRENGTH_1_BASE_IDX=2
regDC_GPIO_RESERVED=0x28fe
regDC_GPIO_RESERVED_BASE_IDX=2
regPHY_AUX_CNTL=0x28ff
regPHY_AUX_CNTL_BASE_IDX=2
regDC_GPIO_DRIVE_TXIMPSEL=0x2900
regDC_GPIO_DRIVE_TXIMPSEL_BASE_IDX=2
regDC_GPIO_PWRSEQ1_EN=0x2902
regDC_GPIO_PWRSEQ1_EN_BASE_IDX=2
regDC_GPIO_I2S_SPDIF_MASK=0x2910
regDC_GPIO_I2S_SPDIF_MASK_BASE_IDX=2
regDC_GPIO_I2S_SPDIF_A=0x2911
regDC_GPIO_I2S_SPDIF_A_BASE_IDX=2
regDC_GPIO_I2S_SPDIF_EN=0x2912
regDC_GPIO_I2S_SPDIF_EN_BASE_IDX=2
regDC_GPIO_I2S_SPDIF_Y=0x2913
regDC_GPIO_I2S_SPDIF_Y_BASE_IDX=2
regDC_GPIO_I2S_SPDIF_STRENGTH=0x2914
regDC_GPIO_I2S_SPDIF_STRENGTH_BASE_IDX=2
regDC_GPIO_TX12_EN=0x2915
regDC_GPIO_TX12_EN_BASE_IDX=2
regDC_GPIO_AUX_CTRL_0=0x2916
regDC_GPIO_AUX_CTRL_0_BASE_IDX=2
regDC_GPIO_AUX_CTRL_1=0x2917
regDC_GPIO_AUX_CTRL_1_BASE_IDX=2
regDC_GPIO_RXEN=0x2919
regDC_GPIO_RXEN_BASE_IDX=2
regDC_GPIO_PULLUPEN=0x291a
regDC_GPIO_PULLUPEN_BASE_IDX=2
regDC_GPIO_AUX_CTRL_3=0x291b
regDC_GPIO_AUX_CTRL_3_BASE_IDX=2
regDC_GPIO_AUX_CTRL_4=0x291c
regDC_GPIO_AUX_CTRL_4_BASE_IDX=2
regDC_GPIO_AUX_CTRL_5=0x291d
regDC_GPIO_AUX_CTRL_5_BASE_IDX=2
regAUXI2C_PAD_ALL_PWR_OK=0x291e
regAUXI2C_PAD_ALL_PWR_OK_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0=0x2928
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1=0x2929
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2=0x292a
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3=0x292b
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4=0x292c
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5=0x292d
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6=0x292e
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7=0x292f
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8=0x2930
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9=0x2931
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10=0x2932
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11=0x2933
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12=0x2934
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13=0x2935
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14=0x2936
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15=0x2937
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16=0x2938
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17=0x2939
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18=0x293a
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19=0x293b
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20=0x293c
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21=0x293d
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22=0x293e
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23=0x293f
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24=0x2940
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25=0x2941
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26=0x2942
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27=0x2943
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28=0x2944
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29=0x2945
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30=0x2946
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31=0x2947
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32=0x2948
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33=0x2949
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34=0x294a
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35=0x294b
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36=0x294c
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37=0x294d
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38=0x294e
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39=0x294f
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40=0x2950
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41=0x2951
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42=0x2952
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43=0x2953
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44=0x2954
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45=0x2955
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46=0x2956
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47=0x2957
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48=0x2958
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49=0x2959
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50=0x295a
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51=0x295b
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52=0x295c
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53=0x295d
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54=0x295e
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55=0x295f
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56=0x2960
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX=2
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57=0x2961
regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0=0x2a00
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1=0x2a01
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2=0x2a02
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3=0x2a03
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4=0x2a04
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5=0x2a05
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6=0x2a06
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7=0x2a07
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8=0x2a08
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9=0x2a09
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10=0x2a0a
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11=0x2a0b
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12=0x2a0c
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13=0x2a0d
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14=0x2a0e
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15=0x2a0f
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16=0x2a10
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17=0x2a11
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18=0x2a12
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19=0x2a13
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20=0x2a14
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21=0x2a15
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22=0x2a16
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23=0x2a17
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24=0x2a18
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25=0x2a19
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26=0x2a1a
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27=0x2a1b
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28=0x2a1c
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29=0x2a1d
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30=0x2a1e
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31=0x2a1f
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32=0x2a20
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33=0x2a21
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34=0x2a22
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35=0x2a23
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36=0x2a24
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37=0x2a25
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38=0x2a26
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39=0x2a27
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40=0x2a28
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41=0x2a29
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42=0x2a2a
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43=0x2a2b
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44=0x2a2c
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45=0x2a2d
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46=0x2a2e
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47=0x2a2f
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48=0x2a30
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49=0x2a31
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50=0x2a32
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51=0x2a33
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52=0x2a34
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53=0x2a35
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54=0x2a36
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55=0x2a37
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56=0x2a38
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX=2
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57=0x2a39
regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0=0x2ad8
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1=0x2ad9
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2=0x2ada
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3=0x2adb
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4=0x2adc
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5=0x2add
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6=0x2ade
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7=0x2adf
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8=0x2ae0
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9=0x2ae1
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10=0x2ae2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11=0x2ae3
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12=0x2ae4
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13=0x2ae5
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14=0x2ae6
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15=0x2ae7
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16=0x2ae8
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17=0x2ae9
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18=0x2aea
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19=0x2aeb
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20=0x2aec
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21=0x2aed
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22=0x2aee
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23=0x2aef
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24=0x2af0
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25=0x2af1
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26=0x2af2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27=0x2af3
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28=0x2af4
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29=0x2af5
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30=0x2af6
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31=0x2af7
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32=0x2af8
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33=0x2af9
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34=0x2afa
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35=0x2afb
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36=0x2afc
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37=0x2afd
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38=0x2afe
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39=0x2aff
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40=0x2b00
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41=0x2b01
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42=0x2b02
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43=0x2b03
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44=0x2b04
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45=0x2b05
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46=0x2b06
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47=0x2b07
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48=0x2b08
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49=0x2b09
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50=0x2b0a
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51=0x2b0b
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52=0x2b0c
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53=0x2b0d
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54=0x2b0e
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55=0x2b0f
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56=0x2b10
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX=2
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57=0x2b11
regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0=0x2bb0
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1=0x2bb1
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2=0x2bb2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3=0x2bb3
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4=0x2bb4
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5=0x2bb5
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6=0x2bb6
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7=0x2bb7
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8=0x2bb8
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9=0x2bb9
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10=0x2bba
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11=0x2bbb
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12=0x2bbc
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13=0x2bbd
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14=0x2bbe
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15=0x2bbf
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16=0x2bc0
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17=0x2bc1
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18=0x2bc2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19=0x2bc3
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20=0x2bc4
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21=0x2bc5
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22=0x2bc6
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23=0x2bc7
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24=0x2bc8
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25=0x2bc9
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26=0x2bca
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27=0x2bcb
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28=0x2bcc
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29=0x2bcd
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30=0x2bce
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31=0x2bcf
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32=0x2bd0
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33=0x2bd1
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34=0x2bd2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35=0x2bd3
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36=0x2bd4
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37=0x2bd5
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38=0x2bd6
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39=0x2bd7
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40=0x2bd8
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41=0x2bd9
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42=0x2bda
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43=0x2bdb
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44=0x2bdc
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45=0x2bdd
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46=0x2bde
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47=0x2bdf
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48=0x2be0
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49=0x2be1
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50=0x2be2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51=0x2be3
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52=0x2be4
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53=0x2be5
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54=0x2be6
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55=0x2be7
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56=0x2be8
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX=2
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57=0x2be9
regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX=2
regDC_GPIO_PWRSEQ_EN=0x2f10
regDC_GPIO_PWRSEQ_EN_BASE_IDX=2
regDC_GPIO_PWRSEQ_CTRL=0x2f11
regDC_GPIO_PWRSEQ_CTRL_BASE_IDX=2
regDC_GPIO_PWRSEQ_MASK=0x2f12
regDC_GPIO_PWRSEQ_MASK_BASE_IDX=2
regDC_GPIO_PWRSEQ_A_Y=0x2f13
regDC_GPIO_PWRSEQ_A_Y_BASE_IDX=2
regPANEL_PWRSEQ_CNTL=0x2f14
regPANEL_PWRSEQ_CNTL_BASE_IDX=2
regPANEL_PWRSEQ_STATE=0x2f15
regPANEL_PWRSEQ_STATE_BASE_IDX=2
regPANEL_PWRSEQ_DELAY1=0x2f16
regPANEL_PWRSEQ_DELAY1_BASE_IDX=2
regPANEL_PWRSEQ_DELAY2=0x2f17
regPANEL_PWRSEQ_DELAY2_BASE_IDX=2
regPANEL_PWRSEQ_REF_DIV1=0x2f18
regPANEL_PWRSEQ_REF_DIV1_BASE_IDX=2
regBL_PWM_CNTL=0x2f19
regBL_PWM_CNTL_BASE_IDX=2
regBL_PWM_CNTL2=0x2f1a
regBL_PWM_CNTL2_BASE_IDX=2
regBL_PWM_PERIOD_CNTL=0x2f1b
regBL_PWM_PERIOD_CNTL_BASE_IDX=2
regBL_PWM_GRP1_REG_LOCK=0x2f1c
regBL_PWM_GRP1_REG_LOCK_BASE_IDX=2
regPANEL_PWRSEQ_REF_DIV2=0x2f1d
regPANEL_PWRSEQ_REF_DIV2_BASE_IDX=2
regPWRSEQ_DBG_SEL=0x2f20
regPWRSEQ_DBG_SEL_BASE_IDX=2
regPWRSEQ_SPARE=0x2f21
regPWRSEQ_SPARE_BASE_IDX=2
regDSCC0_DSCC_CONFIG0=0x300a
regDSCC0_DSCC_CONFIG0_BASE_IDX=2
regDSCC0_DSCC_CONFIG1=0x300b
regDSCC0_DSCC_CONFIG1_BASE_IDX=2
regDSCC0_DSCC_CONFIG2=0x300c
regDSCC0_DSCC_CONFIG2_BASE_IDX=2
regDSCC0_DSCC_STATUS=0x300d
regDSCC0_DSCC_STATUS_BASE_IDX=2
regDSCC0_DSCC_INTERRUPT_CONTROL0=0x300e
regDSCC0_DSCC_INTERRUPT_CONTROL0_BASE_IDX=2
regDSCC0_DSCC_INTERRUPT_CONTROL1=0x300f
regDSCC0_DSCC_INTERRUPT_CONTROL1_BASE_IDX=2
regDSCC0_DSCC_INTERRUPT_STATUS0=0x3010
regDSCC0_DSCC_INTERRUPT_STATUS0_BASE_IDX=2
regDSCC0_DSCC_INTERRUPT_STATUS1=0x3011
regDSCC0_DSCC_INTERRUPT_STATUS1_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG0=0x3012
regDSCC0_DSCC_PPS_CONFIG0_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG1=0x3013
regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG2=0x3014
regDSCC0_DSCC_PPS_CONFIG2_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG3=0x3015
regDSCC0_DSCC_PPS_CONFIG3_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG4=0x3016
regDSCC0_DSCC_PPS_CONFIG4_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG5=0x3017
regDSCC0_DSCC_PPS_CONFIG5_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG6=0x3018
regDSCC0_DSCC_PPS_CONFIG6_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG7=0x3019
regDSCC0_DSCC_PPS_CONFIG7_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG8=0x301a
regDSCC0_DSCC_PPS_CONFIG8_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG9=0x301b
regDSCC0_DSCC_PPS_CONFIG9_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG10=0x301c
regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG11=0x301d
regDSCC0_DSCC_PPS_CONFIG11_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG12=0x301e
regDSCC0_DSCC_PPS_CONFIG12_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG13=0x301f
regDSCC0_DSCC_PPS_CONFIG13_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG14=0x3020
regDSCC0_DSCC_PPS_CONFIG14_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG15=0x3021
regDSCC0_DSCC_PPS_CONFIG15_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG16=0x3022
regDSCC0_DSCC_PPS_CONFIG16_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG17=0x3023
regDSCC0_DSCC_PPS_CONFIG17_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG18=0x3024
regDSCC0_DSCC_PPS_CONFIG18_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG19=0x3025
regDSCC0_DSCC_PPS_CONFIG19_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG20=0x3026
regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG21=0x3027
regDSCC0_DSCC_PPS_CONFIG21_BASE_IDX=2
regDSCC0_DSCC_PPS_CONFIG22=0x3028
regDSCC0_DSCC_PPS_CONFIG22_BASE_IDX=2
regDSCC0_DSCC_MEM_POWER_CONTROL0=0x3029
regDSCC0_DSCC_MEM_POWER_CONTROL0_BASE_IDX=2
regDSCC0_DSCC_MEM_POWER_CONTROL1=0x302a
regDSCC0_DSCC_MEM_POWER_CONTROL1_BASE_IDX=2
regDSCC0_DSCC_R_Y_SQUARED_ERROR_LOWER=0x302b
regDSCC0_DSCC_R_Y_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC0_DSCC_R_Y_SQUARED_ERROR_UPPER=0x302c
regDSCC0_DSCC_R_Y_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC0_DSCC_G_CB_SQUARED_ERROR_LOWER=0x302d
regDSCC0_DSCC_G_CB_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC0_DSCC_G_CB_SQUARED_ERROR_UPPER=0x302e
regDSCC0_DSCC_G_CB_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC0_DSCC_B_CR_SQUARED_ERROR_LOWER=0x302f
regDSCC0_DSCC_B_CR_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC0_DSCC_B_CR_SQUARED_ERROR_UPPER=0x3030
regDSCC0_DSCC_B_CR_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC0_DSCC_MAX_ABS_ERROR0=0x3031
regDSCC0_DSCC_MAX_ABS_ERROR0_BASE_IDX=2
regDSCC0_DSCC_MAX_ABS_ERROR1=0x3032
regDSCC0_DSCC_MAX_ABS_ERROR1_BASE_IDX=2
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0=0x3033
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0_BASE_IDX=2
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1=0x3034
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1_BASE_IDX=2
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2=0x3035
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2_BASE_IDX=2
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3=0x3036
regDSCC0_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3_BASE_IDX=2
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0=0x3037
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0_BASE_IDX=2
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1=0x3038
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1_BASE_IDX=2
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2=0x3039
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2_BASE_IDX=2
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3=0x303a
regDSCC0_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3_BASE_IDX=2
regDSCC0_DSCC_TEST_DEBUG_INDEX0=0x303b
regDSCC0_DSCC_TEST_DEBUG_INDEX0_BASE_IDX=2
regDSCC0_DSCC_TEST_DEBUG_INDEX1=0x303c
regDSCC0_DSCC_TEST_DEBUG_INDEX1_BASE_IDX=2
regDSCC0_DSCC_TEST_DEBUG_INDEX2=0x303d
regDSCC0_DSCC_TEST_DEBUG_INDEX2_BASE_IDX=2
regDSCC0_DSCC_TEST_DEBUG_INDEX3=0x303e
regDSCC0_DSCC_TEST_DEBUG_INDEX3_BASE_IDX=2
regDSCC0_DSCC_TEST_DEBUG_BUS_ROTATE=0x303f
regDSCC0_DSCC_TEST_DEBUG_BUS_ROTATE_BASE_IDX=2
regDSCC0_DSCC_TEST_DEBUG_DATA0=0x3040
regDSCC0_DSCC_TEST_DEBUG_DATA0_BASE_IDX=2
regDSCC0_DSCC_TEST_DEBUG_DATA1=0x3041
regDSCC0_DSCC_TEST_DEBUG_DATA1_BASE_IDX=2
regDSCC0_DSCC_TEST_DEBUG_DATA2=0x3042
regDSCC0_DSCC_TEST_DEBUG_DATA2_BASE_IDX=2
regDSCC0_DSCC_TEST_DEBUG_DATA3=0x3043
regDSCC0_DSCC_TEST_DEBUG_DATA3_BASE_IDX=2
regDSCC0_DSCC_DISPCLK_TEST_DEBUG_INDEX0=0x3044
regDSCC0_DSCC_DISPCLK_TEST_DEBUG_INDEX0_BASE_IDX=2
regDSCC0_DSCC_DISPCLK_TEST_DEBUG_DATA0=0x3045
regDSCC0_DSCC_DISPCLK_TEST_DEBUG_DATA0_BASE_IDX=2
regDSCCIF0_DSCCIF_CONFIG0=0x3005
regDSCCIF0_DSCCIF_CONFIG0_BASE_IDX=2
regDSC_TOP0_DSC_TOP_CONTROL=0x3000
regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX=2
regDSC_TOP0_DSC_DEBUG_CONTROL=0x3001
regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX=2
regDSC_TOP0_DSC_SPARE_DEBUG=0x3002
regDSC_TOP0_DSC_SPARE_DEBUG_BASE_IDX=2
regDSC_TOP0_DSC_TOP_TEST_DEBUG_INDEX=0x3003
regDSC_TOP0_DSC_TOP_TEST_DEBUG_INDEX_BASE_IDX=2
regDSC_TOP0_DSC_TOP_TEST_DEBUG_DATA=0x3004
regDSC_TOP0_DSC_TOP_TEST_DEBUG_DATA_BASE_IDX=2
regDSCC1_DSCC_CONFIG0=0x3066
regDSCC1_DSCC_CONFIG0_BASE_IDX=2
regDSCC1_DSCC_CONFIG1=0x3067
regDSCC1_DSCC_CONFIG1_BASE_IDX=2
regDSCC1_DSCC_CONFIG2=0x3068
regDSCC1_DSCC_CONFIG2_BASE_IDX=2
regDSCC1_DSCC_STATUS=0x3069
regDSCC1_DSCC_STATUS_BASE_IDX=2
regDSCC1_DSCC_INTERRUPT_CONTROL0=0x306a
regDSCC1_DSCC_INTERRUPT_CONTROL0_BASE_IDX=2
regDSCC1_DSCC_INTERRUPT_CONTROL1=0x306b
regDSCC1_DSCC_INTERRUPT_CONTROL1_BASE_IDX=2
regDSCC1_DSCC_INTERRUPT_STATUS0=0x306c
regDSCC1_DSCC_INTERRUPT_STATUS0_BASE_IDX=2
regDSCC1_DSCC_INTERRUPT_STATUS1=0x306d
regDSCC1_DSCC_INTERRUPT_STATUS1_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG0=0x306e
regDSCC1_DSCC_PPS_CONFIG0_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG1=0x306f
regDSCC1_DSCC_PPS_CONFIG1_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG2=0x3070
regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG3=0x3071
regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG4=0x3072
regDSCC1_DSCC_PPS_CONFIG4_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG5=0x3073
regDSCC1_DSCC_PPS_CONFIG5_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG6=0x3074
regDSCC1_DSCC_PPS_CONFIG6_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG7=0x3075
regDSCC1_DSCC_PPS_CONFIG7_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG8=0x3076
regDSCC1_DSCC_PPS_CONFIG8_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG9=0x3077
regDSCC1_DSCC_PPS_CONFIG9_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG10=0x3078
regDSCC1_DSCC_PPS_CONFIG10_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG11=0x3079
regDSCC1_DSCC_PPS_CONFIG11_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG12=0x307a
regDSCC1_DSCC_PPS_CONFIG12_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG13=0x307b
regDSCC1_DSCC_PPS_CONFIG13_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG14=0x307c
regDSCC1_DSCC_PPS_CONFIG14_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG15=0x307d
regDSCC1_DSCC_PPS_CONFIG15_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG16=0x307e
regDSCC1_DSCC_PPS_CONFIG16_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG17=0x307f
regDSCC1_DSCC_PPS_CONFIG17_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG18=0x3080
regDSCC1_DSCC_PPS_CONFIG18_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG19=0x3081
regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG20=0x3082
regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG21=0x3083
regDSCC1_DSCC_PPS_CONFIG21_BASE_IDX=2
regDSCC1_DSCC_PPS_CONFIG22=0x3084
regDSCC1_DSCC_PPS_CONFIG22_BASE_IDX=2
regDSCC1_DSCC_MEM_POWER_CONTROL0=0x3085
regDSCC1_DSCC_MEM_POWER_CONTROL0_BASE_IDX=2
regDSCC1_DSCC_MEM_POWER_CONTROL1=0x3086
regDSCC1_DSCC_MEM_POWER_CONTROL1_BASE_IDX=2
regDSCC1_DSCC_R_Y_SQUARED_ERROR_LOWER=0x3087
regDSCC1_DSCC_R_Y_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC1_DSCC_R_Y_SQUARED_ERROR_UPPER=0x3088
regDSCC1_DSCC_R_Y_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC1_DSCC_G_CB_SQUARED_ERROR_LOWER=0x3089
regDSCC1_DSCC_G_CB_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC1_DSCC_G_CB_SQUARED_ERROR_UPPER=0x308a
regDSCC1_DSCC_G_CB_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC1_DSCC_B_CR_SQUARED_ERROR_LOWER=0x308b
regDSCC1_DSCC_B_CR_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC1_DSCC_B_CR_SQUARED_ERROR_UPPER=0x308c
regDSCC1_DSCC_B_CR_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC1_DSCC_MAX_ABS_ERROR0=0x308d
regDSCC1_DSCC_MAX_ABS_ERROR0_BASE_IDX=2
regDSCC1_DSCC_MAX_ABS_ERROR1=0x308e
regDSCC1_DSCC_MAX_ABS_ERROR1_BASE_IDX=2
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0=0x308f
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0_BASE_IDX=2
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1=0x3090
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1_BASE_IDX=2
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2=0x3091
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2_BASE_IDX=2
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3=0x3092
regDSCC1_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3_BASE_IDX=2
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0=0x3093
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0_BASE_IDX=2
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1=0x3094
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1_BASE_IDX=2
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2=0x3095
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2_BASE_IDX=2
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3=0x3096
regDSCC1_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3_BASE_IDX=2
regDSCC1_DSCC_TEST_DEBUG_INDEX0=0x3097
regDSCC1_DSCC_TEST_DEBUG_INDEX0_BASE_IDX=2
regDSCC1_DSCC_TEST_DEBUG_INDEX1=0x3098
regDSCC1_DSCC_TEST_DEBUG_INDEX1_BASE_IDX=2
regDSCC1_DSCC_TEST_DEBUG_INDEX2=0x3099
regDSCC1_DSCC_TEST_DEBUG_INDEX2_BASE_IDX=2
regDSCC1_DSCC_TEST_DEBUG_INDEX3=0x309a
regDSCC1_DSCC_TEST_DEBUG_INDEX3_BASE_IDX=2
regDSCC1_DSCC_TEST_DEBUG_BUS_ROTATE=0x309b
regDSCC1_DSCC_TEST_DEBUG_BUS_ROTATE_BASE_IDX=2
regDSCC1_DSCC_TEST_DEBUG_DATA0=0x309c
regDSCC1_DSCC_TEST_DEBUG_DATA0_BASE_IDX=2
regDSCC1_DSCC_TEST_DEBUG_DATA1=0x309d
regDSCC1_DSCC_TEST_DEBUG_DATA1_BASE_IDX=2
regDSCC1_DSCC_TEST_DEBUG_DATA2=0x309e
regDSCC1_DSCC_TEST_DEBUG_DATA2_BASE_IDX=2
regDSCC1_DSCC_TEST_DEBUG_DATA3=0x309f
regDSCC1_DSCC_TEST_DEBUG_DATA3_BASE_IDX=2
regDSCC1_DSCC_DISPCLK_TEST_DEBUG_INDEX0=0x30a0
regDSCC1_DSCC_DISPCLK_TEST_DEBUG_INDEX0_BASE_IDX=2
regDSCC1_DSCC_DISPCLK_TEST_DEBUG_DATA0=0x30a1
regDSCC1_DSCC_DISPCLK_TEST_DEBUG_DATA0_BASE_IDX=2
regDSCCIF1_DSCCIF_CONFIG0=0x3061
regDSCCIF1_DSCCIF_CONFIG0_BASE_IDX=2
regDSC_TOP1_DSC_TOP_CONTROL=0x305c
regDSC_TOP1_DSC_TOP_CONTROL_BASE_IDX=2
regDSC_TOP1_DSC_DEBUG_CONTROL=0x305d
regDSC_TOP1_DSC_DEBUG_CONTROL_BASE_IDX=2
regDSC_TOP1_DSC_SPARE_DEBUG=0x305e
regDSC_TOP1_DSC_SPARE_DEBUG_BASE_IDX=2
regDSC_TOP1_DSC_TOP_TEST_DEBUG_INDEX=0x305f
regDSC_TOP1_DSC_TOP_TEST_DEBUG_INDEX_BASE_IDX=2
regDSC_TOP1_DSC_TOP_TEST_DEBUG_DATA=0x3060
regDSC_TOP1_DSC_TOP_TEST_DEBUG_DATA_BASE_IDX=2
regDSCC2_DSCC_CONFIG0=0x30c2
regDSCC2_DSCC_CONFIG0_BASE_IDX=2
regDSCC2_DSCC_CONFIG1=0x30c3
regDSCC2_DSCC_CONFIG1_BASE_IDX=2
regDSCC2_DSCC_CONFIG2=0x30c4
regDSCC2_DSCC_CONFIG2_BASE_IDX=2
regDSCC2_DSCC_STATUS=0x30c5
regDSCC2_DSCC_STATUS_BASE_IDX=2
regDSCC2_DSCC_INTERRUPT_CONTROL0=0x30c6
regDSCC2_DSCC_INTERRUPT_CONTROL0_BASE_IDX=2
regDSCC2_DSCC_INTERRUPT_CONTROL1=0x30c7
regDSCC2_DSCC_INTERRUPT_CONTROL1_BASE_IDX=2
regDSCC2_DSCC_INTERRUPT_STATUS0=0x30c8
regDSCC2_DSCC_INTERRUPT_STATUS0_BASE_IDX=2
regDSCC2_DSCC_INTERRUPT_STATUS1=0x30c9
regDSCC2_DSCC_INTERRUPT_STATUS1_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG0=0x30ca
regDSCC2_DSCC_PPS_CONFIG0_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG1=0x30cb
regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG2=0x30cc
regDSCC2_DSCC_PPS_CONFIG2_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG3=0x30cd
regDSCC2_DSCC_PPS_CONFIG3_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG4=0x30ce
regDSCC2_DSCC_PPS_CONFIG4_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG5=0x30cf
regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG6=0x30d0
regDSCC2_DSCC_PPS_CONFIG6_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG7=0x30d1
regDSCC2_DSCC_PPS_CONFIG7_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG8=0x30d2
regDSCC2_DSCC_PPS_CONFIG8_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG9=0x30d3
regDSCC2_DSCC_PPS_CONFIG9_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG10=0x30d4
regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG11=0x30d5
regDSCC2_DSCC_PPS_CONFIG11_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG12=0x30d6
regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG13=0x30d7
regDSCC2_DSCC_PPS_CONFIG13_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG14=0x30d8
regDSCC2_DSCC_PPS_CONFIG14_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG15=0x30d9
regDSCC2_DSCC_PPS_CONFIG15_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG16=0x30da
regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG17=0x30db
regDSCC2_DSCC_PPS_CONFIG17_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG18=0x30dc
regDSCC2_DSCC_PPS_CONFIG18_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG19=0x30dd
regDSCC2_DSCC_PPS_CONFIG19_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG20=0x30de
regDSCC2_DSCC_PPS_CONFIG20_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG21=0x30df
regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX=2
regDSCC2_DSCC_PPS_CONFIG22=0x30e0
regDSCC2_DSCC_PPS_CONFIG22_BASE_IDX=2
regDSCC2_DSCC_MEM_POWER_CONTROL0=0x30e1
regDSCC2_DSCC_MEM_POWER_CONTROL0_BASE_IDX=2
regDSCC2_DSCC_MEM_POWER_CONTROL1=0x30e2
regDSCC2_DSCC_MEM_POWER_CONTROL1_BASE_IDX=2
regDSCC2_DSCC_R_Y_SQUARED_ERROR_LOWER=0x30e3
regDSCC2_DSCC_R_Y_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC2_DSCC_R_Y_SQUARED_ERROR_UPPER=0x30e4
regDSCC2_DSCC_R_Y_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC2_DSCC_G_CB_SQUARED_ERROR_LOWER=0x30e5
regDSCC2_DSCC_G_CB_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC2_DSCC_G_CB_SQUARED_ERROR_UPPER=0x30e6
regDSCC2_DSCC_G_CB_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC2_DSCC_B_CR_SQUARED_ERROR_LOWER=0x30e7
regDSCC2_DSCC_B_CR_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC2_DSCC_B_CR_SQUARED_ERROR_UPPER=0x30e8
regDSCC2_DSCC_B_CR_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC2_DSCC_MAX_ABS_ERROR0=0x30e9
regDSCC2_DSCC_MAX_ABS_ERROR0_BASE_IDX=2
regDSCC2_DSCC_MAX_ABS_ERROR1=0x30ea
regDSCC2_DSCC_MAX_ABS_ERROR1_BASE_IDX=2
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0=0x30eb
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0_BASE_IDX=2
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1=0x30ec
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1_BASE_IDX=2
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2=0x30ed
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2_BASE_IDX=2
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3=0x30ee
regDSCC2_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3_BASE_IDX=2
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0=0x30ef
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0_BASE_IDX=2
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1=0x30f0
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1_BASE_IDX=2
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2=0x30f1
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2_BASE_IDX=2
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3=0x30f2
regDSCC2_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3_BASE_IDX=2
regDSCC2_DSCC_TEST_DEBUG_INDEX0=0x30f3
regDSCC2_DSCC_TEST_DEBUG_INDEX0_BASE_IDX=2
regDSCC2_DSCC_TEST_DEBUG_INDEX1=0x30f4
regDSCC2_DSCC_TEST_DEBUG_INDEX1_BASE_IDX=2
regDSCC2_DSCC_TEST_DEBUG_INDEX2=0x30f5
regDSCC2_DSCC_TEST_DEBUG_INDEX2_BASE_IDX=2
regDSCC2_DSCC_TEST_DEBUG_INDEX3=0x30f6
regDSCC2_DSCC_TEST_DEBUG_INDEX3_BASE_IDX=2
regDSCC2_DSCC_TEST_DEBUG_BUS_ROTATE=0x30f7
regDSCC2_DSCC_TEST_DEBUG_BUS_ROTATE_BASE_IDX=2
regDSCC2_DSCC_TEST_DEBUG_DATA0=0x30f8
regDSCC2_DSCC_TEST_DEBUG_DATA0_BASE_IDX=2
regDSCC2_DSCC_TEST_DEBUG_DATA1=0x30f9
regDSCC2_DSCC_TEST_DEBUG_DATA1_BASE_IDX=2
regDSCC2_DSCC_TEST_DEBUG_DATA2=0x30fa
regDSCC2_DSCC_TEST_DEBUG_DATA2_BASE_IDX=2
regDSCC2_DSCC_TEST_DEBUG_DATA3=0x30fb
regDSCC2_DSCC_TEST_DEBUG_DATA3_BASE_IDX=2
regDSCC2_DSCC_DISPCLK_TEST_DEBUG_INDEX0=0x30fc
regDSCC2_DSCC_DISPCLK_TEST_DEBUG_INDEX0_BASE_IDX=2
regDSCC2_DSCC_DISPCLK_TEST_DEBUG_DATA0=0x30fd
regDSCC2_DSCC_DISPCLK_TEST_DEBUG_DATA0_BASE_IDX=2
regDSCCIF2_DSCCIF_CONFIG0=0x30bd
regDSCCIF2_DSCCIF_CONFIG0_BASE_IDX=2
regDSC_TOP2_DSC_TOP_CONTROL=0x30b8
regDSC_TOP2_DSC_TOP_CONTROL_BASE_IDX=2
regDSC_TOP2_DSC_DEBUG_CONTROL=0x30b9
regDSC_TOP2_DSC_DEBUG_CONTROL_BASE_IDX=2
regDSC_TOP2_DSC_SPARE_DEBUG=0x30ba
regDSC_TOP2_DSC_SPARE_DEBUG_BASE_IDX=2
regDSC_TOP2_DSC_TOP_TEST_DEBUG_INDEX=0x30bb
regDSC_TOP2_DSC_TOP_TEST_DEBUG_INDEX_BASE_IDX=2
regDSC_TOP2_DSC_TOP_TEST_DEBUG_DATA=0x30bc
regDSC_TOP2_DSC_TOP_TEST_DEBUG_DATA_BASE_IDX=2
regDSCC3_DSCC_CONFIG0=0x311e
regDSCC3_DSCC_CONFIG0_BASE_IDX=2
regDSCC3_DSCC_CONFIG1=0x311f
regDSCC3_DSCC_CONFIG1_BASE_IDX=2
regDSCC3_DSCC_CONFIG2=0x3120
regDSCC3_DSCC_CONFIG2_BASE_IDX=2
regDSCC3_DSCC_STATUS=0x3121
regDSCC3_DSCC_STATUS_BASE_IDX=2
regDSCC3_DSCC_INTERRUPT_CONTROL0=0x3122
regDSCC3_DSCC_INTERRUPT_CONTROL0_BASE_IDX=2
regDSCC3_DSCC_INTERRUPT_CONTROL1=0x3123
regDSCC3_DSCC_INTERRUPT_CONTROL1_BASE_IDX=2
regDSCC3_DSCC_INTERRUPT_STATUS0=0x3124
regDSCC3_DSCC_INTERRUPT_STATUS0_BASE_IDX=2
regDSCC3_DSCC_INTERRUPT_STATUS1=0x3125
regDSCC3_DSCC_INTERRUPT_STATUS1_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG0=0x3126
regDSCC3_DSCC_PPS_CONFIG0_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG1=0x3127
regDSCC3_DSCC_PPS_CONFIG1_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG2=0x3128
regDSCC3_DSCC_PPS_CONFIG2_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG3=0x3129
regDSCC3_DSCC_PPS_CONFIG3_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG4=0x312a
regDSCC3_DSCC_PPS_CONFIG4_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG5=0x312b
regDSCC3_DSCC_PPS_CONFIG5_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG6=0x312c
regDSCC3_DSCC_PPS_CONFIG6_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG7=0x312d
regDSCC3_DSCC_PPS_CONFIG7_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG8=0x312e
regDSCC3_DSCC_PPS_CONFIG8_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG9=0x312f
regDSCC3_DSCC_PPS_CONFIG9_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG10=0x3130
regDSCC3_DSCC_PPS_CONFIG10_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG11=0x3131
regDSCC3_DSCC_PPS_CONFIG11_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG12=0x3132
regDSCC3_DSCC_PPS_CONFIG12_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG13=0x3133
regDSCC3_DSCC_PPS_CONFIG13_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG14=0x3134
regDSCC3_DSCC_PPS_CONFIG14_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG15=0x3135
regDSCC3_DSCC_PPS_CONFIG15_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG16=0x3136
regDSCC3_DSCC_PPS_CONFIG16_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG17=0x3137
regDSCC3_DSCC_PPS_CONFIG17_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG18=0x3138
regDSCC3_DSCC_PPS_CONFIG18_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG19=0x3139
regDSCC3_DSCC_PPS_CONFIG19_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG20=0x313a
regDSCC3_DSCC_PPS_CONFIG20_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG21=0x313b
regDSCC3_DSCC_PPS_CONFIG21_BASE_IDX=2
regDSCC3_DSCC_PPS_CONFIG22=0x313c
regDSCC3_DSCC_PPS_CONFIG22_BASE_IDX=2
regDSCC3_DSCC_MEM_POWER_CONTROL0=0x313d
regDSCC3_DSCC_MEM_POWER_CONTROL0_BASE_IDX=2
regDSCC3_DSCC_MEM_POWER_CONTROL1=0x313e
regDSCC3_DSCC_MEM_POWER_CONTROL1_BASE_IDX=2
regDSCC3_DSCC_R_Y_SQUARED_ERROR_LOWER=0x313f
regDSCC3_DSCC_R_Y_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC3_DSCC_R_Y_SQUARED_ERROR_UPPER=0x3140
regDSCC3_DSCC_R_Y_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC3_DSCC_G_CB_SQUARED_ERROR_LOWER=0x3141
regDSCC3_DSCC_G_CB_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC3_DSCC_G_CB_SQUARED_ERROR_UPPER=0x3142
regDSCC3_DSCC_G_CB_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC3_DSCC_B_CR_SQUARED_ERROR_LOWER=0x3143
regDSCC3_DSCC_B_CR_SQUARED_ERROR_LOWER_BASE_IDX=2
regDSCC3_DSCC_B_CR_SQUARED_ERROR_UPPER=0x3144
regDSCC3_DSCC_B_CR_SQUARED_ERROR_UPPER_BASE_IDX=2
regDSCC3_DSCC_MAX_ABS_ERROR0=0x3145
regDSCC3_DSCC_MAX_ABS_ERROR0_BASE_IDX=2
regDSCC3_DSCC_MAX_ABS_ERROR1=0x3146
regDSCC3_DSCC_MAX_ABS_ERROR1_BASE_IDX=2
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0=0x3147
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL0_BASE_IDX=2
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1=0x3148
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL1_BASE_IDX=2
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2=0x3149
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL2_BASE_IDX=2
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3=0x314a
regDSCC3_DSCC_OUTPUT_BUFFER_MAX_FULLNESS_LEVEL3_BASE_IDX=2
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0=0x314b
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL0_BASE_IDX=2
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1=0x314c
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL1_BASE_IDX=2
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2=0x314d
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL2_BASE_IDX=2
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3=0x314e
regDSCC3_DSCC_RATE_BUFFER_MODEL_MAX_FULLNESS_LEVEL3_BASE_IDX=2
regDSCC3_DSCC_TEST_DEBUG_INDEX0=0x314f
regDSCC3_DSCC_TEST_DEBUG_INDEX0_BASE_IDX=2
regDSCC3_DSCC_TEST_DEBUG_INDEX1=0x3150
regDSCC3_DSCC_TEST_DEBUG_INDEX1_BASE_IDX=2
regDSCC3_DSCC_TEST_DEBUG_INDEX2=0x3151
regDSCC3_DSCC_TEST_DEBUG_INDEX2_BASE_IDX=2
regDSCC3_DSCC_TEST_DEBUG_INDEX3=0x3152
regDSCC3_DSCC_TEST_DEBUG_INDEX3_BASE_IDX=2
regDSCC3_DSCC_TEST_DEBUG_BUS_ROTATE=0x3153
regDSCC3_DSCC_TEST_DEBUG_BUS_ROTATE_BASE_IDX=2
regDSCC3_DSCC_TEST_DEBUG_DATA0=0x3154
regDSCC3_DSCC_TEST_DEBUG_DATA0_BASE_IDX=2
regDSCC3_DSCC_TEST_DEBUG_DATA1=0x3155
regDSCC3_DSCC_TEST_DEBUG_DATA1_BASE_IDX=2
regDSCC3_DSCC_TEST_DEBUG_DATA2=0x3156
regDSCC3_DSCC_TEST_DEBUG_DATA2_BASE_IDX=2
regDSCC3_DSCC_TEST_DEBUG_DATA3=0x3157
regDSCC3_DSCC_TEST_DEBUG_DATA3_BASE_IDX=2
regDSCC3_DSCC_DISPCLK_TEST_DEBUG_INDEX0=0x3158
regDSCC3_DSCC_DISPCLK_TEST_DEBUG_INDEX0_BASE_IDX=2
regDSCC3_DSCC_DISPCLK_TEST_DEBUG_DATA0=0x3159
regDSCC3_DSCC_DISPCLK_TEST_DEBUG_DATA0_BASE_IDX=2
regDSCCIF3_DSCCIF_CONFIG0=0x3119
regDSCCIF3_DSCCIF_CONFIG0_BASE_IDX=2
regDSC_TOP3_DSC_TOP_CONTROL=0x3114
regDSC_TOP3_DSC_TOP_CONTROL_BASE_IDX=2
regDSC_TOP3_DSC_DEBUG_CONTROL=0x3115
regDSC_TOP3_DSC_DEBUG_CONTROL_BASE_IDX=2
regDSC_TOP3_DSC_SPARE_DEBUG=0x3116
regDSC_TOP3_DSC_SPARE_DEBUG_BASE_IDX=2
regDSC_TOP3_DSC_TOP_TEST_DEBUG_INDEX=0x3117
regDSC_TOP3_DSC_TOP_TEST_DEBUG_INDEX_BASE_IDX=2
regDSC_TOP3_DSC_TOP_TEST_DEBUG_DATA=0x3118
regDSC_TOP3_DSC_TOP_TEST_DEBUG_DATA_BASE_IDX=2
regDCOH_TOP_CLOCK_CONTROL=0x17af
regDCOH_TOP_CLOCK_CONTROL_BASE_IDX=2
regDCOH_TOP_SPARE=0x17b3
regDCOH_TOP_SPARE_BASE_IDX=2
regPHY_MUX0_PHY_MUX_CONTROL=0x179a
regPHY_MUX0_PHY_MUX_CONTROL_BASE_IDX=2
regPHY_MUX0_PORT_TYPE=0x179b
regPHY_MUX0_PORT_TYPE_BASE_IDX=2
regPHY_MUX1_PHY_MUX_CONTROL=0x179d
regPHY_MUX1_PHY_MUX_CONTROL_BASE_IDX=2
regPHY_MUX1_PORT_TYPE=0x179e
regPHY_MUX1_PORT_TYPE_BASE_IDX=2
regPHY_MUX2_PHY_MUX_CONTROL=0x17a0
regPHY_MUX2_PHY_MUX_CONTROL_BASE_IDX=2
regPHY_MUX2_PORT_TYPE=0x17a1
regPHY_MUX2_PORT_TYPE_BASE_IDX=2
regPHY_MUX3_PHY_MUX_CONTROL=0x17a3
regPHY_MUX3_PHY_MUX_CONTROL_BASE_IDX=2
regPHY_MUX3_PORT_TYPE=0x17a4
regPHY_MUX3_PORT_TYPE_BASE_IDX=2
regDP_AUX0_AUX_CONTROL=0x16b2
regDP_AUX0_AUX_CONTROL_BASE_IDX=2
regDP_AUX0_AUX_SW_CONTROL=0x16b3
regDP_AUX0_AUX_SW_CONTROL_BASE_IDX=2
regDP_AUX0_AUX_ARB_CONTROL=0x16b4
regDP_AUX0_AUX_ARB_CONTROL_BASE_IDX=2
regDP_AUX0_AUX_INTERRUPT_CONTROL=0x16b5
regDP_AUX0_AUX_INTERRUPT_CONTROL_BASE_IDX=2
regDP_AUX0_AUX_SW_STATUS=0x16b6
regDP_AUX0_AUX_SW_STATUS_BASE_IDX=2
regDP_AUX0_AUX_LS_STATUS=0x16b7
regDP_AUX0_AUX_LS_STATUS_BASE_IDX=2
regDP_AUX0_AUX_SW_DATA=0x16b8
regDP_AUX0_AUX_SW_DATA_BASE_IDX=2
regDP_AUX0_AUX_LS_DATA=0x16b9
regDP_AUX0_AUX_LS_DATA_BASE_IDX=2
regDP_AUX0_AUX_DPHY_TX_REF_CONTROL=0x16ba
regDP_AUX0_AUX_DPHY_TX_REF_CONTROL_BASE_IDX=2
regDP_AUX0_AUX_DPHY_TX_CONTROL=0x16bb
regDP_AUX0_AUX_DPHY_TX_CONTROL_BASE_IDX=2
regDP_AUX0_AUX_DPHY_RX_CONTROL0=0x16bc
regDP_AUX0_AUX_DPHY_RX_CONTROL0_BASE_IDX=2
regDP_AUX0_AUX_DPHY_RX_CONTROL1=0x16bd
regDP_AUX0_AUX_DPHY_RX_CONTROL1_BASE_IDX=2
regDP_AUX0_AUX_DPHY_TX_STATUS=0x16be
regDP_AUX0_AUX_DPHY_TX_STATUS_BASE_IDX=2
regDP_AUX0_AUX_DPHY_RX_STATUS=0x16bf
regDP_AUX0_AUX_DPHY_RX_STATUS_BASE_IDX=2
regDP_AUX0_AUX_PHY_WAKE_CNTL=0x16c1
regDP_AUX0_AUX_PHY_WAKE_CNTL_BASE_IDX=2
regDP_AUX0_AUX_PHY_WAKE_STATUS=0x16c2
regDP_AUX0_AUX_PHY_WAKE_STATUS_BASE_IDX=2
regDP_AUX1_AUX_CONTROL=0x16ce
regDP_AUX1_AUX_CONTROL_BASE_IDX=2
regDP_AUX1_AUX_SW_CONTROL=0x16cf
regDP_AUX1_AUX_SW_CONTROL_BASE_IDX=2
regDP_AUX1_AUX_ARB_CONTROL=0x16d0
regDP_AUX1_AUX_ARB_CONTROL_BASE_IDX=2
regDP_AUX1_AUX_INTERRUPT_CONTROL=0x16d1
regDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX=2
regDP_AUX1_AUX_SW_STATUS=0x16d2
regDP_AUX1_AUX_SW_STATUS_BASE_IDX=2
regDP_AUX1_AUX_LS_STATUS=0x16d3
regDP_AUX1_AUX_LS_STATUS_BASE_IDX=2
regDP_AUX1_AUX_SW_DATA=0x16d4
regDP_AUX1_AUX_SW_DATA_BASE_IDX=2
regDP_AUX1_AUX_LS_DATA=0x16d5
regDP_AUX1_AUX_LS_DATA_BASE_IDX=2
regDP_AUX1_AUX_DPHY_TX_REF_CONTROL=0x16d6
regDP_AUX1_AUX_DPHY_TX_REF_CONTROL_BASE_IDX=2
regDP_AUX1_AUX_DPHY_TX_CONTROL=0x16d7
regDP_AUX1_AUX_DPHY_TX_CONTROL_BASE_IDX=2
regDP_AUX1_AUX_DPHY_RX_CONTROL0=0x16d8
regDP_AUX1_AUX_DPHY_RX_CONTROL0_BASE_IDX=2
regDP_AUX1_AUX_DPHY_RX_CONTROL1=0x16d9
regDP_AUX1_AUX_DPHY_RX_CONTROL1_BASE_IDX=2
regDP_AUX1_AUX_DPHY_TX_STATUS=0x16da
regDP_AUX1_AUX_DPHY_TX_STATUS_BASE_IDX=2
regDP_AUX1_AUX_DPHY_RX_STATUS=0x16db
regDP_AUX1_AUX_DPHY_RX_STATUS_BASE_IDX=2
regDP_AUX1_AUX_PHY_WAKE_CNTL=0x16dd
regDP_AUX1_AUX_PHY_WAKE_CNTL_BASE_IDX=2
regDP_AUX1_AUX_PHY_WAKE_STATUS=0x16de
regDP_AUX1_AUX_PHY_WAKE_STATUS_BASE_IDX=2
regDP_AUX2_AUX_CONTROL=0x16ea
regDP_AUX2_AUX_CONTROL_BASE_IDX=2
regDP_AUX2_AUX_SW_CONTROL=0x16eb
regDP_AUX2_AUX_SW_CONTROL_BASE_IDX=2
regDP_AUX2_AUX_ARB_CONTROL=0x16ec
regDP_AUX2_AUX_ARB_CONTROL_BASE_IDX=2
regDP_AUX2_AUX_INTERRUPT_CONTROL=0x16ed
regDP_AUX2_AUX_INTERRUPT_CONTROL_BASE_IDX=2
regDP_AUX2_AUX_SW_STATUS=0x16ee
regDP_AUX2_AUX_SW_STATUS_BASE_IDX=2
regDP_AUX2_AUX_LS_STATUS=0x16ef
regDP_AUX2_AUX_LS_STATUS_BASE_IDX=2
regDP_AUX2_AUX_SW_DATA=0x16f0
regDP_AUX2_AUX_SW_DATA_BASE_IDX=2
regDP_AUX2_AUX_LS_DATA=0x16f1
regDP_AUX2_AUX_LS_DATA_BASE_IDX=2
regDP_AUX2_AUX_DPHY_TX_REF_CONTROL=0x16f2
regDP_AUX2_AUX_DPHY_TX_REF_CONTROL_BASE_IDX=2
regDP_AUX2_AUX_DPHY_TX_CONTROL=0x16f3
regDP_AUX2_AUX_DPHY_TX_CONTROL_BASE_IDX=2
regDP_AUX2_AUX_DPHY_RX_CONTROL0=0x16f4
regDP_AUX2_AUX_DPHY_RX_CONTROL0_BASE_IDX=2
regDP_AUX2_AUX_DPHY_RX_CONTROL1=0x16f5
regDP_AUX2_AUX_DPHY_RX_CONTROL1_BASE_IDX=2
regDP_AUX2_AUX_DPHY_TX_STATUS=0x16f6
regDP_AUX2_AUX_DPHY_TX_STATUS_BASE_IDX=2
regDP_AUX2_AUX_DPHY_RX_STATUS=0x16f7
regDP_AUX2_AUX_DPHY_RX_STATUS_BASE_IDX=2
regDP_AUX2_AUX_PHY_WAKE_CNTL=0x16f9
regDP_AUX2_AUX_PHY_WAKE_CNTL_BASE_IDX=2
regDP_AUX2_AUX_PHY_WAKE_STATUS=0x16fa
regDP_AUX2_AUX_PHY_WAKE_STATUS_BASE_IDX=2
regDP_AUX3_AUX_CONTROL=0x1706
regDP_AUX3_AUX_CONTROL_BASE_IDX=2
regDP_AUX3_AUX_SW_CONTROL=0x1707
regDP_AUX3_AUX_SW_CONTROL_BASE_IDX=2
regDP_AUX3_AUX_ARB_CONTROL=0x1708
regDP_AUX3_AUX_ARB_CONTROL_BASE_IDX=2
regDP_AUX3_AUX_INTERRUPT_CONTROL=0x1709
regDP_AUX3_AUX_INTERRUPT_CONTROL_BASE_IDX=2
regDP_AUX3_AUX_SW_STATUS=0x170a
regDP_AUX3_AUX_SW_STATUS_BASE_IDX=2
regDP_AUX3_AUX_LS_STATUS=0x170b
regDP_AUX3_AUX_LS_STATUS_BASE_IDX=2
regDP_AUX3_AUX_SW_DATA=0x170c
regDP_AUX3_AUX_SW_DATA_BASE_IDX=2
regDP_AUX3_AUX_LS_DATA=0x170d
regDP_AUX3_AUX_LS_DATA_BASE_IDX=2
regDP_AUX3_AUX_DPHY_TX_REF_CONTROL=0x170e
regDP_AUX3_AUX_DPHY_TX_REF_CONTROL_BASE_IDX=2
regDP_AUX3_AUX_DPHY_TX_CONTROL=0x170f
regDP_AUX3_AUX_DPHY_TX_CONTROL_BASE_IDX=2
regDP_AUX3_AUX_DPHY_RX_CONTROL0=0x1710
regDP_AUX3_AUX_DPHY_RX_CONTROL0_BASE_IDX=2
regDP_AUX3_AUX_DPHY_RX_CONTROL1=0x1711
regDP_AUX3_AUX_DPHY_RX_CONTROL1_BASE_IDX=2
regDP_AUX3_AUX_DPHY_TX_STATUS=0x1712
regDP_AUX3_AUX_DPHY_TX_STATUS_BASE_IDX=2
regDP_AUX3_AUX_DPHY_RX_STATUS=0x1713
regDP_AUX3_AUX_DPHY_RX_STATUS_BASE_IDX=2
regDP_AUX3_AUX_PHY_WAKE_CNTL=0x1715
regDP_AUX3_AUX_PHY_WAKE_CNTL_BASE_IDX=2
regDP_AUX3_AUX_PHY_WAKE_STATUS=0x1716
regDP_AUX3_AUX_PHY_WAKE_STATUS_BASE_IDX=2
regHPD0_DC_HPD_INT_STATUS=0x175a
regHPD0_DC_HPD_INT_STATUS_BASE_IDX=2
regHPD0_DC_HPD_INT_CONTROL=0x175b
regHPD0_DC_HPD_INT_CONTROL_BASE_IDX=2
regHPD0_DC_HPD_CONTROL=0x175c
regHPD0_DC_HPD_CONTROL_BASE_IDX=2
regHPD0_DC_HPD_FAST_TRAIN_CNTL=0x175d
regHPD0_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX=2
regHPD0_DC_HPD_TOGGLE_FILT_CNTL=0x175e
regHPD0_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX=2
regHPD1_DC_HPD_INT_STATUS=0x1762
regHPD1_DC_HPD_INT_STATUS_BASE_IDX=2
regHPD1_DC_HPD_INT_CONTROL=0x1763
regHPD1_DC_HPD_INT_CONTROL_BASE_IDX=2
regHPD1_DC_HPD_CONTROL=0x1764
regHPD1_DC_HPD_CONTROL_BASE_IDX=2
regHPD1_DC_HPD_FAST_TRAIN_CNTL=0x1765
regHPD1_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX=2
regHPD1_DC_HPD_TOGGLE_FILT_CNTL=0x1766
regHPD1_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX=2
regHPD2_DC_HPD_INT_STATUS=0x176a
regHPD2_DC_HPD_INT_STATUS_BASE_IDX=2
regHPD2_DC_HPD_INT_CONTROL=0x176b
regHPD2_DC_HPD_INT_CONTROL_BASE_IDX=2
regHPD2_DC_HPD_CONTROL=0x176c
regHPD2_DC_HPD_CONTROL_BASE_IDX=2
regHPD2_DC_HPD_FAST_TRAIN_CNTL=0x176d
regHPD2_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX=2
regHPD2_DC_HPD_TOGGLE_FILT_CNTL=0x176e
regHPD2_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX=2
regHPD3_DC_HPD_INT_STATUS=0x1772
regHPD3_DC_HPD_INT_STATUS_BASE_IDX=2
regHPD3_DC_HPD_INT_CONTROL=0x1773
regHPD3_DC_HPD_INT_CONTROL_BASE_IDX=2
regHPD3_DC_HPD_CONTROL=0x1774
regHPD3_DC_HPD_CONTROL_BASE_IDX=2
regHPD3_DC_HPD_FAST_TRAIN_CNTL=0x1775
regHPD3_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX=2
regHPD3_DC_HPD_TOGGLE_FILT_CNTL=0x1776
regHPD3_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX=2
regHPO_TOP_CLOCK_CONTROL=0x0e43
regHPO_TOP_CLOCK_CONTROL_BASE_IDX=3
regHPO_TOP_HW_CONTROL=0x0e44
regHPO_TOP_HW_CONTROL_BASE_IDX=3
regDP_STREAM_MAPPER_CONTROL0=0x0e56
regDP_STREAM_MAPPER_CONTROL0_BASE_IDX=3
regDP_STREAM_MAPPER_CONTROL1=0x0e57
regDP_STREAM_MAPPER_CONTROL1_BASE_IDX=3
regDP_STREAM_MAPPER_CONTROL2=0x0e58
regDP_STREAM_MAPPER_CONTROL2_BASE_IDX=3
regDP_STREAM_MAPPER_CONTROL3=0x0e59
regDP_STREAM_MAPPER_CONTROL3_BASE_IDX=3
regDP_STREAM_MAPPER_CONTROL4=0x0e5a
regDP_STREAM_MAPPER_CONTROL4_BASE_IDX=3
regDP_STREAM_MAPPER_CONTROL5=0x0e5b
regDP_STREAM_MAPPER_CONTROL5_BASE_IDX=3
regHDMI_LINK_ENC_CONTROL=0x095b
regHDMI_LINK_ENC_CONTROL_BASE_IDX=3
regHDMI_LINK_ENC_CLK_CTRL=0x095c
regHDMI_LINK_ENC_CLK_CTRL_BASE_IDX=3
regHDMI_FRL_ENC_CONFIG=0x0965
regHDMI_FRL_ENC_CONFIG_BASE_IDX=3
regHDMI_FRL_ENC_CONFIG2=0x0966
regHDMI_FRL_ENC_CONFIG2_BASE_IDX=3
regHDMI_FRL_ENC_METER_BUFFER_STATUS=0x0967
regHDMI_FRL_ENC_METER_BUFFER_STATUS_BASE_IDX=3
regHDMI_FRL_ENC_MEM_CTRL=0x0968
regHDMI_FRL_ENC_MEM_CTRL_BASE_IDX=3
regHDMI_STREAM_ENC_CLOCK_CONTROL=0x08d3
regHDMI_STREAM_ENC_CLOCK_CONTROL_BASE_IDX=3
regHDMI_STREAM_ENC_INPUT_MUX_CONTROL=0x08d5
regHDMI_STREAM_ENC_INPUT_MUX_CONTROL_BASE_IDX=3
regHDMI_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0=0x08d6
regHDMI_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0_BASE_IDX=3
regHDMI_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1=0x08d7
regHDMI_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1_BASE_IDX=3
regHDMI_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL2=0x08d8
regHDMI_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL2_BASE_IDX=3
regAFMT4_AFMT_ACP=0x091b
regAFMT4_AFMT_ACP_BASE_IDX=3
regAFMT4_AFMT_VBI_PACKET_CONTROL=0x091c
regAFMT4_AFMT_VBI_PACKET_CONTROL_BASE_IDX=3
regAFMT4_AFMT_AUDIO_PACKET_CONTROL2=0x091d
regAFMT4_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX=3
regAFMT4_AFMT_AUDIO_INFO0=0x091e
regAFMT4_AFMT_AUDIO_INFO0_BASE_IDX=3
regAFMT4_AFMT_AUDIO_INFO1=0x091f
regAFMT4_AFMT_AUDIO_INFO1_BASE_IDX=3
regAFMT4_AFMT_60958_0=0x0920
regAFMT4_AFMT_60958_0_BASE_IDX=3
regAFMT4_AFMT_60958_1=0x0921
regAFMT4_AFMT_60958_1_BASE_IDX=3
regAFMT4_AFMT_AUDIO_CRC_CONTROL=0x0922
regAFMT4_AFMT_AUDIO_CRC_CONTROL_BASE_IDX=3
regAFMT4_AFMT_RAMP_CONTROL0=0x0923
regAFMT4_AFMT_RAMP_CONTROL0_BASE_IDX=3
regAFMT4_AFMT_RAMP_CONTROL1=0x0924
regAFMT4_AFMT_RAMP_CONTROL1_BASE_IDX=3
regAFMT4_AFMT_RAMP_CONTROL2=0x0925
regAFMT4_AFMT_RAMP_CONTROL2_BASE_IDX=3
regAFMT4_AFMT_RAMP_CONTROL3=0x0926
regAFMT4_AFMT_RAMP_CONTROL3_BASE_IDX=3
regAFMT4_AFMT_60958_2=0x0927
regAFMT4_AFMT_60958_2_BASE_IDX=3
regAFMT4_AFMT_AUDIO_CRC_RESULT=0x0928
regAFMT4_AFMT_AUDIO_CRC_RESULT_BASE_IDX=3
regAFMT4_AFMT_STATUS=0x0929
regAFMT4_AFMT_STATUS_BASE_IDX=3
regAFMT4_AFMT_AUDIO_PACKET_CONTROL=0x092a
regAFMT4_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX=3
regAFMT4_AFMT_INFOFRAME_CONTROL0=0x092b
regAFMT4_AFMT_INFOFRAME_CONTROL0_BASE_IDX=3
regAFMT4_AFMT_INTERRUPT_STATUS=0x092c
regAFMT4_AFMT_INTERRUPT_STATUS_BASE_IDX=3
regAFMT4_AFMT_AUDIO_SRC_CONTROL=0x092d
regAFMT4_AFMT_AUDIO_SRC_CONTROL_BASE_IDX=3
regAFMT4_AFMT_AUDIO_DBG_DTO_CNTL=0x092e
regAFMT4_AFMT_AUDIO_DBG_DTO_CNTL_BASE_IDX=3
regAFMT4_AFMT_MEM_PWR=0x092f
regAFMT4_AFMT_MEM_PWR_BASE_IDX=3
regDME4_DME_CONTROL=0x093c
regDME4_DME_CONTROL_BASE_IDX=3
regDME4_DME_MEMORY_CONTROL=0x093d
regDME4_DME_MEMORY_CONTROL_BASE_IDX=3
regVPG4_VPG_GENERIC_PACKET_ACCESS_CTRL=0x0931
regVPG4_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX=3
regVPG4_VPG_GENERIC_PACKET_DATA=0x0932
regVPG4_VPG_GENERIC_PACKET_DATA_BASE_IDX=3
regVPG4_VPG_GSP_FRAME_UPDATE_CTRL=0x0933
regVPG4_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX=3
regVPG4_VPG_GSP_IMMEDIATE_UPDATE_CTRL=0x0934
regVPG4_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX=3
regVPG4_VPG_GENERIC_STATUS=0x0935
regVPG4_VPG_GENERIC_STATUS_BASE_IDX=3
regVPG4_VPG_MEM_PWR=0x0936
regVPG4_VPG_MEM_PWR_BASE_IDX=3
regVPG4_VPG_ISRC1_2_ACCESS_CTRL=0x0937
regVPG4_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX=3
regVPG4_VPG_ISRC1_2_DATA=0x0938
regVPG4_VPG_ISRC1_2_DATA_BASE_IDX=3
regVPG4_VPG_MPEG_INFO0=0x0939
regVPG4_VPG_MPEG_INFO0_BASE_IDX=3
regVPG4_VPG_MPEG_INFO1=0x093a
regVPG4_VPG_MPEG_INFO1_BASE_IDX=3
regHDMI_TB_ENC_CONTROL=0x08df
regHDMI_TB_ENC_CONTROL_BASE_IDX=3
regHDMI_TB_ENC_PIXEL_FORMAT=0x08e0
regHDMI_TB_ENC_PIXEL_FORMAT_BASE_IDX=3
regHDMI_TB_ENC_PACKET_CONTROL=0x08e1
regHDMI_TB_ENC_PACKET_CONTROL_BASE_IDX=3
regHDMI_TB_ENC_ACR_PACKET_CONTROL=0x08e2
regHDMI_TB_ENC_ACR_PACKET_CONTROL_BASE_IDX=3
regHDMI_TB_ENC_VBI_PACKET_CONTROL1=0x08e3
regHDMI_TB_ENC_VBI_PACKET_CONTROL1_BASE_IDX=3
regHDMI_TB_ENC_VBI_PACKET_CONTROL2=0x08e4
regHDMI_TB_ENC_VBI_PACKET_CONTROL2_BASE_IDX=3
regHDMI_TB_ENC_GC_CONTROL=0x08e5
regHDMI_TB_ENC_GC_CONTROL_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET_CONTROL0=0x08e6
regHDMI_TB_ENC_GENERIC_PACKET_CONTROL0_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET_CONTROL1=0x08e7
regHDMI_TB_ENC_GENERIC_PACKET_CONTROL1_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET_CONTROL2=0x08e8
regHDMI_TB_ENC_GENERIC_PACKET_CONTROL2_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET0_1_LINE=0x08e9
regHDMI_TB_ENC_GENERIC_PACKET0_1_LINE_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET2_3_LINE=0x08ea
regHDMI_TB_ENC_GENERIC_PACKET2_3_LINE_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET4_5_LINE=0x08eb
regHDMI_TB_ENC_GENERIC_PACKET4_5_LINE_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET6_7_LINE=0x08ec
regHDMI_TB_ENC_GENERIC_PACKET6_7_LINE_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET8_9_LINE=0x08ed
regHDMI_TB_ENC_GENERIC_PACKET8_9_LINE_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET10_11_LINE=0x08ee
regHDMI_TB_ENC_GENERIC_PACKET10_11_LINE_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET12_13_LINE=0x08ef
regHDMI_TB_ENC_GENERIC_PACKET12_13_LINE_BASE_IDX=3
regHDMI_TB_ENC_GENERIC_PACKET14_LINE=0x08f0
regHDMI_TB_ENC_GENERIC_PACKET14_LINE_BASE_IDX=3
regHDMI_TB_ENC_DB_CONTROL=0x08f1
regHDMI_TB_ENC_DB_CONTROL_BASE_IDX=3
regHDMI_TB_ENC_ACR_32_0=0x08f2
regHDMI_TB_ENC_ACR_32_0_BASE_IDX=3
regHDMI_TB_ENC_ACR_32_1=0x08f3
regHDMI_TB_ENC_ACR_32_1_BASE_IDX=3
regHDMI_TB_ENC_ACR_44_0=0x08f4
regHDMI_TB_ENC_ACR_44_0_BASE_IDX=3
regHDMI_TB_ENC_ACR_44_1=0x08f5
regHDMI_TB_ENC_ACR_44_1_BASE_IDX=3
regHDMI_TB_ENC_ACR_48_0=0x08f6
regHDMI_TB_ENC_ACR_48_0_BASE_IDX=3
regHDMI_TB_ENC_ACR_48_1=0x08f7
regHDMI_TB_ENC_ACR_48_1_BASE_IDX=3
regHDMI_TB_ENC_ACR_STATUS_0=0x08f8
regHDMI_TB_ENC_ACR_STATUS_0_BASE_IDX=3
regHDMI_TB_ENC_ACR_STATUS_1=0x08f9
regHDMI_TB_ENC_ACR_STATUS_1_BASE_IDX=3
regHDMI_TB_ENC_BUFFER_CONTROL=0x08fb
regHDMI_TB_ENC_BUFFER_CONTROL_BASE_IDX=3
regHDMI_TB_ENC_MEM_CTRL=0x08fe
regHDMI_TB_ENC_MEM_CTRL_BASE_IDX=3
regHDMI_TB_ENC_METADATA_PACKET_CONTROL=0x08ff
regHDMI_TB_ENC_METADATA_PACKET_CONTROL_BASE_IDX=3
regHDMI_TB_ENC_H_ACTIVE_BLANK=0x0900
regHDMI_TB_ENC_H_ACTIVE_BLANK_BASE_IDX=3
regHDMI_TB_ENC_HC_ACTIVE_BLANK=0x0901
regHDMI_TB_ENC_HC_ACTIVE_BLANK_BASE_IDX=3
regHDMI_TB_ENC_CRC_CNTL=0x0903
regHDMI_TB_ENC_CRC_CNTL_BASE_IDX=3
regHDMI_TB_ENC_CRC_RESULT_0=0x0904
regHDMI_TB_ENC_CRC_RESULT_0_BASE_IDX=3
regHDMI_TB_ENC_ENCRYPTION_CONTROL=0x0907
regHDMI_TB_ENC_ENCRYPTION_CONTROL_BASE_IDX=3
regHDMI_TB_ENC_MODE=0x0908
regHDMI_TB_ENC_MODE_BASE_IDX=3
regHDMI_TB_ENC_INPUT_FIFO_STATUS=0x0909
regHDMI_TB_ENC_INPUT_FIFO_STATUS_BASE_IDX=3
regHDMI_TB_ENC_CRC_RESULT_1=0x090a
regHDMI_TB_ENC_CRC_RESULT_1_BASE_IDX=3
regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_CONTROL=0x3623
regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_CONTROL_BASE_IDX=2
regDP_STREAM_ENC0_DP_STREAM_ENC_INPUT_MUX_CONTROL=0x3624
regDP_STREAM_ENC0_DP_STREAM_ENC_INPUT_MUX_CONTROL_BASE_IDX=2
regDP_STREAM_ENC0_DP_STREAM_ENC_AUDIO_CONTROL=0x3625
regDP_STREAM_ENC0_DP_STREAM_ENC_AUDIO_CONTROL_BASE_IDX=2
regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0=0x3626
regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0_BASE_IDX=2
regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1=0x3627
regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1_BASE_IDX=2
regDP_STREAM_ENC0_DP_STREAM_ENC_SPARE=0x3628
regDP_STREAM_ENC0_DP_STREAM_ENC_SPARE_BASE_IDX=2
regAPG0_APG_CONTROL=0x3630
regAPG0_APG_CONTROL_BASE_IDX=2
regAPG0_APG_CONTROL2=0x3631
regAPG0_APG_CONTROL2_BASE_IDX=2
regAPG0_APG_DBG_GEN_CONTROL=0x3632
regAPG0_APG_DBG_GEN_CONTROL_BASE_IDX=2
regAPG0_APG_PACKET_CONTROL=0x3633
regAPG0_APG_PACKET_CONTROL_BASE_IDX=2
regAPG0_APG_DBG_ACP=0x3634
regAPG0_APG_DBG_ACP_BASE_IDX=2
regAPG0_APG_AUDIO_INFO=0x3635
regAPG0_APG_AUDIO_INFO_BASE_IDX=2
regAPG0_APG_DBG_AUDIO_INFO=0x3636
regAPG0_APG_DBG_AUDIO_INFO_BASE_IDX=2
regAPG0_APG_DBG_60958_0=0x3637
regAPG0_APG_DBG_60958_0_BASE_IDX=2
regAPG0_APG_DBG_60958_1=0x3638
regAPG0_APG_DBG_60958_1_BASE_IDX=2
regAPG0_APG_DBG_60958_2=0x3639
regAPG0_APG_DBG_60958_2_BASE_IDX=2
regAPG0_APG_AUDIO_CRC_CONTROL=0x363a
regAPG0_APG_AUDIO_CRC_CONTROL_BASE_IDX=2
regAPG0_APG_AUDIO_CRC_CONTROL2=0x363b
regAPG0_APG_AUDIO_CRC_CONTROL2_BASE_IDX=2
regAPG0_APG_AUDIO_CRC_RESULT=0x363c
regAPG0_APG_AUDIO_CRC_RESULT_BASE_IDX=2
regAPG0_APG_DBG_RAMP_CONTROL0=0x363d
regAPG0_APG_DBG_RAMP_CONTROL0_BASE_IDX=2
regAPG0_APG_DBG_RAMP_CONTROL1=0x363e
regAPG0_APG_DBG_RAMP_CONTROL1_BASE_IDX=2
regAPG0_APG_DBG_RAMP_CONTROL2=0x363f
regAPG0_APG_DBG_RAMP_CONTROL2_BASE_IDX=2
regAPG0_APG_DBG_RAMP_CONTROL3=0x3640
regAPG0_APG_DBG_RAMP_CONTROL3_BASE_IDX=2
regAPG0_APG_STATUS=0x3641
regAPG0_APG_STATUS_BASE_IDX=2
regAPG0_APG_STATUS2=0x3642
regAPG0_APG_STATUS2_BASE_IDX=2
regAPG0_APG_DBG_AUDIO_DTO_CNTL=0x3643
regAPG0_APG_DBG_AUDIO_DTO_CNTL_BASE_IDX=2
regAPG0_APG_MEM_PWR=0x3644
regAPG0_APG_MEM_PWR_BASE_IDX=2
regAPG0_APG_SPARE=0x3646
regAPG0_APG_SPARE_BASE_IDX=2
regDME5_DME_CONTROL=0x364e
regDME5_DME_CONTROL_BASE_IDX=2
regDME5_DME_MEMORY_CONTROL=0x364f
regDME5_DME_MEMORY_CONTROL_BASE_IDX=2
regVPG5_VPG_GENERIC_PACKET_ACCESS_CTRL=0x3651
regVPG5_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX=2
regVPG5_VPG_GENERIC_PACKET_DATA=0x3652
regVPG5_VPG_GENERIC_PACKET_DATA_BASE_IDX=2
regVPG5_VPG_GSP_FRAME_UPDATE_CTRL=0x3653
regVPG5_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX=2
regVPG5_VPG_GSP_IMMEDIATE_UPDATE_CTRL=0x3654
regVPG5_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX=2
regVPG5_VPG_GENERIC_STATUS=0x3655
regVPG5_VPG_GENERIC_STATUS_BASE_IDX=2
regVPG5_VPG_MEM_PWR=0x3656
regVPG5_VPG_MEM_PWR_BASE_IDX=2
regVPG5_VPG_ISRC1_2_ACCESS_CTRL=0x3657
regVPG5_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX=2
regVPG5_VPG_ISRC1_2_DATA=0x3658
regVPG5_VPG_ISRC1_2_DATA_BASE_IDX=2
regVPG5_VPG_MPEG_INFO0=0x3659
regVPG5_VPG_MPEG_INFO0_BASE_IDX=2
regVPG5_VPG_MPEG_INFO1=0x365a
regVPG5_VPG_MPEG_INFO1_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_CONTROL=0x365d
regDP_SYM32_ENC0_DP_SYM32_ENC_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_FIFO_CONTROL=0x365e
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_FIFO_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL=0x365f
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL=0x3660
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT=0x3661
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA0=0x3662
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA0_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA1=0x3663
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA1_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA2=0x3664
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA2_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA3=0x3665
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA3_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA4=0x3666
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA4_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA5=0x3667
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA5_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA6=0x3668
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA6_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA7=0x3669
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA7_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA8=0x366a
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA8_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_HBLANK_CONTROL=0x366b
regDP_SYM32_ENC0_DP_SYM32_ENC_HBLANK_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL0=0x366c
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL1=0x366d
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL2=0x366e
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL2_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL3=0x366f
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL3_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL4=0x3670
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL4_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL5=0x3671
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL5_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL6=0x3672
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL6_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL7=0x3673
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL7_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL8=0x3674
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL8_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL9=0x3675
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL9_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL10=0x3676
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL10_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL11=0x3677
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL11_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL12=0x3678
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL12_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL13=0x3679
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL13_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL14=0x367a
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL14_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_CONTROL=0x367b
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0=0x367c
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL1=0x367d
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL=0x367e
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_FRAMING=0x367f
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_FRAMING_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_ATP_CONTROL0=0x3680
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_ATP_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_ATP_CONTROL1=0x3681
regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_ATP_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_IDLE_PATTERN_CONTROL=0x3682
regDP_SYM32_ENC0_DP_SYM32_ENC_IDLE_PATTERN_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_CONTROL=0x3683
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_VBID_CONTROL=0x3684
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_VBID_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_STREAM_CONTROL=0x3685
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_STREAM_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL=0x3686
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_CONTROL=0x3687
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT0=0x3688
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT0_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT1=0x3689
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT1_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_STATUS=0x368a
regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_STATUS_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SYMBOL_COUNT_STATUS=0x368b
regDP_SYM32_ENC0_DP_SYM32_ENC_SYMBOL_COUNT_STATUS_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL=0x368c
regDP_SYM32_ENC0_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_SLEEP_CONTROL=0x368d
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_SLEEP_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_WAKE_CONTROL=0x368e
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_WAKE_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_REQUEST_OFFSET=0x368f
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_REQUEST_OFFSET_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_READY_CONTROL=0x3690
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_READY_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL=0x3691
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_STATUS=0x3692
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_STATUS_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_START_CONTROL=0x3693
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_START_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL=0x3694
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS=0x3695
regDP_SYM32_ENC0_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_MEM_POWER_CONTROL=0x3696
regDP_SYM32_ENC0_DP_SYM32_ENC_MEM_POWER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC0_DP_SYM32_ENC_SPARE=0x3697
regDP_SYM32_ENC0_DP_SYM32_ENC_SPARE_BASE_IDX=2
regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_CONTROL=0x36f7
regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_CONTROL_BASE_IDX=2
regDP_STREAM_ENC1_DP_STREAM_ENC_INPUT_MUX_CONTROL=0x36f8
regDP_STREAM_ENC1_DP_STREAM_ENC_INPUT_MUX_CONTROL_BASE_IDX=2
regDP_STREAM_ENC1_DP_STREAM_ENC_AUDIO_CONTROL=0x36f9
regDP_STREAM_ENC1_DP_STREAM_ENC_AUDIO_CONTROL_BASE_IDX=2
regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0=0x36fa
regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0_BASE_IDX=2
regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1=0x36fb
regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1_BASE_IDX=2
regDP_STREAM_ENC1_DP_STREAM_ENC_SPARE=0x36fc
regDP_STREAM_ENC1_DP_STREAM_ENC_SPARE_BASE_IDX=2
regAPG1_APG_CONTROL=0x3704
regAPG1_APG_CONTROL_BASE_IDX=2
regAPG1_APG_CONTROL2=0x3705
regAPG1_APG_CONTROL2_BASE_IDX=2
regAPG1_APG_DBG_GEN_CONTROL=0x3706
regAPG1_APG_DBG_GEN_CONTROL_BASE_IDX=2
regAPG1_APG_PACKET_CONTROL=0x3707
regAPG1_APG_PACKET_CONTROL_BASE_IDX=2
regAPG1_APG_DBG_ACP=0x3708
regAPG1_APG_DBG_ACP_BASE_IDX=2
regAPG1_APG_AUDIO_INFO=0x3709
regAPG1_APG_AUDIO_INFO_BASE_IDX=2
regAPG1_APG_DBG_AUDIO_INFO=0x370a
regAPG1_APG_DBG_AUDIO_INFO_BASE_IDX=2
regAPG1_APG_DBG_60958_0=0x370b
regAPG1_APG_DBG_60958_0_BASE_IDX=2
regAPG1_APG_DBG_60958_1=0x370c
regAPG1_APG_DBG_60958_1_BASE_IDX=2
regAPG1_APG_DBG_60958_2=0x370d
regAPG1_APG_DBG_60958_2_BASE_IDX=2
regAPG1_APG_AUDIO_CRC_CONTROL=0x370e
regAPG1_APG_AUDIO_CRC_CONTROL_BASE_IDX=2
regAPG1_APG_AUDIO_CRC_CONTROL2=0x370f
regAPG1_APG_AUDIO_CRC_CONTROL2_BASE_IDX=2
regAPG1_APG_AUDIO_CRC_RESULT=0x3710
regAPG1_APG_AUDIO_CRC_RESULT_BASE_IDX=2
regAPG1_APG_DBG_RAMP_CONTROL0=0x3711
regAPG1_APG_DBG_RAMP_CONTROL0_BASE_IDX=2
regAPG1_APG_DBG_RAMP_CONTROL1=0x3712
regAPG1_APG_DBG_RAMP_CONTROL1_BASE_IDX=2
regAPG1_APG_DBG_RAMP_CONTROL2=0x3713
regAPG1_APG_DBG_RAMP_CONTROL2_BASE_IDX=2
regAPG1_APG_DBG_RAMP_CONTROL3=0x3714
regAPG1_APG_DBG_RAMP_CONTROL3_BASE_IDX=2
regAPG1_APG_STATUS=0x3715
regAPG1_APG_STATUS_BASE_IDX=2
regAPG1_APG_STATUS2=0x3716
regAPG1_APG_STATUS2_BASE_IDX=2
regAPG1_APG_DBG_AUDIO_DTO_CNTL=0x3717
regAPG1_APG_DBG_AUDIO_DTO_CNTL_BASE_IDX=2
regAPG1_APG_MEM_PWR=0x3718
regAPG1_APG_MEM_PWR_BASE_IDX=2
regAPG1_APG_SPARE=0x371a
regAPG1_APG_SPARE_BASE_IDX=2
regDME6_DME_CONTROL=0x3722
regDME6_DME_CONTROL_BASE_IDX=2
regDME6_DME_MEMORY_CONTROL=0x3723
regDME6_DME_MEMORY_CONTROL_BASE_IDX=2
regVPG6_VPG_GENERIC_PACKET_ACCESS_CTRL=0x3725
regVPG6_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX=2
regVPG6_VPG_GENERIC_PACKET_DATA=0x3726
regVPG6_VPG_GENERIC_PACKET_DATA_BASE_IDX=2
regVPG6_VPG_GSP_FRAME_UPDATE_CTRL=0x3727
regVPG6_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX=2
regVPG6_VPG_GSP_IMMEDIATE_UPDATE_CTRL=0x3728
regVPG6_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX=2
regVPG6_VPG_GENERIC_STATUS=0x3729
regVPG6_VPG_GENERIC_STATUS_BASE_IDX=2
regVPG6_VPG_MEM_PWR=0x372a
regVPG6_VPG_MEM_PWR_BASE_IDX=2
regVPG6_VPG_ISRC1_2_ACCESS_CTRL=0x372b
regVPG6_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX=2
regVPG6_VPG_ISRC1_2_DATA=0x372c
regVPG6_VPG_ISRC1_2_DATA_BASE_IDX=2
regVPG6_VPG_MPEG_INFO0=0x372d
regVPG6_VPG_MPEG_INFO0_BASE_IDX=2
regVPG6_VPG_MPEG_INFO1=0x372e
regVPG6_VPG_MPEG_INFO1_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_CONTROL=0x3731
regDP_SYM32_ENC1_DP_SYM32_ENC_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_FIFO_CONTROL=0x3732
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_FIFO_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL=0x3733
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL=0x3734
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT=0x3735
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA0=0x3736
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA0_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA1=0x3737
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA1_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA2=0x3738
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA2_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA3=0x3739
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA3_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA4=0x373a
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA4_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA5=0x373b
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA5_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA6=0x373c
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA6_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA7=0x373d
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA7_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA8=0x373e
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA8_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_HBLANK_CONTROL=0x373f
regDP_SYM32_ENC1_DP_SYM32_ENC_HBLANK_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL0=0x3740
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL1=0x3741
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL2=0x3742
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL2_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL3=0x3743
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL3_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL4=0x3744
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL4_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL5=0x3745
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL5_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL6=0x3746
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL6_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL7=0x3747
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL7_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL8=0x3748
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL8_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL9=0x3749
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL9_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL10=0x374a
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL10_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL11=0x374b
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL11_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL12=0x374c
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL12_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL13=0x374d
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL13_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL14=0x374e
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL14_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_CONTROL=0x374f
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL0=0x3750
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL1=0x3751
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL=0x3752
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_FRAMING=0x3753
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_FRAMING_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_ATP_CONTROL0=0x3754
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_ATP_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_ATP_CONTROL1=0x3755
regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_ATP_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_IDLE_PATTERN_CONTROL=0x3756
regDP_SYM32_ENC1_DP_SYM32_ENC_IDLE_PATTERN_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_CONTROL=0x3757
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_VBID_CONTROL=0x3758
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_VBID_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_STREAM_CONTROL=0x3759
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_STREAM_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL=0x375a
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_CONTROL=0x375b
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT0=0x375c
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT0_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT1=0x375d
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT1_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_STATUS=0x375e
regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_STATUS_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SYMBOL_COUNT_STATUS=0x375f
regDP_SYM32_ENC1_DP_SYM32_ENC_SYMBOL_COUNT_STATUS_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL=0x3760
regDP_SYM32_ENC1_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_SLEEP_CONTROL=0x3761
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_SLEEP_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_WAKE_CONTROL=0x3762
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_WAKE_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_REQUEST_OFFSET=0x3763
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_REQUEST_OFFSET_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_READY_CONTROL=0x3764
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_READY_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL=0x3765
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_STATUS=0x3766
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_STATUS_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_START_CONTROL=0x3767
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_START_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL=0x3768
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS=0x3769
regDP_SYM32_ENC1_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_MEM_POWER_CONTROL=0x376a
regDP_SYM32_ENC1_DP_SYM32_ENC_MEM_POWER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC1_DP_SYM32_ENC_SPARE=0x376b
regDP_SYM32_ENC1_DP_SYM32_ENC_SPARE_BASE_IDX=2
regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_CONTROL=0x37cb
regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_CONTROL_BASE_IDX=2
regDP_STREAM_ENC2_DP_STREAM_ENC_INPUT_MUX_CONTROL=0x37cc
regDP_STREAM_ENC2_DP_STREAM_ENC_INPUT_MUX_CONTROL_BASE_IDX=2
regDP_STREAM_ENC2_DP_STREAM_ENC_AUDIO_CONTROL=0x37cd
regDP_STREAM_ENC2_DP_STREAM_ENC_AUDIO_CONTROL_BASE_IDX=2
regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0=0x37ce
regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0_BASE_IDX=2
regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1=0x37cf
regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1_BASE_IDX=2
regDP_STREAM_ENC2_DP_STREAM_ENC_SPARE=0x37d0
regDP_STREAM_ENC2_DP_STREAM_ENC_SPARE_BASE_IDX=2
regAPG2_APG_CONTROL=0x37d8
regAPG2_APG_CONTROL_BASE_IDX=2
regAPG2_APG_CONTROL2=0x37d9
regAPG2_APG_CONTROL2_BASE_IDX=2
regAPG2_APG_DBG_GEN_CONTROL=0x37da
regAPG2_APG_DBG_GEN_CONTROL_BASE_IDX=2
regAPG2_APG_PACKET_CONTROL=0x37db
regAPG2_APG_PACKET_CONTROL_BASE_IDX=2
regAPG2_APG_DBG_ACP=0x37dc
regAPG2_APG_DBG_ACP_BASE_IDX=2
regAPG2_APG_AUDIO_INFO=0x37dd
regAPG2_APG_AUDIO_INFO_BASE_IDX=2
regAPG2_APG_DBG_AUDIO_INFO=0x37de
regAPG2_APG_DBG_AUDIO_INFO_BASE_IDX=2
regAPG2_APG_DBG_60958_0=0x37df
regAPG2_APG_DBG_60958_0_BASE_IDX=2
regAPG2_APG_DBG_60958_1=0x37e0
regAPG2_APG_DBG_60958_1_BASE_IDX=2
regAPG2_APG_DBG_60958_2=0x37e1
regAPG2_APG_DBG_60958_2_BASE_IDX=2
regAPG2_APG_AUDIO_CRC_CONTROL=0x37e2
regAPG2_APG_AUDIO_CRC_CONTROL_BASE_IDX=2
regAPG2_APG_AUDIO_CRC_CONTROL2=0x37e3
regAPG2_APG_AUDIO_CRC_CONTROL2_BASE_IDX=2
regAPG2_APG_AUDIO_CRC_RESULT=0x37e4
regAPG2_APG_AUDIO_CRC_RESULT_BASE_IDX=2
regAPG2_APG_DBG_RAMP_CONTROL0=0x37e5
regAPG2_APG_DBG_RAMP_CONTROL0_BASE_IDX=2
regAPG2_APG_DBG_RAMP_CONTROL1=0x37e6
regAPG2_APG_DBG_RAMP_CONTROL1_BASE_IDX=2
regAPG2_APG_DBG_RAMP_CONTROL2=0x37e7
regAPG2_APG_DBG_RAMP_CONTROL2_BASE_IDX=2
regAPG2_APG_DBG_RAMP_CONTROL3=0x37e8
regAPG2_APG_DBG_RAMP_CONTROL3_BASE_IDX=2
regAPG2_APG_STATUS=0x37e9
regAPG2_APG_STATUS_BASE_IDX=2
regAPG2_APG_STATUS2=0x37ea
regAPG2_APG_STATUS2_BASE_IDX=2
regAPG2_APG_DBG_AUDIO_DTO_CNTL=0x37eb
regAPG2_APG_DBG_AUDIO_DTO_CNTL_BASE_IDX=2
regAPG2_APG_MEM_PWR=0x37ec
regAPG2_APG_MEM_PWR_BASE_IDX=2
regAPG2_APG_SPARE=0x37ee
regAPG2_APG_SPARE_BASE_IDX=2
regDME7_DME_CONTROL=0x37f6
regDME7_DME_CONTROL_BASE_IDX=2
regDME7_DME_MEMORY_CONTROL=0x37f7
regDME7_DME_MEMORY_CONTROL_BASE_IDX=2
regVPG7_VPG_GENERIC_PACKET_ACCESS_CTRL=0x37f9
regVPG7_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX=2
regVPG7_VPG_GENERIC_PACKET_DATA=0x37fa
regVPG7_VPG_GENERIC_PACKET_DATA_BASE_IDX=2
regVPG7_VPG_GSP_FRAME_UPDATE_CTRL=0x37fb
regVPG7_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX=2
regVPG7_VPG_GSP_IMMEDIATE_UPDATE_CTRL=0x37fc
regVPG7_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX=2
regVPG7_VPG_GENERIC_STATUS=0x37fd
regVPG7_VPG_GENERIC_STATUS_BASE_IDX=2
regVPG7_VPG_MEM_PWR=0x37fe
regVPG7_VPG_MEM_PWR_BASE_IDX=2
regVPG7_VPG_ISRC1_2_ACCESS_CTRL=0x37ff
regVPG7_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX=2
regVPG7_VPG_ISRC1_2_DATA=0x3800
regVPG7_VPG_ISRC1_2_DATA_BASE_IDX=2
regVPG7_VPG_MPEG_INFO0=0x3801
regVPG7_VPG_MPEG_INFO0_BASE_IDX=2
regVPG7_VPG_MPEG_INFO1=0x3802
regVPG7_VPG_MPEG_INFO1_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_CONTROL=0x3805
regDP_SYM32_ENC2_DP_SYM32_ENC_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_FIFO_CONTROL=0x3806
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_FIFO_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL=0x3807
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL=0x3808
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT=0x3809
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA0=0x380a
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA0_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA1=0x380b
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA1_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA2=0x380c
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA2_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA3=0x380d
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA3_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA4=0x380e
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA4_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA5=0x380f
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA5_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA6=0x3810
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA6_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA7=0x3811
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA7_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA8=0x3812
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA8_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_HBLANK_CONTROL=0x3813
regDP_SYM32_ENC2_DP_SYM32_ENC_HBLANK_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL0=0x3814
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL1=0x3815
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL2=0x3816
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL2_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL3=0x3817
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL3_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL4=0x3818
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL4_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL5=0x3819
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL5_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL6=0x381a
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL6_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL7=0x381b
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL7_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL8=0x381c
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL8_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL9=0x381d
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL9_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL10=0x381e
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL10_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL11=0x381f
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL11_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL12=0x3820
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL12_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL13=0x3821
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL13_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL14=0x3822
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL14_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_CONTROL=0x3823
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL0=0x3824
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL1=0x3825
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL=0x3826
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_FRAMING=0x3827
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_FRAMING_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_ATP_CONTROL0=0x3828
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_ATP_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_ATP_CONTROL1=0x3829
regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_ATP_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_IDLE_PATTERN_CONTROL=0x382a
regDP_SYM32_ENC2_DP_SYM32_ENC_IDLE_PATTERN_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_CONTROL=0x382b
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_VBID_CONTROL=0x382c
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_VBID_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_STREAM_CONTROL=0x382d
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_STREAM_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL=0x382e
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_CONTROL=0x382f
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT0=0x3830
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT0_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT1=0x3831
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT1_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_STATUS=0x3832
regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_STATUS_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SYMBOL_COUNT_STATUS=0x3833
regDP_SYM32_ENC2_DP_SYM32_ENC_SYMBOL_COUNT_STATUS_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL=0x3834
regDP_SYM32_ENC2_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_SLEEP_CONTROL=0x3835
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_SLEEP_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_WAKE_CONTROL=0x3836
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_WAKE_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_REQUEST_OFFSET=0x3837
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_REQUEST_OFFSET_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_READY_CONTROL=0x3838
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_READY_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL=0x3839
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_STATUS=0x383a
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_STATUS_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_START_CONTROL=0x383b
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_START_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL=0x383c
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS=0x383d
regDP_SYM32_ENC2_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_MEM_POWER_CONTROL=0x383e
regDP_SYM32_ENC2_DP_SYM32_ENC_MEM_POWER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC2_DP_SYM32_ENC_SPARE=0x383f
regDP_SYM32_ENC2_DP_SYM32_ENC_SPARE_BASE_IDX=2
regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_CONTROL=0x389f
regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_CONTROL_BASE_IDX=2
regDP_STREAM_ENC3_DP_STREAM_ENC_INPUT_MUX_CONTROL=0x38a0
regDP_STREAM_ENC3_DP_STREAM_ENC_INPUT_MUX_CONTROL_BASE_IDX=2
regDP_STREAM_ENC3_DP_STREAM_ENC_AUDIO_CONTROL=0x38a1
regDP_STREAM_ENC3_DP_STREAM_ENC_AUDIO_CONTROL_BASE_IDX=2
regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0=0x38a2
regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0_BASE_IDX=2
regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1=0x38a3
regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1_BASE_IDX=2
regDP_STREAM_ENC3_DP_STREAM_ENC_SPARE=0x38a4
regDP_STREAM_ENC3_DP_STREAM_ENC_SPARE_BASE_IDX=2
regAPG3_APG_CONTROL=0x38ac
regAPG3_APG_CONTROL_BASE_IDX=2
regAPG3_APG_CONTROL2=0x38ad
regAPG3_APG_CONTROL2_BASE_IDX=2
regAPG3_APG_DBG_GEN_CONTROL=0x38ae
regAPG3_APG_DBG_GEN_CONTROL_BASE_IDX=2
regAPG3_APG_PACKET_CONTROL=0x38af
regAPG3_APG_PACKET_CONTROL_BASE_IDX=2
regAPG3_APG_DBG_ACP=0x38b0
regAPG3_APG_DBG_ACP_BASE_IDX=2
regAPG3_APG_AUDIO_INFO=0x38b1
regAPG3_APG_AUDIO_INFO_BASE_IDX=2
regAPG3_APG_DBG_AUDIO_INFO=0x38b2
regAPG3_APG_DBG_AUDIO_INFO_BASE_IDX=2
regAPG3_APG_DBG_60958_0=0x38b3
regAPG3_APG_DBG_60958_0_BASE_IDX=2
regAPG3_APG_DBG_60958_1=0x38b4
regAPG3_APG_DBG_60958_1_BASE_IDX=2
regAPG3_APG_DBG_60958_2=0x38b5
regAPG3_APG_DBG_60958_2_BASE_IDX=2
regAPG3_APG_AUDIO_CRC_CONTROL=0x38b6
regAPG3_APG_AUDIO_CRC_CONTROL_BASE_IDX=2
regAPG3_APG_AUDIO_CRC_CONTROL2=0x38b7
regAPG3_APG_AUDIO_CRC_CONTROL2_BASE_IDX=2
regAPG3_APG_AUDIO_CRC_RESULT=0x38b8
regAPG3_APG_AUDIO_CRC_RESULT_BASE_IDX=2
regAPG3_APG_DBG_RAMP_CONTROL0=0x38b9
regAPG3_APG_DBG_RAMP_CONTROL0_BASE_IDX=2
regAPG3_APG_DBG_RAMP_CONTROL1=0x38ba
regAPG3_APG_DBG_RAMP_CONTROL1_BASE_IDX=2
regAPG3_APG_DBG_RAMP_CONTROL2=0x38bb
regAPG3_APG_DBG_RAMP_CONTROL2_BASE_IDX=2
regAPG3_APG_DBG_RAMP_CONTROL3=0x38bc
regAPG3_APG_DBG_RAMP_CONTROL3_BASE_IDX=2
regAPG3_APG_STATUS=0x38bd
regAPG3_APG_STATUS_BASE_IDX=2
regAPG3_APG_STATUS2=0x38be
regAPG3_APG_STATUS2_BASE_IDX=2
regAPG3_APG_DBG_AUDIO_DTO_CNTL=0x38bf
regAPG3_APG_DBG_AUDIO_DTO_CNTL_BASE_IDX=2
regAPG3_APG_MEM_PWR=0x38c0
regAPG3_APG_MEM_PWR_BASE_IDX=2
regAPG3_APG_SPARE=0x38c2
regAPG3_APG_SPARE_BASE_IDX=2
regDME8_DME_CONTROL=0x38ca
regDME8_DME_CONTROL_BASE_IDX=2
regDME8_DME_MEMORY_CONTROL=0x38cb
regDME8_DME_MEMORY_CONTROL_BASE_IDX=2
regVPG8_VPG_GENERIC_PACKET_ACCESS_CTRL=0x38cd
regVPG8_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX=2
regVPG8_VPG_GENERIC_PACKET_DATA=0x38ce
regVPG8_VPG_GENERIC_PACKET_DATA_BASE_IDX=2
regVPG8_VPG_GSP_FRAME_UPDATE_CTRL=0x38cf
regVPG8_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX=2
regVPG8_VPG_GSP_IMMEDIATE_UPDATE_CTRL=0x38d0
regVPG8_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX=2
regVPG8_VPG_GENERIC_STATUS=0x38d1
regVPG8_VPG_GENERIC_STATUS_BASE_IDX=2
regVPG8_VPG_MEM_PWR=0x38d2
regVPG8_VPG_MEM_PWR_BASE_IDX=2
regVPG8_VPG_ISRC1_2_ACCESS_CTRL=0x38d3
regVPG8_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX=2
regVPG8_VPG_ISRC1_2_DATA=0x38d4
regVPG8_VPG_ISRC1_2_DATA_BASE_IDX=2
regVPG8_VPG_MPEG_INFO0=0x38d5
regVPG8_VPG_MPEG_INFO0_BASE_IDX=2
regVPG8_VPG_MPEG_INFO1=0x38d6
regVPG8_VPG_MPEG_INFO1_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_CONTROL=0x38d9
regDP_SYM32_ENC3_DP_SYM32_ENC_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_FIFO_CONTROL=0x38da
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_FIFO_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL=0x38db
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL=0x38dc
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT=0x38dd
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA0=0x38de
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA0_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA1=0x38df
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA1_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA2=0x38e0
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA2_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA3=0x38e1
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA3_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA4=0x38e2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA4_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA5=0x38e3
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA5_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA6=0x38e4
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA6_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA7=0x38e5
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA7_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA8=0x38e6
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA8_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_HBLANK_CONTROL=0x38e7
regDP_SYM32_ENC3_DP_SYM32_ENC_HBLANK_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL0=0x38e8
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL1=0x38e9
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL2=0x38ea
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL2_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL3=0x38eb
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL3_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL4=0x38ec
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL4_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL5=0x38ed
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL5_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL6=0x38ee
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL6_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL7=0x38ef
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL7_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL8=0x38f0
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL8_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL9=0x38f1
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL9_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL10=0x38f2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL10_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL11=0x38f3
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL11_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL12=0x38f4
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL12_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL13=0x38f5
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL13_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL14=0x38f6
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL14_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_CONTROL=0x38f7
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL0=0x38f8
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL1=0x38f9
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL=0x38fa
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_FRAMING=0x38fb
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_FRAMING_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_ATP_CONTROL0=0x38fc
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_ATP_CONTROL0_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_ATP_CONTROL1=0x38fd
regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_ATP_CONTROL1_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_IDLE_PATTERN_CONTROL=0x38fe
regDP_SYM32_ENC3_DP_SYM32_ENC_IDLE_PATTERN_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_CONTROL=0x38ff
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_VBID_CONTROL=0x3900
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_VBID_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_STREAM_CONTROL=0x3901
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_STREAM_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL=0x3902
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_CONTROL=0x3903
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT0=0x3904
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT0_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT1=0x3905
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT1_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_STATUS=0x3906
regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_STATUS_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SYMBOL_COUNT_STATUS=0x3907
regDP_SYM32_ENC3_DP_SYM32_ENC_SYMBOL_COUNT_STATUS_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL=0x3908
regDP_SYM32_ENC3_DP_SYM32_ENC_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_SLEEP_CONTROL=0x3909
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_SLEEP_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_WAKE_CONTROL=0x390a
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_WAKE_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_REQUEST_OFFSET=0x390b
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_REQUEST_OFFSET_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_READY_CONTROL=0x390c
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_READY_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL=0x390d
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_HARDWARE_MODE_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_STATUS=0x390e
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_STATUS_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_START_CONTROL=0x390f
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_START_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL=0x3910
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS=0x3911
regDP_SYM32_ENC3_DP_SYM32_ENC_ALPM_WAKE_INTERRUPT_STATUS_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_MEM_POWER_CONTROL=0x3912
regDP_SYM32_ENC3_DP_SYM32_ENC_MEM_POWER_CONTROL_BASE_IDX=2
regDP_SYM32_ENC3_DP_SYM32_ENC_SPARE=0x3913
regDP_SYM32_ENC3_DP_SYM32_ENC_SPARE_BASE_IDX=2
regDP_LINK_ENC0_DP_LINK_ENC_CLOCK_CONTROL=0x369f
regDP_LINK_ENC0_DP_LINK_ENC_CLOCK_CONTROL_BASE_IDX=2
regDP_LINK_ENC0_DP_LINK_ENC_SPARE=0x36a0
regDP_LINK_ENC0_DP_LINK_ENC_SPARE_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL=0x36b4
regDP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_STATUS=0x36b5
regDP_DPHY_SYM320_DP_DPHY_SYM32_STATUS_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_ENCRYPT_CONFIG0=0x36b6
regDP_DPHY_SYM320_DP_DPHY_SYM32_ENCRYPT_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_ENCRYPT_CONFIG1=0x36b7
regDP_DPHY_SYM320_DP_DPHY_SYM32_ENCRYPT_CONFIG1_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_UPDATE=0x36b8
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_UPDATE_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL0=0x36b9
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL1=0x36ba
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL1_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL2=0x36bb
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL2_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL3=0x36bc
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL3_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL4=0x36bd
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL4_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL5=0x36be
regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL5_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC0=0x36bf
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC1=0x36c0
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC1_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC2=0x36c1
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC2_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC3=0x36c2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC3_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC4=0x36c3
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC4_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC5=0x36c4
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC5_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS0=0x36c5
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS1=0x36c6
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS1_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS2=0x36c7
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS2_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS3=0x36c8
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS3_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS4=0x36c9
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS4_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS5=0x36ca
regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS5_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_CONFIG0=0x36cb
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR0=0x36cc
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR1=0x36cd
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR1_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR2=0x36ce
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR2_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR3=0x36cf
regDP_DPHY_SYM320_DP_DPHY_SYM32_EDP_ASSR3_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0=0x36d0
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0=0x36d1
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1=0x36d2
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_CONTROL=0x36d3
regDP_DPHY_SYM320_DP_DPHY_SYM32_ALPM_CONTROL_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG=0x36d4
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED0=0x36d5
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED1=0x36d6
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED1_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED2=0x36d7
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED2_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED3=0x36d8
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED3_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_SQ_PULSE=0x36d9
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_SQ_PULSE_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM0=0x36da
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM1=0x36db
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM1_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM2=0x36dc
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM2_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM3=0x36dd
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM3_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM4=0x36de
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM4_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM5=0x36df
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM5_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM6=0x36e0
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM6_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM7=0x36e1
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM7_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM8=0x36e2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM8_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM9=0x36e3
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM9_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM10=0x36e4
regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM10_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_ERROR_STATUS=0x36e5
regDP_DPHY_SYM320_DP_DPHY_SYM32_ERROR_STATUS_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_DEFAULT_OVERRIDE0=0x36e6
regDP_DPHY_SYM320_DP_DPHY_SYM32_DEFAULT_OVERRIDE0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0=0x36e8
regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1=0x36e9
regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1_BASE_IDX=2
regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL=0x36ea
regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP_LINK_ENC1_DP_LINK_ENC_CLOCK_CONTROL=0x3773
regDP_LINK_ENC1_DP_LINK_ENC_CLOCK_CONTROL_BASE_IDX=2
regDP_LINK_ENC1_DP_LINK_ENC_SPARE=0x3774
regDP_LINK_ENC1_DP_LINK_ENC_SPARE_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_CONTROL=0x3788
regDP_DPHY_SYM321_DP_DPHY_SYM32_CONTROL_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_STATUS=0x3789
regDP_DPHY_SYM321_DP_DPHY_SYM32_STATUS_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_ENCRYPT_CONFIG0=0x378a
regDP_DPHY_SYM321_DP_DPHY_SYM32_ENCRYPT_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_ENCRYPT_CONFIG1=0x378b
regDP_DPHY_SYM321_DP_DPHY_SYM32_ENCRYPT_CONFIG1_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_UPDATE=0x378c
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_UPDATE_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL0=0x378d
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL1=0x378e
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL1_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL2=0x378f
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL2_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL3=0x3790
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL3_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL4=0x3791
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL4_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL5=0x3792
regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL5_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC0=0x3793
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC1=0x3794
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC1_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC2=0x3795
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC2_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC3=0x3796
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC3_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC4=0x3797
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC4_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC5=0x3798
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC5_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS0=0x3799
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS1=0x379a
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS1_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS2=0x379b
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS2_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS3=0x379c
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS3_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS4=0x379d
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS4_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS5=0x379e
regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS5_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_CONFIG0=0x379f
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR0=0x37a0
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR1=0x37a1
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR1_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR2=0x37a2
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR2_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR3=0x37a3
regDP_DPHY_SYM321_DP_DPHY_SYM32_EDP_ASSR3_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0=0x37a4
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0=0x37a5
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1=0x37a6
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_CONTROL=0x37a7
regDP_DPHY_SYM321_DP_DPHY_SYM32_ALPM_CONTROL_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CONFIG=0x37a8
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CONFIG_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED0=0x37a9
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED1=0x37aa
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED1_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED2=0x37ab
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED2_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED3=0x37ac
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED3_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_SQ_PULSE=0x37ad
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_SQ_PULSE_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM0=0x37ae
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM1=0x37af
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM1_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM2=0x37b0
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM2_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM3=0x37b1
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM3_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM4=0x37b2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM4_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM5=0x37b3
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM5_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM6=0x37b4
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM6_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM7=0x37b5
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM7_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM8=0x37b6
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM8_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM9=0x37b7
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM9_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM10=0x37b8
regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM10_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_ERROR_STATUS=0x37b9
regDP_DPHY_SYM321_DP_DPHY_SYM32_ERROR_STATUS_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_DEFAULT_OVERRIDE0=0x37ba
regDP_DPHY_SYM321_DP_DPHY_SYM32_DEFAULT_OVERRIDE0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0=0x37bc
regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1=0x37bd
regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1_BASE_IDX=2
regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL=0x37be
regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP_LINK_ENC2_DP_LINK_ENC_CLOCK_CONTROL=0x3847
regDP_LINK_ENC2_DP_LINK_ENC_CLOCK_CONTROL_BASE_IDX=2
regDP_LINK_ENC2_DP_LINK_ENC_SPARE=0x3848
regDP_LINK_ENC2_DP_LINK_ENC_SPARE_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_CONTROL=0x385c
regDP_DPHY_SYM322_DP_DPHY_SYM32_CONTROL_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_STATUS=0x385d
regDP_DPHY_SYM322_DP_DPHY_SYM32_STATUS_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_ENCRYPT_CONFIG0=0x385e
regDP_DPHY_SYM322_DP_DPHY_SYM32_ENCRYPT_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_ENCRYPT_CONFIG1=0x385f
regDP_DPHY_SYM322_DP_DPHY_SYM32_ENCRYPT_CONFIG1_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_UPDATE=0x3860
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_UPDATE_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL0=0x3861
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL1=0x3862
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL1_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL2=0x3863
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL2_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL3=0x3864
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL3_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL4=0x3865
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL4_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL5=0x3866
regDP_DPHY_SYM322_DP_DPHY_SYM32_VC_RATE_CNTL5_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC0=0x3867
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC1=0x3868
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC1_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC2=0x3869
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC2_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC3=0x386a
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC3_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC4=0x386b
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC4_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC5=0x386c
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC5_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS0=0x386d
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS1=0x386e
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS1_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS2=0x386f
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS2_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS3=0x3870
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS3_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS4=0x3871
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS4_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS5=0x3872
regDP_DPHY_SYM322_DP_DPHY_SYM32_SAT_VC_STATUS5_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_CONFIG0=0x3873
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR0=0x3874
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR1=0x3875
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR1_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR2=0x3876
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR2_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR3=0x3877
regDP_DPHY_SYM322_DP_DPHY_SYM32_EDP_ASSR3_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0=0x3878
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0=0x3879
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1=0x387a
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_CONTROL=0x387b
regDP_DPHY_SYM322_DP_DPHY_SYM32_ALPM_CONTROL_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CONFIG=0x387c
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CONFIG_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED0=0x387d
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED1=0x387e
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED1_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED2=0x387f
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED2_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED3=0x3880
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_PRBS_SEED3_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_SQ_PULSE=0x3881
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_SQ_PULSE_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM0=0x3882
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM1=0x3883
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM1_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM2=0x3884
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM2_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM3=0x3885
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM3_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM4=0x3886
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM4_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM5=0x3887
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM5_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM6=0x3888
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM6_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM7=0x3889
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM7_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM8=0x388a
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM8_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM9=0x388b
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM9_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM10=0x388c
regDP_DPHY_SYM322_DP_DPHY_SYM32_TP_CUSTOM10_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_ERROR_STATUS=0x388d
regDP_DPHY_SYM322_DP_DPHY_SYM32_ERROR_STATUS_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_DEFAULT_OVERRIDE0=0x388e
regDP_DPHY_SYM322_DP_DPHY_SYM32_DEFAULT_OVERRIDE0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0=0x3890
regDP_DPHY_SYM322_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1=0x3891
regDP_DPHY_SYM322_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1_BASE_IDX=2
regDP_DPHY_SYM322_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL=0x3892
regDP_DPHY_SYM322_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDP_LINK_ENC3_DP_LINK_ENC_CLOCK_CONTROL=0x391b
regDP_LINK_ENC3_DP_LINK_ENC_CLOCK_CONTROL_BASE_IDX=2
regDP_LINK_ENC3_DP_LINK_ENC_SPARE=0x391c
regDP_LINK_ENC3_DP_LINK_ENC_SPARE_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_CONTROL=0x3930
regDP_DPHY_SYM323_DP_DPHY_SYM32_CONTROL_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_STATUS=0x3931
regDP_DPHY_SYM323_DP_DPHY_SYM32_STATUS_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_ENCRYPT_CONFIG0=0x3932
regDP_DPHY_SYM323_DP_DPHY_SYM32_ENCRYPT_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_ENCRYPT_CONFIG1=0x3933
regDP_DPHY_SYM323_DP_DPHY_SYM32_ENCRYPT_CONFIG1_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_UPDATE=0x3934
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_UPDATE_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL0=0x3935
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL1=0x3936
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL1_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL2=0x3937
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL2_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL3=0x3938
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL3_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL4=0x3939
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL4_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL5=0x393a
regDP_DPHY_SYM323_DP_DPHY_SYM32_VC_RATE_CNTL5_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC0=0x393b
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC1=0x393c
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC1_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC2=0x393d
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC2_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC3=0x393e
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC3_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC4=0x393f
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC4_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC5=0x3940
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC5_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS0=0x3941
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS1=0x3942
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS1_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS2=0x3943
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS2_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS3=0x3944
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS3_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS4=0x3945
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS4_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS5=0x3946
regDP_DPHY_SYM323_DP_DPHY_SYM32_SAT_VC_STATUS5_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_CONFIG0=0x3947
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR0=0x3948
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR1=0x3949
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR1_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR2=0x394a
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR2_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR3=0x394b
regDP_DPHY_SYM323_DP_DPHY_SYM32_EDP_ASSR3_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0=0x394c
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_SLEEP_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0=0x394d
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_WAKE_CONFIG0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1=0x394e
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_WAKE_CONFIG1_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_CONTROL=0x394f
regDP_DPHY_SYM323_DP_DPHY_SYM32_ALPM_CONTROL_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CONFIG=0x3950
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CONFIG_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED0=0x3951
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED1=0x3952
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED1_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED2=0x3953
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED2_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED3=0x3954
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_PRBS_SEED3_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_SQ_PULSE=0x3955
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_SQ_PULSE_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM0=0x3956
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM1=0x3957
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM1_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM2=0x3958
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM2_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM3=0x3959
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM3_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM4=0x395a
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM4_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM5=0x395b
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM5_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM6=0x395c
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM6_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM7=0x395d
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM7_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM8=0x395e
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM8_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM9=0x395f
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM9_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM10=0x3960
regDP_DPHY_SYM323_DP_DPHY_SYM32_TP_CUSTOM10_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_ERROR_STATUS=0x3961
regDP_DPHY_SYM323_DP_DPHY_SYM32_ERROR_STATUS_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_DEFAULT_OVERRIDE0=0x3962
regDP_DPHY_SYM323_DP_DPHY_SYM32_DEFAULT_OVERRIDE0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0=0x3964
regDP_DPHY_SYM323_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS0_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1=0x3965
regDP_DPHY_SYM323_DP_DPHY_SYM32_SYMBOL_COUNT_STATUS1_BASE_IDX=2
regDP_DPHY_SYM323_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL=0x3966
regDP_DPHY_SYM323_DP_DPHY_SYM32_SYMBOL_COUNT_CONTROL_BASE_IDX=2
regDLPC_ENABLE=0x2fe8
regDLPC_ENABLE_BASE_IDX=2
regDLPC_CURRENT_COUNT=0x2fe9
regDLPC_CURRENT_COUNT_BASE_IDX=2
regDLPC_OPTC_SNAPSHOT=0x2fea
regDLPC_OPTC_SNAPSHOT_BASE_IDX=2
regDLPC_PWRUP=0x2feb
regDLPC_PWRUP_BASE_IDX=2
regDLPC_OTG_RESYNC=0x2fec
regDLPC_OTG_RESYNC_BASE_IDX=2
regDLPC_DCN_ZSC_LONO_PWRUP=0x2fed
regDLPC_DCN_ZSC_LONO_PWRUP_BASE_IDX=2
regDLPC_SPARE=0x2fee
regDLPC_SPARE_BASE_IDX=2
regDLPC_COUNTER_INIT_VALUE=0x2fef
regDLPC_COUNTER_INIT_VALUE_BASE_IDX=2
regDPCSSYS_CR0_DPCSSYS_CR_ADDR=0x2934
regDPCSSYS_CR0_DPCSSYS_CR_ADDR_BASE_IDX=2
regDPCSSYS_CR0_DPCSSYS_CR_DATA=0x2935
regDPCSSYS_CR0_DPCSSYS_CR_DATA_BASE_IDX=2
regDPCSSYS_CR1_DPCSSYS_CR_ADDR=0x2a0c
regDPCSSYS_CR1_DPCSSYS_CR_ADDR_BASE_IDX=2
regDPCSSYS_CR1_DPCSSYS_CR_DATA=0x2a0d
regDPCSSYS_CR1_DPCSSYS_CR_DATA_BASE_IDX=2
regDPCSSYS_CR2_DPCSSYS_CR_ADDR=0x2ae4
regDPCSSYS_CR2_DPCSSYS_CR_ADDR_BASE_IDX=2
regDPCSSYS_CR2_DPCSSYS_CR_DATA=0x2ae5
regDPCSSYS_CR2_DPCSSYS_CR_DATA_BASE_IDX=2
regDPCSSYS_CR3_DPCSSYS_CR_ADDR=0x2bbc
regDPCSSYS_CR3_DPCSSYS_CR_ADDR_BASE_IDX=2
regDPCSSYS_CR3_DPCSSYS_CR_DATA=0x2bbd
regDPCSSYS_CR3_DPCSSYS_CR_DATA_BASE_IDX=2
regRDPCSTX0_RDPCSTX_CNTL=0x2930
regRDPCSTX0_RDPCSTX_CNTL_BASE_IDX=2
regRDPCSTX0_RDPCSTX_CLOCK_CNTL=0x2931
regRDPCSTX0_RDPCSTX_CLOCK_CNTL_BASE_IDX=2
regRDPCSTX0_RDPCSTX_INTERRUPT_CONTROL=0x2932
regRDPCSTX0_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX=2
regRDPCSTX0_RDPCS_TX_PLL_UPDATE_DATA=0x2933
regRDPCSTX0_RDPCS_TX_PLL_UPDATE_DATA_BASE_IDX=2
regRDPCSTX0_RDPCS_TX_CR_ADDR=0x2934
regRDPCSTX0_RDPCS_TX_CR_ADDR_BASE_IDX=2
regRDPCSTX0_RDPCS_TX_CR_DATA=0x2935
regRDPCSTX0_RDPCS_TX_CR_DATA_BASE_IDX=2
regRDPCSTX0_RDPCS_TX_SRAM_CNTL=0x2936
regRDPCSTX0_RDPCS_TX_SRAM_CNTL_BASE_IDX=2
regRDPCSTX0_RDPCSTX_SCRATCH0=0x2937
regRDPCSTX0_RDPCSTX_SCRATCH0_BASE_IDX=2
regRDPCSTX0_RDPCSTX_SPARE=0x2938
regRDPCSTX0_RDPCSTX_SPARE_BASE_IDX=2
regRDPCSTX0_RDPCSTX_CNTL2=0x2939
regRDPCSTX0_RDPCSTX_CNTL2_BASE_IDX=2
regRDPCSTX0_RDPCSTX_DPALT_CNTL_SPARE=0x293a
regRDPCSTX0_RDPCSTX_DPALT_CNTL_SPARE_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PATTERN_DETECT_CTRL=0x293b
regRDPCSTX0_RDPCSTX_PATTERN_DETECT_CTRL_BASE_IDX=2
regRDPCSTX0_RDPCSTX_CNTL4=0x293c
regRDPCSTX0_RDPCSTX_CNTL4_BASE_IDX=2
regRDPCSTX0_RDPCSTX_DEBUG_CONFIG=0x293d
regRDPCSTX0_RDPCSTX_DEBUG_CONFIG_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL0=0x2940
regRDPCSTX0_RDPCSTX_PHY_CNTL0_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL1=0x2941
regRDPCSTX0_RDPCSTX_PHY_CNTL1_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL2=0x2942
regRDPCSTX0_RDPCSTX_PHY_CNTL2_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL3=0x2943
regRDPCSTX0_RDPCSTX_PHY_CNTL3_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL4=0x2944
regRDPCSTX0_RDPCSTX_PHY_CNTL4_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL5=0x2945
regRDPCSTX0_RDPCSTX_PHY_CNTL5_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL6=0x2946
regRDPCSTX0_RDPCSTX_PHY_CNTL6_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL7=0x2947
regRDPCSTX0_RDPCSTX_PHY_CNTL7_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL8=0x2948
regRDPCSTX0_RDPCSTX_PHY_CNTL8_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL9=0x2949
regRDPCSTX0_RDPCSTX_PHY_CNTL9_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL10=0x294a
regRDPCSTX0_RDPCSTX_PHY_CNTL10_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL11=0x294b
regRDPCSTX0_RDPCSTX_PHY_CNTL11_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL12=0x294c
regRDPCSTX0_RDPCSTX_PHY_CNTL12_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL13=0x294d
regRDPCSTX0_RDPCSTX_PHY_CNTL13_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL14=0x294e
regRDPCSTX0_RDPCSTX_PHY_CNTL14_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_FUSE0=0x294f
regRDPCSTX0_RDPCSTX_PHY_FUSE0_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_FUSE1=0x2950
regRDPCSTX0_RDPCSTX_PHY_FUSE1_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_FUSE2=0x2951
regRDPCSTX0_RDPCSTX_PHY_FUSE2_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_FUSE3=0x2952
regRDPCSTX0_RDPCSTX_PHY_FUSE3_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_RX_LD_VAL=0x2953
regRDPCSTX0_RDPCSTX_PHY_RX_LD_VAL_BASE_IDX=2
regRDPCSTX0_RDPCSTX_SCRATCH1=0x2954
regRDPCSTX0_RDPCSTX_SCRATCH1_BASE_IDX=2
regRDPCSTX0_RDPCSTX_SCRATCH2=0x2955
regRDPCSTX0_RDPCSTX_SCRATCH2_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL15=0x2958
regRDPCSTX0_RDPCSTX_PHY_CNTL15_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL16=0x2959
regRDPCSTX0_RDPCSTX_PHY_CNTL16_BASE_IDX=2
regRDPCSTX0_RDPCSTX_PHY_CNTL17=0x295a
regRDPCSTX0_RDPCSTX_PHY_CNTL17_BASE_IDX=2
regRDPCSTX0_RDPCSTX_DEBUG_CONFIG2=0x295b
regRDPCSTX0_RDPCSTX_DEBUG_CONFIG2_BASE_IDX=2
regRDPCSTX0_RDPCS_CNTL3=0x295c
regRDPCSTX0_RDPCS_CNTL3_BASE_IDX=2
regRDPCSTX0_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD=0x295d
regRDPCSTX0_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD_BASE_IDX=2
regRDPCSTX0_RDPCS_TX_PLL_UPDATE_DATA_OVRRD=0x295e
regRDPCSTX0_RDPCS_TX_PLL_UPDATE_DATA_OVRRD_BASE_IDX=2
regRDPCSTX1_RDPCSTX_CNTL=0x2a08
regRDPCSTX1_RDPCSTX_CNTL_BASE_IDX=2
regRDPCSTX1_RDPCSTX_CLOCK_CNTL=0x2a09
regRDPCSTX1_RDPCSTX_CLOCK_CNTL_BASE_IDX=2
regRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL=0x2a0a
regRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX=2
regRDPCSTX1_RDPCS_TX_PLL_UPDATE_DATA=0x2a0b
regRDPCSTX1_RDPCS_TX_PLL_UPDATE_DATA_BASE_IDX=2
regRDPCSTX1_RDPCS_TX_CR_ADDR=0x2a0c
regRDPCSTX1_RDPCS_TX_CR_ADDR_BASE_IDX=2
regRDPCSTX1_RDPCS_TX_CR_DATA=0x2a0d
regRDPCSTX1_RDPCS_TX_CR_DATA_BASE_IDX=2
regRDPCSTX1_RDPCS_TX_SRAM_CNTL=0x2a0e
regRDPCSTX1_RDPCS_TX_SRAM_CNTL_BASE_IDX=2
regRDPCSTX1_RDPCSTX_SCRATCH0=0x2a0f
regRDPCSTX1_RDPCSTX_SCRATCH0_BASE_IDX=2
regRDPCSTX1_RDPCSTX_SPARE=0x2a10
regRDPCSTX1_RDPCSTX_SPARE_BASE_IDX=2
regRDPCSTX1_RDPCSTX_CNTL2=0x2a11
regRDPCSTX1_RDPCSTX_CNTL2_BASE_IDX=2
regRDPCSTX1_RDPCSTX_DPALT_CNTL_SPARE=0x2a12
regRDPCSTX1_RDPCSTX_DPALT_CNTL_SPARE_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PATTERN_DETECT_CTRL=0x2a13
regRDPCSTX1_RDPCSTX_PATTERN_DETECT_CTRL_BASE_IDX=2
regRDPCSTX1_RDPCSTX_CNTL4=0x2a14
regRDPCSTX1_RDPCSTX_CNTL4_BASE_IDX=2
regRDPCSTX1_RDPCSTX_DEBUG_CONFIG=0x2a15
regRDPCSTX1_RDPCSTX_DEBUG_CONFIG_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL0=0x2a18
regRDPCSTX1_RDPCSTX_PHY_CNTL0_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL1=0x2a19
regRDPCSTX1_RDPCSTX_PHY_CNTL1_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL2=0x2a1a
regRDPCSTX1_RDPCSTX_PHY_CNTL2_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL3=0x2a1b
regRDPCSTX1_RDPCSTX_PHY_CNTL3_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL4=0x2a1c
regRDPCSTX1_RDPCSTX_PHY_CNTL4_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL5=0x2a1d
regRDPCSTX1_RDPCSTX_PHY_CNTL5_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL6=0x2a1e
regRDPCSTX1_RDPCSTX_PHY_CNTL6_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL7=0x2a1f
regRDPCSTX1_RDPCSTX_PHY_CNTL7_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL8=0x2a20
regRDPCSTX1_RDPCSTX_PHY_CNTL8_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL9=0x2a21
regRDPCSTX1_RDPCSTX_PHY_CNTL9_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL10=0x2a22
regRDPCSTX1_RDPCSTX_PHY_CNTL10_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL11=0x2a23
regRDPCSTX1_RDPCSTX_PHY_CNTL11_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL12=0x2a24
regRDPCSTX1_RDPCSTX_PHY_CNTL12_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL13=0x2a25
regRDPCSTX1_RDPCSTX_PHY_CNTL13_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL14=0x2a26
regRDPCSTX1_RDPCSTX_PHY_CNTL14_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_FUSE0=0x2a27
regRDPCSTX1_RDPCSTX_PHY_FUSE0_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_FUSE1=0x2a28
regRDPCSTX1_RDPCSTX_PHY_FUSE1_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_FUSE2=0x2a29
regRDPCSTX1_RDPCSTX_PHY_FUSE2_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_FUSE3=0x2a2a
regRDPCSTX1_RDPCSTX_PHY_FUSE3_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_RX_LD_VAL=0x2a2b
regRDPCSTX1_RDPCSTX_PHY_RX_LD_VAL_BASE_IDX=2
regRDPCSTX1_RDPCSTX_SCRATCH1=0x2a2c
regRDPCSTX1_RDPCSTX_SCRATCH1_BASE_IDX=2
regRDPCSTX1_RDPCSTX_SCRATCH2=0x2a2d
regRDPCSTX1_RDPCSTX_SCRATCH2_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL15=0x2a30
regRDPCSTX1_RDPCSTX_PHY_CNTL15_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL16=0x2a31
regRDPCSTX1_RDPCSTX_PHY_CNTL16_BASE_IDX=2
regRDPCSTX1_RDPCSTX_PHY_CNTL17=0x2a32
regRDPCSTX1_RDPCSTX_PHY_CNTL17_BASE_IDX=2
regRDPCSTX1_RDPCSTX_DEBUG_CONFIG2=0x2a33
regRDPCSTX1_RDPCSTX_DEBUG_CONFIG2_BASE_IDX=2
regRDPCSTX1_RDPCS_CNTL3=0x2a34
regRDPCSTX1_RDPCS_CNTL3_BASE_IDX=2
regRDPCSTX1_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD=0x2a35
regRDPCSTX1_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD_BASE_IDX=2
regRDPCSTX1_RDPCS_TX_PLL_UPDATE_DATA_OVRRD=0x2a36
regRDPCSTX1_RDPCS_TX_PLL_UPDATE_DATA_OVRRD_BASE_IDX=2
regRDPCSTX2_RDPCSTX_CNTL=0x2ae0
regRDPCSTX2_RDPCSTX_CNTL_BASE_IDX=2
regRDPCSTX2_RDPCSTX_CLOCK_CNTL=0x2ae1
regRDPCSTX2_RDPCSTX_CLOCK_CNTL_BASE_IDX=2
regRDPCSTX2_RDPCSTX_INTERRUPT_CONTROL=0x2ae2
regRDPCSTX2_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX=2
regRDPCSTX2_RDPCS_TX_PLL_UPDATE_DATA=0x2ae3
regRDPCSTX2_RDPCS_TX_PLL_UPDATE_DATA_BASE_IDX=2
regRDPCSTX2_RDPCS_TX_CR_ADDR=0x2ae4
regRDPCSTX2_RDPCS_TX_CR_ADDR_BASE_IDX=2
regRDPCSTX2_RDPCS_TX_CR_DATA=0x2ae5
regRDPCSTX2_RDPCS_TX_CR_DATA_BASE_IDX=2
regRDPCSTX2_RDPCS_TX_SRAM_CNTL=0x2ae6
regRDPCSTX2_RDPCS_TX_SRAM_CNTL_BASE_IDX=2
regRDPCSTX2_RDPCSTX_SCRATCH0=0x2ae7
regRDPCSTX2_RDPCSTX_SCRATCH0_BASE_IDX=2
regRDPCSTX2_RDPCSTX_SPARE=0x2ae8
regRDPCSTX2_RDPCSTX_SPARE_BASE_IDX=2
regRDPCSTX2_RDPCSTX_CNTL2=0x2ae9
regRDPCSTX2_RDPCSTX_CNTL2_BASE_IDX=2
regRDPCSTX2_RDPCSTX_DPALT_CNTL_SPARE=0x2aea
regRDPCSTX2_RDPCSTX_DPALT_CNTL_SPARE_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PATTERN_DETECT_CTRL=0x2aeb
regRDPCSTX2_RDPCSTX_PATTERN_DETECT_CTRL_BASE_IDX=2
regRDPCSTX2_RDPCSTX_CNTL4=0x2aec
regRDPCSTX2_RDPCSTX_CNTL4_BASE_IDX=2
regRDPCSTX2_RDPCSTX_DEBUG_CONFIG=0x2aed
regRDPCSTX2_RDPCSTX_DEBUG_CONFIG_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL0=0x2af0
regRDPCSTX2_RDPCSTX_PHY_CNTL0_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL1=0x2af1
regRDPCSTX2_RDPCSTX_PHY_CNTL1_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL2=0x2af2
regRDPCSTX2_RDPCSTX_PHY_CNTL2_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL3=0x2af3
regRDPCSTX2_RDPCSTX_PHY_CNTL3_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL4=0x2af4
regRDPCSTX2_RDPCSTX_PHY_CNTL4_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL5=0x2af5
regRDPCSTX2_RDPCSTX_PHY_CNTL5_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL6=0x2af6
regRDPCSTX2_RDPCSTX_PHY_CNTL6_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL7=0x2af7
regRDPCSTX2_RDPCSTX_PHY_CNTL7_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL8=0x2af8
regRDPCSTX2_RDPCSTX_PHY_CNTL8_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL9=0x2af9
regRDPCSTX2_RDPCSTX_PHY_CNTL9_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL10=0x2afa
regRDPCSTX2_RDPCSTX_PHY_CNTL10_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL11=0x2afb
regRDPCSTX2_RDPCSTX_PHY_CNTL11_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL12=0x2afc
regRDPCSTX2_RDPCSTX_PHY_CNTL12_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL13=0x2afd
regRDPCSTX2_RDPCSTX_PHY_CNTL13_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL14=0x2afe
regRDPCSTX2_RDPCSTX_PHY_CNTL14_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_FUSE0=0x2aff
regRDPCSTX2_RDPCSTX_PHY_FUSE0_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_FUSE1=0x2b00
regRDPCSTX2_RDPCSTX_PHY_FUSE1_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_FUSE2=0x2b01
regRDPCSTX2_RDPCSTX_PHY_FUSE2_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_FUSE3=0x2b02
regRDPCSTX2_RDPCSTX_PHY_FUSE3_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_RX_LD_VAL=0x2b03
regRDPCSTX2_RDPCSTX_PHY_RX_LD_VAL_BASE_IDX=2
regRDPCSTX2_RDPCSTX_SCRATCH1=0x2b04
regRDPCSTX2_RDPCSTX_SCRATCH1_BASE_IDX=2
regRDPCSTX2_RDPCSTX_SCRATCH2=0x2b05
regRDPCSTX2_RDPCSTX_SCRATCH2_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL15=0x2b08
regRDPCSTX2_RDPCSTX_PHY_CNTL15_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL16=0x2b09
regRDPCSTX2_RDPCSTX_PHY_CNTL16_BASE_IDX=2
regRDPCSTX2_RDPCSTX_PHY_CNTL17=0x2b0a
regRDPCSTX2_RDPCSTX_PHY_CNTL17_BASE_IDX=2
regRDPCSTX2_RDPCSTX_DEBUG_CONFIG2=0x2b0b
regRDPCSTX2_RDPCSTX_DEBUG_CONFIG2_BASE_IDX=2
regRDPCSTX2_RDPCS_CNTL3=0x2b0c
regRDPCSTX2_RDPCS_CNTL3_BASE_IDX=2
regRDPCSTX2_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD=0x2b0d
regRDPCSTX2_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD_BASE_IDX=2
regRDPCSTX2_RDPCS_TX_PLL_UPDATE_DATA_OVRRD=0x2b0e
regRDPCSTX2_RDPCS_TX_PLL_UPDATE_DATA_OVRRD_BASE_IDX=2
regRDPCSTX3_RDPCSTX_CNTL=0x2bb8
regRDPCSTX3_RDPCSTX_CNTL_BASE_IDX=2
regRDPCSTX3_RDPCSTX_CLOCK_CNTL=0x2bb9
regRDPCSTX3_RDPCSTX_CLOCK_CNTL_BASE_IDX=2
regRDPCSTX3_RDPCSTX_INTERRUPT_CONTROL=0x2bba
regRDPCSTX3_RDPCSTX_INTERRUPT_CONTROL_BASE_IDX=2
regRDPCSTX3_RDPCS_TX_PLL_UPDATE_DATA=0x2bbb
regRDPCSTX3_RDPCS_TX_PLL_UPDATE_DATA_BASE_IDX=2
regRDPCSTX3_RDPCS_TX_CR_ADDR=0x2bbc
regRDPCSTX3_RDPCS_TX_CR_ADDR_BASE_IDX=2
regRDPCSTX3_RDPCS_TX_CR_DATA=0x2bbd
regRDPCSTX3_RDPCS_TX_CR_DATA_BASE_IDX=2
regRDPCSTX3_RDPCS_TX_SRAM_CNTL=0x2bbe
regRDPCSTX3_RDPCS_TX_SRAM_CNTL_BASE_IDX=2
regRDPCSTX3_RDPCSTX_SCRATCH0=0x2bbf
regRDPCSTX3_RDPCSTX_SCRATCH0_BASE_IDX=2
regRDPCSTX3_RDPCSTX_SPARE=0x2bc0
regRDPCSTX3_RDPCSTX_SPARE_BASE_IDX=2
regRDPCSTX3_RDPCSTX_CNTL2=0x2bc1
regRDPCSTX3_RDPCSTX_CNTL2_BASE_IDX=2
regRDPCSTX3_RDPCSTX_DPALT_CNTL_SPARE=0x2bc2
regRDPCSTX3_RDPCSTX_DPALT_CNTL_SPARE_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PATTERN_DETECT_CTRL=0x2bc3
regRDPCSTX3_RDPCSTX_PATTERN_DETECT_CTRL_BASE_IDX=2
regRDPCSTX3_RDPCSTX_CNTL4=0x2bc4
regRDPCSTX3_RDPCSTX_CNTL4_BASE_IDX=2
regRDPCSTX3_RDPCSTX_DEBUG_CONFIG=0x2bc5
regRDPCSTX3_RDPCSTX_DEBUG_CONFIG_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL0=0x2bc8
regRDPCSTX3_RDPCSTX_PHY_CNTL0_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL1=0x2bc9
regRDPCSTX3_RDPCSTX_PHY_CNTL1_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL2=0x2bca
regRDPCSTX3_RDPCSTX_PHY_CNTL2_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL3=0x2bcb
regRDPCSTX3_RDPCSTX_PHY_CNTL3_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL4=0x2bcc
regRDPCSTX3_RDPCSTX_PHY_CNTL4_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL5=0x2bcd
regRDPCSTX3_RDPCSTX_PHY_CNTL5_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL6=0x2bce
regRDPCSTX3_RDPCSTX_PHY_CNTL6_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL7=0x2bcf
regRDPCSTX3_RDPCSTX_PHY_CNTL7_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL8=0x2bd0
regRDPCSTX3_RDPCSTX_PHY_CNTL8_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL9=0x2bd1
regRDPCSTX3_RDPCSTX_PHY_CNTL9_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL10=0x2bd2
regRDPCSTX3_RDPCSTX_PHY_CNTL10_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL11=0x2bd3
regRDPCSTX3_RDPCSTX_PHY_CNTL11_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL12=0x2bd4
regRDPCSTX3_RDPCSTX_PHY_CNTL12_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL13=0x2bd5
regRDPCSTX3_RDPCSTX_PHY_CNTL13_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL14=0x2bd6
regRDPCSTX3_RDPCSTX_PHY_CNTL14_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_FUSE0=0x2bd7
regRDPCSTX3_RDPCSTX_PHY_FUSE0_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_FUSE1=0x2bd8
regRDPCSTX3_RDPCSTX_PHY_FUSE1_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_FUSE2=0x2bd9
regRDPCSTX3_RDPCSTX_PHY_FUSE2_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_FUSE3=0x2bda
regRDPCSTX3_RDPCSTX_PHY_FUSE3_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_RX_LD_VAL=0x2bdb
regRDPCSTX3_RDPCSTX_PHY_RX_LD_VAL_BASE_IDX=2
regRDPCSTX3_RDPCSTX_SCRATCH1=0x2bdc
regRDPCSTX3_RDPCSTX_SCRATCH1_BASE_IDX=2
regRDPCSTX3_RDPCSTX_SCRATCH2=0x2bdd
regRDPCSTX3_RDPCSTX_SCRATCH2_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL15=0x2be0
regRDPCSTX3_RDPCSTX_PHY_CNTL15_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL16=0x2be1
regRDPCSTX3_RDPCSTX_PHY_CNTL16_BASE_IDX=2
regRDPCSTX3_RDPCSTX_PHY_CNTL17=0x2be2
regRDPCSTX3_RDPCSTX_PHY_CNTL17_BASE_IDX=2
regRDPCSTX3_RDPCSTX_DEBUG_CONFIG2=0x2be3
regRDPCSTX3_RDPCSTX_DEBUG_CONFIG2_BASE_IDX=2
regRDPCSTX3_RDPCS_CNTL3=0x2be4
regRDPCSTX3_RDPCS_CNTL3_BASE_IDX=2
regRDPCSTX3_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD=0x2be5
regRDPCSTX3_RDPCS_TX_PLL_UPDATE_ADDR_OVRRD_BASE_IDX=2
regRDPCSTX3_RDPCS_TX_PLL_UPDATE_DATA_OVRRD=0x2be6
regRDPCSTX3_RDPCS_TX_PLL_UPDATE_DATA_OVRRD_BASE_IDX=2
regAZCONTROLLER0_CORB_WRITE_POINTER=0x0000
regAZCONTROLLER0_CORB_WRITE_POINTER_BASE_IDX=0
regAZCONTROLLER0_CORB_READ_POINTER=0x0000
regAZCONTROLLER0_CORB_READ_POINTER_BASE_IDX=0
regAZCONTROLLER0_CORB_CONTROL=0x0001
regAZCONTROLLER0_CORB_CONTROL_BASE_IDX=0
regAZCONTROLLER0_CORB_STATUS=0x0001
regAZCONTROLLER0_CORB_STATUS_BASE_IDX=0
regAZCONTROLLER0_CORB_SIZE=0x0001
regAZCONTROLLER0_CORB_SIZE_BASE_IDX=0
regAZCONTROLLER0_RIRB_LOWER_BASE_ADDRESS=0x0002
regAZCONTROLLER0_RIRB_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZCONTROLLER0_RIRB_UPPER_BASE_ADDRESS=0x0003
regAZCONTROLLER0_RIRB_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZCONTROLLER0_RIRB_WRITE_POINTER=0x0004
regAZCONTROLLER0_RIRB_WRITE_POINTER_BASE_IDX=0
regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT=0x0004
regAZCONTROLLER0_RESPONSE_INTERRUPT_COUNT_BASE_IDX=0
regAZCONTROLLER0_RIRB_CONTROL=0x0005
regAZCONTROLLER0_RIRB_CONTROL_BASE_IDX=0
regAZCONTROLLER0_RIRB_STATUS=0x0005
regAZCONTROLLER0_RIRB_STATUS_BASE_IDX=0
regAZCONTROLLER0_RIRB_SIZE=0x0005
regAZCONTROLLER0_RIRB_SIZE_BASE_IDX=0
regAZCONTROLLER0_IMMEDIATE_COMMAND_OUTPUT_INTERFACE=0x0006
regAZCONTROLLER0_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_BASE_IDX=0
regAZCONTROLLER0_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA=0x0006
regAZCONTROLLER0_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX=0
regAZCONTROLLER0_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX=0x0006
regAZCONTROLLER0_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX=0
regAZCONTROLLER0_IMMEDIATE_RESPONSE_INPUT_INTERFACE=0x0007
regAZCONTROLLER0_IMMEDIATE_RESPONSE_INPUT_INTERFACE_BASE_IDX=0
regAZCONTROLLER0_IMMEDIATE_COMMAND_STATUS=0x0008
regAZCONTROLLER0_IMMEDIATE_COMMAND_STATUS_BASE_IDX=0
regAZCONTROLLER0_DMA_POSITION_LOWER_BASE_ADDRESS=0x000a
regAZCONTROLLER0_DMA_POSITION_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZCONTROLLER0_DMA_POSITION_UPPER_BASE_ADDRESS=0x000b
regAZCONTROLLER0_DMA_POSITION_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZCONTROLLER0_WALL_CLOCK_COUNTER_ALIAS=0x074c
regAZCONTROLLER0_WALL_CLOCK_COUNTER_ALIAS_BASE_IDX=1
regAZENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA=0x0006
regAZENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX=0
regAZENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX=0x0006
regAZENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX=0
regAZINPUTENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA=0x0006
regAZINPUTENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA_BASE_IDX=0
regAZINPUTENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX=0x0006
regAZINPUTENDPOINT0_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX_BASE_IDX=0
regAZROOT0_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA=0x0006
regAZROOT0_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX=0
regAZROOT0_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX=0x0006
regAZROOT0_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX=0
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x000e
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=0
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x000f
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=0
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x0010
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=0
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x0011
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=0
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x0012
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=0
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x0012
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=0
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x0014
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x0015
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x0761
regAZSTREAM0_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=1
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x0016
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=0
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x0017
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=0
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x0018
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=0
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x0019
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=0
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x001a
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=0
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x001a
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=0
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x001c
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x001d
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x0769
regAZSTREAM1_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=1
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x001e
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=0
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x001f
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=0
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x0020
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=0
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x0021
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=0
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x0022
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=0
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x0022
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=0
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x0024
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x0025
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x0771
regAZSTREAM2_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=1
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x0026
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=0
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x0027
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=0
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x0028
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=0
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x0029
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=0
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x002a
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=0
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x002a
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=0
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x002c
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x002d
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x0779
regAZSTREAM3_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=1
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x002e
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=0
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x002f
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=0
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x0030
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=0
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x0031
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=0
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x0032
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=0
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x0032
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=0
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x0034
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x0035
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x0781
regAZSTREAM4_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=1
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x0036
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=0
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x0037
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=0
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x0038
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=0
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x0039
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=0
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x003a
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=0
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x003a
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=0
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x003c
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x003d
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x0789
regAZSTREAM5_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=1
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x003e
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=0
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x003f
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=0
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x0040
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=0
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x0041
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=0
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x0042
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=0
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x0042
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=0
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x0044
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x0045
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x0791
regAZSTREAM6_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=1
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x0046
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=0
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x0047
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=0
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x0048
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=0
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x0049
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=0
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x004a
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=0
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x004a
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=0
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x004c
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x004d
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=0
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x0799
regAZSTREAM7_0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=1
regGLOBAL_CAPABILITIES=0x4b7000
regGLOBAL_CAPABILITIES_BASE_IDX=3
regMINOR_VERSION=0x4b7000
regMINOR_VERSION_BASE_IDX=3
regMAJOR_VERSION=0x4b7000
regMAJOR_VERSION_BASE_IDX=3
regOUTPUT_PAYLOAD_CAPABILITY=0x4b7001
regOUTPUT_PAYLOAD_CAPABILITY_BASE_IDX=3
regINPUT_PAYLOAD_CAPABILITY=0x4b7001
regINPUT_PAYLOAD_CAPABILITY_BASE_IDX=3
regGLOBAL_CONTROL=0x4b7002
regGLOBAL_CONTROL_BASE_IDX=3
regWAKE_ENABLE=0x4b7003
regWAKE_ENABLE_BASE_IDX=3
regSTATE_CHANGE_STATUS=0x4b7003
regSTATE_CHANGE_STATUS_BASE_IDX=3
regGLOBAL_STATUS=0x4b7004
regGLOBAL_STATUS_BASE_IDX=3
regOUTPUT_STREAM_PAYLOAD_CAPABILITY=0x4b7006
regOUTPUT_STREAM_PAYLOAD_CAPABILITY_BASE_IDX=3
regINPUT_STREAM_PAYLOAD_CAPABILITY=0x4b7006
regINPUT_STREAM_PAYLOAD_CAPABILITY_BASE_IDX=3
regINTERRUPT_CONTROL=0x4b7008
regINTERRUPT_CONTROL_BASE_IDX=3
regINTERRUPT_STATUS=0x4b7009
regINTERRUPT_STATUS_BASE_IDX=3
regWALL_CLOCK_COUNTER=0x4b700c
regWALL_CLOCK_COUNTER_BASE_IDX=3
regSTREAM_SYNCHRONIZATION=0x4b700e
regSTREAM_SYNCHRONIZATION_BASE_IDX=3
regCORB_LOWER_BASE_ADDRESS=0x4b7010
regCORB_LOWER_BASE_ADDRESS_BASE_IDX=3
regCORB_UPPER_BASE_ADDRESS=0x4b7011
regCORB_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZCONTROLLER1_CORB_WRITE_POINTER=0x4b7012
regAZCONTROLLER1_CORB_WRITE_POINTER_BASE_IDX=3
regAZCONTROLLER1_CORB_READ_POINTER=0x4b7012
regAZCONTROLLER1_CORB_READ_POINTER_BASE_IDX=3
regAZCONTROLLER1_CORB_CONTROL=0x4b7013
regAZCONTROLLER1_CORB_CONTROL_BASE_IDX=3
regAZCONTROLLER1_CORB_STATUS=0x4b7013
regAZCONTROLLER1_CORB_STATUS_BASE_IDX=3
regAZCONTROLLER1_CORB_SIZE=0x4b7013
regAZCONTROLLER1_CORB_SIZE_BASE_IDX=3
regAZCONTROLLER1_RIRB_LOWER_BASE_ADDRESS=0x4b7014
regAZCONTROLLER1_RIRB_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZCONTROLLER1_RIRB_UPPER_BASE_ADDRESS=0x4b7015
regAZCONTROLLER1_RIRB_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZCONTROLLER1_RIRB_WRITE_POINTER=0x4b7016
regAZCONTROLLER1_RIRB_WRITE_POINTER_BASE_IDX=3
regAZCONTROLLER1_RESPONSE_INTERRUPT_COUNT=0x4b7016
regAZCONTROLLER1_RESPONSE_INTERRUPT_COUNT_BASE_IDX=3
regAZCONTROLLER1_RIRB_CONTROL=0x4b7017
regAZCONTROLLER1_RIRB_CONTROL_BASE_IDX=3
regAZCONTROLLER1_RIRB_STATUS=0x4b7017
regAZCONTROLLER1_RIRB_STATUS_BASE_IDX=3
regAZCONTROLLER1_RIRB_SIZE=0x4b7017
regAZCONTROLLER1_RIRB_SIZE_BASE_IDX=3
regAZCONTROLLER1_IMMEDIATE_COMMAND_OUTPUT_INTERFACE=0x4b7018
regAZCONTROLLER1_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_BASE_IDX=3
regAZCONTROLLER1_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA=0x4b7018
regAZCONTROLLER1_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX=3
regAZCONTROLLER1_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX=0x4b7018
regAZCONTROLLER1_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX=3
regAZCONTROLLER1_IMMEDIATE_RESPONSE_INPUT_INTERFACE=0x4b7019
regAZCONTROLLER1_IMMEDIATE_RESPONSE_INPUT_INTERFACE_BASE_IDX=3
regAZCONTROLLER1_IMMEDIATE_COMMAND_STATUS=0x4b701a
regAZCONTROLLER1_IMMEDIATE_COMMAND_STATUS_BASE_IDX=3
regAZCONTROLLER1_DMA_POSITION_LOWER_BASE_ADDRESS=0x4b701c
regAZCONTROLLER1_DMA_POSITION_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZCONTROLLER1_DMA_POSITION_UPPER_BASE_ADDRESS=0x4b701d
regAZCONTROLLER1_DMA_POSITION_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZCONTROLLER1_WALL_CLOCK_COUNTER_ALIAS=0x4b780c
regAZCONTROLLER1_WALL_CLOCK_COUNTER_ALIAS_BASE_IDX=3
regAZENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA=0x4b7018
regAZENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX=3
regAZENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX=0x4b7018
regAZENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX=3
regAZINPUTENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA=0x4b7018
regAZINPUTENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA_BASE_IDX=3
regAZINPUTENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX=0x4b7018
regAZINPUTENDPOINT1_AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX_BASE_IDX=3
regAZROOT1_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA=0x4b7018
regAZROOT1_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX=3
regAZROOT1_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX=0x4b7018
regAZROOT1_AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX=3
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x4b7020
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=3
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x4b7021
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=3
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x4b7022
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=3
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x4b7023
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=3
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x4b7024
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=3
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x4b7024
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=3
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x4b7026
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x4b7027
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x4b7821
regAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=3
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x4b7028
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=3
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x4b7029
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=3
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x4b702a
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=3
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x4b702b
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=3
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x4b702c
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=3
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x4b702c
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=3
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x4b702e
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x4b702f
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x4b7829
regAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=3
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x4b7030
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=3
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x4b7031
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=3
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x4b7032
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=3
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x4b7033
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=3
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x4b7034
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=3
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x4b7034
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=3
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x4b7036
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x4b7037
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x4b7831
regAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=3
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x4b7038
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=3
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x4b7039
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=3
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x4b703a
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=3
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x4b703b
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=3
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x4b703c
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=3
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x4b703c
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=3
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x4b703e
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x4b703f
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x4b7839
regAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=3
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x4b7040
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=3
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x4b7041
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=3
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x4b7042
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=3
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x4b7043
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=3
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x4b7044
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=3
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x4b7044
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=3
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x4b7046
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x4b7047
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x4b7841
regAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=3
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x4b7048
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=3
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x4b7049
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=3
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x4b704a
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=3
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x4b704b
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=3
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x4b704c
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=3
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x4b704c
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=3
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x4b704e
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x4b704f
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x4b7849
regAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=3
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x4b7050
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=3
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x4b7051
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=3
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x4b7052
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=3
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x4b7053
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=3
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x4b7054
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=3
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x4b7054
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=3
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x4b7056
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x4b7057
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x4b7851
regAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=3
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS=0x4b7058
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX=3
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER=0x4b7059
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX=3
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH=0x4b705a
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX=3
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX=0x4b705b
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX=3
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE=0x4b705c
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX=3
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT=0x4b705c
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX=3
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS=0x4b705e
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS=0x4b705f
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX=3
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS=0x4b7859
regAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX=3
