<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1769009175" />
    <testcase name="test_top_state_transitions" classname="test_kmac_ascon_top" file="/Users/davidrossel/Documents/Uni/Chipdesign/Chipdesign-code/Digital_IC_Design_LAYR/KMAC/kmac_ascon_top/test_kmac_ascon_top.py" lineno="5" time="0.0006608963012695312" sim_time_ns="50.0" ratio_time="75654.83405483405" />
    <testcase name="test_top_reset" classname="test_kmac_ascon_top" file="/Users/davidrossel/Documents/Uni/Chipdesign/Chipdesign-code/Digital_IC_Design_LAYR/KMAC/kmac_ascon_top/test_kmac_ascon_top.py" lineno="37" time="8.20159912109375e-05" sim_time_ns="10.0" ratio_time="121927.44186046511" />
  </testsuite>
</testsuites>