INFO: [VRFC 10-2263] Analyzing Verilog file "/media/atishya/New_Volume1/books_and_papers/Iit/2nd_year/2nd_sem/COl216/Labs/ArchitectureAssignments/Lab4And5/Processor_4/Processor_4.sim/sim_1/synth/timing/mainBus_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module BRAM_wrapper
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module MainController
INFO: [VRFC 10-311] analyzing module MainDataPath
INFO: [VRFC 10-311] analyzing module MainProcessor
INFO: [VRFC 10-311] analyzing module MasterController
INFO: [VRFC 10-311] analyzing module MasterInterfaceProc
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OpcodeGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SlaveInterfaceLed
INFO: [VRFC 10-311] analyzing module SlaveInterfaceMemory
INFO: [VRFC 10-311] analyzing module SlaveInterfaceSSD
INFO: [VRFC 10-311] analyzing module SlaveInterfaceSwitch
INFO: [VRFC 10-311] analyzing module StateController
INFO: [VRFC 10-311] analyzing module mainBus
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0_blk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-311] analyzing module glbl
