// Seed: 923771465
module module_0 #(
    parameter id_4 = 32'd31,
    parameter id_6 = 32'd69,
    parameter id_7 = 32'd28
) (
    input supply0 id_0,
    output uwire id_1,
    input tri id_2
);
  logic _id_4;
  ;
  assign module_1.id_4 = 0;
  wire id_5;
  logic [id_4 : -1  ==  -1  -  -1] _id_6;
  wire [1 'd0 : id_4  ==  id_6] _id_7;
  wire [-1 : id_7] id_8;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wand id_8,
    output supply1 id_9,
    input tri0 id_10,
    output tri0 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8
  );
endmodule
