
image_processing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005310  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  080054bc  080054bc  000064bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055d0  080055d0  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080055d0  080055d0  000065d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055d8  080055d8  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055d8  080055d8  000065d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080055dc  080055dc  000065dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080055e0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000700c  2**0
                  CONTENTS
 10 .bss          0002596c  2000000c  2000000c  0000700c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025978  20025978  0000700c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d7d4  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026bc  00000000  00000000  00014810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c08  00000000  00000000  00016ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000930  00000000  00000000  00017ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002356d  00000000  00000000  00018408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010c1c  00000000  00000000  0003b975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1d59  00000000  00000000  0004c591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011e2ea  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003048  00000000  00000000  0011e330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000094  00000000  00000000  00121378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080054a4 	.word	0x080054a4

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	080054a4 	.word	0x080054a4

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <Camera_Open>:
	{0x9a, 0x00},		{0xb1, 0x0c},
	{0xb2, 0x0e},		{0xb3, 0x82},
	{0x4b, 0x01},
};

te_CAMERA_ERROR_CODES Camera_Open(void) {
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
	te_CAMERA_ERROR_CODES error;
	Camera_GPIO_Init();
 800051e:	f000 f8ab 	bl	8000678 <Camera_GPIO_Init>
	if (error = Camera_I2C_Init() != E_CAMERA_ERR_NONE) return error;
 8000522:	f000 fa05 	bl	8000930 <Camera_I2C_Init>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	bf14      	ite	ne
 800052c:	2301      	movne	r3, #1
 800052e:	2300      	moveq	r3, #0
 8000530:	b2db      	uxtb	r3, r3
 8000532:	71fb      	strb	r3, [r7, #7]
 8000534:	79fb      	ldrb	r3, [r7, #7]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <Camera_Open+0x26>
 800053a:	79fb      	ldrb	r3, [r7, #7]
 800053c:	e02c      	b.n	8000598 <Camera_Open+0x80>
	if (error = Camera_DCMI_Init() != E_CAMERA_ERR_NONE) return error;
 800053e:	f000 f95f 	bl	8000800 <Camera_DCMI_Init>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	bf14      	ite	ne
 8000548:	2301      	movne	r3, #1
 800054a:	2300      	moveq	r3, #0
 800054c:	b2db      	uxtb	r3, r3
 800054e:	71fb      	strb	r3, [r7, #7]
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <Camera_Open+0x42>
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	e01e      	b.n	8000598 <Camera_Open+0x80>
	if (error = Camera_DMA_Init() != E_CAMERA_ERR_NONE) return error;
 800055a:	f000 f99b 	bl	8000894 <Camera_DMA_Init>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	bf14      	ite	ne
 8000564:	2301      	movne	r3, #1
 8000566:	2300      	moveq	r3, #0
 8000568:	b2db      	uxtb	r3, r3
 800056a:	71fb      	strb	r3, [r7, #7]
 800056c:	79fb      	ldrb	r3, [r7, #7]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <Camera_Open+0x5e>
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	e010      	b.n	8000598 <Camera_Open+0x80>
	Camera_XCLK_Init();
 8000576:	f000 f96d 	bl	8000854 <Camera_XCLK_Init>
	if (error = Camera_Init() != E_CAMERA_ERR_NONE) return error;
 800057a:	f000 f825 	bl	80005c8 <Camera_Init>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	bf14      	ite	ne
 8000584:	2301      	movne	r3, #1
 8000586:	2300      	moveq	r3, #0
 8000588:	b2db      	uxtb	r3, r3
 800058a:	71fb      	strb	r3, [r7, #7]
 800058c:	79fb      	ldrb	r3, [r7, #7]
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <Camera_Open+0x7e>
 8000592:	79fb      	ldrb	r3, [r7, #7]
 8000594:	e000      	b.n	8000598 <Camera_Open+0x80>
	return E_CAMERA_ERR_NONE;
 8000596:	2300      	movs	r3, #0
}
 8000598:	4618      	mov	r0, r3
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}

080005a0 <Camera_Delay>:

void Camera_Delay (volatile uint16_t nCount){
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	80fb      	strh	r3, [r7, #6]
  while(nCount--){
 80005aa:	bf00      	nop
 80005ac:	88fb      	ldrh	r3, [r7, #6]
 80005ae:	b29b      	uxth	r3, r3
 80005b0:	1e5a      	subs	r2, r3, #1
 80005b2:	b292      	uxth	r2, r2
 80005b4:	80fa      	strh	r2, [r7, #6]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d1f8      	bne.n	80005ac <Camera_Delay+0xc>
  }
}
 80005ba:	bf00      	nop
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr

080005c8 <Camera_Init>:

static te_CAMERA_ERROR_CODES Camera_Init(void) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
	uint8_t data, i = 0;
 80005ce:	2300      	movs	r3, #0
 80005d0:	71fb      	strb	r3, [r7, #7]
	bool err;
	LCD_Fill_Screen(PURPLE);
 80005d2:	f647 000f 	movw	r0, #30735	@ 0x780f
 80005d6:	f000 fcaf 	bl	8000f38 <LCD_Fill_Screen>
	LCD_Set_Rotation(SCREEN_HORIZONTAL_1);
 80005da:	2001      	movs	r0, #1
 80005dc:	f000 fd48 	bl	8001070 <LCD_Set_Rotation>
	// Configure camera registers
	for(i=0; i<OV7670_REG_NUM ;i++){
 80005e0:	2300      	movs	r3, #0
 80005e2:	71fb      	strb	r3, [r7, #7]
 80005e4:	e01c      	b.n	8000620 <Camera_Init+0x58>
		data = OV7670_reg[i][1];
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	4a11      	ldr	r2, [pc, #68]	@ (8000630 <Camera_Init+0x68>)
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	4413      	add	r3, r2
 80005ee:	785b      	ldrb	r3, [r3, #1]
 80005f0:	717b      	strb	r3, [r7, #5]
		err = Camera_Write(OV7670_reg[i][0], &data);
 80005f2:	79fb      	ldrb	r3, [r7, #7]
 80005f4:	4a0e      	ldr	r2, [pc, #56]	@ (8000630 <Camera_Init+0x68>)
 80005f6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80005fa:	1d7a      	adds	r2, r7, #5
 80005fc:	4611      	mov	r1, r2
 80005fe:	4618      	mov	r0, r3
 8000600:	f000 f818 	bl	8000634 <Camera_Write>
 8000604:	4603      	mov	r3, r0
 8000606:	71bb      	strb	r3, [r7, #6]

		if (err == true)
 8000608:	79bb      	ldrb	r3, [r7, #6]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <Camera_Init+0x4a>
			return E_CAMERA_ERR_CAMERA_INIT;
 800060e:	2304      	movs	r3, #4
 8000610:	e00a      	b.n	8000628 <Camera_Init+0x60>
		Camera_Delay(0xFFFF);
 8000612:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000616:	f7ff ffc3 	bl	80005a0 <Camera_Delay>
	for(i=0; i<OV7670_REG_NUM ;i++){
 800061a:	79fb      	ldrb	r3, [r7, #7]
 800061c:	3301      	adds	r3, #1
 800061e:	71fb      	strb	r3, [r7, #7]
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	2b79      	cmp	r3, #121	@ 0x79
 8000624:	d9df      	bls.n	80005e6 <Camera_Init+0x1e>
	}

	return E_CAMERA_ERR_NONE;
 8000626:	2300      	movs	r3, #0
}
 8000628:	4618      	mov	r0, r3
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	080054bc 	.word	0x080054bc

08000634 <Camera_Write>:

bool Camera_Write(uint8_t reg_addr, uint8_t* data)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b088      	sub	sp, #32
 8000638:	af04      	add	r7, sp, #16
 800063a:	4603      	mov	r3, r0
 800063c:	6039      	str	r1, [r7, #0]
 800063e:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	b29a      	uxth	r2, r3
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	9302      	str	r3, [sp, #8]
 800064a:	2301      	movs	r3, #1
 800064c:	9301      	str	r3, [sp, #4]
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	9300      	str	r3, [sp, #0]
 8000652:	2301      	movs	r3, #1
 8000654:	2142      	movs	r1, #66	@ 0x42
 8000656:	4807      	ldr	r0, [pc, #28]	@ (8000674 <Camera_Write+0x40>)
 8000658:	f003 fb22 	bl	8003ca0 <HAL_I2C_Mem_Write>
 800065c:	4603      	mov	r3, r0
 800065e:	73fb      	strb	r3, [r7, #15]
        data,
        1,
        HAL_MAX_DELAY
    );

    return (status != HAL_OK);
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	2b00      	cmp	r3, #0
 8000664:	bf14      	ite	ne
 8000666:	2301      	movne	r3, #1
 8000668:	2300      	moveq	r3, #0
 800066a:	b2db      	uxtb	r3, r3
}
 800066c:	4618      	mov	r0, r3
 800066e:	3710      	adds	r7, #16
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	200000c8 	.word	0x200000c8

08000678 <Camera_GPIO_Init>:

static void Camera_GPIO_Init(void) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b08c      	sub	sp, #48	@ 0x30
 800067c:	af00      	add	r7, sp, #0
	__HAL_RCC_DCMI_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	61bb      	str	r3, [r7, #24]
 8000682:	4b5a      	ldr	r3, [pc, #360]	@ (80007ec <Camera_GPIO_Init+0x174>)
 8000684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000686:	4a59      	ldr	r2, [pc, #356]	@ (80007ec <Camera_GPIO_Init+0x174>)
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	6353      	str	r3, [r2, #52]	@ 0x34
 800068e:	4b57      	ldr	r3, [pc, #348]	@ (80007ec <Camera_GPIO_Init+0x174>)
 8000690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	61bb      	str	r3, [r7, #24]
 8000698:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_DMA2_CLK_ENABLE();
 800069a:	2300      	movs	r3, #0
 800069c:	617b      	str	r3, [r7, #20]
 800069e:	4b53      	ldr	r3, [pc, #332]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	4a52      	ldr	r2, [pc, #328]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80006a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006aa:	4b50      	ldr	r3, [pc, #320]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80006b2:	617b      	str	r3, [r7, #20]
 80006b4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_I2C1_CLK_ENABLE();
 80006b6:	2300      	movs	r3, #0
 80006b8:	613b      	str	r3, [r7, #16]
 80006ba:	4b4c      	ldr	r3, [pc, #304]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006be:	4a4b      	ldr	r2, [pc, #300]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c6:	4b49      	ldr	r3, [pc, #292]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006ce:	613b      	str	r3, [r7, #16]
 80006d0:	693b      	ldr	r3, [r7, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	60fb      	str	r3, [r7, #12]
 80006d6:	4b45      	ldr	r3, [pc, #276]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	4a44      	ldr	r2, [pc, #272]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e2:	4b42      	ldr	r3, [pc, #264]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	60bb      	str	r3, [r7, #8]
 80006f2:	4b3e      	ldr	r3, [pc, #248]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a3d      	ldr	r2, [pc, #244]	@ (80007ec <Camera_GPIO_Init+0x174>)
 80006f8:	f043 0302 	orr.w	r3, r3, #2
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b3b      	ldr	r3, [pc, #236]	@ (80007ec <Camera_GPIO_Init+0x174>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0302 	and.w	r3, r3, #2
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	4b37      	ldr	r3, [pc, #220]	@ (80007ec <Camera_GPIO_Init+0x174>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	4a36      	ldr	r2, [pc, #216]	@ (80007ec <Camera_GPIO_Init+0x174>)
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	6313      	str	r3, [r2, #48]	@ 0x30
 800071a:	4b34      	ldr	r3, [pc, #208]	@ (80007ec <Camera_GPIO_Init+0x174>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	f003 0304 	and.w	r3, r3, #4
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	4b30      	ldr	r3, [pc, #192]	@ (80007ec <Camera_GPIO_Init+0x174>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	4a2f      	ldr	r2, [pc, #188]	@ (80007ec <Camera_GPIO_Init+0x174>)
 8000730:	f043 0310 	orr.w	r3, r3, #16
 8000734:	6313      	str	r3, [r2, #48]	@ 0x30
 8000736:	4b2d      	ldr	r3, [pc, #180]	@ (80007ec <Camera_GPIO_Init+0x174>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	f003 0310 	and.w	r3, r3, #16
 800073e:	603b      	str	r3, [r7, #0]
 8000740:	683b      	ldr	r3, [r7, #0]


	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000742:	f107 031c 	add.w	r3, r7, #28
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]
 8000750:	611a      	str	r2, [r3, #16]

	//PA8 (XCLK)
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000752:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000756:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000758:	2302      	movs	r3, #2
 800075a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800075c:	2301      	movs	r3, #1
 800075e:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000760:	2303      	movs	r3, #3
 8000762:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000764:	f107 031c 	add.w	r3, r7, #28
 8000768:	4619      	mov	r1, r3
 800076a:	4821      	ldr	r0, [pc, #132]	@ (80007f0 <Camera_GPIO_Init+0x178>)
 800076c:	f002 ff8e 	bl	800368c <HAL_GPIO_Init>

	// PA4 (HREF), PA6 (PCLK)
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_6;
 8000770:	2350      	movs	r3, #80	@ 0x50
 8000772:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000774:	2302      	movs	r3, #2
 8000776:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000778:	2301      	movs	r3, #1
 800077a:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800077c:	2302      	movs	r3, #2
 800077e:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000780:	230d      	movs	r3, #13
 8000782:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000784:	f107 031c 	add.w	r3, r7, #28
 8000788:	4619      	mov	r1, r3
 800078a:	4819      	ldr	r0, [pc, #100]	@ (80007f0 <Camera_GPIO_Init+0x178>)
 800078c:	f002 ff7e 	bl	800368c <HAL_GPIO_Init>

	// PB6 (D5), PB7 (VSYNC)
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8000790:	23c0      	movs	r3, #192	@ 0xc0
 8000792:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000794:	f107 031c 	add.w	r3, r7, #28
 8000798:	4619      	mov	r1, r3
 800079a:	4816      	ldr	r0, [pc, #88]	@ (80007f4 <Camera_GPIO_Init+0x17c>)
 800079c:	f002 ff76 	bl	800368c <HAL_GPIO_Init>

	// PC6 (D0), PC7 (D1), PC8 (D2), PC9 (D3)
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 80007a0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80007a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007a6:	f107 031c 	add.w	r3, r7, #28
 80007aa:	4619      	mov	r1, r3
 80007ac:	4812      	ldr	r0, [pc, #72]	@ (80007f8 <Camera_GPIO_Init+0x180>)
 80007ae:	f002 ff6d 	bl	800368c <HAL_GPIO_Init>

	// PE4 (D4), PE5 (D6), PE6 (D7)
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6;
 80007b2:	2370      	movs	r3, #112	@ 0x70
 80007b4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007b6:	f107 031c 	add.w	r3, r7, #28
 80007ba:	4619      	mov	r1, r3
 80007bc:	480f      	ldr	r0, [pc, #60]	@ (80007fc <Camera_GPIO_Init+0x184>)
 80007be:	f002 ff65 	bl	800368c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80007c2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007c6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;         // Open-drain mode (I2C için zorunlu)
 80007c8:	2312      	movs	r3, #18
 80007ca:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;             // Pull-up aktif
 80007cc:	2301      	movs	r3, #1
 80007ce:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;    // İsteğe göre değişebilir (LOW/VERY_HIGH)
 80007d0:	2300      	movs	r3, #0
 80007d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007d4:	2304      	movs	r3, #4
 80007d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	4805      	ldr	r0, [pc, #20]	@ (80007f4 <Camera_GPIO_Init+0x17c>)
 80007e0:	f002 ff54 	bl	800368c <HAL_GPIO_Init>

}
 80007e4:	bf00      	nop
 80007e6:	3730      	adds	r7, #48	@ 0x30
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40020000 	.word	0x40020000
 80007f4:	40020400 	.word	0x40020400
 80007f8:	40020800 	.word	0x40020800
 80007fc:	40021000 	.word	0x40021000

08000800 <Camera_DCMI_Init>:

static te_CAMERA_ERROR_CODES Camera_DCMI_Init(void) {
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
	hdcmi.Instance = DCMI;
 8000804:	4b11      	ldr	r3, [pc, #68]	@ (800084c <Camera_DCMI_Init+0x4c>)
 8000806:	4a12      	ldr	r2, [pc, #72]	@ (8000850 <Camera_DCMI_Init+0x50>)
 8000808:	601a      	str	r2, [r3, #0]
	hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800080a:	4b10      	ldr	r3, [pc, #64]	@ (800084c <Camera_DCMI_Init+0x4c>)
 800080c:	2200      	movs	r2, #0
 800080e:	605a      	str	r2, [r3, #4]
	hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8000810:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <Camera_DCMI_Init+0x4c>)
 8000812:	2220      	movs	r2, #32
 8000814:	609a      	str	r2, [r3, #8]
	hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000816:	4b0d      	ldr	r3, [pc, #52]	@ (800084c <Camera_DCMI_Init+0x4c>)
 8000818:	2280      	movs	r2, #128	@ 0x80
 800081a:	60da      	str	r2, [r3, #12]
	hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 800081c:	4b0b      	ldr	r3, [pc, #44]	@ (800084c <Camera_DCMI_Init+0x4c>)
 800081e:	2200      	movs	r2, #0
 8000820:	611a      	str	r2, [r3, #16]
	hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000822:	4b0a      	ldr	r3, [pc, #40]	@ (800084c <Camera_DCMI_Init+0x4c>)
 8000824:	2200      	movs	r2, #0
 8000826:	615a      	str	r2, [r3, #20]
	hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000828:	4b08      	ldr	r3, [pc, #32]	@ (800084c <Camera_DCMI_Init+0x4c>)
 800082a:	2200      	movs	r2, #0
 800082c:	619a      	str	r2, [r3, #24]
	hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800082e:	4b07      	ldr	r3, [pc, #28]	@ (800084c <Camera_DCMI_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	621a      	str	r2, [r3, #32]

	if (HAL_DCMI_Init(&hdcmi) != HAL_OK) {
 8000834:	4805      	ldr	r0, [pc, #20]	@ (800084c <Camera_DCMI_Init+0x4c>)
 8000836:	f001 f9c3 	bl	8001bc0 <HAL_DCMI_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <Camera_DCMI_Init+0x44>
		return E_CAMERA_ERR_DCMI_INIT;
 8000840:	2302      	movs	r3, #2
 8000842:	e000      	b.n	8000846 <Camera_DCMI_Init+0x46>
	}

	return E_CAMERA_ERR_NONE;
 8000844:	2300      	movs	r3, #0
}
 8000846:	4618      	mov	r0, r3
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000028 	.word	0x20000028
 8000850:	50050000 	.word	0x50050000

08000854 <Camera_XCLK_Init>:

static void Camera_XCLK_Init() {
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	607b      	str	r3, [r7, #4]
 800085e:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <Camera_XCLK_Init+0x3c>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a0b      	ldr	r2, [pc, #44]	@ (8000890 <Camera_XCLK_Init+0x3c>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <Camera_XCLK_Init+0x3c>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]
	HAL_RCC_EnableCSS();
 8000876:	f004 fa0d 	bl	8004c94 <HAL_RCC_EnableCSS>
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_4);
 800087a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800087e:	f44f 01c0 	mov.w	r1, #6291456	@ 0x600000
 8000882:	2000      	movs	r0, #0
 8000884:	f004 f99e 	bl	8004bc4 <HAL_RCC_MCOConfig>
}
 8000888:	bf00      	nop
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40023800 	.word	0x40023800

08000894 <Camera_DMA_Init>:

static te_CAMERA_ERROR_CODES Camera_DMA_Init(void) {
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
	hdma_dcmi.Instance = DMA2_Stream1;
 8000898:	4b22      	ldr	r3, [pc, #136]	@ (8000924 <Camera_DMA_Init+0x90>)
 800089a:	4a23      	ldr	r2, [pc, #140]	@ (8000928 <Camera_DMA_Init+0x94>)
 800089c:	601a      	str	r2, [r3, #0]
	hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 800089e:	4b21      	ldr	r3, [pc, #132]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008a0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80008a4:	605a      	str	r2, [r3, #4]
	hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
	hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 80008ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
	hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 80008b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008b8:	611a      	str	r2, [r3, #16]
	hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80008ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80008c0:	615a      	str	r2, [r3, #20]
	hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008c2:	4b18      	ldr	r3, [pc, #96]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008c8:	619a      	str	r2, [r3, #24]
	hdma_dcmi.Init.Mode = DMA_NORMAL;
 80008ca:	4b16      	ldr	r3, [pc, #88]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	61da      	str	r2, [r3, #28]
	hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 80008d0:	4b14      	ldr	r3, [pc, #80]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008d2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80008d6:	621a      	str	r2, [r3, #32]
	hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80008d8:	4b12      	ldr	r3, [pc, #72]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008da:	2204      	movs	r2, #4
 80008dc:	625a      	str	r2, [r3, #36]	@ 0x24
	hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80008de:	4b11      	ldr	r3, [pc, #68]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008e0:	2203      	movs	r2, #3
 80008e2:	629a      	str	r2, [r3, #40]	@ 0x28
	hdma_dcmi.Init.MemBurst = DMA_MBURST_SINGLE;
 80008e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80008ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	631a      	str	r2, [r3, #48]	@ 0x30

	__HAL_LINKDMA(&hdcmi, DMA_Handle, hdma_dcmi);
 80008f0:	4b0e      	ldr	r3, [pc, #56]	@ (800092c <Camera_DMA_Init+0x98>)
 80008f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80008f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008f8:	4a0c      	ldr	r2, [pc, #48]	@ (800092c <Camera_DMA_Init+0x98>)
 80008fa:	639a      	str	r2, [r3, #56]	@ 0x38
	if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK) {
 80008fc:	4809      	ldr	r0, [pc, #36]	@ (8000924 <Camera_DMA_Init+0x90>)
 80008fe:	f001 f9cd 	bl	8001c9c <HAL_DMA_Init>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <Camera_DMA_Init+0x78>
		return E_CAMERA_ERR_DMA_INIT;
 8000908:	2303      	movs	r3, #3
 800090a:	e008      	b.n	800091e <Camera_DMA_Init+0x8a>
	}

	// DMA interrupt'ı enable et
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800090c:	2200      	movs	r2, #0
 800090e:	2100      	movs	r1, #0
 8000910:	2039      	movs	r0, #57	@ 0x39
 8000912:	f000 ffc4 	bl	800189e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000916:	2039      	movs	r0, #57	@ 0x39
 8000918:	f000 ffdd 	bl	80018d6 <HAL_NVIC_EnableIRQ>

	return E_CAMERA_ERR_NONE;
 800091c:	2300      	movs	r3, #0
}
 800091e:	4618      	mov	r0, r3
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	20000068 	.word	0x20000068
 8000928:	40026428 	.word	0x40026428
 800092c:	20000028 	.word	0x20000028

08000930 <Camera_I2C_Init>:

static te_CAMERA_ERROR_CODES Camera_I2C_Init(void) {
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8000934:	4b1c      	ldr	r3, [pc, #112]	@ (80009a8 <Camera_I2C_Init+0x78>)
 8000936:	4a1d      	ldr	r2, [pc, #116]	@ (80009ac <Camera_I2C_Init+0x7c>)
 8000938:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800093a:	4b1b      	ldr	r3, [pc, #108]	@ (80009a8 <Camera_I2C_Init+0x78>)
 800093c:	4a1c      	ldr	r2, [pc, #112]	@ (80009b0 <Camera_I2C_Init+0x80>)
 800093e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000940:	4b19      	ldr	r3, [pc, #100]	@ (80009a8 <Camera_I2C_Init+0x78>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000946:	4b18      	ldr	r3, [pc, #96]	@ (80009a8 <Camera_I2C_Init+0x78>)
 8000948:	2200      	movs	r2, #0
 800094a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800094c:	4b16      	ldr	r3, [pc, #88]	@ (80009a8 <Camera_I2C_Init+0x78>)
 800094e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000952:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000954:	4b14      	ldr	r3, [pc, #80]	@ (80009a8 <Camera_I2C_Init+0x78>)
 8000956:	2200      	movs	r2, #0
 8000958:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800095a:	4b13      	ldr	r3, [pc, #76]	@ (80009a8 <Camera_I2C_Init+0x78>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000960:	4b11      	ldr	r3, [pc, #68]	@ (80009a8 <Camera_I2C_Init+0x78>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000966:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <Camera_I2C_Init+0x78>)
 8000968:	2200      	movs	r2, #0
 800096a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800096c:	480e      	ldr	r0, [pc, #56]	@ (80009a8 <Camera_I2C_Init+0x78>)
 800096e:	f003 f853 	bl	8003a18 <HAL_I2C_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <Camera_I2C_Init+0x4c>
	{
	return E_CAMERA_ERR_I2C_INIT;
 8000978:	2301      	movs	r3, #1
 800097a:	e012      	b.n	80009a2 <Camera_I2C_Init+0x72>
	}

	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800097c:	2100      	movs	r1, #0
 800097e:	480a      	ldr	r0, [pc, #40]	@ (80009a8 <Camera_I2C_Init+0x78>)
 8000980:	f003 fcf7 	bl	8004372 <HAL_I2CEx_ConfigAnalogFilter>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <Camera_I2C_Init+0x5e>
	{
	  return E_CAMERA_ERR_I2C_INIT;
 800098a:	2301      	movs	r3, #1
 800098c:	e009      	b.n	80009a2 <Camera_I2C_Init+0x72>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800098e:	2100      	movs	r1, #0
 8000990:	4805      	ldr	r0, [pc, #20]	@ (80009a8 <Camera_I2C_Init+0x78>)
 8000992:	f003 fd2a 	bl	80043ea <HAL_I2CEx_ConfigDigitalFilter>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <Camera_I2C_Init+0x70>
	{
	  return E_CAMERA_ERR_I2C_INIT;
 800099c:	2301      	movs	r3, #1
 800099e:	e000      	b.n	80009a2 <Camera_I2C_Init+0x72>
	}

	return E_CAMERA_ERR_NONE;
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	200000c8 	.word	0x200000c8
 80009ac:	40005400 	.word	0x40005400
 80009b0:	000186a0 	.word	0x000186a0

080009b4 <LCD_Open>:
void LCD_Delay(int delay);




te_LCD_ERROR_CODES LCD_Open(void) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
	LCD_GPIO_Init();
 80009b8:	f000 f80e 	bl	80009d8 <LCD_GPIO_Init>
	LCD_SPI_Init();
 80009bc:	f000 f88a 	bl	8000ad4 <LCD_SPI_Init>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80009c0:	2201      	movs	r2, #1
 80009c2:	2104      	movs	r1, #4
 80009c4:	4803      	ldr	r0, [pc, #12]	@ (80009d4 <LCD_Open+0x20>)
 80009c6:	f003 f80d 	bl	80039e4 <HAL_GPIO_WritePin>

	LCD_Init();
 80009ca:	f000 f8c1 	bl	8000b50 <LCD_Init>
	return E_LCD_ERR_NONE;
 80009ce:	2300      	movs	r3, #0
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40020800 	.word	0x40020800

080009d8 <LCD_GPIO_Init>:

static te_LCD_ERROR_CODES LCD_GPIO_Init(void) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08a      	sub	sp, #40	@ 0x28
 80009dc:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
 80009ec:	611a      	str	r2, [r3, #16]

	__HAL_RCC_SPI5_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	613b      	str	r3, [r7, #16]
 80009f2:	4b34      	ldr	r3, [pc, #208]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 80009f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f6:	4a33      	ldr	r2, [pc, #204]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 80009f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80009fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80009fe:	4b31      	ldr	r3, [pc, #196]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a12:	4a2c      	ldr	r2, [pc, #176]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a14:	f043 0320 	orr.w	r3, r3, #32
 8000a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	f003 0320 	and.w	r3, r3, #32
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
 8000a2a:	4b26      	ldr	r3, [pc, #152]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2e:	4a25      	ldr	r2, [pc, #148]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a30:	f043 0308 	orr.w	r3, r3, #8
 8000a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a36:	4b23      	ldr	r3, [pc, #140]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	f003 0308 	and.w	r3, r3, #8
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
 8000a46:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a4c:	f043 0304 	orr.w	r3, r3, #4
 8000a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a52:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac4 <LCD_GPIO_Init+0xec>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	f003 0304 	and.w	r3, r3, #4
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]



	//PC2 - PD13 LCD Pin Configuration
	GPIO_InitStruct.Pin = LCD_CS_PIN;
 8000a5e:	2304      	movs	r3, #4
 8000a60:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD_CS_PORT, &GPIO_InitStruct);
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	4619      	mov	r1, r3
 8000a74:	4814      	ldr	r0, [pc, #80]	@ (8000ac8 <LCD_GPIO_Init+0xf0>)
 8000a76:	f002 fe09 	bl	800368c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LCD_WR_PIN;
 8000a7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a7e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a80:	2301      	movs	r3, #1
 8000a82:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LCD_WR_PORT, &GPIO_InitStruct);
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	4619      	mov	r1, r3
 8000a92:	480e      	ldr	r0, [pc, #56]	@ (8000acc <LCD_GPIO_Init+0xf4>)
 8000a94:	f002 fdfa 	bl	800368c <HAL_GPIO_Init>

	// PF7 - PF8 - PF9 SPI Pin Configuration
	GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000a98:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000a9c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa6:	2303      	movs	r3, #3
 8000aa8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000aaa:	2305      	movs	r3, #5
 8000aac:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000aae:	f107 0314 	add.w	r3, r7, #20
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4806      	ldr	r0, [pc, #24]	@ (8000ad0 <LCD_GPIO_Init+0xf8>)
 8000ab6:	f002 fde9 	bl	800368c <HAL_GPIO_Init>

	return E_LCD_ERR_NONE;
 8000aba:	2300      	movs	r3, #0
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3728      	adds	r7, #40	@ 0x28
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40023800 	.word	0x40023800
 8000ac8:	40020800 	.word	0x40020800
 8000acc:	40020c00 	.word	0x40020c00
 8000ad0:	40021400 	.word	0x40021400

08000ad4 <LCD_SPI_Init>:

static te_LCD_ERROR_CODES LCD_SPI_Init(void) {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
	//SPI Configuration
	hspi5.Instance = SPI5;
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000ada:	4a1b      	ldr	r2, [pc, #108]	@ (8000b48 <LCD_SPI_Init+0x74>)
 8000adc:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_MASTER;
 8000ade:	4b19      	ldr	r3, [pc, #100]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000ae0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ae4:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000ae6:	4b17      	ldr	r3, [pc, #92]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000aec:	4b15      	ldr	r3, [pc, #84]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000af2:	4b14      	ldr	r3, [pc, #80]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000af8:	4b12      	ldr	r3, [pc, #72]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_SOFT;
 8000afe:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000b00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b04:	619a      	str	r2, [r3, #24]
	hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b06:	4b0f      	ldr	r3, [pc, #60]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	61da      	str	r2, [r3, #28]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b12:	4b0c      	ldr	r3, [pc, #48]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b18:	4b0a      	ldr	r3, [pc, #40]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi5.Init.CRCPolynomial = 10;
 8000b1e:	4b09      	ldr	r3, [pc, #36]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000b20:	220a      	movs	r2, #10
 8000b22:	62da      	str	r2, [r3, #44]	@ 0x2c

	if (HAL_SPI_Init(&hspi5) != HAL_OK) {
 8000b24:	4807      	ldr	r0, [pc, #28]	@ (8000b44 <LCD_SPI_Init+0x70>)
 8000b26:	f004 f9e7 	bl	8004ef8 <HAL_SPI_Init>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <LCD_SPI_Init+0x60>
		return E_LCD_ERR_SPI_INIT;
 8000b30:	2301      	movs	r3, #1
 8000b32:	e005      	b.n	8000b40 <LCD_SPI_Init+0x6c>
	}

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2104      	movs	r1, #4
 8000b38:	4804      	ldr	r0, [pc, #16]	@ (8000b4c <LCD_SPI_Init+0x78>)
 8000b3a:	f002 ff53 	bl	80039e4 <HAL_GPIO_WritePin>
	return E_LCD_ERR_NONE;
 8000b3e:	2300      	movs	r3, #0
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	2000011c 	.word	0x2000011c
 8000b48:	40015000 	.word	0x40015000
 8000b4c:	40020800 	.word	0x40020800

08000b50 <LCD_Init>:
void LCD_Enable(void)
{
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
}

static te_LCD_ERROR_CODES LCD_Init(void) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b5a:	48a3      	ldr	r0, [pc, #652]	@ (8000de8 <LCD_Init+0x298>)
 8000b5c:	f002 ff42 	bl	80039e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000b60:	2200      	movs	r2, #0
 8000b62:	2104      	movs	r1, #4
 8000b64:	48a1      	ldr	r0, [pc, #644]	@ (8000dec <LCD_Init+0x29c>)
 8000b66:	f002 ff3d 	bl	80039e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b70:	489d      	ldr	r0, [pc, #628]	@ (8000de8 <LCD_Init+0x298>)
 8000b72:	f002 ff37 	bl	80039e4 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 8000b76:	20c8      	movs	r0, #200	@ 0xc8
 8000b78:	f000 fd92 	bl	80016a0 <HAL_Delay>
		HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2104      	movs	r1, #4
 8000b80:	489a      	ldr	r0, [pc, #616]	@ (8000dec <LCD_Init+0x29c>)
 8000b82:	f002 ff2f 	bl	80039e4 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 8000b86:	20c8      	movs	r0, #200	@ 0xc8
 8000b88:	f000 fd8a 	bl	80016a0 <HAL_Delay>
		HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b92:	4895      	ldr	r0, [pc, #596]	@ (8000de8 <LCD_Init+0x298>)
 8000b94:	f002 ff26 	bl	80039e4 <HAL_GPIO_WritePin>

		LCD_Write_Command(0x01);
 8000b98:	2001      	movs	r0, #1
 8000b9a:	f000 f93f 	bl	8000e1c <LCD_Write_Command>
		HAL_Delay(1000);
 8000b9e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ba2:	f000 fd7d 	bl	80016a0 <HAL_Delay>

		LCD_Write_Command(LCD_POWERA);
 8000ba6:	20cb      	movs	r0, #203	@ 0xcb
 8000ba8:	f000 f938 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x39);
 8000bac:	2039      	movs	r0, #57	@ 0x39
 8000bae:	f000 f957 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x2C);
 8000bb2:	202c      	movs	r0, #44	@ 0x2c
 8000bb4:	f000 f954 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x00);
 8000bb8:	2000      	movs	r0, #0
 8000bba:	f000 f951 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x34);
 8000bbe:	2034      	movs	r0, #52	@ 0x34
 8000bc0:	f000 f94e 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x02);
 8000bc4:	2002      	movs	r0, #2
 8000bc6:	f000 f94b 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_POWERB);
 8000bca:	20cf      	movs	r0, #207	@ 0xcf
 8000bcc:	f000 f926 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x00);
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	f000 f945 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0xC1);
 8000bd6:	20c1      	movs	r0, #193	@ 0xc1
 8000bd8:	f000 f942 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x30);
 8000bdc:	2030      	movs	r0, #48	@ 0x30
 8000bde:	f000 f93f 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_DTCA);
 8000be2:	20e8      	movs	r0, #232	@ 0xe8
 8000be4:	f000 f91a 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x85);
 8000be8:	2085      	movs	r0, #133	@ 0x85
 8000bea:	f000 f939 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x00);
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f000 f936 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x78);
 8000bf4:	2078      	movs	r0, #120	@ 0x78
 8000bf6:	f000 f933 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_DTCB);
 8000bfa:	20ea      	movs	r0, #234	@ 0xea
 8000bfc:	f000 f90e 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x00);
 8000c00:	2000      	movs	r0, #0
 8000c02:	f000 f92d 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x00);
 8000c06:	2000      	movs	r0, #0
 8000c08:	f000 f92a 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_POWER_SEQ);
 8000c0c:	20ed      	movs	r0, #237	@ 0xed
 8000c0e:	f000 f905 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x64);
 8000c12:	2064      	movs	r0, #100	@ 0x64
 8000c14:	f000 f924 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x03);
 8000c18:	2003      	movs	r0, #3
 8000c1a:	f000 f921 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x12);
 8000c1e:	2012      	movs	r0, #18
 8000c20:	f000 f91e 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x81);
 8000c24:	2081      	movs	r0, #129	@ 0x81
 8000c26:	f000 f91b 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_PRC);
 8000c2a:	20f7      	movs	r0, #247	@ 0xf7
 8000c2c:	f000 f8f6 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x20);
 8000c30:	2020      	movs	r0, #32
 8000c32:	f000 f915 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_POWER1);
 8000c36:	20c0      	movs	r0, #192	@ 0xc0
 8000c38:	f000 f8f0 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x23);
 8000c3c:	2023      	movs	r0, #35	@ 0x23
 8000c3e:	f000 f90f 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_POWER2);
 8000c42:	20c1      	movs	r0, #193	@ 0xc1
 8000c44:	f000 f8ea 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x10);
 8000c48:	2010      	movs	r0, #16
 8000c4a:	f000 f909 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_VCOM1);
 8000c4e:	20c5      	movs	r0, #197	@ 0xc5
 8000c50:	f000 f8e4 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x3E);
 8000c54:	203e      	movs	r0, #62	@ 0x3e
 8000c56:	f000 f903 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x28);
 8000c5a:	2028      	movs	r0, #40	@ 0x28
 8000c5c:	f000 f900 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_VCOM2);
 8000c60:	20c7      	movs	r0, #199	@ 0xc7
 8000c62:	f000 f8db 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x86);
 8000c66:	2086      	movs	r0, #134	@ 0x86
 8000c68:	f000 f8fa 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_MAC);
 8000c6c:	2036      	movs	r0, #54	@ 0x36
 8000c6e:	f000 f8d5 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x48);
 8000c72:	2048      	movs	r0, #72	@ 0x48
 8000c74:	f000 f8f4 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_PIXEL_FORMAT);
 8000c78:	203a      	movs	r0, #58	@ 0x3a
 8000c7a:	f000 f8cf 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x55);
 8000c7e:	2055      	movs	r0, #85	@ 0x55
 8000c80:	f000 f8ee 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_FRC);
 8000c84:	20b1      	movs	r0, #177	@ 0xb1
 8000c86:	f000 f8c9 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x00);
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f000 f8e8 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x18);
 8000c90:	2018      	movs	r0, #24
 8000c92:	f000 f8e5 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_DFC);
 8000c96:	20b6      	movs	r0, #182	@ 0xb6
 8000c98:	f000 f8c0 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x08);
 8000c9c:	2008      	movs	r0, #8
 8000c9e:	f000 f8df 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x82);
 8000ca2:	2082      	movs	r0, #130	@ 0x82
 8000ca4:	f000 f8dc 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x27);
 8000ca8:	2027      	movs	r0, #39	@ 0x27
 8000caa:	f000 f8d9 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_3GAMMA_EN);
 8000cae:	20f2      	movs	r0, #242	@ 0xf2
 8000cb0:	f000 f8b4 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x00);
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	f000 f8d3 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_COLUMN_ADDR);
 8000cba:	202a      	movs	r0, #42	@ 0x2a
 8000cbc:	f000 f8ae 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x00);
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	f000 f8cd 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x00);
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f000 f8ca 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x00);
 8000ccc:	2000      	movs	r0, #0
 8000cce:	f000 f8c7 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0xEF);
 8000cd2:	20ef      	movs	r0, #239	@ 0xef
 8000cd4:	f000 f8c4 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_PAGE_ADDR);
 8000cd8:	202b      	movs	r0, #43	@ 0x2b
 8000cda:	f000 f89f 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x00);
 8000cde:	2000      	movs	r0, #0
 8000ce0:	f000 f8be 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x00);
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	f000 f8bb 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x01);
 8000cea:	2001      	movs	r0, #1
 8000cec:	f000 f8b8 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x3F);
 8000cf0:	203f      	movs	r0, #63	@ 0x3f
 8000cf2:	f000 f8b5 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_GAMMA);
 8000cf6:	2026      	movs	r0, #38	@ 0x26
 8000cf8:	f000 f890 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x01);
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	f000 f8af 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_PGAMMA);
 8000d02:	20e0      	movs	r0, #224	@ 0xe0
 8000d04:	f000 f88a 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x0F);
 8000d08:	200f      	movs	r0, #15
 8000d0a:	f000 f8a9 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x31);
 8000d0e:	2031      	movs	r0, #49	@ 0x31
 8000d10:	f000 f8a6 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x2B);
 8000d14:	202b      	movs	r0, #43	@ 0x2b
 8000d16:	f000 f8a3 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x0C);
 8000d1a:	200c      	movs	r0, #12
 8000d1c:	f000 f8a0 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x0E);
 8000d20:	200e      	movs	r0, #14
 8000d22:	f000 f89d 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x08);
 8000d26:	2008      	movs	r0, #8
 8000d28:	f000 f89a 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x4E);
 8000d2c:	204e      	movs	r0, #78	@ 0x4e
 8000d2e:	f000 f897 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0xF1);
 8000d32:	20f1      	movs	r0, #241	@ 0xf1
 8000d34:	f000 f894 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x37);
 8000d38:	2037      	movs	r0, #55	@ 0x37
 8000d3a:	f000 f891 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x07);
 8000d3e:	2007      	movs	r0, #7
 8000d40:	f000 f88e 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x10);
 8000d44:	2010      	movs	r0, #16
 8000d46:	f000 f88b 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x03);
 8000d4a:	2003      	movs	r0, #3
 8000d4c:	f000 f888 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x0E);
 8000d50:	200e      	movs	r0, #14
 8000d52:	f000 f885 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x09);
 8000d56:	2009      	movs	r0, #9
 8000d58:	f000 f882 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x00);
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f000 f87f 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_NGAMMA);
 8000d62:	20e1      	movs	r0, #225	@ 0xe1
 8000d64:	f000 f85a 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Data(0x00);
 8000d68:	2000      	movs	r0, #0
 8000d6a:	f000 f879 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x0E);
 8000d6e:	200e      	movs	r0, #14
 8000d70:	f000 f876 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x14);
 8000d74:	2014      	movs	r0, #20
 8000d76:	f000 f873 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x03);
 8000d7a:	2003      	movs	r0, #3
 8000d7c:	f000 f870 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x11);
 8000d80:	2011      	movs	r0, #17
 8000d82:	f000 f86d 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x07);
 8000d86:	2007      	movs	r0, #7
 8000d88:	f000 f86a 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x31);
 8000d8c:	2031      	movs	r0, #49	@ 0x31
 8000d8e:	f000 f867 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0xC1);
 8000d92:	20c1      	movs	r0, #193	@ 0xc1
 8000d94:	f000 f864 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x48);
 8000d98:	2048      	movs	r0, #72	@ 0x48
 8000d9a:	f000 f861 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x08);
 8000d9e:	2008      	movs	r0, #8
 8000da0:	f000 f85e 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x0F);
 8000da4:	200f      	movs	r0, #15
 8000da6:	f000 f85b 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x0C);
 8000daa:	200c      	movs	r0, #12
 8000dac:	f000 f858 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x31);
 8000db0:	2031      	movs	r0, #49	@ 0x31
 8000db2:	f000 f855 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x36);
 8000db6:	2036      	movs	r0, #54	@ 0x36
 8000db8:	f000 f852 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Data(0x0F);
 8000dbc:	200f      	movs	r0, #15
 8000dbe:	f000 f84f 	bl	8000e60 <LCD_Write_Data>
		LCD_Write_Command(LCD_SLEEP_OUT);
 8000dc2:	2011      	movs	r0, #17
 8000dc4:	f000 f82a 	bl	8000e1c <LCD_Write_Command>

		LCD_Delay(1000000);
 8000dc8:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <LCD_Init+0x2a0>)
 8000dca:	f000 f8f5 	bl	8000fb8 <LCD_Delay>

		LCD_Write_Command(LCD_DISPLAY_ON);
 8000dce:	2029      	movs	r0, #41	@ 0x29
 8000dd0:	f000 f824 	bl	8000e1c <LCD_Write_Command>
		LCD_Write_Command(LCD_GRAM);
 8000dd4:	202c      	movs	r0, #44	@ 0x2c
 8000dd6:	f000 f821 	bl	8000e1c <LCD_Write_Command>

	//STARTING ROTATION
	LCD_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000dda:	2003      	movs	r0, #3
 8000ddc:	f000 f948 	bl	8001070 <LCD_Set_Rotation>
	//LCD_Write_Command(LCD_GRAM);

	return E_LCD_ERR_NONE;
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40020c00 	.word	0x40020c00
 8000dec:	40020800 	.word	0x40020800
 8000df0:	000f4240 	.word	0x000f4240

08000df4 <LCD_SPI_Send>:

void LCD_SPI_Send(unsigned char data) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status;
	status = HAL_SPI_Transmit(&hspi5, &data, 1, 1);
 8000dfe:	1df9      	adds	r1, r7, #7
 8000e00:	2301      	movs	r3, #1
 8000e02:	2201      	movs	r2, #1
 8000e04:	4804      	ldr	r0, [pc, #16]	@ (8000e18 <LCD_SPI_Send+0x24>)
 8000e06:	f004 f900 	bl	800500a <HAL_SPI_Transmit>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	73fb      	strb	r3, [r7, #15]
}
 8000e0e:	bf00      	nop
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	2000011c 	.word	0x2000011c

08000e1c <LCD_Write_Command>:

void LCD_Write_Command(uint8_t command) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2104      	movs	r1, #4
 8000e2a:	480b      	ldr	r0, [pc, #44]	@ (8000e58 <LCD_Write_Command+0x3c>)
 8000e2c:	f002 fdda 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_WR_PORT, LCD_WR_PIN, GPIO_PIN_RESET);
 8000e30:	2200      	movs	r2, #0
 8000e32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e36:	4809      	ldr	r0, [pc, #36]	@ (8000e5c <LCD_Write_Command+0x40>)
 8000e38:	f002 fdd4 	bl	80039e4 <HAL_GPIO_WritePin>

	LCD_SPI_Send(command);
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff ffd8 	bl	8000df4 <LCD_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000e44:	2201      	movs	r2, #1
 8000e46:	2104      	movs	r1, #4
 8000e48:	4803      	ldr	r0, [pc, #12]	@ (8000e58 <LCD_Write_Command+0x3c>)
 8000e4a:	f002 fdcb 	bl	80039e4 <HAL_GPIO_WritePin>
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40020800 	.word	0x40020800
 8000e5c:	40020c00 	.word	0x40020c00

08000e60 <LCD_Write_Data>:

void LCD_Write_Data(uint8_t data) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_WR_PORT, LCD_WR_PIN, GPIO_PIN_SET);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e70:	480a      	ldr	r0, [pc, #40]	@ (8000e9c <LCD_Write_Data+0x3c>)
 8000e72:	f002 fdb7 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2104      	movs	r1, #4
 8000e7a:	4809      	ldr	r0, [pc, #36]	@ (8000ea0 <LCD_Write_Data+0x40>)
 8000e7c:	f002 fdb2 	bl	80039e4 <HAL_GPIO_WritePin>
	LCD_SPI_Send(data);
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	4618      	mov	r0, r3
 8000e84:	f7ff ffb6 	bl	8000df4 <LCD_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000e88:	2201      	movs	r2, #1
 8000e8a:	2104      	movs	r1, #4
 8000e8c:	4804      	ldr	r0, [pc, #16]	@ (8000ea0 <LCD_Write_Data+0x40>)
 8000e8e:	f002 fda9 	bl	80039e4 <HAL_GPIO_WritePin>
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40020c00 	.word	0x40020c00
 8000ea0:	40020800 	.word	0x40020800

08000ea4 <LCD_Set_Cursor_Position>:

void LCD_Set_Cursor_Position(uint16_t x1, uint16_t x2, uint16_t y1, uint16_t y2) {
 8000ea4:	b590      	push	{r4, r7, lr}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4604      	mov	r4, r0
 8000eac:	4608      	mov	r0, r1
 8000eae:	4611      	mov	r1, r2
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	4623      	mov	r3, r4
 8000eb4:	80fb      	strh	r3, [r7, #6]
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	80bb      	strh	r3, [r7, #4]
 8000eba:	460b      	mov	r3, r1
 8000ebc:	807b      	strh	r3, [r7, #2]
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	803b      	strh	r3, [r7, #0]
	LCD_Write_Command(0x2A);
 8000ec2:	202a      	movs	r0, #42	@ 0x2a
 8000ec4:	f7ff ffaa 	bl	8000e1c <LCD_Write_Command>
	LCD_Write_Data(x1 >> 8);
 8000ec8:	88fb      	ldrh	r3, [r7, #6]
 8000eca:	0a1b      	lsrs	r3, r3, #8
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ffc5 	bl	8000e60 <LCD_Write_Data>
	LCD_Write_Data(x1 &  0xFF);
 8000ed6:	88fb      	ldrh	r3, [r7, #6]
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ffc0 	bl	8000e60 <LCD_Write_Data>
	LCD_Write_Data(x2 >> 8);
 8000ee0:	88bb      	ldrh	r3, [r7, #4]
 8000ee2:	0a1b      	lsrs	r3, r3, #8
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff ffb9 	bl	8000e60 <LCD_Write_Data>
	LCD_Write_Data(x2 &  0xFF);
 8000eee:	88bb      	ldrh	r3, [r7, #4]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff ffb4 	bl	8000e60 <LCD_Write_Data>

	LCD_Write_Command(0x2B);
 8000ef8:	202b      	movs	r0, #43	@ 0x2b
 8000efa:	f7ff ff8f 	bl	8000e1c <LCD_Write_Command>
	LCD_Write_Data(y1 >> 8);
 8000efe:	887b      	ldrh	r3, [r7, #2]
 8000f00:	0a1b      	lsrs	r3, r3, #8
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff ffaa 	bl	8000e60 <LCD_Write_Data>
	LCD_Write_Data(y1 &  0xFF);
 8000f0c:	887b      	ldrh	r3, [r7, #2]
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff ffa5 	bl	8000e60 <LCD_Write_Data>
	LCD_Write_Data(y2 >> 8);
 8000f16:	883b      	ldrh	r3, [r7, #0]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff ff9e 	bl	8000e60 <LCD_Write_Data>
	LCD_Write_Data(y2 &  0xFF);
 8000f24:	883b      	ldrh	r3, [r7, #0]
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff ff99 	bl	8000e60 <LCD_Write_Data>
}
 8000f2e:	bf00      	nop
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd90      	pop	{r4, r7, pc}
	...

08000f38 <LCD_Fill_Screen>:
	LCD_Write_Command(LCD_GRAM);
	LCD_Write_Data(color >> 8);
	LCD_Write_Data(color & 0xFF);
}

void LCD_Fill_Screen(uint16_t color) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
	uint8_t color_msb, color_lsb;

	color_msb = color >> 8;
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	0a1b      	lsrs	r3, r3, #8
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	72fb      	strb	r3, [r7, #11]
	color_lsb = color & 0xFF;
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	72bb      	strb	r3, [r7, #10]
	LCD_Set_Cursor_Position(0, LCD_WIDTH-1, 0, LCD_HEIGHT-1);
 8000f4e:	23ef      	movs	r3, #239	@ 0xef
 8000f50:	2200      	movs	r2, #0
 8000f52:	f240 113f 	movw	r1, #319	@ 0x13f
 8000f56:	2000      	movs	r0, #0
 8000f58:	f7ff ffa4 	bl	8000ea4 <LCD_Set_Cursor_Position>
	LCD_Write_Command(LCD_GRAM);
 8000f5c:	202c      	movs	r0, #44	@ 0x2c
 8000f5e:	f7ff ff5d 	bl	8000e1c <LCD_Write_Command>

	HAL_GPIO_WritePin(LCD_WR_PORT, LCD_WR_PIN, GPIO_PIN_SET);
 8000f62:	2201      	movs	r2, #1
 8000f64:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f68:	4811      	ldr	r0, [pc, #68]	@ (8000fb0 <LCD_Fill_Screen+0x78>)
 8000f6a:	f002 fd3b 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2104      	movs	r1, #4
 8000f72:	4810      	ldr	r0, [pc, #64]	@ (8000fb4 <LCD_Fill_Screen+0x7c>)
 8000f74:	f002 fd36 	bl	80039e4 <HAL_GPIO_WritePin>

	for (int i = 0; i < LCD_WIDTH * LCD_HEIGHT; i++) {
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	e00a      	b.n	8000f94 <LCD_Fill_Screen+0x5c>
		LCD_SPI_Send(color_msb);
 8000f7e:	7afb      	ldrb	r3, [r7, #11]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff ff37 	bl	8000df4 <LCD_SPI_Send>
		LCD_SPI_Send(color_lsb);
 8000f86:	7abb      	ldrb	r3, [r7, #10]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff ff33 	bl	8000df4 <LCD_SPI_Send>
	for (int i = 0; i < LCD_WIDTH * LCD_HEIGHT; i++) {
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	3301      	adds	r3, #1
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000f9a:	dbf0      	blt.n	8000f7e <LCD_Fill_Screen+0x46>
	}

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2104      	movs	r1, #4
 8000fa0:	4804      	ldr	r0, [pc, #16]	@ (8000fb4 <LCD_Fill_Screen+0x7c>)
 8000fa2:	f002 fd1f 	bl	80039e4 <HAL_GPIO_WritePin>
}
 8000fa6:	bf00      	nop
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40020c00 	.word	0x40020c00
 8000fb4:	40020800 	.word	0x40020800

08000fb8 <LCD_Delay>:

void LCD_Delay(int delay) {
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	while(delay>0) {
 8000fc0:	e002      	b.n	8000fc8 <LCD_Delay+0x10>
		delay--;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
	while(delay>0) {
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	dcf9      	bgt.n	8000fc2 <LCD_Delay+0xa>
	}
}
 8000fce:	bf00      	nop
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <LCD_Display_Image>:

void LCD_Display_Image(uint16_t image[LCD_WIDTH*LCD_HEIGHT]) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
	uint32_t n, i, j;
	LCD_Set_Cursor_Position(0, LCD_WIDTH-1, 0, LCD_HEIGHT-1);
 8000fe4:	23ef      	movs	r3, #239	@ 0xef
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f240 113f 	movw	r1, #319	@ 0x13f
 8000fec:	2000      	movs	r0, #0
 8000fee:	f7ff ff59 	bl	8000ea4 <LCD_Set_Cursor_Position>

	LCD_Write_Command(LCD_GRAM);
 8000ff2:	202c      	movs	r0, #44	@ 0x2c
 8000ff4:	f7ff ff12 	bl	8000e1c <LCD_Write_Command>

	HAL_GPIO_WritePin(LCD_WR_PORT, LCD_WR_PIN, GPIO_PIN_SET);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ffe:	481a      	ldr	r0, [pc, #104]	@ (8001068 <LCD_Display_Image+0x8c>)
 8001000:	f002 fcf0 	bl	80039e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001004:	2200      	movs	r2, #0
 8001006:	2104      	movs	r1, #4
 8001008:	4818      	ldr	r0, [pc, #96]	@ (800106c <LCD_Display_Image+0x90>)
 800100a:	f002 fceb 	bl	80039e4 <HAL_GPIO_WritePin>

	for (n = 0; n < LCD_WIDTH * LCD_HEIGHT; n++) {
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
 8001012:	e01b      	b.n	800104c <LCD_Display_Image+0x70>
		i = image[n] >> 8;
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	687a      	ldr	r2, [r7, #4]
 800101a:	4413      	add	r3, r2
 800101c:	881b      	ldrh	r3, [r3, #0]
 800101e:	0a1b      	lsrs	r3, r3, #8
 8001020:	b29b      	uxth	r3, r3
 8001022:	613b      	str	r3, [r7, #16]
		j = image[n] & 0xFF;
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	4413      	add	r3, r2
 800102c:	881b      	ldrh	r3, [r3, #0]
 800102e:	b2db      	uxtb	r3, r3
 8001030:	60fb      	str	r3, [r7, #12]

		LCD_SPI_Send(i);
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	b2db      	uxtb	r3, r3
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff fedc 	bl	8000df4 <LCD_SPI_Send>
		LCD_SPI_Send(j);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff fed7 	bl	8000df4 <LCD_SPI_Send>
	for (n = 0; n < LCD_WIDTH * LCD_HEIGHT; n++) {
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	3301      	adds	r3, #1
 800104a:	617b      	str	r3, [r7, #20]
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8001052:	d3df      	bcc.n	8001014 <LCD_Display_Image+0x38>
	}

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001054:	2201      	movs	r2, #1
 8001056:	2104      	movs	r1, #4
 8001058:	4804      	ldr	r0, [pc, #16]	@ (800106c <LCD_Display_Image+0x90>)
 800105a:	f002 fcc3 	bl	80039e4 <HAL_GPIO_WritePin>
}
 800105e:	bf00      	nop
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40020c00 	.word	0x40020c00
 800106c:	40020800 	.word	0x40020800

08001070 <LCD_Set_Rotation>:




void LCD_Set_Rotation(uint8_t rotation) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]

uint8_t screen_rotation = rotation;
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	73fb      	strb	r3, [r7, #15]

LCD_Write_Command(0x36);
 800107e:	2036      	movs	r0, #54	@ 0x36
 8001080:	f7ff fecc 	bl	8000e1c <LCD_Write_Command>
HAL_Delay(1);
 8001084:	2001      	movs	r0, #1
 8001086:	f000 fb0b 	bl	80016a0 <HAL_Delay>

switch(screen_rotation)
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	2b03      	cmp	r3, #3
 800108e:	d81b      	bhi.n	80010c8 <LCD_Set_Rotation+0x58>
 8001090:	a201      	add	r2, pc, #4	@ (adr r2, 8001098 <LCD_Set_Rotation+0x28>)
 8001092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001096:	bf00      	nop
 8001098:	080010a9 	.word	0x080010a9
 800109c:	080010b1 	.word	0x080010b1
 80010a0:	080010b9 	.word	0x080010b9
 80010a4:	080010c1 	.word	0x080010c1
	{
		case SCREEN_VERTICAL_1:
			LCD_Write_Data(0x40|0x08);
 80010a8:	2048      	movs	r0, #72	@ 0x48
 80010aa:	f7ff fed9 	bl	8000e60 <LCD_Write_Data>
			break;
 80010ae:	e00c      	b.n	80010ca <LCD_Set_Rotation+0x5a>
		case SCREEN_HORIZONTAL_1:
			LCD_Write_Data(0x20|0x08);
 80010b0:	2028      	movs	r0, #40	@ 0x28
 80010b2:	f7ff fed5 	bl	8000e60 <LCD_Write_Data>
			break;
 80010b6:	e008      	b.n	80010ca <LCD_Set_Rotation+0x5a>
		case SCREEN_VERTICAL_2:
			LCD_Write_Data(0x80|0x08);
 80010b8:	2088      	movs	r0, #136	@ 0x88
 80010ba:	f7ff fed1 	bl	8000e60 <LCD_Write_Data>
			break;
 80010be:	e004      	b.n	80010ca <LCD_Set_Rotation+0x5a>
		case SCREEN_HORIZONTAL_2:
			LCD_Write_Data(0x40|0x80|0x20|0x08);
 80010c0:	20e8      	movs	r0, #232	@ 0xe8
 80010c2:	f7ff fecd 	bl	8000e60 <LCD_Write_Data>
			break;
 80010c6:	e000      	b.n	80010ca <LCD_Set_Rotation+0x5a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80010c8:	bf00      	nop
	}
}
 80010ca:	bf00      	nop
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop

080010d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010da:	f000 fa6f 	bl	80015bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010de:	f000 f82b 	bl	8001138 <SystemClock_Config>
  //MX_SPI5_Init();
  //MX_DCMI_Init();
  //MX_I2C1_Init();
  /* USER CODE BEGIN 2 */
  te_CAMERA_ERROR_CODES cam_error;
  LCD_Open();
 80010e2:	f7ff fc67 	bl	80009b4 <LCD_Open>
  cam_error = Camera_Open();
 80010e6:	f7ff fa17 	bl	8000518 <Camera_Open>
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]

  if (cam_error != E_CAMERA_ERR_NONE) while(1);
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <main+0x24>
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <main+0x20>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  if (HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)frame_buffer, IMG_ROWS*IMG_COLUMNS/2) != HAL_OK)
 80010f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001130 <main+0x5c>)
 80010fa:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 80010fe:	2100      	movs	r1, #0
 8001100:	480c      	ldr	r0, [pc, #48]	@ (8001134 <main+0x60>)
 8001102:	f000 fc03 	bl	800190c <HAL_DCMI_Start_DMA>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <main+0x3c>
  {
	  Error_Handler();
 800110c:	f000 f88e 	bl	800122c <Error_Handler>
  }
  LCD_Set_Rotation(SCREEN_HORIZONTAL_2);
 8001110:	2003      	movs	r0, #3
 8001112:	f7ff ffad 	bl	8001070 <LCD_Set_Rotation>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  LCD_Fill_Screen(GREEN);
//	  LCD_Fill_Screen(RED);
	  HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)frame_buffer, IMG_ROWS*IMG_COLUMNS/2);
 8001116:	4a06      	ldr	r2, [pc, #24]	@ (8001130 <main+0x5c>)
 8001118:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 800111c:	2102      	movs	r1, #2
 800111e:	4805      	ldr	r0, [pc, #20]	@ (8001134 <main+0x60>)
 8001120:	f000 fbf4 	bl	800190c <HAL_DCMI_Start_DMA>
	  LCD_Display_Image((uint16_t *) frame_buffer);
 8001124:	4802      	ldr	r0, [pc, #8]	@ (8001130 <main+0x5c>)
 8001126:	f7ff ff59 	bl	8000fdc <LCD_Display_Image>
	  HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)frame_buffer, IMG_ROWS*IMG_COLUMNS/2);
 800112a:	bf00      	nop
 800112c:	e7f3      	b.n	8001116 <main+0x42>
 800112e:	bf00      	nop
 8001130:	20000174 	.word	0x20000174
 8001134:	20000028 	.word	0x20000028

08001138 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b094      	sub	sp, #80	@ 0x50
 800113c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800113e:	f107 0320 	add.w	r3, r7, #32
 8001142:	2230      	movs	r2, #48	@ 0x30
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f004 f980 	bl	800544c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800114c:	f107 030c 	add.w	r3, r7, #12
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800115c:	2300      	movs	r3, #0
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	4b30      	ldr	r3, [pc, #192]	@ (8001224 <SystemClock_Config+0xec>)
 8001162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001164:	4a2f      	ldr	r2, [pc, #188]	@ (8001224 <SystemClock_Config+0xec>)
 8001166:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800116a:	6413      	str	r3, [r2, #64]	@ 0x40
 800116c:	4b2d      	ldr	r3, [pc, #180]	@ (8001224 <SystemClock_Config+0xec>)
 800116e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001170:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001174:	60bb      	str	r3, [r7, #8]
 8001176:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001178:	2300      	movs	r3, #0
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	4b2a      	ldr	r3, [pc, #168]	@ (8001228 <SystemClock_Config+0xf0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a29      	ldr	r2, [pc, #164]	@ (8001228 <SystemClock_Config+0xf0>)
 8001182:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	4b27      	ldr	r3, [pc, #156]	@ (8001228 <SystemClock_Config+0xf0>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001194:	2303      	movs	r3, #3
 8001196:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001198:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800119c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800119e:	2301      	movs	r3, #1
 80011a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011a2:	2310      	movs	r3, #16
 80011a4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a6:	2302      	movs	r3, #2
 80011a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011aa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011b0:	2308      	movs	r3, #8
 80011b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 360;
 80011b4:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80011b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011ba:	2302      	movs	r3, #2
 80011bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011be:	2307      	movs	r3, #7
 80011c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c2:	f107 0320 	add.w	r3, r7, #32
 80011c6:	4618      	mov	r0, r3
 80011c8:	f003 f99e 	bl	8004508 <HAL_RCC_OscConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80011d2:	f000 f82b 	bl	800122c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80011d6:	f003 f947 	bl	8004468 <HAL_PWREx_EnableOverDrive>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80011e0:	f000 f824 	bl	800122c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e4:	230f      	movs	r3, #15
 80011e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e8:	2302      	movs	r3, #2
 80011ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	2105      	movs	r1, #5
 8001202:	4618      	mov	r0, r3
 8001204:	f003 fbf8 	bl	80049f8 <HAL_RCC_ClockConfig>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <SystemClock_Config+0xda>
  {
    Error_Handler();
 800120e:	f000 f80d 	bl	800122c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001212:	2200      	movs	r2, #0
 8001214:	2100      	movs	r1, #0
 8001216:	2000      	movs	r0, #0
 8001218:	f003 fcd4 	bl	8004bc4 <HAL_RCC_MCOConfig>
}
 800121c:	bf00      	nop
 800121e:	3750      	adds	r7, #80	@ 0x50
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40023800 	.word	0x40023800
 8001228:	40007000 	.word	0x40007000

0800122c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001230:	b672      	cpsid	i
}
 8001232:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <Error_Handler+0x8>

08001238 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	4b10      	ldr	r3, [pc, #64]	@ (8001284 <HAL_MspInit+0x4c>)
 8001244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001246:	4a0f      	ldr	r2, [pc, #60]	@ (8001284 <HAL_MspInit+0x4c>)
 8001248:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800124c:	6453      	str	r3, [r2, #68]	@ 0x44
 800124e:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <HAL_MspInit+0x4c>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001252:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	603b      	str	r3, [r7, #0]
 800125e:	4b09      	ldr	r3, [pc, #36]	@ (8001284 <HAL_MspInit+0x4c>)
 8001260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001262:	4a08      	ldr	r2, [pc, #32]	@ (8001284 <HAL_MspInit+0x4c>)
 8001264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001268:	6413      	str	r3, [r2, #64]	@ 0x40
 800126a:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <HAL_MspInit+0x4c>)
 800126c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001272:	603b      	str	r3, [r7, #0]
 8001274:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001276:	2007      	movs	r0, #7
 8001278:	f000 fb06 	bl	8001888 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800127c:	bf00      	nop
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40023800 	.word	0x40023800

08001288 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08c      	sub	sp, #48	@ 0x30
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a3e      	ldr	r2, [pc, #248]	@ (80013a0 <HAL_DCMI_MspInit+0x118>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d176      	bne.n	8001398 <HAL_DCMI_MspInit+0x110>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	61bb      	str	r3, [r7, #24]
 80012ae:	4b3d      	ldr	r3, [pc, #244]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 80012b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012b2:	4a3c      	ldr	r2, [pc, #240]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6353      	str	r3, [r2, #52]	@ 0x34
 80012ba:	4b3a      	ldr	r3, [pc, #232]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 80012bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	61bb      	str	r3, [r7, #24]
 80012c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	4b36      	ldr	r3, [pc, #216]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a35      	ldr	r2, [pc, #212]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 80012d0:	f043 0310 	orr.w	r3, r3, #16
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b33      	ldr	r3, [pc, #204]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0310 	and.w	r3, r3, #16
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	4b2f      	ldr	r3, [pc, #188]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a2e      	ldr	r2, [pc, #184]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b2c      	ldr	r3, [pc, #176]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	4b28      	ldr	r3, [pc, #160]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a27      	ldr	r2, [pc, #156]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b25      	ldr	r3, [pc, #148]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0304 	and.w	r3, r3, #4
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	4a20      	ldr	r2, [pc, #128]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 8001324:	f043 0302 	orr.w	r3, r3, #2
 8001328:	6313      	str	r3, [r2, #48]	@ 0x30
 800132a:	4b1e      	ldr	r3, [pc, #120]	@ (80013a4 <HAL_DCMI_MspInit+0x11c>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	68bb      	ldr	r3, [r7, #8]
//    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
//    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 8001336:	4b1c      	ldr	r3, [pc, #112]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 8001338:	4a1c      	ldr	r2, [pc, #112]	@ (80013ac <HAL_DCMI_MspInit+0x124>)
 800133a:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 800133c:	4b1a      	ldr	r3, [pc, #104]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 800133e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001342:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001344:	4b18      	ldr	r3, [pc, #96]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 800134a:	4b17      	ldr	r3, [pc, #92]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 800134c:	2200      	movs	r2, #0
 800134e:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8001350:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 8001352:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001356:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001358:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 800135a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800135e:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001360:	4b11      	ldr	r3, [pc, #68]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 8001362:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001366:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 8001368:	4b0f      	ldr	r3, [pc, #60]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 800136a:	2200      	movs	r2, #0
 800136c:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 800136e:	4b0e      	ldr	r3, [pc, #56]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 8001370:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001374:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001376:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 8001378:	2200      	movs	r2, #0
 800137a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 800137c:	480a      	ldr	r0, [pc, #40]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 800137e:	f000 fc8d 	bl	8001c9c <HAL_DMA_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <HAL_DCMI_MspInit+0x104>
    {
      Error_Handler();
 8001388:	f7ff ff50 	bl	800122c <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a06      	ldr	r2, [pc, #24]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 8001390:	639a      	str	r2, [r3, #56]	@ 0x38
 8001392:	4a05      	ldr	r2, [pc, #20]	@ (80013a8 <HAL_DCMI_MspInit+0x120>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001398:	bf00      	nop
 800139a:	3730      	adds	r7, #48	@ 0x30
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	50050000 	.word	0x50050000
 80013a4:	40023800 	.word	0x40023800
 80013a8:	20000068 	.word	0x20000068
 80013ac:	40026428 	.word	0x40026428

080013b0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	@ 0x28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a19      	ldr	r2, [pc, #100]	@ (8001434 <HAL_I2C_MspInit+0x84>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d12c      	bne.n	800142c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <HAL_I2C_MspInit+0x88>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013da:	4a17      	ldr	r2, [pc, #92]	@ (8001438 <HAL_I2C_MspInit+0x88>)
 80013dc:	f043 0302 	orr.w	r3, r3, #2
 80013e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e2:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <HAL_I2C_MspInit+0x88>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013f4:	2312      	movs	r3, #18
 80013f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013f8:	2301      	movs	r3, #1
 80013fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fc:	2303      	movs	r3, #3
 80013fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001400:	2304      	movs	r3, #4
 8001402:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	4619      	mov	r1, r3
 800140a:	480c      	ldr	r0, [pc, #48]	@ (800143c <HAL_I2C_MspInit+0x8c>)
 800140c:	f002 f93e 	bl	800368c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <HAL_I2C_MspInit+0x88>)
 8001416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001418:	4a07      	ldr	r2, [pc, #28]	@ (8001438 <HAL_I2C_MspInit+0x88>)
 800141a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800141e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001420:	4b05      	ldr	r3, [pc, #20]	@ (8001438 <HAL_I2C_MspInit+0x88>)
 8001422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001424:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800142c:	bf00      	nop
 800142e:	3728      	adds	r7, #40	@ 0x28
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40005400 	.word	0x40005400
 8001438:	40023800 	.word	0x40023800
 800143c:	40020400 	.word	0x40020400

08001440 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08a      	sub	sp, #40	@ 0x28
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a19      	ldr	r2, [pc, #100]	@ (80014c4 <HAL_SPI_MspInit+0x84>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d12c      	bne.n	80014bc <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
 8001466:	4b18      	ldr	r3, [pc, #96]	@ (80014c8 <HAL_SPI_MspInit+0x88>)
 8001468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146a:	4a17      	ldr	r2, [pc, #92]	@ (80014c8 <HAL_SPI_MspInit+0x88>)
 800146c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001470:	6453      	str	r3, [r2, #68]	@ 0x44
 8001472:	4b15      	ldr	r3, [pc, #84]	@ (80014c8 <HAL_SPI_MspInit+0x88>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001476:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <HAL_SPI_MspInit+0x88>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	4a10      	ldr	r2, [pc, #64]	@ (80014c8 <HAL_SPI_MspInit+0x88>)
 8001488:	f043 0320 	orr.w	r3, r3, #32
 800148c:	6313      	str	r3, [r2, #48]	@ 0x30
 800148e:	4b0e      	ldr	r3, [pc, #56]	@ (80014c8 <HAL_SPI_MspInit+0x88>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	f003 0320 	and.w	r3, r3, #32
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800149a:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800149e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a0:	2302      	movs	r3, #2
 80014a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a8:	2303      	movs	r3, #3
 80014aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80014ac:	2305      	movs	r3, #5
 80014ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	4619      	mov	r1, r3
 80014b6:	4805      	ldr	r0, [pc, #20]	@ (80014cc <HAL_SPI_MspInit+0x8c>)
 80014b8:	f002 f8e8 	bl	800368c <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80014bc:	bf00      	nop
 80014be:	3728      	adds	r7, #40	@ 0x28
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40015000 	.word	0x40015000
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40021400 	.word	0x40021400

080014d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <NMI_Handler+0x4>

080014d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <HardFault_Handler+0x4>

080014e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <MemManage_Handler+0x4>

080014e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <BusFault_Handler+0x4>

080014f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <UsageFault_Handler+0x4>

080014f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001526:	f000 f89b 	bl	8001660 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001534:	4802      	ldr	r0, [pc, #8]	@ (8001540 <DMA2_Stream1_IRQHandler+0x10>)
 8001536:	f000 fcb7 	bl	8001ea8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000068 	.word	0x20000068

08001544 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001548:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <SystemInit+0x20>)
 800154a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800154e:	4a05      	ldr	r2, [pc, #20]	@ (8001564 <SystemInit+0x20>)
 8001550:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001554:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001568:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800156c:	f7ff ffea 	bl	8001544 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001570:	480c      	ldr	r0, [pc, #48]	@ (80015a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001572:	490d      	ldr	r1, [pc, #52]	@ (80015a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001574:	4a0d      	ldr	r2, [pc, #52]	@ (80015ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001578:	e002      	b.n	8001580 <LoopCopyDataInit>

0800157a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800157a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800157c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800157e:	3304      	adds	r3, #4

08001580 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001580:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001582:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001584:	d3f9      	bcc.n	800157a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001586:	4a0a      	ldr	r2, [pc, #40]	@ (80015b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001588:	4c0a      	ldr	r4, [pc, #40]	@ (80015b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800158a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800158c:	e001      	b.n	8001592 <LoopFillZerobss>

0800158e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800158e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001590:	3204      	adds	r2, #4

08001592 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001592:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001594:	d3fb      	bcc.n	800158e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001596:	f003 ff61 	bl	800545c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800159a:	f7ff fd9b 	bl	80010d4 <main>
  bx  lr    
 800159e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80015a0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80015a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80015ac:	080055e0 	.word	0x080055e0
  ldr r2, =_sbss
 80015b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80015b4:	20025978 	.word	0x20025978

080015b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015b8:	e7fe      	b.n	80015b8 <ADC_IRQHandler>
	...

080015bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015c0:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <HAL_Init+0x40>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a0d      	ldr	r2, [pc, #52]	@ (80015fc <HAL_Init+0x40>)
 80015c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015cc:	4b0b      	ldr	r3, [pc, #44]	@ (80015fc <HAL_Init+0x40>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a0a      	ldr	r2, [pc, #40]	@ (80015fc <HAL_Init+0x40>)
 80015d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015d8:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <HAL_Init+0x40>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a07      	ldr	r2, [pc, #28]	@ (80015fc <HAL_Init+0x40>)
 80015de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015e4:	2003      	movs	r0, #3
 80015e6:	f000 f94f 	bl	8001888 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ea:	2000      	movs	r0, #0
 80015ec:	f000 f808 	bl	8001600 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015f0:	f7ff fe22 	bl	8001238 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023c00 	.word	0x40023c00

08001600 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001608:	4b12      	ldr	r3, [pc, #72]	@ (8001654 <HAL_InitTick+0x54>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b12      	ldr	r3, [pc, #72]	@ (8001658 <HAL_InitTick+0x58>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	4619      	mov	r1, r3
 8001612:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001616:	fbb3 f3f1 	udiv	r3, r3, r1
 800161a:	fbb2 f3f3 	udiv	r3, r2, r3
 800161e:	4618      	mov	r0, r3
 8001620:	f000 f967 	bl	80018f2 <HAL_SYSTICK_Config>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e00e      	b.n	800164c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2b0f      	cmp	r3, #15
 8001632:	d80a      	bhi.n	800164a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001634:	2200      	movs	r2, #0
 8001636:	6879      	ldr	r1, [r7, #4]
 8001638:	f04f 30ff 	mov.w	r0, #4294967295
 800163c:	f000 f92f 	bl	800189e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001640:	4a06      	ldr	r2, [pc, #24]	@ (800165c <HAL_InitTick+0x5c>)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001646:	2300      	movs	r3, #0
 8001648:	e000      	b.n	800164c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
}
 800164c:	4618      	mov	r0, r3
 800164e:	3708      	adds	r7, #8
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000000 	.word	0x20000000
 8001658:	20000008 	.word	0x20000008
 800165c:	20000004 	.word	0x20000004

08001660 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001664:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <HAL_IncTick+0x20>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	461a      	mov	r2, r3
 800166a:	4b06      	ldr	r3, [pc, #24]	@ (8001684 <HAL_IncTick+0x24>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4413      	add	r3, r2
 8001670:	4a04      	ldr	r2, [pc, #16]	@ (8001684 <HAL_IncTick+0x24>)
 8001672:	6013      	str	r3, [r2, #0]
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	20000008 	.word	0x20000008
 8001684:	20025974 	.word	0x20025974

08001688 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  return uwTick;
 800168c:	4b03      	ldr	r3, [pc, #12]	@ (800169c <HAL_GetTick+0x14>)
 800168e:	681b      	ldr	r3, [r3, #0]
}
 8001690:	4618      	mov	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20025974 	.word	0x20025974

080016a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016a8:	f7ff ffee 	bl	8001688 <HAL_GetTick>
 80016ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b8:	d005      	beq.n	80016c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ba:	4b0a      	ldr	r3, [pc, #40]	@ (80016e4 <HAL_Delay+0x44>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	4413      	add	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016c6:	bf00      	nop
 80016c8:	f7ff ffde 	bl	8001688 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d8f7      	bhi.n	80016c8 <HAL_Delay+0x28>
  {
  }
}
 80016d8:	bf00      	nop
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000008 	.word	0x20000008

080016e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016f8:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <__NVIC_SetPriorityGrouping+0x44>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001704:	4013      	ands	r3, r2
 8001706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001710:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800171a:	4a04      	ldr	r2, [pc, #16]	@ (800172c <__NVIC_SetPriorityGrouping+0x44>)
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	60d3      	str	r3, [r2, #12]
}
 8001720:	bf00      	nop
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001734:	4b04      	ldr	r3, [pc, #16]	@ (8001748 <__NVIC_GetPriorityGrouping+0x18>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	0a1b      	lsrs	r3, r3, #8
 800173a:	f003 0307 	and.w	r3, r3, #7
}
 800173e:	4618      	mov	r0, r3
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175a:	2b00      	cmp	r3, #0
 800175c:	db0b      	blt.n	8001776 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	f003 021f 	and.w	r2, r3, #31
 8001764:	4907      	ldr	r1, [pc, #28]	@ (8001784 <__NVIC_EnableIRQ+0x38>)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	095b      	lsrs	r3, r3, #5
 800176c:	2001      	movs	r0, #1
 800176e:	fa00 f202 	lsl.w	r2, r0, r2
 8001772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000e100 	.word	0xe000e100

08001788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	6039      	str	r1, [r7, #0]
 8001792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	2b00      	cmp	r3, #0
 800179a:	db0a      	blt.n	80017b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	490c      	ldr	r1, [pc, #48]	@ (80017d4 <__NVIC_SetPriority+0x4c>)
 80017a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a6:	0112      	lsls	r2, r2, #4
 80017a8:	b2d2      	uxtb	r2, r2
 80017aa:	440b      	add	r3, r1
 80017ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b0:	e00a      	b.n	80017c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4908      	ldr	r1, [pc, #32]	@ (80017d8 <__NVIC_SetPriority+0x50>)
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	f003 030f 	and.w	r3, r3, #15
 80017be:	3b04      	subs	r3, #4
 80017c0:	0112      	lsls	r2, r2, #4
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	440b      	add	r3, r1
 80017c6:	761a      	strb	r2, [r3, #24]
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	e000e100 	.word	0xe000e100
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017dc:	b480      	push	{r7}
 80017de:	b089      	sub	sp, #36	@ 0x24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	f1c3 0307 	rsb	r3, r3, #7
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	bf28      	it	cs
 80017fa:	2304      	movcs	r3, #4
 80017fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	3304      	adds	r3, #4
 8001802:	2b06      	cmp	r3, #6
 8001804:	d902      	bls.n	800180c <NVIC_EncodePriority+0x30>
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3b03      	subs	r3, #3
 800180a:	e000      	b.n	800180e <NVIC_EncodePriority+0x32>
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001810:	f04f 32ff 	mov.w	r2, #4294967295
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43da      	mvns	r2, r3
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	401a      	ands	r2, r3
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001824:	f04f 31ff 	mov.w	r1, #4294967295
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	fa01 f303 	lsl.w	r3, r1, r3
 800182e:	43d9      	mvns	r1, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	4313      	orrs	r3, r2
         );
}
 8001836:	4618      	mov	r0, r3
 8001838:	3724      	adds	r7, #36	@ 0x24
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
	...

08001844 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3b01      	subs	r3, #1
 8001850:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001854:	d301      	bcc.n	800185a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001856:	2301      	movs	r3, #1
 8001858:	e00f      	b.n	800187a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800185a:	4a0a      	ldr	r2, [pc, #40]	@ (8001884 <SysTick_Config+0x40>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3b01      	subs	r3, #1
 8001860:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001862:	210f      	movs	r1, #15
 8001864:	f04f 30ff 	mov.w	r0, #4294967295
 8001868:	f7ff ff8e 	bl	8001788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <SysTick_Config+0x40>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001872:	4b04      	ldr	r3, [pc, #16]	@ (8001884 <SysTick_Config+0x40>)
 8001874:	2207      	movs	r2, #7
 8001876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	e000e010 	.word	0xe000e010

08001888 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ff29 	bl	80016e8 <__NVIC_SetPriorityGrouping>
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800189e:	b580      	push	{r7, lr}
 80018a0:	b086      	sub	sp, #24
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	4603      	mov	r3, r0
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018b0:	f7ff ff3e 	bl	8001730 <__NVIC_GetPriorityGrouping>
 80018b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	68b9      	ldr	r1, [r7, #8]
 80018ba:	6978      	ldr	r0, [r7, #20]
 80018bc:	f7ff ff8e 	bl	80017dc <NVIC_EncodePriority>
 80018c0:	4602      	mov	r2, r0
 80018c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c6:	4611      	mov	r1, r2
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff5d 	bl	8001788 <__NVIC_SetPriority>
}
 80018ce:	bf00      	nop
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	4603      	mov	r3, r0
 80018de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff ff31 	bl	800174c <__NVIC_EnableIRQ>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f7ff ffa2 	bl	8001844 <SysTick_Config>
 8001900:	4603      	mov	r3, r0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b088      	sub	sp, #32
 8001910:	af02      	add	r7, sp, #8
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
 8001918:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;

  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 800191a:	2300      	movs	r3, #0
 800191c:	613b      	str	r3, [r7, #16]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001924:	2b01      	cmp	r3, #1
 8001926:	d101      	bne.n	800192c <HAL_DCMI_Start_DMA+0x20>
 8001928:	2302      	movs	r3, #2
 800192a:	e08a      	b.n	8001a42 <HAL_DCMI_Start_DMA+0x136>
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2201      	movs	r2, #1
 8001930:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2202      	movs	r2, #2
 8001938:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800194a:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f022 0202 	bic.w	r2, r2, #2
 800195a:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6819      	ldr	r1, [r3, #0]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	430a      	orrs	r2, r1
 800196a:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001970:	4a36      	ldr	r2, [pc, #216]	@ (8001a4c <HAL_DCMI_Start_DMA+0x140>)
 8001972:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001978:	4a35      	ldr	r2, [pc, #212]	@ (8001a50 <HAL_DCMI_Start_DMA+0x144>)
 800197a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001980:	2200      	movs	r2, #0
 8001982:	651a      	str	r2, [r3, #80]	@ 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	2200      	movs	r2, #0
 8001988:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi->XferTransferNumber = 0U;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2200      	movs	r2, #0
 800198e:	631a      	str	r2, [r3, #48]	@ 0x30

  if(Length <= 0xFFFFU)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001996:	d20c      	bcs.n	80019b2 <HAL_DCMI_Start_DMA+0xa6>
  {
    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	3328      	adds	r3, #40	@ 0x28
 80019a2:	4619      	mov	r1, r3
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	f000 fa26 	bl	8001df8 <HAL_DMA_Start_IT>
 80019ac:	4603      	mov	r3, r0
 80019ae:	75fb      	strb	r3, [r7, #23]
 80019b0:	e03a      	b.n	8001a28 <HAL_DCMI_Start_DMA+0x11c>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019b6:	4a25      	ldr	r2, [pc, #148]	@ (8001a4c <HAL_DCMI_Start_DMA+0x140>)
 80019b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2201      	movs	r2, #1
 80019be:	629a      	str	r2, [r3, #40]	@ 0x28
    hdcmi->XferSize = Length;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdcmi->pBuffPtr = pData;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 80019cc:	e009      	b.n	80019e2 <HAL_DCMI_Start_DMA+0xd6>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d2:	085a      	lsrs	r2, r3, #1
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019dc:	005a      	lsls	r2, r3, #1
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	629a      	str	r2, [r3, #40]	@ 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019ea:	d2f0      	bcs.n	80019ce <HAL_DCMI_Start_DMA+0xc2>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f0:	1e9a      	subs	r2, r3, #2
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	4413      	add	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]

    /* Start DMA multi buffer transfer */
    status = HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	3328      	adds	r3, #40	@ 0x28
 8001a14:	4619      	mov	r1, r3
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	f000 fcac 	bl	800237c <HAL_DMAEx_MultiBufferStart_IT>
 8001a24:	4603      	mov	r3, r0
 8001a26:	75fb      	strb	r3, [r7, #23]
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f042 0201 	orr.w	r2, r2, #1
 8001a36:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Return function status */
  return status;
 8001a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	08001a69 	.word	0x08001a69
 8001a50:	08001b93 	.word	0x08001b93

08001a54 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a70:	2300      	movs	r3, #0
 8001a72:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a78:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d043      	beq.n	8001b0a <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a8e:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d118      	bne.n	8001ace <DCMI_DMAXferCplt+0x66>
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d015      	beq.n	8001ace <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab4:	00da      	lsls	r2, r3, #3
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	4413      	add	r3, r2
 8001aba:	2200      	movs	r2, #0
 8001abc:	4619      	mov	r1, r3
 8001abe:	f001 fda5 	bl	800360c <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac6:	1e5a      	subs	r2, r3, #1
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	629a      	str	r2, [r3, #40]	@ 0x28
 8001acc:	e044      	b.n	8001b58 <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d13c      	bne.n	8001b58 <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001af0:	00da      	lsls	r2, r3, #3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	4413      	add	r3, r2
 8001af6:	2201      	movs	r2, #1
 8001af8:	4619      	mov	r1, r3
 8001afa:	f001 fd87 	bl	800360c <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b02:	1e5a      	subs	r2, r3, #1
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b08:	e026      	b.n	8001b58 <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d006      	beq.n	8001b28 <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	68ba      	ldr	r2, [r7, #8]
 8001b22:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	e017      	b.n	8001b58 <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d10f      	bne.n	8001b58 <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b3c:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b42:	0099      	lsls	r1, r3, #2
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	440a      	add	r2, r1
 8001b4e:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d112      	bne.n	8001b8a <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f042 0201 	orr.w	r2, r2, #1
 8001b72:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d103      	bne.n	8001b8a <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }
}
 8001b8a:	bf00      	nop
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b084      	sub	sp, #16
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b9e:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d003      	beq.n	8001bb2 <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2201      	movs	r2, #1
 8001bae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 8001bb2:	68f8      	ldr	r0, [r7, #12]
 8001bb4:	f7ff ff4e 	bl	8001a54 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 8001bb8:	bf00      	nop
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e05f      	b.n	8001c92 <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d109      	bne.n	8001bf2 <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7ff fb4e 	bl	8001288 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7ff fb4b 	bl	8001288 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	6812      	ldr	r2, [r2, #0]
 8001c04:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001c08:	f023 0308 	bic.w	r3, r3, #8
 8001c0c:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	6819      	ldr	r1, [r3, #0]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8001c22:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	691b      	ldr	r3, [r3, #16]
 8001c28:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8001c2e:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	699b      	ldr	r3, [r3, #24]
 8001c34:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001c3a:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	430a      	orrs	r2, r1
 8001c42:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b10      	cmp	r3, #16
 8001c4a:	d112      	bne.n	8001c72 <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	7f1b      	ldrb	r3, [r3, #28]
 8001c50:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	7f5b      	ldrb	r3, [r3, #29]
 8001c56:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8001c58:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	7f9b      	ldrb	r3, [r3, #30]
 8001c5e:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8001c60:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	7fdb      	ldrb	r3, [r3, #31]
 8001c68:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8001c6e:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8001c70:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68da      	ldr	r2, [r3, #12]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f042 021e 	orr.w	r2, r2, #30
 8001c80:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ca8:	f7ff fcee 	bl	8001688 <HAL_GetTick>
 8001cac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d101      	bne.n	8001cb8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e099      	b.n	8001dec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2202      	movs	r2, #2
 8001cbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 0201 	bic.w	r2, r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cd8:	e00f      	b.n	8001cfa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cda:	f7ff fcd5 	bl	8001688 <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b05      	cmp	r3, #5
 8001ce6:	d908      	bls.n	8001cfa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2220      	movs	r2, #32
 8001cec:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e078      	b.n	8001dec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d1e8      	bne.n	8001cda <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d10:	697a      	ldr	r2, [r7, #20]
 8001d12:	4b38      	ldr	r3, [pc, #224]	@ (8001df4 <HAL_DMA_Init+0x158>)
 8001d14:	4013      	ands	r3, r2
 8001d16:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d26:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a1b      	ldr	r3, [r3, #32]
 8001d44:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d50:	2b04      	cmp	r3, #4
 8001d52:	d107      	bne.n	8001d64 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	695b      	ldr	r3, [r3, #20]
 8001d72:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	f023 0307 	bic.w	r3, r3, #7
 8001d7a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8a:	2b04      	cmp	r3, #4
 8001d8c:	d117      	bne.n	8001dbe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d00e      	beq.n	8001dbe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 fa6f 	bl	8002284 <DMA_CheckFifoParam>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d008      	beq.n	8001dbe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2240      	movs	r2, #64	@ 0x40
 8001db0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2201      	movs	r2, #1
 8001db6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e016      	b.n	8001dec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 fa26 	bl	8002218 <DMA_CalcBaseAndBitshift>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd4:	223f      	movs	r2, #63	@ 0x3f
 8001dd6:	409a      	lsls	r2, r3
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2201      	movs	r2, #1
 8001de6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	f010803f 	.word	0xf010803f

08001df8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
 8001e04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d101      	bne.n	8001e1e <HAL_DMA_Start_IT+0x26>
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	e040      	b.n	8001ea0 <HAL_DMA_Start_IT+0xa8>
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d12f      	bne.n	8001e92 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2202      	movs	r2, #2
 8001e36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	68b9      	ldr	r1, [r7, #8]
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	f000 f9b8 	bl	80021bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e50:	223f      	movs	r2, #63	@ 0x3f
 8001e52:	409a      	lsls	r2, r3
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f042 0216 	orr.w	r2, r2, #22
 8001e66:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d007      	beq.n	8001e80 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f042 0208 	orr.w	r2, r2, #8
 8001e7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f042 0201 	orr.w	r2, r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	e005      	b.n	8001e9e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001eb4:	4b8e      	ldr	r3, [pc, #568]	@ (80020f0 <HAL_DMA_IRQHandler+0x248>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a8e      	ldr	r2, [pc, #568]	@ (80020f4 <HAL_DMA_IRQHandler+0x24c>)
 8001eba:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebe:	0a9b      	lsrs	r3, r3, #10
 8001ec0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed2:	2208      	movs	r2, #8
 8001ed4:	409a      	lsls	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d01a      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d013      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f022 0204 	bic.w	r2, r2, #4
 8001efa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f00:	2208      	movs	r2, #8
 8001f02:	409a      	lsls	r2, r3
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f0c:	f043 0201 	orr.w	r2, r3, #1
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f18:	2201      	movs	r2, #1
 8001f1a:	409a      	lsls	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d012      	beq.n	8001f4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d00b      	beq.n	8001f4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f36:	2201      	movs	r2, #1
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f42:	f043 0202 	orr.w	r2, r3, #2
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f4e:	2204      	movs	r2, #4
 8001f50:	409a      	lsls	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4013      	ands	r3, r2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d012      	beq.n	8001f80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0302 	and.w	r3, r3, #2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d00b      	beq.n	8001f80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f6c:	2204      	movs	r2, #4
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f78:	f043 0204 	orr.w	r2, r3, #4
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f84:	2210      	movs	r2, #16
 8001f86:	409a      	lsls	r2, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d043      	beq.n	8002018 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0308 	and.w	r3, r3, #8
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d03c      	beq.n	8002018 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa2:	2210      	movs	r2, #16
 8001fa4:	409a      	lsls	r2, r3
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d018      	beq.n	8001fea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d108      	bne.n	8001fd8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d024      	beq.n	8002018 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	4798      	blx	r3
 8001fd6:	e01f      	b.n	8002018 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d01b      	beq.n	8002018 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	4798      	blx	r3
 8001fe8:	e016      	b.n	8002018 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d107      	bne.n	8002008 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f022 0208 	bic.w	r2, r2, #8
 8002006:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200c:	2b00      	cmp	r3, #0
 800200e:	d003      	beq.n	8002018 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800201c:	2220      	movs	r2, #32
 800201e:	409a      	lsls	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4013      	ands	r3, r2
 8002024:	2b00      	cmp	r3, #0
 8002026:	f000 808f 	beq.w	8002148 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0310 	and.w	r3, r3, #16
 8002034:	2b00      	cmp	r3, #0
 8002036:	f000 8087 	beq.w	8002148 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800203e:	2220      	movs	r2, #32
 8002040:	409a      	lsls	r2, r3
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b05      	cmp	r3, #5
 8002050:	d136      	bne.n	80020c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 0216 	bic.w	r2, r2, #22
 8002060:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	695a      	ldr	r2, [r3, #20]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002070:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	2b00      	cmp	r3, #0
 8002078:	d103      	bne.n	8002082 <HAL_DMA_IRQHandler+0x1da>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800207e:	2b00      	cmp	r3, #0
 8002080:	d007      	beq.n	8002092 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f022 0208 	bic.w	r2, r2, #8
 8002090:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002096:	223f      	movs	r2, #63	@ 0x3f
 8002098:	409a      	lsls	r2, r3
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2201      	movs	r2, #1
 80020a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d07e      	beq.n	80021b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	4798      	blx	r3
        }
        return;
 80020be:	e079      	b.n	80021b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d01d      	beq.n	800210a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d10d      	bne.n	80020f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d031      	beq.n	8002148 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	4798      	blx	r3
 80020ec:	e02c      	b.n	8002148 <HAL_DMA_IRQHandler+0x2a0>
 80020ee:	bf00      	nop
 80020f0:	20000000 	.word	0x20000000
 80020f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d023      	beq.n	8002148 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	4798      	blx	r3
 8002108:	e01e      	b.n	8002148 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002114:	2b00      	cmp	r3, #0
 8002116:	d10f      	bne.n	8002138 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f022 0210 	bic.w	r2, r2, #16
 8002126:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800213c:	2b00      	cmp	r3, #0
 800213e:	d003      	beq.n	8002148 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800214c:	2b00      	cmp	r3, #0
 800214e:	d032      	beq.n	80021b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002154:	f003 0301 	and.w	r3, r3, #1
 8002158:	2b00      	cmp	r3, #0
 800215a:	d022      	beq.n	80021a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2205      	movs	r2, #5
 8002160:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 0201 	bic.w	r2, r2, #1
 8002172:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	3301      	adds	r3, #1
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	697a      	ldr	r2, [r7, #20]
 800217c:	429a      	cmp	r2, r3
 800217e:	d307      	bcc.n	8002190 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f2      	bne.n	8002174 <HAL_DMA_IRQHandler+0x2cc>
 800218e:	e000      	b.n	8002192 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002190:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2201      	movs	r2, #1
 8002196:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d005      	beq.n	80021b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	4798      	blx	r3
 80021b2:	e000      	b.n	80021b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80021b4:	bf00      	nop
    }
  }
}
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
 80021c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80021d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	2b40      	cmp	r3, #64	@ 0x40
 80021e8:	d108      	bne.n	80021fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68ba      	ldr	r2, [r7, #8]
 80021f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80021fa:	e007      	b.n	800220c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	68ba      	ldr	r2, [r7, #8]
 8002202:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	60da      	str	r2, [r3, #12]
}
 800220c:	bf00      	nop
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	b2db      	uxtb	r3, r3
 8002226:	3b10      	subs	r3, #16
 8002228:	4a14      	ldr	r2, [pc, #80]	@ (800227c <DMA_CalcBaseAndBitshift+0x64>)
 800222a:	fba2 2303 	umull	r2, r3, r2, r3
 800222e:	091b      	lsrs	r3, r3, #4
 8002230:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002232:	4a13      	ldr	r2, [pc, #76]	@ (8002280 <DMA_CalcBaseAndBitshift+0x68>)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4413      	add	r3, r2
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2b03      	cmp	r3, #3
 8002244:	d909      	bls.n	800225a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800224e:	f023 0303 	bic.w	r3, r3, #3
 8002252:	1d1a      	adds	r2, r3, #4
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	659a      	str	r2, [r3, #88]	@ 0x58
 8002258:	e007      	b.n	800226a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002262:	f023 0303 	bic.w	r3, r3, #3
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800226e:	4618      	mov	r0, r3
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	aaaaaaab 	.word	0xaaaaaaab
 8002280:	080055c8 	.word	0x080055c8

08002284 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002294:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	699b      	ldr	r3, [r3, #24]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d11f      	bne.n	80022de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	2b03      	cmp	r3, #3
 80022a2:	d856      	bhi.n	8002352 <DMA_CheckFifoParam+0xce>
 80022a4:	a201      	add	r2, pc, #4	@ (adr r2, 80022ac <DMA_CheckFifoParam+0x28>)
 80022a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022aa:	bf00      	nop
 80022ac:	080022bd 	.word	0x080022bd
 80022b0:	080022cf 	.word	0x080022cf
 80022b4:	080022bd 	.word	0x080022bd
 80022b8:	08002353 	.word	0x08002353
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d046      	beq.n	8002356 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022cc:	e043      	b.n	8002356 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80022d6:	d140      	bne.n	800235a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022dc:	e03d      	b.n	800235a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022e6:	d121      	bne.n	800232c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	2b03      	cmp	r3, #3
 80022ec:	d837      	bhi.n	800235e <DMA_CheckFifoParam+0xda>
 80022ee:	a201      	add	r2, pc, #4	@ (adr r2, 80022f4 <DMA_CheckFifoParam+0x70>)
 80022f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f4:	08002305 	.word	0x08002305
 80022f8:	0800230b 	.word	0x0800230b
 80022fc:	08002305 	.word	0x08002305
 8002300:	0800231d 	.word	0x0800231d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	73fb      	strb	r3, [r7, #15]
      break;
 8002308:	e030      	b.n	800236c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800230e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d025      	beq.n	8002362 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800231a:	e022      	b.n	8002362 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002320:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002324:	d11f      	bne.n	8002366 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800232a:	e01c      	b.n	8002366 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	2b02      	cmp	r3, #2
 8002330:	d903      	bls.n	800233a <DMA_CheckFifoParam+0xb6>
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	2b03      	cmp	r3, #3
 8002336:	d003      	beq.n	8002340 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002338:	e018      	b.n	800236c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	73fb      	strb	r3, [r7, #15]
      break;
 800233e:	e015      	b.n	800236c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002344:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d00e      	beq.n	800236a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	73fb      	strb	r3, [r7, #15]
      break;
 8002350:	e00b      	b.n	800236a <DMA_CheckFifoParam+0xe6>
      break;
 8002352:	bf00      	nop
 8002354:	e00a      	b.n	800236c <DMA_CheckFifoParam+0xe8>
      break;
 8002356:	bf00      	nop
 8002358:	e008      	b.n	800236c <DMA_CheckFifoParam+0xe8>
      break;
 800235a:	bf00      	nop
 800235c:	e006      	b.n	800236c <DMA_CheckFifoParam+0xe8>
      break;
 800235e:	bf00      	nop
 8002360:	e004      	b.n	800236c <DMA_CheckFifoParam+0xe8>
      break;
 8002362:	bf00      	nop
 8002364:	e002      	b.n	800236c <DMA_CheckFifoParam+0xe8>
      break;   
 8002366:	bf00      	nop
 8002368:	e000      	b.n	800236c <DMA_CheckFifoParam+0xe8>
      break;
 800236a:	bf00      	nop
    }
  } 
  
  return status; 
 800236c:	7bfb      	ldrb	r3, [r7, #15]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3714      	adds	r7, #20
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop

0800237c <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
 8002388:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800238a:	2300      	movs	r3, #0
 800238c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b80      	cmp	r3, #128	@ 0x80
 8002394:	d106      	bne.n	80023a4 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800239c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	f001 b911 	b.w	80035c6 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d007      	beq.n	80023bc <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d003      	beq.n	80023bc <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d105      	bne.n	80023c8 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2240      	movs	r2, #64	@ 0x40
 80023c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	f001 b8ff 	b.w	80035c6 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d102      	bne.n	80023d8 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 80023d2:	2302      	movs	r3, #2
 80023d4:	f001 b8f7 	b.w	80035c6 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	f041 80e5 	bne.w	80035b8 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2202      	movs	r2, #2
 80023f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2200      	movs	r2, #0
 80023fa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800240a:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8002414:	6a3b      	ldr	r3, [r7, #32]
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	68b9      	ldr	r1, [r7, #8]
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f001 f910 	bl	8003640 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	461a      	mov	r2, r3
 8002426:	4b8d      	ldr	r3, [pc, #564]	@ (800265c <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8002428:	429a      	cmp	r2, r3
 800242a:	d960      	bls.n	80024ee <HAL_DMAEx_MultiBufferStart_IT+0x172>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a8b      	ldr	r2, [pc, #556]	@ (8002660 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d057      	beq.n	80024e6 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a8a      	ldr	r2, [pc, #552]	@ (8002664 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d050      	beq.n	80024e2 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a88      	ldr	r2, [pc, #544]	@ (8002668 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d049      	beq.n	80024de <HAL_DMAEx_MultiBufferStart_IT+0x162>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a87      	ldr	r2, [pc, #540]	@ (800266c <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d042      	beq.n	80024da <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a85      	ldr	r2, [pc, #532]	@ (8002670 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d03a      	beq.n	80024d4 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a84      	ldr	r2, [pc, #528]	@ (8002674 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d032      	beq.n	80024ce <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a82      	ldr	r2, [pc, #520]	@ (8002678 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d02a      	beq.n	80024c8 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a81      	ldr	r2, [pc, #516]	@ (800267c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d022      	beq.n	80024c2 <HAL_DMAEx_MultiBufferStart_IT+0x146>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a7f      	ldr	r2, [pc, #508]	@ (8002680 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d01a      	beq.n	80024bc <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a7e      	ldr	r2, [pc, #504]	@ (8002684 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d012      	beq.n	80024b6 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a7c      	ldr	r2, [pc, #496]	@ (8002688 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d00a      	beq.n	80024b0 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a7b      	ldr	r2, [pc, #492]	@ (800268c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d102      	bne.n	80024aa <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 80024a4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80024a8:	e01e      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024aa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80024ae:	e01b      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024b0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80024b4:	e018      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024b6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80024ba:	e015      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80024c0:	e012      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024c6:	e00f      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024cc:	e00c      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024d2:	e009      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024d8:	e006      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024da:	2320      	movs	r3, #32
 80024dc:	e004      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024de:	2320      	movs	r3, #32
 80024e0:	e002      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024e2:	2320      	movs	r3, #32
 80024e4:	e000      	b.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80024e6:	2320      	movs	r3, #32
 80024e8:	4a69      	ldr	r2, [pc, #420]	@ (8002690 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80024ea:	60d3      	str	r3, [r2, #12]
 80024ec:	e14f      	b.n	800278e <HAL_DMAEx_MultiBufferStart_IT+0x412>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	461a      	mov	r2, r3
 80024f4:	4b67      	ldr	r3, [pc, #412]	@ (8002694 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d960      	bls.n	80025bc <HAL_DMAEx_MultiBufferStart_IT+0x240>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a58      	ldr	r2, [pc, #352]	@ (8002660 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d057      	beq.n	80025b4 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a56      	ldr	r2, [pc, #344]	@ (8002664 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d050      	beq.n	80025b0 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a55      	ldr	r2, [pc, #340]	@ (8002668 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d049      	beq.n	80025ac <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a53      	ldr	r2, [pc, #332]	@ (800266c <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d042      	beq.n	80025a8 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a52      	ldr	r2, [pc, #328]	@ (8002670 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d03a      	beq.n	80025a2 <HAL_DMAEx_MultiBufferStart_IT+0x226>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a50      	ldr	r2, [pc, #320]	@ (8002674 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d032      	beq.n	800259c <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a4f      	ldr	r2, [pc, #316]	@ (8002678 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d02a      	beq.n	8002596 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a4d      	ldr	r2, [pc, #308]	@ (800267c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d022      	beq.n	8002590 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a4c      	ldr	r2, [pc, #304]	@ (8002680 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d01a      	beq.n	800258a <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a4a      	ldr	r2, [pc, #296]	@ (8002684 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d012      	beq.n	8002584 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a49      	ldr	r2, [pc, #292]	@ (8002688 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d00a      	beq.n	800257e <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a47      	ldr	r2, [pc, #284]	@ (800268c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d102      	bne.n	8002578 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8002572:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002576:	e01e      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002578:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800257c:	e01b      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800257e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002582:	e018      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002584:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002588:	e015      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800258a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800258e:	e012      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002590:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002594:	e00f      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002596:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800259a:	e00c      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800259c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80025a0:	e009      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80025a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80025a6:	e006      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80025a8:	2320      	movs	r3, #32
 80025aa:	e004      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80025ac:	2320      	movs	r3, #32
 80025ae:	e002      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80025b0:	2320      	movs	r3, #32
 80025b2:	e000      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80025b4:	2320      	movs	r3, #32
 80025b6:	4a36      	ldr	r2, [pc, #216]	@ (8002690 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80025b8:	6093      	str	r3, [r2, #8]
 80025ba:	e0e8      	b.n	800278e <HAL_DMAEx_MultiBufferStart_IT+0x412>
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	461a      	mov	r2, r3
 80025c2:	4b35      	ldr	r3, [pc, #212]	@ (8002698 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80025c4:	429a      	cmp	r2, r3
 80025c6:	f240 8082 	bls.w	80026ce <HAL_DMAEx_MultiBufferStart_IT+0x352>
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a24      	ldr	r2, [pc, #144]	@ (8002660 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d078      	beq.n	80026c6 <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a22      	ldr	r2, [pc, #136]	@ (8002664 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d071      	beq.n	80026c2 <HAL_DMAEx_MultiBufferStart_IT+0x346>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a21      	ldr	r2, [pc, #132]	@ (8002668 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d06a      	beq.n	80026be <HAL_DMAEx_MultiBufferStart_IT+0x342>
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a1f      	ldr	r2, [pc, #124]	@ (800266c <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d063      	beq.n	80026ba <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002670 <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d05b      	beq.n	80026b4 <HAL_DMAEx_MultiBufferStart_IT+0x338>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a1c      	ldr	r2, [pc, #112]	@ (8002674 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d053      	beq.n	80026ae <HAL_DMAEx_MultiBufferStart_IT+0x332>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a1b      	ldr	r2, [pc, #108]	@ (8002678 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d04b      	beq.n	80026a8 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a19      	ldr	r2, [pc, #100]	@ (800267c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d043      	beq.n	80026a2 <HAL_DMAEx_MultiBufferStart_IT+0x326>
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a18      	ldr	r2, [pc, #96]	@ (8002680 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d03b      	beq.n	800269c <HAL_DMAEx_MultiBufferStart_IT+0x320>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a16      	ldr	r2, [pc, #88]	@ (8002684 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d012      	beq.n	8002654 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a15      	ldr	r2, [pc, #84]	@ (8002688 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d00a      	beq.n	800264e <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a13      	ldr	r2, [pc, #76]	@ (800268c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d102      	bne.n	8002648 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 8002642:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002646:	e03f      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8002648:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800264c:	e03c      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800264e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002652:	e039      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8002654:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002658:	e036      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800265a:	bf00      	nop
 800265c:	40026458 	.word	0x40026458
 8002660:	40026010 	.word	0x40026010
 8002664:	40026410 	.word	0x40026410
 8002668:	40026070 	.word	0x40026070
 800266c:	40026470 	.word	0x40026470
 8002670:	40026028 	.word	0x40026028
 8002674:	40026428 	.word	0x40026428
 8002678:	40026088 	.word	0x40026088
 800267c:	40026488 	.word	0x40026488
 8002680:	40026040 	.word	0x40026040
 8002684:	40026440 	.word	0x40026440
 8002688:	400260a0 	.word	0x400260a0
 800268c:	400264a0 	.word	0x400264a0
 8002690:	40026400 	.word	0x40026400
 8002694:	400260b8 	.word	0x400260b8
 8002698:	40026058 	.word	0x40026058
 800269c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80026a0:	e012      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80026a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026a6:	e00f      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80026a8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026ac:	e00c      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80026ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026b2:	e009      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80026b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026b8:	e006      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80026ba:	2320      	movs	r3, #32
 80026bc:	e004      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80026be:	2320      	movs	r3, #32
 80026c0:	e002      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80026c2:	2320      	movs	r3, #32
 80026c4:	e000      	b.n	80026c8 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80026c6:	2320      	movs	r3, #32
 80026c8:	4a8c      	ldr	r2, [pc, #560]	@ (80028fc <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 80026ca:	60d3      	str	r3, [r2, #12]
 80026cc:	e05f      	b.n	800278e <HAL_DMAEx_MultiBufferStart_IT+0x412>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a8b      	ldr	r2, [pc, #556]	@ (8002900 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d057      	beq.n	8002788 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a89      	ldr	r2, [pc, #548]	@ (8002904 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d050      	beq.n	8002784 <HAL_DMAEx_MultiBufferStart_IT+0x408>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a88      	ldr	r2, [pc, #544]	@ (8002908 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d049      	beq.n	8002780 <HAL_DMAEx_MultiBufferStart_IT+0x404>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a86      	ldr	r2, [pc, #536]	@ (800290c <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d042      	beq.n	800277c <HAL_DMAEx_MultiBufferStart_IT+0x400>
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a85      	ldr	r2, [pc, #532]	@ (8002910 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d03a      	beq.n	8002776 <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a83      	ldr	r2, [pc, #524]	@ (8002914 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d032      	beq.n	8002770 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a82      	ldr	r2, [pc, #520]	@ (8002918 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d02a      	beq.n	800276a <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a80      	ldr	r2, [pc, #512]	@ (800291c <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d022      	beq.n	8002764 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a7f      	ldr	r2, [pc, #508]	@ (8002920 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d01a      	beq.n	800275e <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a7d      	ldr	r2, [pc, #500]	@ (8002924 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d012      	beq.n	8002758 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a7c      	ldr	r2, [pc, #496]	@ (8002928 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d00a      	beq.n	8002752 <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a7a      	ldr	r2, [pc, #488]	@ (800292c <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d102      	bne.n	800274c <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 8002746:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800274a:	e01e      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800274c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002750:	e01b      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002752:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002756:	e018      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002758:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800275c:	e015      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800275e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002762:	e012      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002764:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002768:	e00f      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800276a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800276e:	e00c      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002770:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002774:	e009      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002776:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800277a:	e006      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800277c:	2320      	movs	r3, #32
 800277e:	e004      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002780:	2320      	movs	r3, #32
 8002782:	e002      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002784:	2320      	movs	r3, #32
 8002786:	e000      	b.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002788:	2320      	movs	r3, #32
 800278a:	4a5c      	ldr	r2, [pc, #368]	@ (80028fc <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 800278c:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	461a      	mov	r2, r3
 8002794:	4b66      	ldr	r3, [pc, #408]	@ (8002930 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8002796:	429a      	cmp	r2, r3
 8002798:	d960      	bls.n	800285c <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a58      	ldr	r2, [pc, #352]	@ (8002900 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d057      	beq.n	8002854 <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a56      	ldr	r2, [pc, #344]	@ (8002904 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d050      	beq.n	8002850 <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a55      	ldr	r2, [pc, #340]	@ (8002908 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d049      	beq.n	800284c <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a53      	ldr	r2, [pc, #332]	@ (800290c <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d042      	beq.n	8002848 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a52      	ldr	r2, [pc, #328]	@ (8002910 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d03a      	beq.n	8002842 <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a50      	ldr	r2, [pc, #320]	@ (8002914 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d032      	beq.n	800283c <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a4f      	ldr	r2, [pc, #316]	@ (8002918 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d02a      	beq.n	8002836 <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a4d      	ldr	r2, [pc, #308]	@ (800291c <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d022      	beq.n	8002830 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002920 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d01a      	beq.n	800282a <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002924 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d012      	beq.n	8002824 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a49      	ldr	r2, [pc, #292]	@ (8002928 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d00a      	beq.n	800281e <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a47      	ldr	r2, [pc, #284]	@ (800292c <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d102      	bne.n	8002818 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 8002812:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002816:	e01e      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002818:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800281c:	e01b      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800281e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002822:	e018      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002824:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002828:	e015      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800282a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800282e:	e012      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002830:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002834:	e00f      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002836:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800283a:	e00c      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800283c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002840:	e009      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002842:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002846:	e006      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002848:	2310      	movs	r3, #16
 800284a:	e004      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800284c:	2310      	movs	r3, #16
 800284e:	e002      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002850:	2310      	movs	r3, #16
 8002852:	e000      	b.n	8002856 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002854:	2310      	movs	r3, #16
 8002856:	4a37      	ldr	r2, [pc, #220]	@ (8002934 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8002858:	60d3      	str	r3, [r2, #12]
 800285a:	e14f      	b.n	8002afc <HAL_DMAEx_MultiBufferStart_IT+0x780>
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	461a      	mov	r2, r3
 8002862:	4b35      	ldr	r3, [pc, #212]	@ (8002938 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8002864:	429a      	cmp	r2, r3
 8002866:	f240 8082 	bls.w	800296e <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a24      	ldr	r2, [pc, #144]	@ (8002900 <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d078      	beq.n	8002966 <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a22      	ldr	r2, [pc, #136]	@ (8002904 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d071      	beq.n	8002962 <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a21      	ldr	r2, [pc, #132]	@ (8002908 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d06a      	beq.n	800295e <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a1f      	ldr	r2, [pc, #124]	@ (800290c <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d063      	beq.n	800295a <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a1e      	ldr	r2, [pc, #120]	@ (8002910 <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d05b      	beq.n	8002954 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002914 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d053      	beq.n	800294e <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002918 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d04b      	beq.n	8002948 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a19      	ldr	r2, [pc, #100]	@ (800291c <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d043      	beq.n	8002942 <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a18      	ldr	r2, [pc, #96]	@ (8002920 <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d03b      	beq.n	800293c <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a16      	ldr	r2, [pc, #88]	@ (8002924 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d012      	beq.n	80028f4 <HAL_DMAEx_MultiBufferStart_IT+0x578>
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a15      	ldr	r2, [pc, #84]	@ (8002928 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d00a      	beq.n	80028ee <HAL_DMAEx_MultiBufferStart_IT+0x572>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a13      	ldr	r2, [pc, #76]	@ (800292c <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d102      	bne.n	80028e8 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 80028e2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80028e6:	e03f      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80028e8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80028ec:	e03c      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80028ee:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80028f2:	e039      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80028f4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80028f8:	e036      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80028fa:	bf00      	nop
 80028fc:	40026000 	.word	0x40026000
 8002900:	40026010 	.word	0x40026010
 8002904:	40026410 	.word	0x40026410
 8002908:	40026070 	.word	0x40026070
 800290c:	40026470 	.word	0x40026470
 8002910:	40026028 	.word	0x40026028
 8002914:	40026428 	.word	0x40026428
 8002918:	40026088 	.word	0x40026088
 800291c:	40026488 	.word	0x40026488
 8002920:	40026040 	.word	0x40026040
 8002924:	40026440 	.word	0x40026440
 8002928:	400260a0 	.word	0x400260a0
 800292c:	400264a0 	.word	0x400264a0
 8002930:	40026458 	.word	0x40026458
 8002934:	40026400 	.word	0x40026400
 8002938:	400260b8 	.word	0x400260b8
 800293c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002940:	e012      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002942:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002946:	e00f      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002948:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800294c:	e00c      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800294e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002952:	e009      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002954:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002958:	e006      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800295a:	2310      	movs	r3, #16
 800295c:	e004      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800295e:	2310      	movs	r3, #16
 8002960:	e002      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002962:	2310      	movs	r3, #16
 8002964:	e000      	b.n	8002968 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002966:	2310      	movs	r3, #16
 8002968:	4a8c      	ldr	r2, [pc, #560]	@ (8002b9c <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 800296a:	6093      	str	r3, [r2, #8]
 800296c:	e0c6      	b.n	8002afc <HAL_DMAEx_MultiBufferStart_IT+0x780>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	461a      	mov	r2, r3
 8002974:	4b8a      	ldr	r3, [pc, #552]	@ (8002ba0 <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 8002976:	429a      	cmp	r2, r3
 8002978:	d960      	bls.n	8002a3c <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a89      	ldr	r2, [pc, #548]	@ (8002ba4 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d057      	beq.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a87      	ldr	r2, [pc, #540]	@ (8002ba8 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d050      	beq.n	8002a30 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a86      	ldr	r2, [pc, #536]	@ (8002bac <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d049      	beq.n	8002a2c <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a84      	ldr	r2, [pc, #528]	@ (8002bb0 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d042      	beq.n	8002a28 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a83      	ldr	r2, [pc, #524]	@ (8002bb4 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d03a      	beq.n	8002a22 <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a81      	ldr	r2, [pc, #516]	@ (8002bb8 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d032      	beq.n	8002a1c <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a80      	ldr	r2, [pc, #512]	@ (8002bbc <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d02a      	beq.n	8002a16 <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a7e      	ldr	r2, [pc, #504]	@ (8002bc0 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d022      	beq.n	8002a10 <HAL_DMAEx_MultiBufferStart_IT+0x694>
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a7d      	ldr	r2, [pc, #500]	@ (8002bc4 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d01a      	beq.n	8002a0a <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a7b      	ldr	r2, [pc, #492]	@ (8002bc8 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d012      	beq.n	8002a04 <HAL_DMAEx_MultiBufferStart_IT+0x688>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a7a      	ldr	r2, [pc, #488]	@ (8002bcc <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d00a      	beq.n	80029fe <HAL_DMAEx_MultiBufferStart_IT+0x682>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a78      	ldr	r2, [pc, #480]	@ (8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d102      	bne.n	80029f8 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 80029f2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80029f6:	e01e      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80029f8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80029fc:	e01b      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 80029fe:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a02:	e018      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a04:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a08:	e015      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a0a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a0e:	e012      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a14:	e00f      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a1a:	e00c      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a20:	e009      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a26:	e006      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a28:	2310      	movs	r3, #16
 8002a2a:	e004      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a2c:	2310      	movs	r3, #16
 8002a2e:	e002      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a30:	2310      	movs	r3, #16
 8002a32:	e000      	b.n	8002a36 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002a34:	2310      	movs	r3, #16
 8002a36:	4a67      	ldr	r2, [pc, #412]	@ (8002bd4 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8002a38:	60d3      	str	r3, [r2, #12]
 8002a3a:	e05f      	b.n	8002afc <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a58      	ldr	r2, [pc, #352]	@ (8002ba4 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d057      	beq.n	8002af6 <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a57      	ldr	r2, [pc, #348]	@ (8002ba8 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d050      	beq.n	8002af2 <HAL_DMAEx_MultiBufferStart_IT+0x776>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a55      	ldr	r2, [pc, #340]	@ (8002bac <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d049      	beq.n	8002aee <HAL_DMAEx_MultiBufferStart_IT+0x772>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a54      	ldr	r2, [pc, #336]	@ (8002bb0 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d042      	beq.n	8002aea <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a52      	ldr	r2, [pc, #328]	@ (8002bb4 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d03a      	beq.n	8002ae4 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a51      	ldr	r2, [pc, #324]	@ (8002bb8 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d032      	beq.n	8002ade <HAL_DMAEx_MultiBufferStart_IT+0x762>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a4f      	ldr	r2, [pc, #316]	@ (8002bbc <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d02a      	beq.n	8002ad8 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a4e      	ldr	r2, [pc, #312]	@ (8002bc0 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d022      	beq.n	8002ad2 <HAL_DMAEx_MultiBufferStart_IT+0x756>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a4c      	ldr	r2, [pc, #304]	@ (8002bc4 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d01a      	beq.n	8002acc <HAL_DMAEx_MultiBufferStart_IT+0x750>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a4b      	ldr	r2, [pc, #300]	@ (8002bc8 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d012      	beq.n	8002ac6 <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a49      	ldr	r2, [pc, #292]	@ (8002bcc <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d00a      	beq.n	8002ac0 <HAL_DMAEx_MultiBufferStart_IT+0x744>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a48      	ldr	r2, [pc, #288]	@ (8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d102      	bne.n	8002aba <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 8002ab4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002ab8:	e01e      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002aba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002abe:	e01b      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002ac0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002ac4:	e018      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002ac6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002aca:	e015      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002acc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002ad0:	e012      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002ad2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ad6:	e00f      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002ad8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002adc:	e00c      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002ade:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ae2:	e009      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002ae4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ae8:	e006      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002aea:	2310      	movs	r3, #16
 8002aec:	e004      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002aee:	2310      	movs	r3, #16
 8002af0:	e002      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002af2:	2310      	movs	r3, #16
 8002af4:	e000      	b.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002af6:	2310      	movs	r3, #16
 8002af8:	4a36      	ldr	r2, [pc, #216]	@ (8002bd4 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8002afa:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	461a      	mov	r2, r3
 8002b02:	4b35      	ldr	r3, [pc, #212]	@ (8002bd8 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8002b04:	429a      	cmp	r2, r3
 8002b06:	f240 8082 	bls.w	8002c0e <HAL_DMAEx_MultiBufferStart_IT+0x892>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a25      	ldr	r2, [pc, #148]	@ (8002ba4 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d078      	beq.n	8002c06 <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a23      	ldr	r2, [pc, #140]	@ (8002ba8 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d071      	beq.n	8002c02 <HAL_DMAEx_MultiBufferStart_IT+0x886>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a22      	ldr	r2, [pc, #136]	@ (8002bac <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d06a      	beq.n	8002bfe <HAL_DMAEx_MultiBufferStart_IT+0x882>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a20      	ldr	r2, [pc, #128]	@ (8002bb0 <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d063      	beq.n	8002bfa <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a1f      	ldr	r2, [pc, #124]	@ (8002bb4 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d05b      	beq.n	8002bf4 <HAL_DMAEx_MultiBufferStart_IT+0x878>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1d      	ldr	r2, [pc, #116]	@ (8002bb8 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d053      	beq.n	8002bee <HAL_DMAEx_MultiBufferStart_IT+0x872>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a1c      	ldr	r2, [pc, #112]	@ (8002bbc <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d04b      	beq.n	8002be8 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a1a      	ldr	r2, [pc, #104]	@ (8002bc0 <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d043      	beq.n	8002be2 <HAL_DMAEx_MultiBufferStart_IT+0x866>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a19      	ldr	r2, [pc, #100]	@ (8002bc4 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d03b      	beq.n	8002bdc <HAL_DMAEx_MultiBufferStart_IT+0x860>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a17      	ldr	r2, [pc, #92]	@ (8002bc8 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d012      	beq.n	8002b94 <HAL_DMAEx_MultiBufferStart_IT+0x818>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a16      	ldr	r2, [pc, #88]	@ (8002bcc <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d00a      	beq.n	8002b8e <HAL_DMAEx_MultiBufferStart_IT+0x812>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a14      	ldr	r2, [pc, #80]	@ (8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d102      	bne.n	8002b88 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 8002b82:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002b86:	e03f      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002b88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b8c:	e03c      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002b8e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002b92:	e039      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002b94:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002b98:	e036      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002b9a:	bf00      	nop
 8002b9c:	40026400 	.word	0x40026400
 8002ba0:	40026058 	.word	0x40026058
 8002ba4:	40026010 	.word	0x40026010
 8002ba8:	40026410 	.word	0x40026410
 8002bac:	40026070 	.word	0x40026070
 8002bb0:	40026470 	.word	0x40026470
 8002bb4:	40026028 	.word	0x40026028
 8002bb8:	40026428 	.word	0x40026428
 8002bbc:	40026088 	.word	0x40026088
 8002bc0:	40026488 	.word	0x40026488
 8002bc4:	40026040 	.word	0x40026040
 8002bc8:	40026440 	.word	0x40026440
 8002bcc:	400260a0 	.word	0x400260a0
 8002bd0:	400264a0 	.word	0x400264a0
 8002bd4:	40026000 	.word	0x40026000
 8002bd8:	40026458 	.word	0x40026458
 8002bdc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002be0:	e012      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002be2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002be6:	e00f      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002be8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bec:	e00c      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002bee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bf2:	e009      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002bf4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bf8:	e006      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002bfa:	2308      	movs	r3, #8
 8002bfc:	e004      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002bfe:	2308      	movs	r3, #8
 8002c00:	e002      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002c02:	2308      	movs	r3, #8
 8002c04:	e000      	b.n	8002c08 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002c06:	2308      	movs	r3, #8
 8002c08:	4a8c      	ldr	r2, [pc, #560]	@ (8002e3c <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8002c0a:	60d3      	str	r3, [r2, #12]
 8002c0c:	e14e      	b.n	8002eac <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	461a      	mov	r2, r3
 8002c14:	4b8a      	ldr	r3, [pc, #552]	@ (8002e40 <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d960      	bls.n	8002cdc <HAL_DMAEx_MultiBufferStart_IT+0x960>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a89      	ldr	r2, [pc, #548]	@ (8002e44 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d057      	beq.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0x958>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a87      	ldr	r2, [pc, #540]	@ (8002e48 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d050      	beq.n	8002cd0 <HAL_DMAEx_MultiBufferStart_IT+0x954>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a86      	ldr	r2, [pc, #536]	@ (8002e4c <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d049      	beq.n	8002ccc <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a84      	ldr	r2, [pc, #528]	@ (8002e50 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d042      	beq.n	8002cc8 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a83      	ldr	r2, [pc, #524]	@ (8002e54 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d03a      	beq.n	8002cc2 <HAL_DMAEx_MultiBufferStart_IT+0x946>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a81      	ldr	r2, [pc, #516]	@ (8002e58 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d032      	beq.n	8002cbc <HAL_DMAEx_MultiBufferStart_IT+0x940>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a80      	ldr	r2, [pc, #512]	@ (8002e5c <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d02a      	beq.n	8002cb6 <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a7e      	ldr	r2, [pc, #504]	@ (8002e60 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d022      	beq.n	8002cb0 <HAL_DMAEx_MultiBufferStart_IT+0x934>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a7d      	ldr	r2, [pc, #500]	@ (8002e64 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d01a      	beq.n	8002caa <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a7b      	ldr	r2, [pc, #492]	@ (8002e68 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d012      	beq.n	8002ca4 <HAL_DMAEx_MultiBufferStart_IT+0x928>
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a7a      	ldr	r2, [pc, #488]	@ (8002e6c <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d00a      	beq.n	8002c9e <HAL_DMAEx_MultiBufferStart_IT+0x922>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a78      	ldr	r2, [pc, #480]	@ (8002e70 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d102      	bne.n	8002c98 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 8002c92:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002c96:	e01e      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002c98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c9c:	e01b      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002c9e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002ca2:	e018      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002ca4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002ca8:	e015      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002caa:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002cae:	e012      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002cb0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cb4:	e00f      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002cb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cba:	e00c      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002cbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cc0:	e009      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002cc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cc6:	e006      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002cc8:	2308      	movs	r3, #8
 8002cca:	e004      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002ccc:	2308      	movs	r3, #8
 8002cce:	e002      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002cd0:	2308      	movs	r3, #8
 8002cd2:	e000      	b.n	8002cd6 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002cd4:	2308      	movs	r3, #8
 8002cd6:	4a59      	ldr	r2, [pc, #356]	@ (8002e3c <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8002cd8:	6093      	str	r3, [r2, #8]
 8002cda:	e0e7      	b.n	8002eac <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	4b64      	ldr	r3, [pc, #400]	@ (8002e74 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d960      	bls.n	8002daa <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a55      	ldr	r2, [pc, #340]	@ (8002e44 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d057      	beq.n	8002da2 <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a54      	ldr	r2, [pc, #336]	@ (8002e48 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d050      	beq.n	8002d9e <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a52      	ldr	r2, [pc, #328]	@ (8002e4c <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d049      	beq.n	8002d9a <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a51      	ldr	r2, [pc, #324]	@ (8002e50 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d042      	beq.n	8002d96 <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a4f      	ldr	r2, [pc, #316]	@ (8002e54 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d03a      	beq.n	8002d90 <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a4e      	ldr	r2, [pc, #312]	@ (8002e58 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d032      	beq.n	8002d8a <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a4c      	ldr	r2, [pc, #304]	@ (8002e5c <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d02a      	beq.n	8002d84 <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a4b      	ldr	r2, [pc, #300]	@ (8002e60 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d022      	beq.n	8002d7e <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a49      	ldr	r2, [pc, #292]	@ (8002e64 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d01a      	beq.n	8002d78 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a48      	ldr	r2, [pc, #288]	@ (8002e68 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d012      	beq.n	8002d72 <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a46      	ldr	r2, [pc, #280]	@ (8002e6c <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d00a      	beq.n	8002d6c <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a45      	ldr	r2, [pc, #276]	@ (8002e70 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d102      	bne.n	8002d66 <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 8002d60:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002d64:	e01e      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d6a:	e01b      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d6c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002d70:	e018      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d72:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002d76:	e015      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d78:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002d7c:	e012      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d82:	e00f      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d88:	e00c      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d8e:	e009      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d94:	e006      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d96:	2308      	movs	r3, #8
 8002d98:	e004      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d9a:	2308      	movs	r3, #8
 8002d9c:	e002      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002d9e:	2308      	movs	r3, #8
 8002da0:	e000      	b.n	8002da4 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002da2:	2308      	movs	r3, #8
 8002da4:	4a34      	ldr	r2, [pc, #208]	@ (8002e78 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8002da6:	60d3      	str	r3, [r2, #12]
 8002da8:	e080      	b.n	8002eac <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a25      	ldr	r2, [pc, #148]	@ (8002e44 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d078      	beq.n	8002ea6 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a23      	ldr	r2, [pc, #140]	@ (8002e48 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d071      	beq.n	8002ea2 <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a22      	ldr	r2, [pc, #136]	@ (8002e4c <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d06a      	beq.n	8002e9e <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a20      	ldr	r2, [pc, #128]	@ (8002e50 <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d063      	beq.n	8002e9a <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002e54 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d05b      	beq.n	8002e94 <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a1d      	ldr	r2, [pc, #116]	@ (8002e58 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d053      	beq.n	8002e8e <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a1c      	ldr	r2, [pc, #112]	@ (8002e5c <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d04b      	beq.n	8002e88 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a1a      	ldr	r2, [pc, #104]	@ (8002e60 <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d043      	beq.n	8002e82 <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a19      	ldr	r2, [pc, #100]	@ (8002e64 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d03b      	beq.n	8002e7c <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a17      	ldr	r2, [pc, #92]	@ (8002e68 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d012      	beq.n	8002e34 <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a16      	ldr	r2, [pc, #88]	@ (8002e6c <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d00a      	beq.n	8002e2e <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a14      	ldr	r2, [pc, #80]	@ (8002e70 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d102      	bne.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 8002e22:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002e26:	e03f      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e2c:	e03c      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e2e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002e32:	e039      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e34:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002e38:	e036      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e3a:	bf00      	nop
 8002e3c:	40026400 	.word	0x40026400
 8002e40:	400260b8 	.word	0x400260b8
 8002e44:	40026010 	.word	0x40026010
 8002e48:	40026410 	.word	0x40026410
 8002e4c:	40026070 	.word	0x40026070
 8002e50:	40026470 	.word	0x40026470
 8002e54:	40026028 	.word	0x40026028
 8002e58:	40026428 	.word	0x40026428
 8002e5c:	40026088 	.word	0x40026088
 8002e60:	40026488 	.word	0x40026488
 8002e64:	40026040 	.word	0x40026040
 8002e68:	40026440 	.word	0x40026440
 8002e6c:	400260a0 	.word	0x400260a0
 8002e70:	400264a0 	.word	0x400264a0
 8002e74:	40026058 	.word	0x40026058
 8002e78:	40026000 	.word	0x40026000
 8002e7c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002e80:	e012      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e86:	e00f      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e8c:	e00c      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e92:	e009      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e98:	e006      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e9a:	2308      	movs	r3, #8
 8002e9c:	e004      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002e9e:	2308      	movs	r3, #8
 8002ea0:	e002      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002ea2:	2308      	movs	r3, #8
 8002ea4:	e000      	b.n	8002ea8 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002ea6:	2308      	movs	r3, #8
 8002ea8:	4a8a      	ldr	r2, [pc, #552]	@ (80030d4 <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 8002eaa:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	4b89      	ldr	r3, [pc, #548]	@ (80030d8 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d960      	bls.n	8002f7a <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a87      	ldr	r2, [pc, #540]	@ (80030dc <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d057      	beq.n	8002f72 <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a86      	ldr	r2, [pc, #536]	@ (80030e0 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d050      	beq.n	8002f6e <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a84      	ldr	r2, [pc, #528]	@ (80030e4 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d049      	beq.n	8002f6a <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a83      	ldr	r2, [pc, #524]	@ (80030e8 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d042      	beq.n	8002f66 <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a81      	ldr	r2, [pc, #516]	@ (80030ec <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d03a      	beq.n	8002f60 <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a80      	ldr	r2, [pc, #512]	@ (80030f0 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d032      	beq.n	8002f5a <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a7e      	ldr	r2, [pc, #504]	@ (80030f4 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d02a      	beq.n	8002f54 <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a7d      	ldr	r2, [pc, #500]	@ (80030f8 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d022      	beq.n	8002f4e <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a7b      	ldr	r2, [pc, #492]	@ (80030fc <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d01a      	beq.n	8002f48 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a7a      	ldr	r2, [pc, #488]	@ (8003100 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d012      	beq.n	8002f42 <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a78      	ldr	r2, [pc, #480]	@ (8003104 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d00a      	beq.n	8002f3c <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a77      	ldr	r2, [pc, #476]	@ (8003108 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d102      	bne.n	8002f36 <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 8002f30:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002f34:	e01e      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f3a:	e01b      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f3c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002f40:	e018      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f42:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002f46:	e015      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f48:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002f4c:	e012      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f52:	e00f      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f58:	e00c      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f5e:	e009      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f64:	e006      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f66:	2304      	movs	r3, #4
 8002f68:	e004      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f6a:	2304      	movs	r3, #4
 8002f6c:	e002      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f6e:	2304      	movs	r3, #4
 8002f70:	e000      	b.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002f72:	2304      	movs	r3, #4
 8002f74:	4a65      	ldr	r2, [pc, #404]	@ (800310c <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8002f76:	60d3      	str	r3, [r2, #12]
 8002f78:	e150      	b.n	800321c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	4b63      	ldr	r3, [pc, #396]	@ (8003110 <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d960      	bls.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a54      	ldr	r2, [pc, #336]	@ (80030dc <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d057      	beq.n	8003040 <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a52      	ldr	r2, [pc, #328]	@ (80030e0 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d050      	beq.n	800303c <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a51      	ldr	r2, [pc, #324]	@ (80030e4 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d049      	beq.n	8003038 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a4f      	ldr	r2, [pc, #316]	@ (80030e8 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d042      	beq.n	8003034 <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a4e      	ldr	r2, [pc, #312]	@ (80030ec <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d03a      	beq.n	800302e <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a4c      	ldr	r2, [pc, #304]	@ (80030f0 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d032      	beq.n	8003028 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a4b      	ldr	r2, [pc, #300]	@ (80030f4 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d02a      	beq.n	8003022 <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a49      	ldr	r2, [pc, #292]	@ (80030f8 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d022      	beq.n	800301c <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a48      	ldr	r2, [pc, #288]	@ (80030fc <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d01a      	beq.n	8003016 <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a46      	ldr	r2, [pc, #280]	@ (8003100 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d012      	beq.n	8003010 <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a45      	ldr	r2, [pc, #276]	@ (8003104 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d00a      	beq.n	800300a <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a43      	ldr	r2, [pc, #268]	@ (8003108 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d102      	bne.n	8003004 <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 8002ffe:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003002:	e01e      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003004:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003008:	e01b      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800300a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800300e:	e018      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003010:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003014:	e015      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003016:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800301a:	e012      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800301c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003020:	e00f      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003022:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003026:	e00c      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003028:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800302c:	e009      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800302e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003032:	e006      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003034:	2304      	movs	r3, #4
 8003036:	e004      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003038:	2304      	movs	r3, #4
 800303a:	e002      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800303c:	2304      	movs	r3, #4
 800303e:	e000      	b.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003040:	2304      	movs	r3, #4
 8003042:	4a32      	ldr	r2, [pc, #200]	@ (800310c <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8003044:	6093      	str	r3, [r2, #8]
 8003046:	e0e9      	b.n	800321c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	4b31      	ldr	r3, [pc, #196]	@ (8003114 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003050:	429a      	cmp	r2, r3
 8003052:	f240 8083 	bls.w	800315c <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a20      	ldr	r2, [pc, #128]	@ (80030dc <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d079      	beq.n	8003154 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a1e      	ldr	r2, [pc, #120]	@ (80030e0 <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d072      	beq.n	8003150 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a1d      	ldr	r2, [pc, #116]	@ (80030e4 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d06b      	beq.n	800314c <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a1b      	ldr	r2, [pc, #108]	@ (80030e8 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d064      	beq.n	8003148 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a1a      	ldr	r2, [pc, #104]	@ (80030ec <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d05c      	beq.n	8003142 <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a18      	ldr	r2, [pc, #96]	@ (80030f0 <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d054      	beq.n	800313c <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a17      	ldr	r2, [pc, #92]	@ (80030f4 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d04c      	beq.n	8003136 <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a15      	ldr	r2, [pc, #84]	@ (80030f8 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d044      	beq.n	8003130 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a14      	ldr	r2, [pc, #80]	@ (80030fc <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d03c      	beq.n	800312a <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a12      	ldr	r2, [pc, #72]	@ (8003100 <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d034      	beq.n	8003124 <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a11      	ldr	r2, [pc, #68]	@ (8003104 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d02c      	beq.n	800311e <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a0f      	ldr	r2, [pc, #60]	@ (8003108 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d124      	bne.n	8003118 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 80030ce:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80030d2:	e040      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 80030d4:	40026000 	.word	0x40026000
 80030d8:	40026458 	.word	0x40026458
 80030dc:	40026010 	.word	0x40026010
 80030e0:	40026410 	.word	0x40026410
 80030e4:	40026070 	.word	0x40026070
 80030e8:	40026470 	.word	0x40026470
 80030ec:	40026028 	.word	0x40026028
 80030f0:	40026428 	.word	0x40026428
 80030f4:	40026088 	.word	0x40026088
 80030f8:	40026488 	.word	0x40026488
 80030fc:	40026040 	.word	0x40026040
 8003100:	40026440 	.word	0x40026440
 8003104:	400260a0 	.word	0x400260a0
 8003108:	400264a0 	.word	0x400264a0
 800310c:	40026400 	.word	0x40026400
 8003110:	400260b8 	.word	0x400260b8
 8003114:	40026058 	.word	0x40026058
 8003118:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800311c:	e01b      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 800311e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003122:	e018      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003124:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003128:	e015      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 800312a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800312e:	e012      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003130:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003134:	e00f      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003136:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800313a:	e00c      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 800313c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003140:	e009      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003142:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003146:	e006      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003148:	2304      	movs	r3, #4
 800314a:	e004      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 800314c:	2304      	movs	r3, #4
 800314e:	e002      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003150:	2304      	movs	r3, #4
 8003152:	e000      	b.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8003154:	2304      	movs	r3, #4
 8003156:	4a8b      	ldr	r2, [pc, #556]	@ (8003384 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8003158:	60d3      	str	r3, [r2, #12]
 800315a:	e05f      	b.n	800321c <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a89      	ldr	r2, [pc, #548]	@ (8003388 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d057      	beq.n	8003216 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a88      	ldr	r2, [pc, #544]	@ (800338c <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d050      	beq.n	8003212 <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a86      	ldr	r2, [pc, #536]	@ (8003390 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d049      	beq.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a85      	ldr	r2, [pc, #532]	@ (8003394 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d042      	beq.n	800320a <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a83      	ldr	r2, [pc, #524]	@ (8003398 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d03a      	beq.n	8003204 <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a82      	ldr	r2, [pc, #520]	@ (800339c <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d032      	beq.n	80031fe <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a80      	ldr	r2, [pc, #512]	@ (80033a0 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d02a      	beq.n	80031f8 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a7f      	ldr	r2, [pc, #508]	@ (80033a4 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d022      	beq.n	80031f2 <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a7d      	ldr	r2, [pc, #500]	@ (80033a8 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d01a      	beq.n	80031ec <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a7c      	ldr	r2, [pc, #496]	@ (80033ac <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d012      	beq.n	80031e6 <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a7a      	ldr	r2, [pc, #488]	@ (80033b0 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d00a      	beq.n	80031e0 <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a79      	ldr	r2, [pc, #484]	@ (80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d102      	bne.n	80031da <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 80031d4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80031d8:	e01e      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80031da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031de:	e01b      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80031e0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80031e4:	e018      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80031e6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80031ea:	e015      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80031ec:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80031f0:	e012      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80031f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031f6:	e00f      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80031f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031fc:	e00c      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 80031fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003202:	e009      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003204:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003208:	e006      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800320a:	2304      	movs	r3, #4
 800320c:	e004      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800320e:	2304      	movs	r3, #4
 8003210:	e002      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003212:	2304      	movs	r3, #4
 8003214:	e000      	b.n	8003218 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003216:	2304      	movs	r3, #4
 8003218:	4a5a      	ldr	r2, [pc, #360]	@ (8003384 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 800321a:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	461a      	mov	r2, r3
 8003222:	4b65      	ldr	r3, [pc, #404]	@ (80033b8 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003224:	429a      	cmp	r2, r3
 8003226:	d95c      	bls.n	80032e2 <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a56      	ldr	r2, [pc, #344]	@ (8003388 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d053      	beq.n	80032da <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a55      	ldr	r2, [pc, #340]	@ (800338c <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d04c      	beq.n	80032d6 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a53      	ldr	r2, [pc, #332]	@ (8003390 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d045      	beq.n	80032d2 <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a52      	ldr	r2, [pc, #328]	@ (8003394 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d03e      	beq.n	80032ce <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a50      	ldr	r2, [pc, #320]	@ (8003398 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d037      	beq.n	80032ca <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a4f      	ldr	r2, [pc, #316]	@ (800339c <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d030      	beq.n	80032c6 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a4d      	ldr	r2, [pc, #308]	@ (80033a0 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d029      	beq.n	80032c2 <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a4c      	ldr	r2, [pc, #304]	@ (80033a4 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d022      	beq.n	80032be <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a4a      	ldr	r2, [pc, #296]	@ (80033a8 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d01a      	beq.n	80032b8 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a49      	ldr	r2, [pc, #292]	@ (80033ac <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d012      	beq.n	80032b2 <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a47      	ldr	r2, [pc, #284]	@ (80033b0 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d00a      	beq.n	80032ac <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a46      	ldr	r2, [pc, #280]	@ (80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d102      	bne.n	80032a6 <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 80032a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80032a4:	e01a      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80032aa:	e017      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80032b0:	e014      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80032b6:	e011      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80032bc:	e00e      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032be:	2340      	movs	r3, #64	@ 0x40
 80032c0:	e00c      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032c2:	2340      	movs	r3, #64	@ 0x40
 80032c4:	e00a      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032c6:	2340      	movs	r3, #64	@ 0x40
 80032c8:	e008      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032ca:	2340      	movs	r3, #64	@ 0x40
 80032cc:	e006      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e004      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032d2:	2301      	movs	r3, #1
 80032d4:	e002      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032d6:	2301      	movs	r3, #1
 80032d8:	e000      	b.n	80032dc <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80032da:	2301      	movs	r3, #1
 80032dc:	4a37      	ldr	r2, [pc, #220]	@ (80033bc <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 80032de:	60d3      	str	r3, [r2, #12]
 80032e0:	e141      	b.n	8003566 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	4b35      	ldr	r3, [pc, #212]	@ (80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d97c      	bls.n	80033e8 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a25      	ldr	r2, [pc, #148]	@ (8003388 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d073      	beq.n	80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a23      	ldr	r2, [pc, #140]	@ (800338c <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d06c      	beq.n	80033dc <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a22      	ldr	r2, [pc, #136]	@ (8003390 <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d065      	beq.n	80033d8 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a20      	ldr	r2, [pc, #128]	@ (8003394 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d05e      	beq.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a1f      	ldr	r2, [pc, #124]	@ (8003398 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d057      	beq.n	80033d0 <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a1d      	ldr	r2, [pc, #116]	@ (800339c <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d050      	beq.n	80033cc <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a1c      	ldr	r2, [pc, #112]	@ (80033a0 <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d049      	beq.n	80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a1a      	ldr	r2, [pc, #104]	@ (80033a4 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d042      	beq.n	80033c4 <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a19      	ldr	r2, [pc, #100]	@ (80033a8 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d01a      	beq.n	800337e <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a17      	ldr	r2, [pc, #92]	@ (80033ac <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d012      	beq.n	8003378 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a16      	ldr	r2, [pc, #88]	@ (80033b0 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d00a      	beq.n	8003372 <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a14      	ldr	r2, [pc, #80]	@ (80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d102      	bne.n	800336c <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 8003366:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800336a:	e03a      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800336c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003370:	e037      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003372:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003376:	e034      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003378:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800337c:	e031      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800337e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003382:	e02e      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003384:	40026000 	.word	0x40026000
 8003388:	40026010 	.word	0x40026010
 800338c:	40026410 	.word	0x40026410
 8003390:	40026070 	.word	0x40026070
 8003394:	40026470 	.word	0x40026470
 8003398:	40026028 	.word	0x40026028
 800339c:	40026428 	.word	0x40026428
 80033a0:	40026088 	.word	0x40026088
 80033a4:	40026488 	.word	0x40026488
 80033a8:	40026040 	.word	0x40026040
 80033ac:	40026440 	.word	0x40026440
 80033b0:	400260a0 	.word	0x400260a0
 80033b4:	400264a0 	.word	0x400264a0
 80033b8:	40026458 	.word	0x40026458
 80033bc:	40026400 	.word	0x40026400
 80033c0:	400260b8 	.word	0x400260b8
 80033c4:	2340      	movs	r3, #64	@ 0x40
 80033c6:	e00c      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80033c8:	2340      	movs	r3, #64	@ 0x40
 80033ca:	e00a      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80033cc:	2340      	movs	r3, #64	@ 0x40
 80033ce:	e008      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80033d0:	2340      	movs	r3, #64	@ 0x40
 80033d2:	e006      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80033d4:	2301      	movs	r3, #1
 80033d6:	e004      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80033d8:	2301      	movs	r3, #1
 80033da:	e002      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80033dc:	2301      	movs	r3, #1
 80033de:	e000      	b.n	80033e2 <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80033e0:	2301      	movs	r3, #1
 80033e2:	4a7b      	ldr	r2, [pc, #492]	@ (80035d0 <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 80033e4:	6093      	str	r3, [r2, #8]
 80033e6:	e0be      	b.n	8003566 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	461a      	mov	r2, r3
 80033ee:	4b79      	ldr	r3, [pc, #484]	@ (80035d4 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d95c      	bls.n	80034ae <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a77      	ldr	r2, [pc, #476]	@ (80035d8 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d053      	beq.n	80034a6 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a76      	ldr	r2, [pc, #472]	@ (80035dc <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d04c      	beq.n	80034a2 <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a74      	ldr	r2, [pc, #464]	@ (80035e0 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d045      	beq.n	800349e <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a73      	ldr	r2, [pc, #460]	@ (80035e4 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d03e      	beq.n	800349a <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a71      	ldr	r2, [pc, #452]	@ (80035e8 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d037      	beq.n	8003496 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a70      	ldr	r2, [pc, #448]	@ (80035ec <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d030      	beq.n	8003492 <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a6e      	ldr	r2, [pc, #440]	@ (80035f0 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d029      	beq.n	800348e <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a6d      	ldr	r2, [pc, #436]	@ (80035f4 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d022      	beq.n	800348a <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a6b      	ldr	r2, [pc, #428]	@ (80035f8 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d01a      	beq.n	8003484 <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a6a      	ldr	r2, [pc, #424]	@ (80035fc <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d012      	beq.n	800347e <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a68      	ldr	r2, [pc, #416]	@ (8003600 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d00a      	beq.n	8003478 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a67      	ldr	r2, [pc, #412]	@ (8003604 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d102      	bne.n	8003472 <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 800346c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003470:	e01a      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003472:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003476:	e017      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003478:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800347c:	e014      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800347e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003482:	e011      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003484:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003488:	e00e      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800348a:	2340      	movs	r3, #64	@ 0x40
 800348c:	e00c      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800348e:	2340      	movs	r3, #64	@ 0x40
 8003490:	e00a      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003492:	2340      	movs	r3, #64	@ 0x40
 8003494:	e008      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8003496:	2340      	movs	r3, #64	@ 0x40
 8003498:	e006      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800349a:	2301      	movs	r3, #1
 800349c:	e004      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800349e:	2301      	movs	r3, #1
 80034a0:	e002      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80034a2:	2301      	movs	r3, #1
 80034a4:	e000      	b.n	80034a8 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80034a6:	2301      	movs	r3, #1
 80034a8:	4a57      	ldr	r2, [pc, #348]	@ (8003608 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80034aa:	60d3      	str	r3, [r2, #12]
 80034ac:	e05b      	b.n	8003566 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a49      	ldr	r2, [pc, #292]	@ (80035d8 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d053      	beq.n	8003560 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a47      	ldr	r2, [pc, #284]	@ (80035dc <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d04c      	beq.n	800355c <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a46      	ldr	r2, [pc, #280]	@ (80035e0 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d045      	beq.n	8003558 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a44      	ldr	r2, [pc, #272]	@ (80035e4 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d03e      	beq.n	8003554 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a43      	ldr	r2, [pc, #268]	@ (80035e8 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d037      	beq.n	8003550 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a41      	ldr	r2, [pc, #260]	@ (80035ec <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d030      	beq.n	800354c <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a40      	ldr	r2, [pc, #256]	@ (80035f0 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d029      	beq.n	8003548 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a3e      	ldr	r2, [pc, #248]	@ (80035f4 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d022      	beq.n	8003544 <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a3d      	ldr	r2, [pc, #244]	@ (80035f8 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d01a      	beq.n	800353e <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a3b      	ldr	r2, [pc, #236]	@ (80035fc <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d012      	beq.n	8003538 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a3a      	ldr	r2, [pc, #232]	@ (8003600 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d00a      	beq.n	8003532 <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a38      	ldr	r2, [pc, #224]	@ (8003604 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d102      	bne.n	800352c <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 8003526:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800352a:	e01a      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800352c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003530:	e017      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003532:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003536:	e014      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003538:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800353c:	e011      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800353e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003542:	e00e      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003544:	2340      	movs	r3, #64	@ 0x40
 8003546:	e00c      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003548:	2340      	movs	r3, #64	@ 0x40
 800354a:	e00a      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800354c:	2340      	movs	r3, #64	@ 0x40
 800354e:	e008      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003550:	2340      	movs	r3, #64	@ 0x40
 8003552:	e006      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003554:	2301      	movs	r3, #1
 8003556:	e004      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003558:	2301      	movs	r3, #1
 800355a:	e002      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800355c:	2301      	movs	r3, #1
 800355e:	e000      	b.n	8003562 <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003560:	2301      	movs	r3, #1
 8003562:	4a29      	ldr	r2, [pc, #164]	@ (8003608 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8003564:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f042 0216 	orr.w	r2, r2, #22
 8003574:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	695a      	ldr	r2, [r3, #20]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003584:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358a:	2b00      	cmp	r3, #0
 800358c:	d103      	bne.n	8003596 <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003592:	2b00      	cmp	r3, #0
 8003594:	d007      	beq.n	80035a6 <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f042 0208 	orr.w	r2, r2, #8
 80035a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f042 0201 	orr.w	r2, r2, #1
 80035b4:	601a      	str	r2, [r3, #0]
 80035b6:	e005      	b.n	80035c4 <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80035c0:	2302      	movs	r3, #2
 80035c2:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 80035c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3718      	adds	r7, #24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	40026400 	.word	0x40026400
 80035d4:	40026058 	.word	0x40026058
 80035d8:	40026010 	.word	0x40026010
 80035dc:	40026410 	.word	0x40026410
 80035e0:	40026070 	.word	0x40026070
 80035e4:	40026470 	.word	0x40026470
 80035e8:	40026028 	.word	0x40026028
 80035ec:	40026428 	.word	0x40026428
 80035f0:	40026088 	.word	0x40026088
 80035f4:	40026488 	.word	0x40026488
 80035f8:	40026040 	.word	0x40026040
 80035fc:	40026440 	.word	0x40026440
 8003600:	400260a0 	.word	0x400260a0
 8003604:	400264a0 	.word	0x400264a0
 8003608:	40026000 	.word	0x40026000

0800360c <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	4613      	mov	r3, r2
 8003618:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 800361a:	79fb      	ldrb	r3, [r7, #7]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d104      	bne.n	800362a <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68ba      	ldr	r2, [r7, #8]
 8003626:	60da      	str	r2, [r3, #12]
 8003628:	e003      	b.n	8003632 <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
 800364c:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	683a      	ldr	r2, [r7, #0]
 8003654:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	2b40      	cmp	r3, #64	@ 0x40
 800365c:	d108      	bne.n	8003670 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68ba      	ldr	r2, [r7, #8]
 800366c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800366e:	e007      	b.n	8003680 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	68ba      	ldr	r2, [r7, #8]
 8003676:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	60da      	str	r2, [r3, #12]
}
 8003680:	bf00      	nop
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800368c:	b480      	push	{r7}
 800368e:	b089      	sub	sp, #36	@ 0x24
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800369a:	2300      	movs	r3, #0
 800369c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800369e:	2300      	movs	r3, #0
 80036a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036a2:	2300      	movs	r3, #0
 80036a4:	61fb      	str	r3, [r7, #28]
 80036a6:	e177      	b.n	8003998 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036a8:	2201      	movs	r2, #1
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	4013      	ands	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	f040 8166 	bne.w	8003992 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 0303 	and.w	r3, r3, #3
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d005      	beq.n	80036de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d130      	bne.n	8003740 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	2203      	movs	r2, #3
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43db      	mvns	r3, r3
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4013      	ands	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003714:	2201      	movs	r2, #1
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	43db      	mvns	r3, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4013      	ands	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	091b      	lsrs	r3, r3, #4
 800372a:	f003 0201 	and.w	r2, r3, #1
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4313      	orrs	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f003 0303 	and.w	r3, r3, #3
 8003748:	2b03      	cmp	r3, #3
 800374a:	d017      	beq.n	800377c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	2203      	movs	r2, #3
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	43db      	mvns	r3, r3
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	4013      	ands	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	689a      	ldr	r2, [r3, #8]
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4313      	orrs	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f003 0303 	and.w	r3, r3, #3
 8003784:	2b02      	cmp	r3, #2
 8003786:	d123      	bne.n	80037d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	08da      	lsrs	r2, r3, #3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3208      	adds	r2, #8
 8003790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003794:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	220f      	movs	r2, #15
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	43db      	mvns	r3, r3
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	4013      	ands	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	691a      	ldr	r2, [r3, #16]
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	4313      	orrs	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	08da      	lsrs	r2, r3, #3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	3208      	adds	r2, #8
 80037ca:	69b9      	ldr	r1, [r7, #24]
 80037cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	2203      	movs	r2, #3
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	43db      	mvns	r3, r3
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	4013      	ands	r3, r2
 80037e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f003 0203 	and.w	r2, r3, #3
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 80c0 	beq.w	8003992 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003812:	2300      	movs	r3, #0
 8003814:	60fb      	str	r3, [r7, #12]
 8003816:	4b66      	ldr	r3, [pc, #408]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 8003818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381a:	4a65      	ldr	r2, [pc, #404]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 800381c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003820:	6453      	str	r3, [r2, #68]	@ 0x44
 8003822:	4b63      	ldr	r3, [pc, #396]	@ (80039b0 <HAL_GPIO_Init+0x324>)
 8003824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800382a:	60fb      	str	r3, [r7, #12]
 800382c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800382e:	4a61      	ldr	r2, [pc, #388]	@ (80039b4 <HAL_GPIO_Init+0x328>)
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	089b      	lsrs	r3, r3, #2
 8003834:	3302      	adds	r3, #2
 8003836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800383a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	220f      	movs	r2, #15
 8003846:	fa02 f303 	lsl.w	r3, r2, r3
 800384a:	43db      	mvns	r3, r3
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	4013      	ands	r3, r2
 8003850:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a58      	ldr	r2, [pc, #352]	@ (80039b8 <HAL_GPIO_Init+0x32c>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d037      	beq.n	80038ca <HAL_GPIO_Init+0x23e>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a57      	ldr	r2, [pc, #348]	@ (80039bc <HAL_GPIO_Init+0x330>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d031      	beq.n	80038c6 <HAL_GPIO_Init+0x23a>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a56      	ldr	r2, [pc, #344]	@ (80039c0 <HAL_GPIO_Init+0x334>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d02b      	beq.n	80038c2 <HAL_GPIO_Init+0x236>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a55      	ldr	r2, [pc, #340]	@ (80039c4 <HAL_GPIO_Init+0x338>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d025      	beq.n	80038be <HAL_GPIO_Init+0x232>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a54      	ldr	r2, [pc, #336]	@ (80039c8 <HAL_GPIO_Init+0x33c>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d01f      	beq.n	80038ba <HAL_GPIO_Init+0x22e>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a53      	ldr	r2, [pc, #332]	@ (80039cc <HAL_GPIO_Init+0x340>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d019      	beq.n	80038b6 <HAL_GPIO_Init+0x22a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a52      	ldr	r2, [pc, #328]	@ (80039d0 <HAL_GPIO_Init+0x344>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d013      	beq.n	80038b2 <HAL_GPIO_Init+0x226>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a51      	ldr	r2, [pc, #324]	@ (80039d4 <HAL_GPIO_Init+0x348>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d00d      	beq.n	80038ae <HAL_GPIO_Init+0x222>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a50      	ldr	r2, [pc, #320]	@ (80039d8 <HAL_GPIO_Init+0x34c>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d007      	beq.n	80038aa <HAL_GPIO_Init+0x21e>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a4f      	ldr	r2, [pc, #316]	@ (80039dc <HAL_GPIO_Init+0x350>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d101      	bne.n	80038a6 <HAL_GPIO_Init+0x21a>
 80038a2:	2309      	movs	r3, #9
 80038a4:	e012      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038a6:	230a      	movs	r3, #10
 80038a8:	e010      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038aa:	2308      	movs	r3, #8
 80038ac:	e00e      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038ae:	2307      	movs	r3, #7
 80038b0:	e00c      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038b2:	2306      	movs	r3, #6
 80038b4:	e00a      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038b6:	2305      	movs	r3, #5
 80038b8:	e008      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038ba:	2304      	movs	r3, #4
 80038bc:	e006      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038be:	2303      	movs	r3, #3
 80038c0:	e004      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038c2:	2302      	movs	r3, #2
 80038c4:	e002      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <HAL_GPIO_Init+0x240>
 80038ca:	2300      	movs	r3, #0
 80038cc:	69fa      	ldr	r2, [r7, #28]
 80038ce:	f002 0203 	and.w	r2, r2, #3
 80038d2:	0092      	lsls	r2, r2, #2
 80038d4:	4093      	lsls	r3, r2
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4313      	orrs	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038dc:	4935      	ldr	r1, [pc, #212]	@ (80039b4 <HAL_GPIO_Init+0x328>)
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	089b      	lsrs	r3, r3, #2
 80038e2:	3302      	adds	r3, #2
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038ea:	4b3d      	ldr	r3, [pc, #244]	@ (80039e0 <HAL_GPIO_Init+0x354>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	43db      	mvns	r3, r3
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	4013      	ands	r3, r2
 80038f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d003      	beq.n	800390e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	4313      	orrs	r3, r2
 800390c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800390e:	4a34      	ldr	r2, [pc, #208]	@ (80039e0 <HAL_GPIO_Init+0x354>)
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003914:	4b32      	ldr	r3, [pc, #200]	@ (80039e0 <HAL_GPIO_Init+0x354>)
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	43db      	mvns	r3, r3
 800391e:	69ba      	ldr	r2, [r7, #24]
 8003920:	4013      	ands	r3, r2
 8003922:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	4313      	orrs	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003938:	4a29      	ldr	r2, [pc, #164]	@ (80039e0 <HAL_GPIO_Init+0x354>)
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800393e:	4b28      	ldr	r3, [pc, #160]	@ (80039e0 <HAL_GPIO_Init+0x354>)
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	43db      	mvns	r3, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4013      	ands	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d003      	beq.n	8003962 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	4313      	orrs	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003962:	4a1f      	ldr	r2, [pc, #124]	@ (80039e0 <HAL_GPIO_Init+0x354>)
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003968:	4b1d      	ldr	r3, [pc, #116]	@ (80039e0 <HAL_GPIO_Init+0x354>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	43db      	mvns	r3, r3
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	4013      	ands	r3, r2
 8003976:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d003      	beq.n	800398c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	4313      	orrs	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800398c:	4a14      	ldr	r2, [pc, #80]	@ (80039e0 <HAL_GPIO_Init+0x354>)
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	3301      	adds	r3, #1
 8003996:	61fb      	str	r3, [r7, #28]
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	2b0f      	cmp	r3, #15
 800399c:	f67f ae84 	bls.w	80036a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039a0:	bf00      	nop
 80039a2:	bf00      	nop
 80039a4:	3724      	adds	r7, #36	@ 0x24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40023800 	.word	0x40023800
 80039b4:	40013800 	.word	0x40013800
 80039b8:	40020000 	.word	0x40020000
 80039bc:	40020400 	.word	0x40020400
 80039c0:	40020800 	.word	0x40020800
 80039c4:	40020c00 	.word	0x40020c00
 80039c8:	40021000 	.word	0x40021000
 80039cc:	40021400 	.word	0x40021400
 80039d0:	40021800 	.word	0x40021800
 80039d4:	40021c00 	.word	0x40021c00
 80039d8:	40022000 	.word	0x40022000
 80039dc:	40022400 	.word	0x40022400
 80039e0:	40013c00 	.word	0x40013c00

080039e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	460b      	mov	r3, r1
 80039ee:	807b      	strh	r3, [r7, #2]
 80039f0:	4613      	mov	r3, r2
 80039f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039f4:	787b      	ldrb	r3, [r7, #1]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039fa:	887a      	ldrh	r2, [r7, #2]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a00:	e003      	b.n	8003a0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a02:	887b      	ldrh	r3, [r7, #2]
 8003a04:	041a      	lsls	r2, r3, #16
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	619a      	str	r2, [r3, #24]
}
 8003a0a:	bf00      	nop
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
	...

08003a18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e12b      	b.n	8003c82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d106      	bne.n	8003a44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7fd fcb6 	bl	80013b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2224      	movs	r2, #36	@ 0x24
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 0201 	bic.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003a7c:	f001 fa28 	bl	8004ed0 <HAL_RCC_GetPCLK1Freq>
 8003a80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	4a81      	ldr	r2, [pc, #516]	@ (8003c8c <HAL_I2C_Init+0x274>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d807      	bhi.n	8003a9c <HAL_I2C_Init+0x84>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	4a80      	ldr	r2, [pc, #512]	@ (8003c90 <HAL_I2C_Init+0x278>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	bf94      	ite	ls
 8003a94:	2301      	movls	r3, #1
 8003a96:	2300      	movhi	r3, #0
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	e006      	b.n	8003aaa <HAL_I2C_Init+0x92>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4a7d      	ldr	r2, [pc, #500]	@ (8003c94 <HAL_I2C_Init+0x27c>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	bf94      	ite	ls
 8003aa4:	2301      	movls	r3, #1
 8003aa6:	2300      	movhi	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e0e7      	b.n	8003c82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	4a78      	ldr	r2, [pc, #480]	@ (8003c98 <HAL_I2C_Init+0x280>)
 8003ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aba:	0c9b      	lsrs	r3, r3, #18
 8003abc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68ba      	ldr	r2, [r7, #8]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	6a1b      	ldr	r3, [r3, #32]
 8003ad8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	4a6a      	ldr	r2, [pc, #424]	@ (8003c8c <HAL_I2C_Init+0x274>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d802      	bhi.n	8003aec <HAL_I2C_Init+0xd4>
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	e009      	b.n	8003b00 <HAL_I2C_Init+0xe8>
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003af2:	fb02 f303 	mul.w	r3, r2, r3
 8003af6:	4a69      	ldr	r2, [pc, #420]	@ (8003c9c <HAL_I2C_Init+0x284>)
 8003af8:	fba2 2303 	umull	r2, r3, r2, r3
 8003afc:	099b      	lsrs	r3, r3, #6
 8003afe:	3301      	adds	r3, #1
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	6812      	ldr	r2, [r2, #0]
 8003b04:	430b      	orrs	r3, r1
 8003b06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	69db      	ldr	r3, [r3, #28]
 8003b0e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003b12:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	495c      	ldr	r1, [pc, #368]	@ (8003c8c <HAL_I2C_Init+0x274>)
 8003b1c:	428b      	cmp	r3, r1
 8003b1e:	d819      	bhi.n	8003b54 <HAL_I2C_Init+0x13c>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	1e59      	subs	r1, r3, #1
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b2e:	1c59      	adds	r1, r3, #1
 8003b30:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003b34:	400b      	ands	r3, r1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00a      	beq.n	8003b50 <HAL_I2C_Init+0x138>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	1e59      	subs	r1, r3, #1
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b48:	3301      	adds	r3, #1
 8003b4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b4e:	e051      	b.n	8003bf4 <HAL_I2C_Init+0x1dc>
 8003b50:	2304      	movs	r3, #4
 8003b52:	e04f      	b.n	8003bf4 <HAL_I2C_Init+0x1dc>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d111      	bne.n	8003b80 <HAL_I2C_Init+0x168>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	1e58      	subs	r0, r3, #1
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6859      	ldr	r1, [r3, #4]
 8003b64:	460b      	mov	r3, r1
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	440b      	add	r3, r1
 8003b6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b6e:	3301      	adds	r3, #1
 8003b70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	bf0c      	ite	eq
 8003b78:	2301      	moveq	r3, #1
 8003b7a:	2300      	movne	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	e012      	b.n	8003ba6 <HAL_I2C_Init+0x18e>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	1e58      	subs	r0, r3, #1
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6859      	ldr	r1, [r3, #4]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	0099      	lsls	r1, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b96:	3301      	adds	r3, #1
 8003b98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	bf0c      	ite	eq
 8003ba0:	2301      	moveq	r3, #1
 8003ba2:	2300      	movne	r3, #0
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <HAL_I2C_Init+0x196>
 8003baa:	2301      	movs	r3, #1
 8003bac:	e022      	b.n	8003bf4 <HAL_I2C_Init+0x1dc>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10e      	bne.n	8003bd4 <HAL_I2C_Init+0x1bc>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1e58      	subs	r0, r3, #1
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6859      	ldr	r1, [r3, #4]
 8003bbe:	460b      	mov	r3, r1
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	440b      	add	r3, r1
 8003bc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bc8:	3301      	adds	r3, #1
 8003bca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bd2:	e00f      	b.n	8003bf4 <HAL_I2C_Init+0x1dc>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	1e58      	subs	r0, r3, #1
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6859      	ldr	r1, [r3, #4]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	440b      	add	r3, r1
 8003be2:	0099      	lsls	r1, r3, #2
 8003be4:	440b      	add	r3, r1
 8003be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bea:	3301      	adds	r3, #1
 8003bec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	6809      	ldr	r1, [r1, #0]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	69da      	ldr	r2, [r3, #28]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	430a      	orrs	r2, r1
 8003c16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003c22:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	6911      	ldr	r1, [r2, #16]
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	68d2      	ldr	r2, [r2, #12]
 8003c2e:	4311      	orrs	r1, r2
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	6812      	ldr	r2, [r2, #0]
 8003c34:	430b      	orrs	r3, r1
 8003c36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	695a      	ldr	r2, [r3, #20]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	431a      	orrs	r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	430a      	orrs	r2, r1
 8003c52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f042 0201 	orr.w	r2, r2, #1
 8003c62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2220      	movs	r2, #32
 8003c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	000186a0 	.word	0x000186a0
 8003c90:	001e847f 	.word	0x001e847f
 8003c94:	003d08ff 	.word	0x003d08ff
 8003c98:	431bde83 	.word	0x431bde83
 8003c9c:	10624dd3 	.word	0x10624dd3

08003ca0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b088      	sub	sp, #32
 8003ca4:	af02      	add	r7, sp, #8
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	4608      	mov	r0, r1
 8003caa:	4611      	mov	r1, r2
 8003cac:	461a      	mov	r2, r3
 8003cae:	4603      	mov	r3, r0
 8003cb0:	817b      	strh	r3, [r7, #10]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	813b      	strh	r3, [r7, #8]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cba:	f7fd fce5 	bl	8001688 <HAL_GetTick>
 8003cbe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b20      	cmp	r3, #32
 8003cca:	f040 80d9 	bne.w	8003e80 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	2319      	movs	r3, #25
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	496d      	ldr	r1, [pc, #436]	@ (8003e8c <HAL_I2C_Mem_Write+0x1ec>)
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 f971 	bl	8003fc0 <I2C_WaitOnFlagUntilTimeout>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	e0cc      	b.n	8003e82 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d101      	bne.n	8003cf6 <HAL_I2C_Mem_Write+0x56>
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	e0c5      	b.n	8003e82 <HAL_I2C_Mem_Write+0x1e2>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d007      	beq.n	8003d1c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2221      	movs	r2, #33	@ 0x21
 8003d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2240      	movs	r2, #64	@ 0x40
 8003d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6a3a      	ldr	r2, [r7, #32]
 8003d46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	4a4d      	ldr	r2, [pc, #308]	@ (8003e90 <HAL_I2C_Mem_Write+0x1f0>)
 8003d5c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d5e:	88f8      	ldrh	r0, [r7, #6]
 8003d60:	893a      	ldrh	r2, [r7, #8]
 8003d62:	8979      	ldrh	r1, [r7, #10]
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	9301      	str	r3, [sp, #4]
 8003d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d6a:	9300      	str	r3, [sp, #0]
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 f890 	bl	8003e94 <I2C_RequestMemoryWrite>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d052      	beq.n	8003e20 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e081      	b.n	8003e82 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d82:	68f8      	ldr	r0, [r7, #12]
 8003d84:	f000 fa36 	bl	80041f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00d      	beq.n	8003daa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d107      	bne.n	8003da6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003da4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e06b      	b.n	8003e82 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dae:	781a      	ldrb	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dba:	1c5a      	adds	r2, r3, #1
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	695b      	ldr	r3, [r3, #20]
 8003de0:	f003 0304 	and.w	r3, r3, #4
 8003de4:	2b04      	cmp	r3, #4
 8003de6:	d11b      	bne.n	8003e20 <HAL_I2C_Mem_Write+0x180>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d017      	beq.n	8003e20 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df4:	781a      	ldrb	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e00:	1c5a      	adds	r2, r3, #1
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	b29a      	uxth	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1aa      	bne.n	8003d7e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e2c:	68f8      	ldr	r0, [r7, #12]
 8003e2e:	f000 fa29 	bl	8004284 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00d      	beq.n	8003e54 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3c:	2b04      	cmp	r3, #4
 8003e3e:	d107      	bne.n	8003e50 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e4e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e016      	b.n	8003e82 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2220      	movs	r2, #32
 8003e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	e000      	b.n	8003e82 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003e80:	2302      	movs	r3, #2
  }
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3718      	adds	r7, #24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	00100002 	.word	0x00100002
 8003e90:	ffff0000 	.word	0xffff0000

08003e94 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b088      	sub	sp, #32
 8003e98:	af02      	add	r7, sp, #8
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	4608      	mov	r0, r1
 8003e9e:	4611      	mov	r1, r2
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	817b      	strh	r3, [r7, #10]
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	813b      	strh	r3, [r7, #8]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ebc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	6a3b      	ldr	r3, [r7, #32]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f000 f878 	bl	8003fc0 <I2C_WaitOnFlagUntilTimeout>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00d      	beq.n	8003ef2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ee4:	d103      	bne.n	8003eee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003eec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e05f      	b.n	8003fb2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ef2:	897b      	ldrh	r3, [r7, #10]
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f04:	6a3a      	ldr	r2, [r7, #32]
 8003f06:	492d      	ldr	r1, [pc, #180]	@ (8003fbc <I2C_RequestMemoryWrite+0x128>)
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 f8d3 	bl	80040b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d001      	beq.n	8003f18 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e04c      	b.n	8003fb2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f18:	2300      	movs	r3, #0
 8003f1a:	617b      	str	r3, [r7, #20]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	617b      	str	r3, [r7, #20]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	617b      	str	r3, [r7, #20]
 8003f2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f30:	6a39      	ldr	r1, [r7, #32]
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 f95e 	bl	80041f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00d      	beq.n	8003f5a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d107      	bne.n	8003f56 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e02b      	b.n	8003fb2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f5a:	88fb      	ldrh	r3, [r7, #6]
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d105      	bne.n	8003f6c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f60:	893b      	ldrh	r3, [r7, #8]
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	611a      	str	r2, [r3, #16]
 8003f6a:	e021      	b.n	8003fb0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f6c:	893b      	ldrh	r3, [r7, #8]
 8003f6e:	0a1b      	lsrs	r3, r3, #8
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f7c:	6a39      	ldr	r1, [r7, #32]
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f000 f938 	bl	80041f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d00d      	beq.n	8003fa6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d107      	bne.n	8003fa2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fa0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e005      	b.n	8003fb2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fa6:	893b      	ldrh	r3, [r7, #8]
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	00010002 	.word	0x00010002

08003fc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fd0:	e048      	b.n	8004064 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd8:	d044      	beq.n	8004064 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fda:	f7fd fb55 	bl	8001688 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d302      	bcc.n	8003ff0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d139      	bne.n	8004064 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	0c1b      	lsrs	r3, r3, #16
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d10d      	bne.n	8004016 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	43da      	mvns	r2, r3
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	4013      	ands	r3, r2
 8004006:	b29b      	uxth	r3, r3
 8004008:	2b00      	cmp	r3, #0
 800400a:	bf0c      	ite	eq
 800400c:	2301      	moveq	r3, #1
 800400e:	2300      	movne	r3, #0
 8004010:	b2db      	uxtb	r3, r3
 8004012:	461a      	mov	r2, r3
 8004014:	e00c      	b.n	8004030 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	43da      	mvns	r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	4013      	ands	r3, r2
 8004022:	b29b      	uxth	r3, r3
 8004024:	2b00      	cmp	r3, #0
 8004026:	bf0c      	ite	eq
 8004028:	2301      	moveq	r3, #1
 800402a:	2300      	movne	r3, #0
 800402c:	b2db      	uxtb	r3, r3
 800402e:	461a      	mov	r2, r3
 8004030:	79fb      	ldrb	r3, [r7, #7]
 8004032:	429a      	cmp	r2, r3
 8004034:	d116      	bne.n	8004064 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004050:	f043 0220 	orr.w	r2, r3, #32
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e023      	b.n	80040ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	0c1b      	lsrs	r3, r3, #16
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b01      	cmp	r3, #1
 800406c:	d10d      	bne.n	800408a <I2C_WaitOnFlagUntilTimeout+0xca>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	43da      	mvns	r2, r3
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	4013      	ands	r3, r2
 800407a:	b29b      	uxth	r3, r3
 800407c:	2b00      	cmp	r3, #0
 800407e:	bf0c      	ite	eq
 8004080:	2301      	moveq	r3, #1
 8004082:	2300      	movne	r3, #0
 8004084:	b2db      	uxtb	r3, r3
 8004086:	461a      	mov	r2, r3
 8004088:	e00c      	b.n	80040a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	43da      	mvns	r2, r3
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	4013      	ands	r3, r2
 8004096:	b29b      	uxth	r3, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	bf0c      	ite	eq
 800409c:	2301      	moveq	r3, #1
 800409e:	2300      	movne	r3, #0
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	461a      	mov	r2, r3
 80040a4:	79fb      	ldrb	r3, [r7, #7]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d093      	beq.n	8003fd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
 80040c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040c2:	e071      	b.n	80041a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040d2:	d123      	bne.n	800411c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004108:	f043 0204 	orr.w	r2, r3, #4
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e067      	b.n	80041ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004122:	d041      	beq.n	80041a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004124:	f7fd fab0 	bl	8001688 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	429a      	cmp	r2, r3
 8004132:	d302      	bcc.n	800413a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d136      	bne.n	80041a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	0c1b      	lsrs	r3, r3, #16
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b01      	cmp	r3, #1
 8004142:	d10c      	bne.n	800415e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	43da      	mvns	r2, r3
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	4013      	ands	r3, r2
 8004150:	b29b      	uxth	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	bf14      	ite	ne
 8004156:	2301      	movne	r3, #1
 8004158:	2300      	moveq	r3, #0
 800415a:	b2db      	uxtb	r3, r3
 800415c:	e00b      	b.n	8004176 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	43da      	mvns	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	4013      	ands	r3, r2
 800416a:	b29b      	uxth	r3, r3
 800416c:	2b00      	cmp	r3, #0
 800416e:	bf14      	ite	ne
 8004170:	2301      	movne	r3, #1
 8004172:	2300      	moveq	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d016      	beq.n	80041a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2220      	movs	r2, #32
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004194:	f043 0220 	orr.w	r2, r3, #32
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e021      	b.n	80041ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	0c1b      	lsrs	r3, r3, #16
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d10c      	bne.n	80041cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	695b      	ldr	r3, [r3, #20]
 80041b8:	43da      	mvns	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4013      	ands	r3, r2
 80041be:	b29b      	uxth	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf14      	ite	ne
 80041c4:	2301      	movne	r3, #1
 80041c6:	2300      	moveq	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	e00b      	b.n	80041e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	43da      	mvns	r2, r3
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	4013      	ands	r3, r2
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	bf14      	ite	ne
 80041de:	2301      	movne	r3, #1
 80041e0:	2300      	moveq	r3, #0
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f47f af6d 	bne.w	80040c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004200:	e034      	b.n	800426c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f000 f886 	bl	8004314 <I2C_IsAcknowledgeFailed>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e034      	b.n	800427c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004218:	d028      	beq.n	800426c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800421a:	f7fd fa35 	bl	8001688 <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	429a      	cmp	r2, r3
 8004228:	d302      	bcc.n	8004230 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d11d      	bne.n	800426c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800423a:	2b80      	cmp	r3, #128	@ 0x80
 800423c:	d016      	beq.n	800426c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004258:	f043 0220 	orr.w	r2, r3, #32
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e007      	b.n	800427c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004276:	2b80      	cmp	r3, #128	@ 0x80
 8004278:	d1c3      	bne.n	8004202 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004290:	e034      	b.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 f83e 	bl	8004314 <I2C_IsAcknowledgeFailed>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e034      	b.n	800430c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a8:	d028      	beq.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042aa:	f7fd f9ed 	bl	8001688 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d302      	bcc.n	80042c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d11d      	bne.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	f003 0304 	and.w	r3, r3, #4
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	d016      	beq.n	80042fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2220      	movs	r2, #32
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e8:	f043 0220 	orr.w	r2, r3, #32
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e007      	b.n	800430c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	f003 0304 	and.w	r3, r3, #4
 8004306:	2b04      	cmp	r3, #4
 8004308:	d1c3      	bne.n	8004292 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004326:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800432a:	d11b      	bne.n	8004364 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004334:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2220      	movs	r2, #32
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004350:	f043 0204 	orr.w	r2, r3, #4
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e000      	b.n	8004366 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004372:	b480      	push	{r7}
 8004374:	b083      	sub	sp, #12
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b20      	cmp	r3, #32
 8004386:	d129      	bne.n	80043dc <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2224      	movs	r2, #36	@ 0x24
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0201 	bic.w	r2, r2, #1
 800439e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 0210 	bic.w	r2, r2, #16
 80043ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	683a      	ldr	r2, [r7, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f042 0201 	orr.w	r2, r2, #1
 80043ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2220      	movs	r2, #32
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80043d8:	2300      	movs	r3, #0
 80043da:	e000      	b.n	80043de <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80043dc:	2302      	movs	r3, #2
  }
}
 80043de:	4618      	mov	r0, r3
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b085      	sub	sp, #20
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
 80043f2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80043f4:	2300      	movs	r3, #0
 80043f6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b20      	cmp	r3, #32
 8004402:	d12a      	bne.n	800445a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2224      	movs	r2, #36	@ 0x24
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f022 0201 	bic.w	r2, r2, #1
 800441a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004422:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004424:	89fb      	ldrh	r3, [r7, #14]
 8004426:	f023 030f 	bic.w	r3, r3, #15
 800442a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	b29a      	uxth	r2, r3
 8004430:	89fb      	ldrh	r3, [r7, #14]
 8004432:	4313      	orrs	r3, r2
 8004434:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	89fa      	ldrh	r2, [r7, #14]
 800443c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f042 0201 	orr.w	r2, r2, #1
 800444c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2220      	movs	r2, #32
 8004452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004456:	2300      	movs	r3, #0
 8004458:	e000      	b.n	800445c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800445a:	2302      	movs	r3, #2
  }
}
 800445c:	4618      	mov	r0, r3
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800446e:	2300      	movs	r3, #0
 8004470:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004472:	2300      	movs	r3, #0
 8004474:	603b      	str	r3, [r7, #0]
 8004476:	4b20      	ldr	r3, [pc, #128]	@ (80044f8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447a:	4a1f      	ldr	r2, [pc, #124]	@ (80044f8 <HAL_PWREx_EnableOverDrive+0x90>)
 800447c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004480:	6413      	str	r3, [r2, #64]	@ 0x40
 8004482:	4b1d      	ldr	r3, [pc, #116]	@ (80044f8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800448a:	603b      	str	r3, [r7, #0]
 800448c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800448e:	4b1b      	ldr	r3, [pc, #108]	@ (80044fc <HAL_PWREx_EnableOverDrive+0x94>)
 8004490:	2201      	movs	r2, #1
 8004492:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004494:	f7fd f8f8 	bl	8001688 <HAL_GetTick>
 8004498:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800449a:	e009      	b.n	80044b0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800449c:	f7fd f8f4 	bl	8001688 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80044aa:	d901      	bls.n	80044b0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e01f      	b.n	80044f0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80044b0:	4b13      	ldr	r3, [pc, #76]	@ (8004500 <HAL_PWREx_EnableOverDrive+0x98>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044bc:	d1ee      	bne.n	800449c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80044be:	4b11      	ldr	r3, [pc, #68]	@ (8004504 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044c0:	2201      	movs	r2, #1
 80044c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044c4:	f7fd f8e0 	bl	8001688 <HAL_GetTick>
 80044c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044ca:	e009      	b.n	80044e0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80044cc:	f7fd f8dc 	bl	8001688 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80044da:	d901      	bls.n	80044e0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e007      	b.n	80044f0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044e0:	4b07      	ldr	r3, [pc, #28]	@ (8004500 <HAL_PWREx_EnableOverDrive+0x98>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044ec:	d1ee      	bne.n	80044cc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3708      	adds	r7, #8
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	40023800 	.word	0x40023800
 80044fc:	420e0040 	.word	0x420e0040
 8004500:	40007000 	.word	0x40007000
 8004504:	420e0044 	.word	0x420e0044

08004508 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e267      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d075      	beq.n	8004612 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004526:	4b88      	ldr	r3, [pc, #544]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 030c 	and.w	r3, r3, #12
 800452e:	2b04      	cmp	r3, #4
 8004530:	d00c      	beq.n	800454c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004532:	4b85      	ldr	r3, [pc, #532]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800453a:	2b08      	cmp	r3, #8
 800453c:	d112      	bne.n	8004564 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800453e:	4b82      	ldr	r3, [pc, #520]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004546:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800454a:	d10b      	bne.n	8004564 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800454c:	4b7e      	ldr	r3, [pc, #504]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d05b      	beq.n	8004610 <HAL_RCC_OscConfig+0x108>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d157      	bne.n	8004610 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e242      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800456c:	d106      	bne.n	800457c <HAL_RCC_OscConfig+0x74>
 800456e:	4b76      	ldr	r3, [pc, #472]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a75      	ldr	r2, [pc, #468]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004578:	6013      	str	r3, [r2, #0]
 800457a:	e01d      	b.n	80045b8 <HAL_RCC_OscConfig+0xb0>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004584:	d10c      	bne.n	80045a0 <HAL_RCC_OscConfig+0x98>
 8004586:	4b70      	ldr	r3, [pc, #448]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a6f      	ldr	r2, [pc, #444]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 800458c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004590:	6013      	str	r3, [r2, #0]
 8004592:	4b6d      	ldr	r3, [pc, #436]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a6c      	ldr	r2, [pc, #432]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800459c:	6013      	str	r3, [r2, #0]
 800459e:	e00b      	b.n	80045b8 <HAL_RCC_OscConfig+0xb0>
 80045a0:	4b69      	ldr	r3, [pc, #420]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a68      	ldr	r2, [pc, #416]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 80045a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	4b66      	ldr	r3, [pc, #408]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a65      	ldr	r2, [pc, #404]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 80045b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d013      	beq.n	80045e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c0:	f7fd f862 	bl	8001688 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045c8:	f7fd f85e 	bl	8001688 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b64      	cmp	r3, #100	@ 0x64
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e207      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045da:	4b5b      	ldr	r3, [pc, #364]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d0f0      	beq.n	80045c8 <HAL_RCC_OscConfig+0xc0>
 80045e6:	e014      	b.n	8004612 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e8:	f7fd f84e 	bl	8001688 <HAL_GetTick>
 80045ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ee:	e008      	b.n	8004602 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045f0:	f7fd f84a 	bl	8001688 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	2b64      	cmp	r3, #100	@ 0x64
 80045fc:	d901      	bls.n	8004602 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e1f3      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004602:	4b51      	ldr	r3, [pc, #324]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1f0      	bne.n	80045f0 <HAL_RCC_OscConfig+0xe8>
 800460e:	e000      	b.n	8004612 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004610:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d063      	beq.n	80046e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800461e:	4b4a      	ldr	r3, [pc, #296]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 030c 	and.w	r3, r3, #12
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00b      	beq.n	8004642 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800462a:	4b47      	ldr	r3, [pc, #284]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004632:	2b08      	cmp	r3, #8
 8004634:	d11c      	bne.n	8004670 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004636:	4b44      	ldr	r3, [pc, #272]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d116      	bne.n	8004670 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004642:	4b41      	ldr	r3, [pc, #260]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d005      	beq.n	800465a <HAL_RCC_OscConfig+0x152>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d001      	beq.n	800465a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e1c7      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800465a:	4b3b      	ldr	r3, [pc, #236]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	00db      	lsls	r3, r3, #3
 8004668:	4937      	ldr	r1, [pc, #220]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 800466a:	4313      	orrs	r3, r2
 800466c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800466e:	e03a      	b.n	80046e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d020      	beq.n	80046ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004678:	4b34      	ldr	r3, [pc, #208]	@ (800474c <HAL_RCC_OscConfig+0x244>)
 800467a:	2201      	movs	r2, #1
 800467c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800467e:	f7fd f803 	bl	8001688 <HAL_GetTick>
 8004682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004684:	e008      	b.n	8004698 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004686:	f7fc ffff 	bl	8001688 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	2b02      	cmp	r3, #2
 8004692:	d901      	bls.n	8004698 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e1a8      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004698:	4b2b      	ldr	r3, [pc, #172]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0f0      	beq.n	8004686 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a4:	4b28      	ldr	r3, [pc, #160]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	00db      	lsls	r3, r3, #3
 80046b2:	4925      	ldr	r1, [pc, #148]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	600b      	str	r3, [r1, #0]
 80046b8:	e015      	b.n	80046e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046ba:	4b24      	ldr	r3, [pc, #144]	@ (800474c <HAL_RCC_OscConfig+0x244>)
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c0:	f7fc ffe2 	bl	8001688 <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046c8:	f7fc ffde 	bl	8001688 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e187      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046da:	4b1b      	ldr	r3, [pc, #108]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f0      	bne.n	80046c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0308 	and.w	r3, r3, #8
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d036      	beq.n	8004760 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d016      	beq.n	8004728 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046fa:	4b15      	ldr	r3, [pc, #84]	@ (8004750 <HAL_RCC_OscConfig+0x248>)
 80046fc:	2201      	movs	r2, #1
 80046fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004700:	f7fc ffc2 	bl	8001688 <HAL_GetTick>
 8004704:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004706:	e008      	b.n	800471a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004708:	f7fc ffbe 	bl	8001688 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b02      	cmp	r3, #2
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e167      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800471a:	4b0b      	ldr	r3, [pc, #44]	@ (8004748 <HAL_RCC_OscConfig+0x240>)
 800471c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0f0      	beq.n	8004708 <HAL_RCC_OscConfig+0x200>
 8004726:	e01b      	b.n	8004760 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004728:	4b09      	ldr	r3, [pc, #36]	@ (8004750 <HAL_RCC_OscConfig+0x248>)
 800472a:	2200      	movs	r2, #0
 800472c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800472e:	f7fc ffab 	bl	8001688 <HAL_GetTick>
 8004732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004734:	e00e      	b.n	8004754 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004736:	f7fc ffa7 	bl	8001688 <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	2b02      	cmp	r3, #2
 8004742:	d907      	bls.n	8004754 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e150      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
 8004748:	40023800 	.word	0x40023800
 800474c:	42470000 	.word	0x42470000
 8004750:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004754:	4b88      	ldr	r3, [pc, #544]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1ea      	bne.n	8004736 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0304 	and.w	r3, r3, #4
 8004768:	2b00      	cmp	r3, #0
 800476a:	f000 8097 	beq.w	800489c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800476e:	2300      	movs	r3, #0
 8004770:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004772:	4b81      	ldr	r3, [pc, #516]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10f      	bne.n	800479e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800477e:	2300      	movs	r3, #0
 8004780:	60bb      	str	r3, [r7, #8]
 8004782:	4b7d      	ldr	r3, [pc, #500]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004786:	4a7c      	ldr	r2, [pc, #496]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800478c:	6413      	str	r3, [r2, #64]	@ 0x40
 800478e:	4b7a      	ldr	r3, [pc, #488]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004796:	60bb      	str	r3, [r7, #8]
 8004798:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800479a:	2301      	movs	r3, #1
 800479c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479e:	4b77      	ldr	r3, [pc, #476]	@ (800497c <HAL_RCC_OscConfig+0x474>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d118      	bne.n	80047dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047aa:	4b74      	ldr	r3, [pc, #464]	@ (800497c <HAL_RCC_OscConfig+0x474>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a73      	ldr	r2, [pc, #460]	@ (800497c <HAL_RCC_OscConfig+0x474>)
 80047b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047b6:	f7fc ff67 	bl	8001688 <HAL_GetTick>
 80047ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047bc:	e008      	b.n	80047d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047be:	f7fc ff63 	bl	8001688 <HAL_GetTick>
 80047c2:	4602      	mov	r2, r0
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d901      	bls.n	80047d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e10c      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d0:	4b6a      	ldr	r3, [pc, #424]	@ (800497c <HAL_RCC_OscConfig+0x474>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d0f0      	beq.n	80047be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d106      	bne.n	80047f2 <HAL_RCC_OscConfig+0x2ea>
 80047e4:	4b64      	ldr	r3, [pc, #400]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 80047e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e8:	4a63      	ldr	r2, [pc, #396]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 80047ea:	f043 0301 	orr.w	r3, r3, #1
 80047ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80047f0:	e01c      	b.n	800482c <HAL_RCC_OscConfig+0x324>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	2b05      	cmp	r3, #5
 80047f8:	d10c      	bne.n	8004814 <HAL_RCC_OscConfig+0x30c>
 80047fa:	4b5f      	ldr	r3, [pc, #380]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 80047fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047fe:	4a5e      	ldr	r2, [pc, #376]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004800:	f043 0304 	orr.w	r3, r3, #4
 8004804:	6713      	str	r3, [r2, #112]	@ 0x70
 8004806:	4b5c      	ldr	r3, [pc, #368]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800480a:	4a5b      	ldr	r2, [pc, #364]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 800480c:	f043 0301 	orr.w	r3, r3, #1
 8004810:	6713      	str	r3, [r2, #112]	@ 0x70
 8004812:	e00b      	b.n	800482c <HAL_RCC_OscConfig+0x324>
 8004814:	4b58      	ldr	r3, [pc, #352]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004818:	4a57      	ldr	r2, [pc, #348]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 800481a:	f023 0301 	bic.w	r3, r3, #1
 800481e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004820:	4b55      	ldr	r3, [pc, #340]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004824:	4a54      	ldr	r2, [pc, #336]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004826:	f023 0304 	bic.w	r3, r3, #4
 800482a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d015      	beq.n	8004860 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004834:	f7fc ff28 	bl	8001688 <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800483a:	e00a      	b.n	8004852 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800483c:	f7fc ff24 	bl	8001688 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800484a:	4293      	cmp	r3, r2
 800484c:	d901      	bls.n	8004852 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e0cb      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004852:	4b49      	ldr	r3, [pc, #292]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b00      	cmp	r3, #0
 800485c:	d0ee      	beq.n	800483c <HAL_RCC_OscConfig+0x334>
 800485e:	e014      	b.n	800488a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004860:	f7fc ff12 	bl	8001688 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004866:	e00a      	b.n	800487e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004868:	f7fc ff0e 	bl	8001688 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004876:	4293      	cmp	r3, r2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e0b5      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800487e:	4b3e      	ldr	r3, [pc, #248]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1ee      	bne.n	8004868 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800488a:	7dfb      	ldrb	r3, [r7, #23]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d105      	bne.n	800489c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004890:	4b39      	ldr	r3, [pc, #228]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004894:	4a38      	ldr	r2, [pc, #224]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800489a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f000 80a1 	beq.w	80049e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048a6:	4b34      	ldr	r3, [pc, #208]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 030c 	and.w	r3, r3, #12
 80048ae:	2b08      	cmp	r3, #8
 80048b0:	d05c      	beq.n	800496c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d141      	bne.n	800493e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ba:	4b31      	ldr	r3, [pc, #196]	@ (8004980 <HAL_RCC_OscConfig+0x478>)
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c0:	f7fc fee2 	bl	8001688 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048c8:	f7fc fede 	bl	8001688 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e087      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048da:	4b27      	ldr	r3, [pc, #156]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1f0      	bne.n	80048c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	69da      	ldr	r2, [r3, #28]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	431a      	orrs	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f4:	019b      	lsls	r3, r3, #6
 80048f6:	431a      	orrs	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fc:	085b      	lsrs	r3, r3, #1
 80048fe:	3b01      	subs	r3, #1
 8004900:	041b      	lsls	r3, r3, #16
 8004902:	431a      	orrs	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004908:	061b      	lsls	r3, r3, #24
 800490a:	491b      	ldr	r1, [pc, #108]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 800490c:	4313      	orrs	r3, r2
 800490e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004910:	4b1b      	ldr	r3, [pc, #108]	@ (8004980 <HAL_RCC_OscConfig+0x478>)
 8004912:	2201      	movs	r2, #1
 8004914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004916:	f7fc feb7 	bl	8001688 <HAL_GetTick>
 800491a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800491c:	e008      	b.n	8004930 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800491e:	f7fc feb3 	bl	8001688 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d901      	bls.n	8004930 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e05c      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004930:	4b11      	ldr	r3, [pc, #68]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d0f0      	beq.n	800491e <HAL_RCC_OscConfig+0x416>
 800493c:	e054      	b.n	80049e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800493e:	4b10      	ldr	r3, [pc, #64]	@ (8004980 <HAL_RCC_OscConfig+0x478>)
 8004940:	2200      	movs	r2, #0
 8004942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004944:	f7fc fea0 	bl	8001688 <HAL_GetTick>
 8004948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800494c:	f7fc fe9c 	bl	8001688 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b02      	cmp	r3, #2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e045      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800495e:	4b06      	ldr	r3, [pc, #24]	@ (8004978 <HAL_RCC_OscConfig+0x470>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1f0      	bne.n	800494c <HAL_RCC_OscConfig+0x444>
 800496a:	e03d      	b.n	80049e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d107      	bne.n	8004984 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e038      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
 8004978:	40023800 	.word	0x40023800
 800497c:	40007000 	.word	0x40007000
 8004980:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004984:	4b1b      	ldr	r3, [pc, #108]	@ (80049f4 <HAL_RCC_OscConfig+0x4ec>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d028      	beq.n	80049e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800499c:	429a      	cmp	r2, r3
 800499e:	d121      	bne.n	80049e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d11a      	bne.n	80049e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80049b4:	4013      	ands	r3, r2
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049bc:	4293      	cmp	r3, r2
 80049be:	d111      	bne.n	80049e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ca:	085b      	lsrs	r3, r3, #1
 80049cc:	3b01      	subs	r3, #1
 80049ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d107      	bne.n	80049e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d001      	beq.n	80049e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e000      	b.n	80049ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3718      	adds	r7, #24
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	40023800 	.word	0x40023800

080049f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e0cc      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a0c:	4b68      	ldr	r3, [pc, #416]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 030f 	and.w	r3, r3, #15
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d90c      	bls.n	8004a34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a1a:	4b65      	ldr	r3, [pc, #404]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a1c:	683a      	ldr	r2, [r7, #0]
 8004a1e:	b2d2      	uxtb	r2, r2
 8004a20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a22:	4b63      	ldr	r3, [pc, #396]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 030f 	and.w	r3, r3, #15
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d001      	beq.n	8004a34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e0b8      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d020      	beq.n	8004a82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0304 	and.w	r3, r3, #4
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d005      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a4c:	4b59      	ldr	r3, [pc, #356]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	4a58      	ldr	r2, [pc, #352]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0308 	and.w	r3, r3, #8
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d005      	beq.n	8004a70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a64:	4b53      	ldr	r3, [pc, #332]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	4a52      	ldr	r2, [pc, #328]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a70:	4b50      	ldr	r3, [pc, #320]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	494d      	ldr	r1, [pc, #308]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d044      	beq.n	8004b18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d107      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a96:	4b47      	ldr	r3, [pc, #284]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d119      	bne.n	8004ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e07f      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d003      	beq.n	8004ab6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ab2:	2b03      	cmp	r3, #3
 8004ab4:	d107      	bne.n	8004ac6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d109      	bne.n	8004ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e06f      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac6:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e067      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ad6:	4b37      	ldr	r3, [pc, #220]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	f023 0203 	bic.w	r2, r3, #3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	4934      	ldr	r1, [pc, #208]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ae8:	f7fc fdce 	bl	8001688 <HAL_GetTick>
 8004aec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aee:	e00a      	b.n	8004b06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004af0:	f7fc fdca 	bl	8001688 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e04f      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b06:	4b2b      	ldr	r3, [pc, #172]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f003 020c 	and.w	r2, r3, #12
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d1eb      	bne.n	8004af0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b18:	4b25      	ldr	r3, [pc, #148]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 030f 	and.w	r3, r3, #15
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d20c      	bcs.n	8004b40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b26:	4b22      	ldr	r3, [pc, #136]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b28:	683a      	ldr	r2, [r7, #0]
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b2e:	4b20      	ldr	r3, [pc, #128]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 030f 	and.w	r3, r3, #15
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d001      	beq.n	8004b40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e032      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0304 	and.w	r3, r3, #4
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d008      	beq.n	8004b5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b4c:	4b19      	ldr	r3, [pc, #100]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4916      	ldr	r1, [pc, #88]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0308 	and.w	r3, r3, #8
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d009      	beq.n	8004b7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b6a:	4b12      	ldr	r3, [pc, #72]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	00db      	lsls	r3, r3, #3
 8004b78:	490e      	ldr	r1, [pc, #56]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b7e:	f000 f895 	bl	8004cac <HAL_RCC_GetSysClockFreq>
 8004b82:	4602      	mov	r2, r0
 8004b84:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	091b      	lsrs	r3, r3, #4
 8004b8a:	f003 030f 	and.w	r3, r3, #15
 8004b8e:	490a      	ldr	r1, [pc, #40]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1c0>)
 8004b90:	5ccb      	ldrb	r3, [r1, r3]
 8004b92:	fa22 f303 	lsr.w	r3, r2, r3
 8004b96:	4a09      	ldr	r2, [pc, #36]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c4>)
 8004b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b9a:	4b09      	ldr	r3, [pc, #36]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c8>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7fc fd2e 	bl	8001600 <HAL_InitTick>

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	40023c00 	.word	0x40023c00
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	080055b0 	.word	0x080055b0
 8004bbc:	20000000 	.word	0x20000000
 8004bc0:	20000004 	.word	0x20000004

08004bc4 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08c      	sub	sp, #48	@ 0x30
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d129      	bne.n	8004c2a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	61bb      	str	r3, [r7, #24]
 8004bda:	4b2b      	ldr	r3, [pc, #172]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bde:	4a2a      	ldr	r2, [pc, #168]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004be0:	f043 0301 	orr.w	r3, r3, #1
 8004be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004be6:	4b28      	ldr	r3, [pc, #160]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	61bb      	str	r3, [r7, #24]
 8004bf0:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004bf2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c00:	2300      	movs	r3, #0
 8004c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004c04:	2300      	movs	r3, #0
 8004c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004c08:	f107 031c 	add.w	r3, r7, #28
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	481f      	ldr	r0, [pc, #124]	@ (8004c8c <HAL_RCC_MCOConfig+0xc8>)
 8004c10:	f7fe fd3c 	bl	800368c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004c14:	4b1c      	ldr	r3, [pc, #112]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8004c1c:	68b9      	ldr	r1, [r7, #8]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	430b      	orrs	r3, r1
 8004c22:	4919      	ldr	r1, [pc, #100]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004c28:	e029      	b.n	8004c7e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	617b      	str	r3, [r7, #20]
 8004c2e:	4b16      	ldr	r3, [pc, #88]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c32:	4a15      	ldr	r2, [pc, #84]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004c34:	f043 0304 	orr.w	r3, r3, #4
 8004c38:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c3a:	4b13      	ldr	r3, [pc, #76]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c3e:	f003 0304 	and.w	r3, r3, #4
 8004c42:	617b      	str	r3, [r7, #20]
 8004c44:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004c46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c50:	2303      	movs	r3, #3
 8004c52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c54:	2300      	movs	r3, #0
 8004c56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8004c5c:	f107 031c 	add.w	r3, r7, #28
 8004c60:	4619      	mov	r1, r3
 8004c62:	480b      	ldr	r0, [pc, #44]	@ (8004c90 <HAL_RCC_MCOConfig+0xcc>)
 8004c64:	f7fe fd12 	bl	800368c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004c68:	4b07      	ldr	r3, [pc, #28]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	00d9      	lsls	r1, r3, #3
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	430b      	orrs	r3, r1
 8004c78:	4903      	ldr	r1, [pc, #12]	@ (8004c88 <HAL_RCC_MCOConfig+0xc4>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	608b      	str	r3, [r1, #8]
}
 8004c7e:	bf00      	nop
 8004c80:	3730      	adds	r7, #48	@ 0x30
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	40023800 	.word	0x40023800
 8004c8c:	40020000 	.word	0x40020000
 8004c90:	40020800 	.word	0x40020800

08004c94 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8004c94:	b480      	push	{r7}
 8004c96:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8004c98:	4b03      	ldr	r3, [pc, #12]	@ (8004ca8 <HAL_RCC_EnableCSS+0x14>)
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	601a      	str	r2, [r3, #0]
}
 8004c9e:	bf00      	nop
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr
 8004ca8:	4247004c 	.word	0x4247004c

08004cac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cb0:	b094      	sub	sp, #80	@ 0x50
 8004cb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cc4:	4b79      	ldr	r3, [pc, #484]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f003 030c 	and.w	r3, r3, #12
 8004ccc:	2b08      	cmp	r3, #8
 8004cce:	d00d      	beq.n	8004cec <HAL_RCC_GetSysClockFreq+0x40>
 8004cd0:	2b08      	cmp	r3, #8
 8004cd2:	f200 80e1 	bhi.w	8004e98 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d002      	beq.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x34>
 8004cda:	2b04      	cmp	r3, #4
 8004cdc:	d003      	beq.n	8004ce6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004cde:	e0db      	b.n	8004e98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ce0:	4b73      	ldr	r3, [pc, #460]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ce2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ce4:	e0db      	b.n	8004e9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ce6:	4b73      	ldr	r3, [pc, #460]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ce8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cea:	e0d8      	b.n	8004e9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004cec:	4b6f      	ldr	r3, [pc, #444]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cf4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cf6:	4b6d      	ldr	r3, [pc, #436]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d063      	beq.n	8004dca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d02:	4b6a      	ldr	r3, [pc, #424]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	099b      	lsrs	r3, r3, #6
 8004d08:	2200      	movs	r2, #0
 8004d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d14:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d16:	2300      	movs	r3, #0
 8004d18:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004d1e:	4622      	mov	r2, r4
 8004d20:	462b      	mov	r3, r5
 8004d22:	f04f 0000 	mov.w	r0, #0
 8004d26:	f04f 0100 	mov.w	r1, #0
 8004d2a:	0159      	lsls	r1, r3, #5
 8004d2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d30:	0150      	lsls	r0, r2, #5
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4621      	mov	r1, r4
 8004d38:	1a51      	subs	r1, r2, r1
 8004d3a:	6139      	str	r1, [r7, #16]
 8004d3c:	4629      	mov	r1, r5
 8004d3e:	eb63 0301 	sbc.w	r3, r3, r1
 8004d42:	617b      	str	r3, [r7, #20]
 8004d44:	f04f 0200 	mov.w	r2, #0
 8004d48:	f04f 0300 	mov.w	r3, #0
 8004d4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d50:	4659      	mov	r1, fp
 8004d52:	018b      	lsls	r3, r1, #6
 8004d54:	4651      	mov	r1, sl
 8004d56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d5a:	4651      	mov	r1, sl
 8004d5c:	018a      	lsls	r2, r1, #6
 8004d5e:	4651      	mov	r1, sl
 8004d60:	ebb2 0801 	subs.w	r8, r2, r1
 8004d64:	4659      	mov	r1, fp
 8004d66:	eb63 0901 	sbc.w	r9, r3, r1
 8004d6a:	f04f 0200 	mov.w	r2, #0
 8004d6e:	f04f 0300 	mov.w	r3, #0
 8004d72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d7e:	4690      	mov	r8, r2
 8004d80:	4699      	mov	r9, r3
 8004d82:	4623      	mov	r3, r4
 8004d84:	eb18 0303 	adds.w	r3, r8, r3
 8004d88:	60bb      	str	r3, [r7, #8]
 8004d8a:	462b      	mov	r3, r5
 8004d8c:	eb49 0303 	adc.w	r3, r9, r3
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	f04f 0200 	mov.w	r2, #0
 8004d96:	f04f 0300 	mov.w	r3, #0
 8004d9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d9e:	4629      	mov	r1, r5
 8004da0:	024b      	lsls	r3, r1, #9
 8004da2:	4621      	mov	r1, r4
 8004da4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004da8:	4621      	mov	r1, r4
 8004daa:	024a      	lsls	r2, r1, #9
 8004dac:	4610      	mov	r0, r2
 8004dae:	4619      	mov	r1, r3
 8004db0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004db2:	2200      	movs	r2, #0
 8004db4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004db6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004db8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004dbc:	f7fb fa16 	bl	80001ec <__aeabi_uldivmod>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dc8:	e058      	b.n	8004e7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dca:	4b38      	ldr	r3, [pc, #224]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	099b      	lsrs	r3, r3, #6
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	4611      	mov	r1, r2
 8004dd6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004dda:	623b      	str	r3, [r7, #32]
 8004ddc:	2300      	movs	r3, #0
 8004dde:	627b      	str	r3, [r7, #36]	@ 0x24
 8004de0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004de4:	4642      	mov	r2, r8
 8004de6:	464b      	mov	r3, r9
 8004de8:	f04f 0000 	mov.w	r0, #0
 8004dec:	f04f 0100 	mov.w	r1, #0
 8004df0:	0159      	lsls	r1, r3, #5
 8004df2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004df6:	0150      	lsls	r0, r2, #5
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4641      	mov	r1, r8
 8004dfe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e02:	4649      	mov	r1, r9
 8004e04:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e08:	f04f 0200 	mov.w	r2, #0
 8004e0c:	f04f 0300 	mov.w	r3, #0
 8004e10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004e14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004e18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004e1c:	ebb2 040a 	subs.w	r4, r2, sl
 8004e20:	eb63 050b 	sbc.w	r5, r3, fp
 8004e24:	f04f 0200 	mov.w	r2, #0
 8004e28:	f04f 0300 	mov.w	r3, #0
 8004e2c:	00eb      	lsls	r3, r5, #3
 8004e2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e32:	00e2      	lsls	r2, r4, #3
 8004e34:	4614      	mov	r4, r2
 8004e36:	461d      	mov	r5, r3
 8004e38:	4643      	mov	r3, r8
 8004e3a:	18e3      	adds	r3, r4, r3
 8004e3c:	603b      	str	r3, [r7, #0]
 8004e3e:	464b      	mov	r3, r9
 8004e40:	eb45 0303 	adc.w	r3, r5, r3
 8004e44:	607b      	str	r3, [r7, #4]
 8004e46:	f04f 0200 	mov.w	r2, #0
 8004e4a:	f04f 0300 	mov.w	r3, #0
 8004e4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e52:	4629      	mov	r1, r5
 8004e54:	028b      	lsls	r3, r1, #10
 8004e56:	4621      	mov	r1, r4
 8004e58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e5c:	4621      	mov	r1, r4
 8004e5e:	028a      	lsls	r2, r1, #10
 8004e60:	4610      	mov	r0, r2
 8004e62:	4619      	mov	r1, r3
 8004e64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e66:	2200      	movs	r2, #0
 8004e68:	61bb      	str	r3, [r7, #24]
 8004e6a:	61fa      	str	r2, [r7, #28]
 8004e6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e70:	f7fb f9bc 	bl	80001ec <__aeabi_uldivmod>
 8004e74:	4602      	mov	r2, r0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4613      	mov	r3, r2
 8004e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004eac <HAL_RCC_GetSysClockFreq+0x200>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	0c1b      	lsrs	r3, r3, #16
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	3301      	adds	r3, #1
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004e8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e96:	e002      	b.n	8004e9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e98:	4b05      	ldr	r3, [pc, #20]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3750      	adds	r7, #80	@ 0x50
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004eaa:	bf00      	nop
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	00f42400 	.word	0x00f42400
 8004eb4:	007a1200 	.word	0x007a1200

08004eb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ebc:	4b03      	ldr	r3, [pc, #12]	@ (8004ecc <HAL_RCC_GetHCLKFreq+0x14>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	20000000 	.word	0x20000000

08004ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ed4:	f7ff fff0 	bl	8004eb8 <HAL_RCC_GetHCLKFreq>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	4b05      	ldr	r3, [pc, #20]	@ (8004ef0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	0a9b      	lsrs	r3, r3, #10
 8004ee0:	f003 0307 	and.w	r3, r3, #7
 8004ee4:	4903      	ldr	r1, [pc, #12]	@ (8004ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ee6:	5ccb      	ldrb	r3, [r1, r3]
 8004ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40023800 	.word	0x40023800
 8004ef4:	080055c0 	.word	0x080055c0

08004ef8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e07b      	b.n	8005002 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d108      	bne.n	8004f24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f1a:	d009      	beq.n	8004f30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	61da      	str	r2, [r3, #28]
 8004f22:	e005      	b.n	8004f30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d106      	bne.n	8004f50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7fc fa78 	bl	8001440 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2202      	movs	r2, #2
 8004f54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f82:	431a      	orrs	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	431a      	orrs	r2, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	431a      	orrs	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004faa:	431a      	orrs	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6a1b      	ldr	r3, [r3, #32]
 8004fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fb4:	ea42 0103 	orr.w	r1, r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fbc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	430a      	orrs	r2, r1
 8004fc6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	0c1b      	lsrs	r3, r3, #16
 8004fce:	f003 0104 	and.w	r1, r3, #4
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd6:	f003 0210 	and.w	r2, r3, #16
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	69da      	ldr	r2, [r3, #28]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ff0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b088      	sub	sp, #32
 800500e:	af00      	add	r7, sp, #0
 8005010:	60f8      	str	r0, [r7, #12]
 8005012:	60b9      	str	r1, [r7, #8]
 8005014:	603b      	str	r3, [r7, #0]
 8005016:	4613      	mov	r3, r2
 8005018:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800501a:	f7fc fb35 	bl	8001688 <HAL_GetTick>
 800501e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005020:	88fb      	ldrh	r3, [r7, #6]
 8005022:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800502a:	b2db      	uxtb	r3, r3
 800502c:	2b01      	cmp	r3, #1
 800502e:	d001      	beq.n	8005034 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005030:	2302      	movs	r3, #2
 8005032:	e12a      	b.n	800528a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <HAL_SPI_Transmit+0x36>
 800503a:	88fb      	ldrh	r3, [r7, #6]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d101      	bne.n	8005044 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e122      	b.n	800528a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800504a:	2b01      	cmp	r3, #1
 800504c:	d101      	bne.n	8005052 <HAL_SPI_Transmit+0x48>
 800504e:	2302      	movs	r3, #2
 8005050:	e11b      	b.n	800528a <HAL_SPI_Transmit+0x280>
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2203      	movs	r2, #3
 800505e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	68ba      	ldr	r2, [r7, #8]
 800506c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	88fa      	ldrh	r2, [r7, #6]
 8005072:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	88fa      	ldrh	r2, [r7, #6]
 8005078:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050a0:	d10f      	bne.n	80050c2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050cc:	2b40      	cmp	r3, #64	@ 0x40
 80050ce:	d007      	beq.n	80050e0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050e8:	d152      	bne.n	8005190 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d002      	beq.n	80050f8 <HAL_SPI_Transmit+0xee>
 80050f2:	8b7b      	ldrh	r3, [r7, #26]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d145      	bne.n	8005184 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050fc:	881a      	ldrh	r2, [r3, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005108:	1c9a      	adds	r2, r3, #2
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005112:	b29b      	uxth	r3, r3
 8005114:	3b01      	subs	r3, #1
 8005116:	b29a      	uxth	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800511c:	e032      	b.n	8005184 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f003 0302 	and.w	r3, r3, #2
 8005128:	2b02      	cmp	r3, #2
 800512a:	d112      	bne.n	8005152 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005130:	881a      	ldrh	r2, [r3, #0]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513c:	1c9a      	adds	r2, r3, #2
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005146:	b29b      	uxth	r3, r3
 8005148:	3b01      	subs	r3, #1
 800514a:	b29a      	uxth	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005150:	e018      	b.n	8005184 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005152:	f7fc fa99 	bl	8001688 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	429a      	cmp	r2, r3
 8005160:	d803      	bhi.n	800516a <HAL_SPI_Transmit+0x160>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005168:	d102      	bne.n	8005170 <HAL_SPI_Transmit+0x166>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d109      	bne.n	8005184 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e082      	b.n	800528a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005188:	b29b      	uxth	r3, r3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1c7      	bne.n	800511e <HAL_SPI_Transmit+0x114>
 800518e:	e053      	b.n	8005238 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d002      	beq.n	800519e <HAL_SPI_Transmit+0x194>
 8005198:	8b7b      	ldrh	r3, [r7, #26]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d147      	bne.n	800522e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	330c      	adds	r3, #12
 80051a8:	7812      	ldrb	r2, [r2, #0]
 80051aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80051c4:	e033      	b.n	800522e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f003 0302 	and.w	r3, r3, #2
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d113      	bne.n	80051fc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	330c      	adds	r3, #12
 80051de:	7812      	ldrb	r2, [r2, #0]
 80051e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e6:	1c5a      	adds	r2, r3, #1
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	3b01      	subs	r3, #1
 80051f4:	b29a      	uxth	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80051fa:	e018      	b.n	800522e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051fc:	f7fc fa44 	bl	8001688 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	429a      	cmp	r2, r3
 800520a:	d803      	bhi.n	8005214 <HAL_SPI_Transmit+0x20a>
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005212:	d102      	bne.n	800521a <HAL_SPI_Transmit+0x210>
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d109      	bne.n	800522e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2200      	movs	r2, #0
 8005226:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e02d      	b.n	800528a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005232:	b29b      	uxth	r3, r3
 8005234:	2b00      	cmp	r3, #0
 8005236:	d1c6      	bne.n	80051c6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005238:	69fa      	ldr	r2, [r7, #28]
 800523a:	6839      	ldr	r1, [r7, #0]
 800523c:	68f8      	ldr	r0, [r7, #12]
 800523e:	f000 f8b1 	bl	80053a4 <SPI_EndRxTxTransaction>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d002      	beq.n	800524e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2220      	movs	r2, #32
 800524c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10a      	bne.n	800526c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005256:	2300      	movs	r3, #0
 8005258:	617b      	str	r3, [r7, #20]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	617b      	str	r3, [r7, #20]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	617b      	str	r3, [r7, #20]
 800526a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e000      	b.n	800528a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005288:	2300      	movs	r3, #0
  }
}
 800528a:	4618      	mov	r0, r3
 800528c:	3720      	adds	r7, #32
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
	...

08005294 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b088      	sub	sp, #32
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	603b      	str	r3, [r7, #0]
 80052a0:	4613      	mov	r3, r2
 80052a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80052a4:	f7fc f9f0 	bl	8001688 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ac:	1a9b      	subs	r3, r3, r2
 80052ae:	683a      	ldr	r2, [r7, #0]
 80052b0:	4413      	add	r3, r2
 80052b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052b4:	f7fc f9e8 	bl	8001688 <HAL_GetTick>
 80052b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052ba:	4b39      	ldr	r3, [pc, #228]	@ (80053a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	015b      	lsls	r3, r3, #5
 80052c0:	0d1b      	lsrs	r3, r3, #20
 80052c2:	69fa      	ldr	r2, [r7, #28]
 80052c4:	fb02 f303 	mul.w	r3, r2, r3
 80052c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052ca:	e055      	b.n	8005378 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d2:	d051      	beq.n	8005378 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052d4:	f7fc f9d8 	bl	8001688 <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	69fa      	ldr	r2, [r7, #28]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d902      	bls.n	80052ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d13d      	bne.n	8005366 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685a      	ldr	r2, [r3, #4]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80052f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005302:	d111      	bne.n	8005328 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800530c:	d004      	beq.n	8005318 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005316:	d107      	bne.n	8005328 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005326:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800532c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005330:	d10f      	bne.n	8005352 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005340:	601a      	str	r2, [r3, #0]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005350:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e018      	b.n	8005398 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d102      	bne.n	8005372 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800536c:	2300      	movs	r3, #0
 800536e:	61fb      	str	r3, [r7, #28]
 8005370:	e002      	b.n	8005378 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	3b01      	subs	r3, #1
 8005376:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	4013      	ands	r3, r2
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	429a      	cmp	r2, r3
 8005386:	bf0c      	ite	eq
 8005388:	2301      	moveq	r3, #1
 800538a:	2300      	movne	r3, #0
 800538c:	b2db      	uxtb	r3, r3
 800538e:	461a      	mov	r2, r3
 8005390:	79fb      	ldrb	r3, [r7, #7]
 8005392:	429a      	cmp	r2, r3
 8005394:	d19a      	bne.n	80052cc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3720      	adds	r7, #32
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	20000000 	.word	0x20000000

080053a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af02      	add	r7, sp, #8
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	9300      	str	r3, [sp, #0]
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	2201      	movs	r2, #1
 80053b8:	2102      	movs	r1, #2
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f7ff ff6a 	bl	8005294 <SPI_WaitFlagStateUntilTimeout>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d007      	beq.n	80053d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ca:	f043 0220 	orr.w	r2, r3, #32
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e032      	b.n	800543c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005444 <SPI_EndRxTxTransaction+0xa0>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a1b      	ldr	r2, [pc, #108]	@ (8005448 <SPI_EndRxTxTransaction+0xa4>)
 80053dc:	fba2 2303 	umull	r2, r3, r2, r3
 80053e0:	0d5b      	lsrs	r3, r3, #21
 80053e2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80053e6:	fb02 f303 	mul.w	r3, r2, r3
 80053ea:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053f4:	d112      	bne.n	800541c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	9300      	str	r3, [sp, #0]
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2200      	movs	r2, #0
 80053fe:	2180      	movs	r1, #128	@ 0x80
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f7ff ff47 	bl	8005294 <SPI_WaitFlagStateUntilTimeout>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d016      	beq.n	800543a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005410:	f043 0220 	orr.w	r2, r3, #32
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e00f      	b.n	800543c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00a      	beq.n	8005438 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	3b01      	subs	r3, #1
 8005426:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005432:	2b80      	cmp	r3, #128	@ 0x80
 8005434:	d0f2      	beq.n	800541c <SPI_EndRxTxTransaction+0x78>
 8005436:	e000      	b.n	800543a <SPI_EndRxTxTransaction+0x96>
        break;
 8005438:	bf00      	nop
  }

  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3718      	adds	r7, #24
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	20000000 	.word	0x20000000
 8005448:	165e9f81 	.word	0x165e9f81

0800544c <memset>:
 800544c:	4402      	add	r2, r0
 800544e:	4603      	mov	r3, r0
 8005450:	4293      	cmp	r3, r2
 8005452:	d100      	bne.n	8005456 <memset+0xa>
 8005454:	4770      	bx	lr
 8005456:	f803 1b01 	strb.w	r1, [r3], #1
 800545a:	e7f9      	b.n	8005450 <memset+0x4>

0800545c <__libc_init_array>:
 800545c:	b570      	push	{r4, r5, r6, lr}
 800545e:	4d0d      	ldr	r5, [pc, #52]	@ (8005494 <__libc_init_array+0x38>)
 8005460:	4c0d      	ldr	r4, [pc, #52]	@ (8005498 <__libc_init_array+0x3c>)
 8005462:	1b64      	subs	r4, r4, r5
 8005464:	10a4      	asrs	r4, r4, #2
 8005466:	2600      	movs	r6, #0
 8005468:	42a6      	cmp	r6, r4
 800546a:	d109      	bne.n	8005480 <__libc_init_array+0x24>
 800546c:	4d0b      	ldr	r5, [pc, #44]	@ (800549c <__libc_init_array+0x40>)
 800546e:	4c0c      	ldr	r4, [pc, #48]	@ (80054a0 <__libc_init_array+0x44>)
 8005470:	f000 f818 	bl	80054a4 <_init>
 8005474:	1b64      	subs	r4, r4, r5
 8005476:	10a4      	asrs	r4, r4, #2
 8005478:	2600      	movs	r6, #0
 800547a:	42a6      	cmp	r6, r4
 800547c:	d105      	bne.n	800548a <__libc_init_array+0x2e>
 800547e:	bd70      	pop	{r4, r5, r6, pc}
 8005480:	f855 3b04 	ldr.w	r3, [r5], #4
 8005484:	4798      	blx	r3
 8005486:	3601      	adds	r6, #1
 8005488:	e7ee      	b.n	8005468 <__libc_init_array+0xc>
 800548a:	f855 3b04 	ldr.w	r3, [r5], #4
 800548e:	4798      	blx	r3
 8005490:	3601      	adds	r6, #1
 8005492:	e7f2      	b.n	800547a <__libc_init_array+0x1e>
 8005494:	080055d8 	.word	0x080055d8
 8005498:	080055d8 	.word	0x080055d8
 800549c:	080055d8 	.word	0x080055d8
 80054a0:	080055dc 	.word	0x080055dc

080054a4 <_init>:
 80054a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054a6:	bf00      	nop
 80054a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054aa:	bc08      	pop	{r3}
 80054ac:	469e      	mov	lr, r3
 80054ae:	4770      	bx	lr

080054b0 <_fini>:
 80054b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054b2:	bf00      	nop
 80054b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054b6:	bc08      	pop	{r3}
 80054b8:	469e      	mov	lr, r3
 80054ba:	4770      	bx	lr
