================================================================================ 
Commit: 7dd71ead96cba30475c547e74da315b7ef98314c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:08 2019 +0530 
-------------------------------------------------------------------------------- 
Changing BIOS ID to 3301.00 for WW30.1 BIOS release.

Hsd-es-id: NA
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 22 10:49:01 2019 +0530
Change-Id: Id103ea97235a51e71c845f3ed7400fbf93ebaadb
Original commit hash: 22ad8cde976b29c8f5a120dccd0cc17efdc176b1

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ab62354743b5718a3090b1becafc5c2790a9c402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:08 2019 +0530 
-------------------------------------------------------------------------------- 
Removing Runtime SPI postcode prints.

Issue: With runtime SPI postcode enabled UFS boot release build is not
booting to OS and hanging with booting to OS.

Fix : Removinh all runtime SPI postcode prints in ACPI until the issue is
debugged and fixed.

Hsd-es-id: NA
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 22 09:30:14 2019 +0530
Change-Id: I04a70ef4d0b802742ab852a5a345c114471e19a7
Original commit hash: 8ac0cba31b99d211e7acef717a36f938069304b9

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl

================================================================================ 
Commit: 6f3ba96647c619532e585840e2e94dda10ebe9cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:07 2019 +0530 
-------------------------------------------------------------------------------- 
[MRC 159.27.0.0] [LKF B0][PTP][PNP] CCF_iosfsb_top PnP register setting not expected

Hsd-es-id: 1409499531, 1507219847, 1507219846
Tracker-link: https://hsdes.intel.com/appstore/article/#/1409499531
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jun 20 15:53:14 2019 +0530
Change-Id: I3652cbbb9a3869c4f73c0c00e4ba5852d5237601
Original commit hash: 2e2230ee7b4f5dd3336a80ecdc4672322535602c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: e978e13665a5d93a862e8b6f701e98f446eae5f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:06 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Jul 21 10:33:36 2019 -0700
Original commit date: Sun Jul 21 10:33:36 2019 -0700
Original commit hash: d0a562254765bcaa3105e3385febacf7c1bd7b57

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 491b16b30552313ed2d5d6dfce5db4ed7ca29047 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:05 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Jul 20 10:34:21 2019 -0700
Original commit date: Sat Jul 20 10:34:21 2019 -0700
Original commit hash: 0d7ca319ca66d05fbe2912526cc69d81b596249a

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9c15afcbd3e7117fee8834f13c7a9084b33e655a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:04 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Jul 19 10:34:11 2019 -0700
Original commit date: Fri Jul 19 10:34:11 2019 -0700
Original commit hash: 50102e6e7454b9297788eeeb35f90fe6a56812eb

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c8db72dbbc22b4742b34d3583ed654ff1593106e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:03 2019 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[MRC 158.27.0.0][LKF B0] MRC weaklock enable required dlllpmodequalifier set""

This reverts commit fd6742de9f888f0dec846b940e59433d941fa253.

Hsd-es-id: NA
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Fri Jul 19 10:44:29 2019 +0530
Change-Id: I73e81facba17dff5931b1b62962301e7095709f5
Original commit hash: 9949e16bfb5a86b393a3ca38e29d97d77938fea6

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcStaticGenerated.c

================================================================================ 
Commit: 2a4dc94361fda4906590e435dabf6e3e469309cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:01 2019 +0530 
-------------------------------------------------------------------------------- 
[UFS] system not booting with Release Bios with Emulation mode enabled (Debug Bios works fine)
Issue :
Heci Send ack is timeout is happening in the first boot resulting in timeout.
Soution :
Added support to handle storage proxy requests while we wait for the Ack response.
Impact :
Previously we added support for only HECIReceive. we applied same to Ack API also.
This will enable to handle proxy events while we wait for Cse to respond for send message.

Hsd-es-id: 1607210390
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx

Original commit date: Thu Jul 18 23:38:36 2019 +0530
Change-Id: I44096b302e9a7087d2feb223e251a93ebeaf0b9c
Original commit hash: a2d98cbb7f08f5b0b3322e8a8ad32bb367aa5848

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Me/HeciInit/Dxe/HeciInit.c

================================================================================ 
Commit: f70eab2c717f57dc4c0988bd9e99c1e97286bd07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:01 2019 +0530 
-------------------------------------------------------------------------------- 
Changing BIOS ID to 3293.01 for DOT label.

Hsd-es-id: NA
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jul 18 20:34:14 2019 +0530
Change-Id: If387ecfef1307d41bdb258fe9f8bb2811743009d
Original commit hash: d1c57aaff57360481ced871556aed709290f599b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: cad3fa965f8c9320ba4dab9a6ed62720eec19d98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:50:00 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Jul 18 10:34:31 2019 -0700
Original commit date: Thu Jul 18 10:34:31 2019 -0700
Original commit hash: b67960836b45b4d4d5ce495a4d02e82c4cf04611

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 45e956de301207368a36465d9fccece30c670218 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:59 2019 +0530 
-------------------------------------------------------------------------------- 
Revert "[MRC 158.27.0.0][LKF B0] MRC weaklock enable required dlllpmodequalifier set"

This reverts commit 05479f490e80f3dc921984aab01309d4d6ef5001.

Hsd-es-id: NA
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jul 18 17:00:07 2019 +0530
Change-Id: I30fdeb2e3a0db9fd7c863c5a06a0653f75fb2392
Original commit hash: fd6742de9f888f0dec846b940e59433d941fa253

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcStaticGenerated.c

================================================================================ 
Commit: 695abc98305680d16608124c8a19ae7e83fec5d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:58 2019 +0530 
-------------------------------------------------------------------------------- 
Revert" [LKF B0][BIOS][NVMe]BIOS Default configuration on NVMe does not allow deep PKGC"

Problem: By including the following changes,  BSOD is occuring
ASPM: L1 -> Auto
L1 Substates: Disabled -> Both L1.1 &L1.2

Solution: Reverting the changes SHA-ID : d7521979b7eb67b0f3f17797bffc90d77b8452c7

Unit TestDone:
1. Verified boot status with release & Debug BIOS on SPI-FSP

Original commit date: Thu Jul 18 16:59:09 2019 +0530
Change-Id: If5989c0eaeb792cd2b8aa0850004fe130967fa28
Original commit hash: 950143969e3f9a0b72e586781c0c8cef2b2b8202

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 48522848722a97125e615b10151e50d797599dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:56 2019 +0530 
-------------------------------------------------------------------------------- 
[MRC 158.27.0.0][LKF B0] MRC weaklock enable required dlllpmodequalifier set

Hsd-es-id: 1507309450
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507309450
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Jul 17 17:06:47 2019 +0530
Change-Id: I5f8ad1d565fce21a63ce32c863196086745397ba
Original commit hash: 05479f490e80f3dc921984aab01309d4d6ef5001

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcStaticGenerated.c

================================================================================ 
Commit: 949bd89dc5e92078b4de1ac3ef77e3ec823a9a77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:55 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jul 17 10:34:33 2019 -0700
Original commit date: Wed Jul 17 10:34:33 2019 -0700
Original commit hash: 4b5a081abfaf2aceebbd96efb39fe633455ad920

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b7c09e688802601fdb0854f420b331fbac709562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:54 2019 +0530 
-------------------------------------------------------------------------------- 
Changing BIOS ID to 3293.00 for 19'WW29.3 BIOS label.

Hsd-es-id: NA
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Jul 17 21:15:38 2019 +0530
Change-Id: I6e3a7f254ba7d56c73de9c7081c9f50a0a4964ae
Original commit hash: 525c313f517e6323a258e4ae3bc168265615682f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b52ea2b4c830ed4a50e47023fce9ede091917d32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:53 2019 +0530 
-------------------------------------------------------------------------------- 
LKF Clamshell RVP Bios Changes for Power-on

Modified the Gpio pin functionality as per the LKF clamshell RVP configuration Based on Board ID.
Modifed the RVP configuration as per the Board ID.
As of now adding display GPIO changes in platform Pkg, in future need to move the display GPIO changes in silicon RC code.

Hsd-es-id: 1607442389
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 8 15:39:17 2019 +0530
Change-Id: I3b9275db7e807e83af2974e1d211a4abd8ea58d2
Original commit hash: b61a62cf61b65099f6184d98768658192d44c8c4

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
LakeFieldPlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
LakeFieldPlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
LakeFieldPlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableLkfRvp.h
LakeFieldPlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 3a3b3ad46dae290b2bf819595a44a1d481a1a4d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:52 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] BIOS to implement PMC IPC for overriding s0ix entry requirement for 3.3v rail on/off

Cleared the bit 21 of LPM2_ACT_1 register for overriding s0ix entry requirement for 3.3v rail on/off

Hsd-es-id: 1606739133
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Wed Jul 17 12:13:36 2019 +0530
Change-Id: I76abc90c9f65ef567facbc1ad65a3e7c1e7db3b9
Original commit hash: 10715b04d0097dc4277ee78898b40bea6a10f623

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Include/Library/PlatformMiscLib.h
LakeFieldPlatSamplePkg/Library/PlatformMiscLib/PlatformMiscLib.c

================================================================================ 
Commit: 099d84db80abd7bb52ae49d7e74603b8d7c1e532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:51 2019 +0530 
-------------------------------------------------------------------------------- 
Reference code shall program the IO standby state and IO standby termination for GPIO configured in native mode

Set standby-state for set of GPIOs

Hsd-es-id: 1808043024
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Jul 12 13:37:38 2019 +0200
Change-Id: I64f98d8c0954bfb3a6242281f548f54a9482532a
Original commit hash: 75af49f7617ff71f9bb576e5147235c834a1ee26

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
LakeFieldSiliconPkg/Pch/Include/Register/PchRegsGpio.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLibLkf.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 49210373dd8e5a832c5b79f0411b749040a429d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:50 2019 +0530 
-------------------------------------------------------------------------------- 
[Part II ]USB 3.0 Device mode in not working in Pre OS environment using Type C to USB 3.0 Cable
Issue :
  1. USB 30./2.0 Connect-reconnect is not working
  2. USB 3.0 Data transfer is not working
Solution :
  This Part of changes includes changes required for USB 3.0 Data Transfer.
Impact :
  Connect reconnect works and USB 3.0 data transfer will pass .

Hsd-es-id: 1607219407
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Tue Jul 16 11:07:03 2019 +0530
Change-Id: Ibd3c0f8146e90dc704f28561c818c4bc25fdce38
Original commit hash: 01f4bd93d0f132f1cdef683b32cfae4e2e138a10

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c

================================================================================ 
Commit: 89639740d0e7ec5a6c28c677e1cc6e862f0b1d35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:49 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Adding EFI_TIMESTAMP_PROTOCOL support into LKF BIOS.

ISSUE: New request for CCE team to support EFI_TIMESTAMP_PROTOCOL in LKF BIOS

FIX: TimeStampDxe Driver was added in LKF to install EFI_TIMESTAMP_PROTOCOL

UNIT_TEST:
Booted to OS.
From Debug message confirmed EFI_TIMESTAMP_PROTOCOL installed successfully.

Hsd-es-id: https
Original commit date: Mon Jul 8 15:36:33 2019 +0530
Change-Id: I3acaf749f91502f5e0a7666d2df0b55f29217ba5
Original commit hash: 003ef9fc380c567d0013beff7e0d22cf79d912ed

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.dsc
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 36232d95dc368bda50c5b009767bdbf9c50ed3b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:47 2019 +0530 
-------------------------------------------------------------------------------- 
Request to disable 'Thermal Interrupt Coordination Enable' bit by default in BIOS
- With hardware Guided Scheduling, the expectation in the OS is that this interrupt should only be routed to 1 C0 core. However, current observation is that interrupt is routed to all cores, even which are not in C0. This behavior is due to Thermal Interrupt Coordination Enable set in MSR 0x1AA ( MSR_MISC_PWR_MGMT) bit 22 by default in BIOS.

Original commit date: Tue Jul 16 15:48:59 2019 +0530
Change-Id: If0691a965dea479b02d10cf4aa6c471ab9904ca8
Original commit hash: ae8e7c6be5a5a5f289e59b144d7ec31a8de36559

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/Thermal.c

================================================================================ 
Commit: cbe79b58da68d7b907e85139d18739d8d5b26929 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:46 2019 +0530 
-------------------------------------------------------------------------------- 
Request to enable Fast MSR by default in BIOS for LKF
 - This feature controls how frequently HWP Request MSR is written by OS.
And if not enabled, OS would delay sending the right request to HWP causing power impact during HOBL

Original commit date: Tue Jul 16 14:46:30 2019 +0530
Change-Id: Ib4ebd28542ae01eac5a085f63dff78df1a40ed05
Original commit hash: 892136588112a6d5714b7e3622d268c3410015dd

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 6013a4cd519f5003d35269fa249428e56517260b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:45 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF-A1-PO] BIOS Serial logs not redirect via NPK

Issue :
TH Firmware BAR not configured so that we are not getting the Bios log Via serial.

Solution :
Used TH MTB BAR to check the Trace Hub enabled or not based on that calculate Trace Hub trace address.

Unit Testing :
System booting to OS and getting the BIOS and ACPI logs via NPK.

Hsd-es-id: 1606961835
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Tue Jul 16 16:03:39 2019 +0530
Change-Id: Ie22e5812143242d040b642ff13e856e2f2d448e0
Original commit hash: 878f2f0ee7d23047eb0233bad00e1043cde808b1

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl
LakeFieldSiliconPkg/Pch/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: f126b5f98ceca17c4f1bd67edcf95d16fafe7f5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:44 2019 +0530 
-------------------------------------------------------------------------------- 
Lakefield B0/B2 (CPUID 0x806a1) Unified (uCode+Punit) Production Patch #006
- update enumeration of PRT fixes in ARCH_CAP MSR  and CPUID.7
- WA for sighting: 3-strikes CATERR is taking 58 sec to trigger
- ucode is not setting force_smep_mode on patch load time
- Missing clk on fixed interrupt when restoring ISR
- SCP_CR_LAST_SWAP_UIP is not cleared at the end of C6 restore with HT off
- Request for disabling the x2APIC bit(21b) in CPUID and MSR

Hsd-es-id: NA
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Jul 12 11:39:05 2019 +0530
Change-Id: I7cb704351b5d9fbbb461fac08d8c3e88c52c3bdc
Original commit hash: ee1702c3e5dd1d14889887d05f2dd76712cb3610

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 4efa7bfd27f19a937ce27d77bf36de07d23acb7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:43 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF_PnP][B0][Responsiveness][PM] SUT is not getting wake from S4 state while running hibernate performance KPI through ADK tool(RTC wake is not working)

we have added 2 mins delay for sleep by default for cycling in below check-in
SHA-ID : 06acf2ea4ed1f6f342898fabfb843cecca8c8be8.
Now we have programmed alarm with actual time from Arg1.

Unit TestDone:
       1. Verified with ADK, S4 cycling is working fine.

Original commit date: Wed Jul 10 23:34:13 2019 +0530
Change-Id: If0283382f63719d025007d9f02d6d8c89b7c7ed8
Original commit hash: 7ec5debe63973ba4e84239b3f382cb67d063a872

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: 5061ba6ec23e7341b73876b6b24b729f81d586f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:42 2019 +0530 
-------------------------------------------------------------------------------- 
[CMLS-CNPH][CML U(WHL-V0)[BIOS]:Core ratio limit overrides reverts back to '0' on loading Bios defaults

Problem: Core ratio limit values are retaining 0 after Load defaults
Solution: Updated setup variable to 0 while loading to defaults

Unit TestDone:
1. Core ratio limit values are retaining to its original values after load defaults
2. Checked OS boot status for
   1. SPI-FSP   -Release &Debug

Original commit date: Mon Jul 15 15:39:49 2019 +0530
Change-Id: Ic948712023917213dd4917a53fd505710eb98b00
Original commit hash: dcb976a20f39f2856c5227a02805e51975477bb8

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 6b7afdd139bf5d76daa2f235eea612dec01a57e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:41 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Jul 16 10:41:05 2019 -0700
Original commit date: Tue Jul 16 10:41:05 2019 -0700
Original commit hash: 6f595b20e6b907ec1a6de49f48076c378b244bf7

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 83fde5468831fbd17de607fdd8ae5b0ba4dd130e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:40 2019 +0530 
-------------------------------------------------------------------------------- 
[MRC 157.27.0.0] Reset Registers of CLK RonUp/RonDn offset

Hsd-es-id: 1507300824
Tracker-link: https://hsdes.intel.com/appstore/article/#/1507300824
Original commit date: Mon Jul 15 09:45:52 2019 +0530
Change-Id: I32dc9f9cc09b92f900f0592b88f117bd62094e39
Original commit hash: 54d5c53a53b1a91f1430275df5b2119a4160565f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcStaticGenerated.c

================================================================================ 
Commit: dba89819aab7f50470ba34e8038caf239725169c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:39 2019 +0530 
-------------------------------------------------------------------------------- 
Add code for PCIe TC WAKE support on GPIO165

Due to GPIO67 no supporting SCI board team has
published a feature rework to support WAKE on
GPIO165. This commit adds option in BIOS to support
this feature rework. GPIO165 generates a tier-2 interrupt
which is handeled in _L6F interrupt handler.

Hsd-es-id: 1507277296
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jul 4 14:55:52 2019 +0200
Change-Id: Id39fec330c827e2924a2d110b54e219d27a2dbc7
Original commit hash: 1db5ad4e45dc6ba29c7e939795176ba85c747c7c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
LakeFieldPlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/LkfURvpRtd3.asl
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableLkfRvp.h
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr
LakeFieldPlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 214c5773ac020e346667a809be370f8b15ff7f06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:38 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF]System is booting to OS without pressing power button (SNC disabled in BIOS)

issues:
      if we disable CPU Straps settings in setup,then system will boot to OS without
pressing power button.

Root Cause:
      KW fix is causing the issues(Buffer verification NULL or not), we have allocated memory and then
verified Buffer is NULL or Not.

Original commit date: Tue Jul 9 12:07:58 2019 +0530
Change-Id: I39aacdc5392643c62649173e147f94b34ef4aae9
Original commit hash: a02b075aca3968a5bf1d6bf95d0660a640bbceba

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: 1387691cc669759bfef092ac30892dbfd85ce57f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:37 2019 +0530 
-------------------------------------------------------------------------------- 
Observing 2Ghz frequencies on TNTs when requesting 1.5Ghz.
- HWP Autonomous Per Core P State BIOS setup Option has been enabled for this fix.
- PCPS on LKF: Per CCP (Module) P-State [--> All TNT cores will have same P-state]

Original commit date: Tue Jul 16 12:05:52 2019 +0530
Change-Id: I81c9f3eb6914699ff4f3fbf4b763b146cdb93232
Original commit hash: 2ac03ad1d54ee1538342560d9ad0d617267ea2a8

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 2aeddf8200c332218735b38c4728376584915cc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:36 2019 +0530 
-------------------------------------------------------------------------------- 
BIOS Guide update for USB IP v18 programs rev 17

HSII programming changed to 1
XHCI_ECN_REG 2:0 programming changed to 111b
Updated HOST_IF_PWR_CTRL_REG.FPSAW value to 0x018

Hsd-es-id: 1306589773
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 8 16:28:38 2019 +0200
Change-Id: Ie9a61adeb4397898ce89a313c1a833a9de17f1aa
Original commit hash: 851d9609b3afd71bca47a45c0291f578bc005431

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Include/Register/RegsUsb.h
LakeFieldSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 4fb27d4f4cb5882ee0b2a491485174af39bb5940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:35 2019 +0530 
-------------------------------------------------------------------------------- 
2S battery support for Lakefield

Modified the code to support the 2S battery in LKF.
1. We are having two binary to identify the 1S or 2S board.
2. Based on the board ID we are proceed the NVM update on 1S & 2S RVP.

Hsd-es-id: 1607444496
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 8 17:43:14 2019 +0530
Change-Id: Idf87cff0bbb19e9c67b397077f080fda16bfd5bc
Original commit hash: d4a3920e75c5c9c2664d1fdd052d05ef90d364a8

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c
LakeFieldPlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.inf
LakeFieldPlatSamplePkg/Features/Pmic/PmicNvm/WarrenCove/WarrenCovePmicNvm.c
LakeFieldPlatSamplePkg/Features/Pmic/PmicNvm/WarrenCove/WarrenCovePmicNvm.inf
LakeFieldPlatSamplePkg/Include/CastroCovePmicNvm.h
LakeFieldPlatSamplePkg/Include/PlatformBoardId.h
LakeFieldPlatSamplePkg/Include/WarrenCovePmicNvm.h
LakeFieldPlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 6253472d075c4a4504f792fdf977323183069aa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:34 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jul 15 10:34:33 2019 -0700
Original commit date: Mon Jul 15 10:34:33 2019 -0700
Original commit hash: 1cf3abae62856d771dd4d9ce2a971af30ded39e3

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: caef2febfc4279f3b712284835569e7cc3336261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:33 2019 +0530 
-------------------------------------------------------------------------------- 
LKF fix doxygen build issues.

Description: LakeFieldFspPkgExtConfig.dsc will be updated during prep.bat
execution and if we have default values in it then during External builds
chances are there restricted values also present and cause build errors.

Fix: Clean up LakeFieldFspPkgExtConfig.dsc and keep empty file in Branch
so no incorrect configuration will be available.

Hsd-es-id: NA
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 15 10:02:50 2019 +0530
Change-Id: Idef08d4fd23bb8613bfe73d2e65fa36bcd2854db
Original commit hash: 14c9ef3bf489f3e1506787fef1526dc123d68c9a

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkgExtConfig.dsc

================================================================================ 
Commit: fc1ae127d041bdd429483de86b9d41ae41593f36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:32 2019 +0530 
-------------------------------------------------------------------------------- 
Removing GopConfig specific binaries from LKF BIOS source

Unit test Done:
FSP SPI BIOS - Booted to OS successfully

Hsd-es-id: 1607449522
Tracker-link: https://hsdes.intel.com/appstore/article/#/1607449522
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jul 11 13:15:53 2019 +0530
Change-Id: Ie793edb0ecc31f94a781d42f8b7cf2ddf9c724e2
Original commit hash: a16d6204e889a39ac3cc376c02a95144828cc82e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 99620f97485a433c7eff4c806825b60f2680f9ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:31 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF]: Putting SPI1 to D3 state at Exit Boot Services

This Patch puts SPI1 device (which is used for SPI Postcodes) to D3
state at exit Boot Services in BIOS to overcome the CS issue in Sx Resume path.
For Runtime Postcodes, anyways we will be maintaining this sequence:
Set to D0 > Print Postcode > Set to D3.
So, Runtime Postcodes will not get harmed with this implementation.

Hsd-es-id: 1507287761
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Jul 12 11:26:48 2019 +0530
Change-Id: I681235942042efeb8dc71cf60f48c803397841f0
Original commit hash: df05f49b92fbba617f8db43d6f293249a4d42dfc

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c

================================================================================ 
Commit: 932438fa065def83f82dda9c6fa79dc421ad3184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:30 2019 +0530 
-------------------------------------------------------------------------------- 
[Part I ]USB 3.0 Device mode in not working in Pre OS environment using Type C to USB 3.0 Cable
Issue :
  1. USB 30./2.0 Connect-reconnect is not working
  2. USB 3.0 Data transfer is not working
Solution :
  This Part of changes includes fix for Connect-reconnect issue and some infra changes rquired for USB 3.0 Data Transfer.
Impact :
  Connect reconnect works and USb data trasfer will still fail untill next part of changes check-in.

Hsd-es-id: 1607219407
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Fri Jul 12 14:46:08 2019 +0530
Change-Id: Iddd03f88c30dc46a31f973e36c803c2e7c7f8cc6
Original commit hash: 9b9fdb06bf887f7874bf56ad8e844947068371d2

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.h
LakeFieldPlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
LakeFieldPlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.h
LakeFieldPlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
LakeFieldPlatSamplePkg/Include/Library/UsbDeviceLib.h
LakeFieldPlatSamplePkg/Include/Protocol/EfiUsbFnIo.h

================================================================================ 
Commit: ff158fb86743bab6a8f259aefa9fdf89cd32902b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:29 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Jul 14 10:34:29 2019 -0700
Original commit date: Sun Jul 14 10:34:29 2019 -0700
Original commit hash: 350d898df050e94023ee87d7e8d1df2c1a469707

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3a7da422e49d97d63a1e948b2c37c2a30ae26a71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:28 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Jul 13 10:35:53 2019 -0700
Original commit date: Sat Jul 13 10:35:53 2019 -0700
Original commit hash: 19464d1fe86d5803431351da0d48b3f480ef819e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 06927b202fc73920dd381edb9ab7566ff0405ca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:27 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Jul 12 10:40:03 2019 -0700
Original commit date: Fri Jul 12 10:40:03 2019 -0700
Original commit hash: 12b9dfc1ba5942b42b2b7263f58a25087d810572

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 049a9b29f34cd3eae84ff6cd8fbcde558ae86d82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:27 2019 +0530 
-------------------------------------------------------------------------------- 
[MRC 157.26.0.0] : Fix MRC related issues reported by Klocwork

Hsd-es-id: 1607295516
Original commit date: Fri Jul 5 08:46:34 2019 +0530
Change-Id: I8cddb7aeaf5f3fa3ca5009a21bce35585ae5a22f
Original commit hash: 4a1c73be8b723d41f65a371b12e9a180e4583ec4

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryTest.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 95428a1e63ec8c282abe447c76cf32e54912edd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:25 2019 +0530 
-------------------------------------------------------------------------------- 
Resolving Doxygen build issues in TeamCity

Description: Doxygen.bat in CrTools does not call prep.bat before
building source hence LakeFieldFspPkgExtConfig.dsc is not getting
created that prep.bat creates, LakeFieldFspPkgExtConfig.dsc is consumed by
LakeFieldFspPkg.dsc and complilation fails.

Solution : Adding LakeFieldFspPkgExtConfig.dsc to source.

Hsd-es-id: NA
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jul 11 13:31:42 2019 +0530
Change-Id: Ib9e9d2af2841630004396d69acdedb46746e00c9
Original commit hash: f1c0da16e531bc3e25c1698581db5a6cb7d976b3

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkgExtConfig.dsc

================================================================================ 
Commit: dc6cec04b1a4f50700814202fc8c723d1da7729e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:24 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Jul 11 10:34:24 2019 -0700
Original commit date: Thu Jul 11 10:34:24 2019 -0700
Original commit hash: ac555bb2cd36c2f1930dc59d756a98d9cfb68dcb

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bca31143e7eaa2bb43dbec5f9a4370aaddb89f41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:23 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF][SoundWire]Need change in interlinking between DMIC and SNDW links for LKF SoundWire Configuration to enable ALC-711 (jack codec) + ALC-1308 (speaker amplifier) from ALC-711 AIOC  along with onboard 4-DMIC Array

Allow to select clock source for Dmics.

Hsd-es-id: 1607445799
Tracker-link: https://hsdes.intel.com/appstore/article/#/1607445799
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Jul 10 15:33:44 2019 +0200
Change-Id: I5d00a63fdf1398d942e921055eb77876a179f68f
Original commit hash: d84c3ff6ecbcb089dce38e2b328ec063dbf46e6b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr
LakeFieldPlatSamplePkg/Setup/PchSetup.uni
LakeFieldSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
LakeFieldSiliconPkg/Pch/Include/PchHda.h
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: bbc8d7171a228c5ec8dda055a6b36d1522374a8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:21 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF1][RS6][SOC A1][OTM][OV7251] Rear  sensor indicator light is always on when open IR sensor

Problem: indicator light is always on when open IR sensor
Solution: Link4 is GPIO based control. In the POR of link4, we changed to GPIO
Now this is reverted.

Unit TestDone:
1. Verified issue resolution status by Tao
2. Checked OS boot status for
   1. SPI-FSP   -Release &Debug
3. Verified power control for link4 is GPIO

Original commit date: Wed Jul 10 12:12:23 2019 +0530
Change-Id: I591c78636030b03f06f62cfa3a9f49bc654368b4
Original commit hash: 30a2fdec61e158a33b4dbc88dba173ca587b6624

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensorsRtd3Pmic.asl
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: cee6c5a7af7a6b839d9bb8d0da2d4f1d31697343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:20 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF Beta] Notify Platform does not produce IMOK Debug Messages

ISSUE: Notify Platform not produces an IMOK string followed by the hex representation of the integer set in AP.

FIX : ACPI Debug messages added to print "IMOK" string and Hex Value of Integer Argument.

UNIT TEST:
Booted to OS.
Through DPDF UI Application APAT and APCT created and in Serial Log found IMOK string followed by
Hex Value of Integer Argument produced in Notify Platform

Hsd-es-id: https
Original commit date: Tue Jul 2 15:23:21 2019 +0530
Change-Id: Ifd6caf0f2f68c9674c6b07aa5bfc323fa62a2776
Original commit hash: 64cd9818c8f0d3e6c560e3b2ebf4bff8a1cb89b6

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: b3f53f7b3debbace210390ee0107b1f1d6cd3cac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:19 2019 +0530 
-------------------------------------------------------------------------------- 
[MRC 157.25.0.0] MRC version increament for commit " LKF B0 MRC to set odten delay register as equation based on rcven similar to senseamp enable delay"

Hsd-es-id: 1409499531
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Jul 10 12:11:38 2019 +0530
Change-Id: I41bed46da9d6853b41e9aa51363623e4ee33f9e7
Original commit hash: a662b25e99edc1716256a8c4d4d722647aca8ef4

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2178b9718009353b9c4033b3e02b0a640c07531 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:19 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jul 10 10:34:42 2019 -0700
Original commit date: Wed Jul 10 10:34:42 2019 -0700
Original commit hash: 8fb7ee37e3e88a85c26f1737018cb2576c04c7ee

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7c7136d9b68293dc9d3da56842847f900a76345e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:18 2019 +0530 
-------------------------------------------------------------------------------- 
Labelling LKF Bios label 3283

Original commit date: Wed Jul 10 19:46:19 2019 +0530
Change-Id: I125c852fcaf8e759aae157738a87c2341cf98808
Original commit hash: 7cb0f1562825f9732cca9f6188273dc3a03913ed

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e94eed3bd66c08cc0428a0a2566a639a35e7252c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:17 2019 +0530 
-------------------------------------------------------------------------------- 
Integrate GOP V1022 and program registers GPIO_CTL_1 and GPIO_CTL_2 to 0x707 to avoid these pins going HIGH by default.

The VIO and AVEE are coming from pins originally used for GMBUS DDC, so they have pullup internal to the PCH display.  BIOS need to disable that pullup before BIOS enables the GPIO.
1. If using 1st MIPI panel, BIOS set GPIO_CTL_1 0xC5014 = 0x00000707 to drive the port A DDC clock and data pin outputs to 0.
2. If using 2nd MIPI panel, BIOS set GPIO_CTL_2 0xC5018 = 0x00000707 to drive the port B DDC clock and data pin outputs to 0.

Hsd-es-id: 1607347743
Original commit date: Thu Jun 20 15:47:36 2019 +0530
Change-Id: I7926b533c97a9ea5f29e733ad06a4b9f2b8dcfd2
Original commit hash: 5e382b1e7af5ddf664b07bbf9e06562e30a99636

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspBinPkg/SampleCode/Vbt/VbtBoeMipi.bin
LakeFieldFspBinPkg/SampleCode/Vbt/VbtTianmaMipiCommand.bin
LakeFieldFspBinPkg/SampleCode/Vbt/VbtTianmaMipiVideo.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtBoeMipi.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtTianmaMipiCommand.bin
LakeFieldSiliconPkg/SampleCode/IntelGraphicsVbt/VbtTianmaMipiVideo.bin
LakeFieldSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: a9fc62b1fc96d0650f2a045c2b77d03dbaccfc05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:16 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF_B0 SSKU][ISH]: LID Open and LID Close functionalities are not working in 3274 BIOS Version
Issue : LID Flag is not updated to asl resulting LID value reported as Open always to OS
Fix : Map Setup Value to ASL Offset
Impact : LID functionality will be enabled.
Unit test : Boot to OS, LID Open/Close working.

Hsd-es-id: 1607445282
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx

Original commit date: Wed Jul 10 13:40:12 2019 +0530
Change-Id: Ib60ad6991b187d432d7c33d67961942a870d623a
Original commit hash: 4c2732a4c7dadb4b4835f401ae707e3e245da12e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

================================================================================ 
Commit: eca3562b47762824b32c5102f2b055059f5edc6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:15 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF B0][BIOS][NVMe]BIOS Default configuration on NVMe does not allow deep PKGC

Problem: the following options should be appear in setup by default
ASPM: L1 -> Auto
L1 Substates: Disabled -> Both L1.1 &L1.2

Solution: made the changes by default

Unit TestDone:
1. Verified boot status with release & Debug BIOS on SPI-FSP

Original commit date: Fri Jul 5 11:01:29 2019 +0530
Change-Id: I8f3bfb49e3b3c2bbf247b9130d0064efcfe21f06
Original commit hash: d7521979b7eb67b0f3f17797bffc90d77b8452c7

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 1522a16870925f75270e33ac1de6d6a0623da807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:14 2019 +0530 
-------------------------------------------------------------------------------- 
Windows Dual Role enumeration is not happening while booting from EFI screen to OS with TypeA  C connected.
    Issue : Bios is not reproting the Device mode status to XDCI OS Driver.
    Solution :
    Read the data from Eclite firmware and reprot to XDCI Driver when ever driver requested.

    Impact : This change will make sure we will detect Cable in OS if it is connected in pre OS.
    Hsd-es-id: 1607437108
    Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx

Original commit date: Mon Jul 8 11:42:28 2019 +0530
Change-Id: Ice88c5d24940d3a4869ddc4ebf5f08ec881d4677
Original commit hash: c0271f1abc83b7ff617212e1f3331d2c220c1b9c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Chrg1Participant.asl
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Chrg2Participant.asl
LakeFieldPlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
LakeFieldSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl

================================================================================ 
Commit: d9011e88b9feae87a9ced28ac01d8119e0dfff76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:13 2019 +0530 
-------------------------------------------------------------------------------- 
Enable X2ApicOptPot if X2Apic is disable

Hsd-es-id: 1607445232
Original commit date: Tue Jul 9 17:10:56 2019 +0530
Change-Id: I2cbb37f8a799b20d0aee1782ebbfff1fdc6eaa51
Original commit hash: ffe8d19957e7d1d665bad3d970479d177a80d120

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 23852a3f9d8f77a682677878658ff27b7dd6a3a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:11 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Jul 9 10:34:21 2019 -0700
Original commit date: Tue Jul 9 10:34:21 2019 -0700
Original commit hash: d028e3d48af9bfeadadd842868d3d10a5f412ffa

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: eb777ae4599293ec93c4df158efb0f723ed4ef7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:10 2019 +0530 
-------------------------------------------------------------------------------- 
[MRC 156.25.0.0] LKF B0 MRC to set odten delay register as equation based on rcven similar to senseamp enable delay

Hsd-es-id: 1409499531
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Jun 19 18:45:09 2019 +0530
Change-Id: I4d1d44e0da91888b23b6fa307961d6eac0a9cbdf
Original commit hash: 897474a3d92d9156dfeb3b4bd0778c37d5caa096

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Lakefield/MrcMcRegisterLkf0xxx.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h

================================================================================ 
Commit: 21653654e9c8a02be2cc5927917741fff8b59262 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:08 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] BIOS support for CDCLK Freq change to 192MHz

Hsd-es-id: 1607429911
Original commit date: Mon Jul 8 13:27:50 2019 +0530
Change-Id: Idd6a4b2457619686eb5223ae6b5d3aba84e3a176
Original commit hash: 3196476af6025f38578a95091164f749191ef157

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Upd/FspsUpd.dsc
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr
LakeFieldPlatSamplePkg/Setup/SaSetup.uni
LakeFieldSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiConfig.h
LakeFieldSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

================================================================================ 
Commit: cc79d52b10e7542b283d3eceb85c93ef324961f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:07 2019 +0530 
-------------------------------------------------------------------------------- 
MRC Version 156,25,0,0 : [LKF B0] LKF B0 MRC to set static legs settings to reduce variation

Unit test done:
FSP SPI debug & Release - verified the Boot to OS and Restart from OS on B0 RVP.

Hsd-es-id: 1409535599
Original commit date: Tue Jul 2 10:14:11 2019 +0530
Change-Id: Iad349cdec85632967e65e50325bcf5e7c8437b87
Original commit hash: d4d0aae2430b2e093ea8a994ce79c80a6b6a4c89

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcStaticGenerated.c

================================================================================ 
Commit: a8cfe1886811768d629caa67496da932271b88c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:06 2019 +0530 
-------------------------------------------------------------------------------- 
[MRC 155.25.0.0] Fix DUT Hang at PC d0d5 with  "ASSERT_EFI_ERROR" once enable Rank Margin Tool in Bios

Hsd-es-id: 1607292341
Original commit date: Mon Jul 1 18:40:19 2019 +0530
Change-Id: Iff4e8fbb849bc547a23c0e8a3fbb87f294d13224
Original commit hash: 400cff6b0b74a77a6e3b1539755563c6abcd3b19

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
LakeFieldSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 8f3e565fbab48504635970add0df83e6a916eb4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:04 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jul 8 10:36:15 2019 -0700
Original commit date: Mon Jul 8 10:36:15 2019 -0700
Original commit hash: 1b51df0f43b0062f0def9723dfa61edaef67f145

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 995553fe2221212293569a62ae7177b91be32c9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:03 2019 +0530 
-------------------------------------------------------------------------------- 
Labelling LKF Bios label 3274_01

Original commit date: Thu Jul 4 13:43:17 2019 +0530
Change-Id: I2138ace4696ce3dc4c3bc596288c99e37a883649
Original commit hash: e325b5e7c6ccbbf9d87e029540d4071c699cf214

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 358622dac7bb97e82b80111f8ba96ffaee0385b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:03 2019 +0530 
-------------------------------------------------------------------------------- 
Lakefield B0 (CPUID 0x806a1) Unified (uCode+Punit) Production Patch #004

    -Disabled the x2APIC bit(21b) in CPUID and MSR
    -Unwind routine-specific flags not getting cleared with index

Original commit date: Thu Jul 4 11:21:14 2019 +0530
Change-Id: Ia2fc68b06f59852126948c6ff2ff1e0b3146c506
Original commit hash: c333d5f191dff4eacb35776e8bb040a424c6f25b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: e1d3640cdabff2b5c26d023d218441bf89cd094d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:02 2019 +0530 
-------------------------------------------------------------------------------- 
Labelling LKF Bios label 3274_00

Original commit date: Thu Jul 4 08:32:24 2019 +0530
Change-Id: I1eacc9e0d7d4706c8daf8d5fce41c1179b9ad3cb
Original commit hash: 9dc4bbcad9fa6c3e1511173e6e8bd4bb4cc48622

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 361b19dbe057d14c7878470220cfbc933ab9fe00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:01 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF_PnP][B0][Responsiveness][PM] SUT is not getting wake from S4 state while running hibernate performance KPI through ADK tool(RTC wake is not working)

Problem :
  When we run ADK tool for S4 cycling,system will not wake from S4.
Actually ADK calling _STV method to program the timer. TAD is not supported for LKF,
so we could not program the timer. Now we have program cmos Alarm timer to wake the
system from Sleep.

Note: We have added 2 Min by default,Later need to Tuning based Seconds which is
passed through Arg1.

Unit TestDone:
   1. Verified with ADK, S4 cycling is working fine.

Original commit date: Wed Jul 3 23:41:30 2019 +0530
Change-Id: I5ec79665db68d7d77ec4ad1ca418997dbe8c2f26
Original commit hash: 06acf2ea4ed1f6f342898fabfb843cecca8c8be8

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: 1d19448f4f71a8de002c24d3dc14913015c3043b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:00 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jul 3 10:35:30 2019 -0700
Original commit date: Wed Jul 3 10:35:30 2019 -0700
Original commit hash: 144e6810a85ba8fdf39c22265455fad71cb43f5a

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f11739b8e6a67e1b48363414ca52cb0133743a97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:49:00 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] - State after G3 system always boot to S0

Issue :
State after G3, Bit0 of PMCON_A (0x1020) always set to one , its impact the PMC flow.

Solution:
Bit0 of PMCON_A (0x1020) always set to zero it will allow SUT boot to S0 state after G3.

System booting to s0 state after G3.

Hsd-es-id: 1607435055
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Wed Jul 3 16:41:39 2019 +0530
Change-Id: I41431d058a8eb8a9901c8c2c9c4f4172b4bb6b6e
Original commit hash: c3438dff9f4a265df06873d9cf9b1704a74460cc

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

================================================================================ 
Commit: 359348a85d13c5dc630e1180b92a841dfa099fd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:59 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF]: Change delay in _PS0 Method for UFS to 10 Milliseconds

This patch modifies the default Delay in UFS _PS0 method to 10 Milliseconds
as per recommendation.

Hsd-es-id: 2207867633
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Jul 2 11:49:58 2019 +0530
Change-Id: I31ad78da9822572367a242daf10e74b87dbc933f
Original commit hash: eac2d23222d6e5a1bb2fe93c2c9ba6d719172bda

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: d47ad4e7880c77acccf3bec51f153536adec3ad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:58 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF-B0/B1] [Automation] [SPI][UFS] : Daily CI build 3263_01_361 ,SUT is not booting after flashing Release bios

Problem: For some B0 silicons, Reading Board ID from PSS chip is failing. Hence SUT hungs in release BIOS
Solution: Introduced 100us delay to Enable the SUT to read Board Id from PSS chip in release BIOS

Unit TestDone:
1. Verified boot status with release BIOS
2. Checked OS boot status for
     SPI-FSP -Release
     BFX-FSP -Release

Original commit date: Wed Jul 3 11:39:29 2019 +0530
Change-Id: I60060ac7d598fe87663d44def3aa506ed9adab70
Original commit hash: d8a68dd6d19f4c89a17e3cb186845d5d13a64690

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: acf57f46d318a3ed07f9aee357138a743569048d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:57 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Default Disable TraceHub and USB DbC Enable option in bios

By Default disabled the trace hub and USB Dbc option from setup.

SUT booting to OS successfully and PCH trace Hub and USB DBC are disabled by default.

Hsd-es-id: 1607430057
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 1 23:41:54 2019 +0530
Change-Id: Ieb1b48aa6eba46524e438ba2c217aab569beab4c
Original commit hash: 00ceb8a5baa934bd6bda601048904256feb60357

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/DebugSetup.c
LakeFieldPlatSamplePkg/Setup/DebugSetup.hfr
LakeFieldSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.inf

================================================================================ 
Commit: 77f7e9c4e56d164ec8d84551506fdfcf8de85200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:56 2019 +0530 
-------------------------------------------------------------------------------- 
Disable FPS device by default in BIOS setup options

Issue :
The current FPS device is not supported from 3rd party vendor and has an issue CPU utilization increase.

Solution:
By default disable the FPS from setup option ,users who want to use FPS are expected to use it with BIOS setup option enabled.

Unit Testing:
SUT booting to Shell successfully.

Hsd-es-id: 1607430396
Attestation-link: Intel\LakeFieldPlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Wed Jul 3 12:32:40 2019 +0530
Change-Id: Iec2eec5e3fa7ecc02a632fa2720b77e0c33d5729
Original commit hash: f5360226c13d601a45cc3713d1193e8404d88429

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: a4c5fb568389c4641d65dce08efa4d5f65e95acf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:55 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF][B0][A1][Responsiveness][PM] [BIOS]SUT is getting hung with POST code "0001" during shutdown while running fast startup KPI through ADK tool

ISSUE: ADK tool is doing a reset for first cycle and we see the reset is not going through.
LKF supports UEFI run time reset as opposite to PCH reset used in OLD programs
tool is not able to call the run time efi reset functions and hence the failure.

FIX: Reverted back Reset Type to PCH reset with Reset Value "6"(Warm Reset)

UNIT TEST DETAILS:
Verified reset is working fine when triggered from ADK tool.

Hsd-es-id: https
Original commit date: Tue Jul 2 12:05:04 2019 +0530
Change-Id: I58aa4caf154e6bb810fd1b18c4e8d6b307c5f21a
Original commit hash: 06d6007790375095de64f14ca905c45ef51c9626

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

================================================================================ 
Commit: 8041d310b7af9669a96f936dd0e7bd6314bff63a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:55 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Jul 2 10:39:01 2019 -0700
Original commit date: Tue Jul 2 10:39:01 2019 -0700
Original commit hash: e3552c152e47edc4255a99c56496477adb69f40f

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 18e80465150b2a3930c3564411abcdad7342a52a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:54 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF RVP A1] [BIOS] Sporadically DUT hangs at PC 0001 while doing Warm Reset from OS level

Unit test done:
FSP SPI - Verified boot to OS and Restart from OS on B0(QSSK) RVP.

Hsd-es-id: 1607237112
Tracker-link: https://hsdes.intel.com/appstore/article/#/1607237112
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Jul 2 11:50:30 2019 +0530
Change-Id: Id160b57d7becb03d31e2e7a178f8a99cdf259ec2
Original commit hash: cc72f4c9d12e4bb73fac95b1387477dda8d7dfdd

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/Lid.asl
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Setup/PlatformSetup.hfr
LakeFieldPlatSamplePkg/Setup/PlatformSetup.uni
LakeFieldSiliconPkg/SystemAgent/SaInit/Dxe/GraphicsInit.c

================================================================================ 
Commit: 7293e2fc3a1f8ac072bd01a353949911f0bc86fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:53 2019 +0530 
-------------------------------------------------------------------------------- 
MRC Version 154,25,0,0 :[LKF RVP B0][BIOS]DUT hang at PC 9A63 with CAT Error after changing maximum memory frequency "2667"

DDR frequencies 2133Mhz,3200Mhz and 4267Mhz are POR for LKF,
So removing remaining frequency limit from setup page.

Hsd-es-id: 1607369361
Original commit date: Tue Jul 2 10:38:44 2019 +0530
Change-Id: I1d86a1c5b3e76a12db94e6d5e249f531a48a0fd3
Original commit hash: 8d9865b4f9e81cf02ba722e16f348bd401e7c477

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr
LakeFieldPlatSamplePkg/Setup/SaSetup.uni
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f747de3a88f2dceb64ede23db5a94e20f14dd5a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:51 2019 +0530 
-------------------------------------------------------------------------------- 
Changing "Boot performance mode" to "Turbo Performance" by default for perf build

Unit test done:
Verified that perf BIOS is booting to OS successfully with Turbo performance boot

Hsd-es-id: NA
Tracker-link: NA
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jun 20 15:49:32 2019 +0530
Change-Id: Idc3b4c0ea20af8e0fd0d8bd45b11fddfa74ee79b
Original commit hash: 67ef91116c4357626133bb993fd616011d3d0801

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 5bfbc5b150391b0262d136931a6bb703bd2362f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:50 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jul 1 10:34:43 2019 -0700
Original commit date: Mon Jul 1 10:34:43 2019 -0700
Original commit hash: fe42ceb6362d3bc3ba17a64743c68e02d8518b4b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0b44ccb27a16868971594fe1993bf5bfd0c35060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:50 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Jun 30 10:36:06 2019 -0700
Original commit date: Sun Jun 30 10:36:06 2019 -0700
Original commit hash: 3fe8c46116249e1c1bf0c9605984167a18057cb5

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7313fe80be44f9ef97fd1f54916accddbe003cda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:49 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Jun 29 10:36:42 2019 -0700
Original commit date: Sat Jun 29 10:36:42 2019 -0700
Original commit hash: 1a770169570677b7762c5c16270c96e8c6d4256c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 78155a619216cdabb3c6f2155ee2147331baed95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:48 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Jun 28 10:34:32 2019 -0700
Original commit date: Fri Jun 28 10:34:32 2019 -0700
Original commit hash: d540f33d13aefb152d0bca05e6cdbea3f605196c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9e447ef675a5c1b42944f36257f896f47153cf13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:47 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] IA32 Exception while Allocating memory using AllocateAlignedReservedPages function in PSMI

ISSUE : When enabling PSMI feature, IA32 exception is seen. This is suspected to be a regression issue due to BP1520 core update on LKF.
Temporarily it is fixed by using AllocateReservedPages function and need Core team's help to investigate and fix it permanently.

FIX : Issue because of, FSP "Peicore" override folder not upgraded to BP1520 core.
With FSP override folder aligned to BP1250, Issue not seen.
      1. FSP override folder aligned to BP1250
      2. Temporary Workaround removed for "AllocateAlignedReservedPages"
         It will revert SHAID: 69ab6acd651b88104958e7eb451ba9314438bffd.

UNIT_TEST:
SPI and UFS : Booting fine to OS after set PSMI Handler size->128Kb.

Hsd-es-id: https
Original commit date: Thu Jun 27 19:58:59 2019 +0530
Change-Id: I76c80d26df2cbeac44790985e001a898dad3940a
Original commit hash: e428ad1fadc04ba57b6f75a4e62bb4e3417a7e1c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.c
LakeFieldFspPkg/Override/MdeModulePkg/Core/Pei/Hob/Hob.c
LakeFieldFspPkg/Override/MdeModulePkg/Core/Pei/Memory/MemoryServices.c
LakeFieldFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
LakeFieldFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
LakeFieldFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
LakeFieldFspPkg/Override/MdeModulePkg/Core/Pei/Ppi/Ppi.c
LakeFieldFspPkg/Override/MdeModulePkg/Core/Pei/Reset/Reset.c
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiPsmiInitLib/PeiPsmiInitLib.c

================================================================================ 
Commit: 0fb5530daf3e5647ec2f5b17b142b49515c4f38f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:46 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF] Reading of Board ID from PSS chip

Problem: Board ID is hardcoded earlier
Solution: We removed hardocded boardId. Enabled the reading Board Id from PSS chip

Unit TestDone:
1. Verified the BoardId with Debug log.
2. Checked OS boot status for
     SPI-FSP -Release &Debug

Original commit date: Thu Jun 20 15:13:11 2019 +0530
Change-Id: I381f1991e9d1e7bd22561bc4ef8371beb70b5b5a
Original commit hash: 56a8ee350dc8c55c145067b7d383c9b0e47e4dc1

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
LakeFieldPlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 749c9a9c5b8ea686cec81ff4d1aa4b7a962807fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:45 2019 +0530 
-------------------------------------------------------------------------------- 
[LKF_PnP][B0][Responsiveness][PM] :ACPI error "AMLI: ACPI BIOS is attempting to write to an illegal IO port address (0x70), which lies in the 0x70 - 0x71 protected address range"observed in event viewer after changing  "date and time" in OS

Problem: After change of time& date in OS, ACPI error is showing in event viewer log
Solution: directed to read & write the date & time values directly with CMOS memory as per spec

Unit TestDone:
1. Verified the event viewer log "ACPI error" after change of date & time
2. Checked OS boot status for
     SPI-FSP -Release &Debug

Original commit date: Thu Jun 27 14:54:00 2019 +0530
Change-Id: I4816e04cb29b58c1b1fa3ea4afecd5caa0fcf330
Original commit hash: f2727085361d9b902ccc9d0b3f83e03dc22fb14c

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: d4975b674b764bfbb5c6352d7bd1df0bdbc7cb3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:45 2019 +0530 
-------------------------------------------------------------------------------- 
RpmbLib: Fix result debug message and add test case for second boot

Hsd-es-id: 2206828520
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Feb 25 15:30:54 2019 -0800
Change-Id: Ic98067a5cb3e27e641087fa85aea8e4a2f2daf7f
Original commit hash: 4490e935c8b4e9f351380ef25311d04cbb406236

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Library/RpmbLib/RpmbLib.c

================================================================================ 
Commit: 60c984c04d9bee04dd6db35225909ba0718e1fc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:44 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Jun 27 10:34:55 2019 -0700
Original commit date: Thu Jun 27 10:34:55 2019 -0700
Original commit hash: 66684a59bddcdfa333c6ffd767584321deae529b

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f9f68ca7c7c126df1863daeda5ceeec0c2096969 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:43 2019 +0530 
-------------------------------------------------------------------------------- 
Move USB2 PHY tuning table pointer aquisition to BoardInitPostMem from PreMem

For UFS boot if pointer was used from PreMem then it was invalid in postmem phase and access
to table returned FF's instead of correct values

Hsd-es-id: 1607294074
Attestation-link: LakeFieldPlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Jun 26 14:33:46 2019 +0200
Change-Id: I05c92ccb519be9c604e1ef423a6a0ca8b93aac25
Original commit hash: cd1a2a6617f1ebfb8ccd5a6186e3b5c7e41294a5

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.h
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
LakeFieldPlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 1521348680a426bb0a44c3e7db3c8b6aa252ee7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 31 14:48:42 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] LKF Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jun 26 10:34:35 2019 -0700
Original commit date: Wed Jun 26 10:34:35 2019 -0700
Original commit hash: 3d271561ea97d9d6b0fc995f1b790c9e1e8c4970

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/LakeFieldFspPkg.dec
LakeFieldSiliconPkg/SiPkg.dec
