ARM GAS  /tmp/cc39lDy5.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB138:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cc39lDy5.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** COM_InitTypeDef BspCOMInit;
  45:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** static void MX_I2C1_Init(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/cc39lDy5.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Initialize all configured peripherals */
  92:Core/Src/main.c ****   MX_GPIO_Init();
  93:Core/Src/main.c ****   MX_I2C1_Init();
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END 2 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Initialize led */
  99:Core/Src/main.c ****   BSP_LED_Init(LED_GREEN);
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
 102:Core/Src/main.c ****   BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
 105:Core/Src/main.c ****   BspCOMInit.BaudRate   = 115200;
 106:Core/Src/main.c ****   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 107:Core/Src/main.c ****   BspCOMInit.StopBits   = COM_STOPBITS_1;
 108:Core/Src/main.c ****   BspCOMInit.Parity     = COM_PARITY_NONE;
 109:Core/Src/main.c ****   BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 110:Core/Src/main.c ****   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 111:Core/Src/main.c ****   {
 112:Core/Src/main.c ****     Error_Handler();
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Infinite loop */
 116:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 117:Core/Src/main.c ****   uint16_t adrRead = 0b11010101;
 118:Core/Src/main.c ****   uint16_t adrWrite = 0b11010100;
 119:Core/Src/main.c ****   uint8_t regTest = 0x1E;
 120:Core/Src/main.c ****   uint16_t regGyro[] = {0x22, 0x23, 0x24, 0x25, 0x26, 0x27};
 121:Core/Src/main.c ****   uint16_t regAccel[] = {0x28, 0x29, 0x2A, 0x2B, 0x2C, 0x2D};
 122:Core/Src/main.c ****   uint16_t regEnable[] = {0x10, 0x11, 0x15, 0x16, 0x17, 0x02, 0x12};
 123:Core/Src/main.c ****   uint8_t readreg;
 124:Core/Src/main.c ****   uint8_t readregAccel;
 125:Core/Src/main.c ****   uint8_t readregGyro;
 126:Core/Src/main.c ****   uint8_t accelValues[6];
 127:Core/Src/main.c ****   uint8_t gyroValues[6];
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   //Register values
 130:Core/Src/main.c ****   uint8_t value0 = 0b00000000;
 131:Core/Src/main.c ****   uint8_t value1 = 0b00000001;
 132:Core/Src/main.c ****   uint8_t value3 = 0b00000011;
 133:Core/Src/main.c ****   uint8_t value4 = 0b00000100;
 134:Core/Src/main.c ****   uint8_t value7 = 0b00000111;
 135:Core/Src/main.c ****   uint8_t value9 = 0b00001001;
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   //Enable relevant sensors
 139:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[7], 2, &value1, 1, 500);
 140:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[0], 2, &value7, 1, 500);
 141:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[1], 2, &value7, 1, 500);
 142:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[3], 2, &value9, 1, 500);
 143:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[6], 2, &value3, 1, 500);
 144:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[7], 2, &value4, 1, 500);
 145:Core/Src/main.c **** 
ARM GAS  /tmp/cc39lDy5.s 			page 4


 146:Core/Src/main.c ****   //  //Enable filters
 147:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[4], 2, &value1, 1, 500);
 148:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[5], 2, &value0, 1, 500);
 149:Core/Src/main.c **** 
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   while (1)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** 	  //Read accelerometers
 155:Core/Src/main.c **** 	 /* for (uint8_t k = 0; k <= 6; k++) {
 156:Core/Src/main.c **** 		  HAL_I2C_Mem_Read(&hi2c1, adrRead, regAccel[k], 1, &readregAccel, 1, 1000);
 157:Core/Src/main.c **** 		  accelValues[k] = readregAccel;
 158:Core/Src/main.c **** 	  } */
 159:Core/Src/main.c **** 	  HAL_I2C_Mem_Read(&hi2c1, adrRead, regGyro[0], 2, &readregGyro, 1, 1000);
 160:Core/Src/main.c **** 	  //Read gyro
 161:Core/Src/main.c **** 	  /*for (uint8_t l = 0; l <= 4; l=l+2) {
 162:Core/Src/main.c **** 		  HAL_I2C_Mem_Read(&hi2c1, adrRead, regGyro[l], 1, &readregGyro, 1, 1000);
 163:Core/Src/main.c **** 		  printf("this bit is %i\n\r", readregGyro);
 164:Core/Src/main.c **** 		  gyroValues[l] = readregGyro;
 165:Core/Src/main.c **** 		  HAL_I2C_Mem_Read(&hi2c1, adrRead, regGyro[l+1], 1, &readregGyro, 1, 1000);
 166:Core/Src/main.c **** 		  gyroValues[l+1] = readregGyro;
 167:Core/Src/main.c **** 		  int16_t gyro_x = (int16_t)(gyroValues[1] << 8) | gyroValues[0];
 168:Core/Src/main.c **** 		  printf("the gyro values are %i\n\r", gyro_x);
 169:Core/Src/main.c **** 	  }*/
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** 	  /*HAL_I2C_Mem_Read(&hi2c1, adrRead, 0x22, 1, &testbuffer, 12, 1000);
 173:Core/Src/main.c **** 	  int16_t gyro_x = (int16_t)(testbuffer[1] << 8) | testbuffer[0];
 174:Core/Src/main.c **** 	  gyro_x = gyro_x * 0.061f / 1000.0f;
 175:Core/Src/main.c **** 	  gyro_x = gyro_x * 3.1415f / 180.0f;
 176:Core/Src/main.c **** 	  printf("the gyro x is %i\n\r", gyro_x);*/
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** 	  /*float accel_ms2_per_lsb = accel_g_per_lsb * 9.80665f;
 179:Core/Src/main.c **** 	  float gyro_rads_per_lsb = gyro_dps_per_lsb * 0.01745329252f;
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** 	  float ax_ms2 = accel_x * accel_ms2_per_lsb;
 182:Core/Src/main.c **** 	  float gx_rads = gyro_x  * gyro_rads_per_lsb;*/
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** 	  HAL_I2C_Mem_Read(&hi2c1, adrRead, regTest, 2, &readreg, 1, 1000);
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** 	  printf("The value is %x\n\r", readreg);
 187:Core/Src/main.c **** 	  printf("the gyro is %x\n\r", readregGyro);
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** 	  readreg = 0;
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** 	  HAL_Delay(500);
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****     /* USER CODE END WHILE */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c ****   /* USER CODE END 3 */
 198:Core/Src/main.c **** }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /**
 201:Core/Src/main.c ****   * @brief System Clock Configuration
 202:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/cc39lDy5.s 			page 5


 203:Core/Src/main.c ****   */
 204:Core/Src/main.c **** void SystemClock_Config(void)
 205:Core/Src/main.c **** {
 206:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 207:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 214:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 215:Core/Src/main.c ****   */
 216:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 217:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 218:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 225:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 226:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 227:Core/Src/main.c ****   {
 228:Core/Src/main.c ****     Error_Handler();
 229:Core/Src/main.c ****   }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 234:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 235:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 236:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 237:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 238:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 241:Core/Src/main.c ****   {
 242:Core/Src/main.c ****     Error_Handler();
 243:Core/Src/main.c ****   }
 244:Core/Src/main.c **** }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** /**
 247:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 248:Core/Src/main.c ****   * @param None
 249:Core/Src/main.c ****   * @retval None
 250:Core/Src/main.c ****   */
 251:Core/Src/main.c **** static void MX_I2C1_Init(void)
 252:Core/Src/main.c **** {
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 259:Core/Src/main.c **** 
ARM GAS  /tmp/cc39lDy5.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 261:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 262:Core/Src/main.c ****   hi2c1.Init.Timing = 0x40B285C2;
 263:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 264:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 265:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 266:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 267:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 268:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 269:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 270:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****     Error_Handler();
 273:Core/Src/main.c ****   }
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /** Configure Analogue filter
 276:Core/Src/main.c ****   */
 277:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 278:Core/Src/main.c ****   {
 279:Core/Src/main.c ****     Error_Handler();
 280:Core/Src/main.c ****   }
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /** Configure Digital filter
 283:Core/Src/main.c ****   */
 284:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 285:Core/Src/main.c ****   {
 286:Core/Src/main.c ****     Error_Handler();
 287:Core/Src/main.c ****   }
 288:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** }
 293:Core/Src/main.c **** 
 294:Core/Src/main.c **** /**
 295:Core/Src/main.c ****   * @brief GPIO Initialization Function
 296:Core/Src/main.c ****   * @param None
 297:Core/Src/main.c ****   * @retval None
 298:Core/Src/main.c ****   */
 299:Core/Src/main.c **** static void MX_GPIO_Init(void)
 300:Core/Src/main.c **** {
  28              		.loc 1 300 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 84B0     		sub	sp, sp, #16
  34              		.cfi_def_cfa_offset 16
 301:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 306:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  35              		.loc 1 306 3 view .LVU1
  36              	.LBB4:
  37              		.loc 1 306 3 view .LVU2
ARM GAS  /tmp/cc39lDy5.s 			page 7


  38              		.loc 1 306 3 view .LVU3
  39 0002 134B     		ldr	r3, .L3
  40 0004 DA6C     		ldr	r2, [r3, #76]
  41 0006 42F00402 		orr	r2, r2, #4
  42 000a DA64     		str	r2, [r3, #76]
  43              		.loc 1 306 3 view .LVU4
  44 000c DA6C     		ldr	r2, [r3, #76]
  45 000e 02F00402 		and	r2, r2, #4
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 306 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE4:
  50              		.loc 1 306 3 view .LVU6
 307:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  51              		.loc 1 307 3 view .LVU7
  52              	.LBB5:
  53              		.loc 1 307 3 view .LVU8
  54              		.loc 1 307 3 view .LVU9
  55 0016 DA6C     		ldr	r2, [r3, #76]
  56 0018 42F02002 		orr	r2, r2, #32
  57 001c DA64     		str	r2, [r3, #76]
  58              		.loc 1 307 3 view .LVU10
  59 001e DA6C     		ldr	r2, [r3, #76]
  60 0020 02F02002 		and	r2, r2, #32
  61 0024 0192     		str	r2, [sp, #4]
  62              		.loc 1 307 3 view .LVU11
  63 0026 019A     		ldr	r2, [sp, #4]
  64              	.LBE5:
  65              		.loc 1 307 3 view .LVU12
 308:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 308 3 view .LVU13
  67              	.LBB6:
  68              		.loc 1 308 3 view .LVU14
  69              		.loc 1 308 3 view .LVU15
  70 0028 DA6C     		ldr	r2, [r3, #76]
  71 002a 42F00102 		orr	r2, r2, #1
  72 002e DA64     		str	r2, [r3, #76]
  73              		.loc 1 308 3 view .LVU16
  74 0030 DA6C     		ldr	r2, [r3, #76]
  75 0032 02F00102 		and	r2, r2, #1
  76 0036 0292     		str	r2, [sp, #8]
  77              		.loc 1 308 3 view .LVU17
  78 0038 029A     		ldr	r2, [sp, #8]
  79              	.LBE6:
  80              		.loc 1 308 3 view .LVU18
 309:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  81              		.loc 1 309 3 view .LVU19
  82              	.LBB7:
  83              		.loc 1 309 3 view .LVU20
  84              		.loc 1 309 3 view .LVU21
  85 003a DA6C     		ldr	r2, [r3, #76]
  86 003c 42F00202 		orr	r2, r2, #2
  87 0040 DA64     		str	r2, [r3, #76]
  88              		.loc 1 309 3 view .LVU22
  89 0042 DB6C     		ldr	r3, [r3, #76]
  90 0044 03F00203 		and	r3, r3, #2
  91 0048 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/cc39lDy5.s 			page 8


  92              		.loc 1 309 3 view .LVU23
  93 004a 039B     		ldr	r3, [sp, #12]
  94              	.LBE7:
  95              		.loc 1 309 3 view .LVU24
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 314:Core/Src/main.c **** }
  96              		.loc 1 314 1 is_stmt 0 view .LVU25
  97 004c 04B0     		add	sp, sp, #16
  98              		.cfi_def_cfa_offset 0
  99              		@ sp needed
 100 004e 7047     		bx	lr
 101              	.L4:
 102              		.align	2
 103              	.L3:
 104 0050 00100240 		.word	1073876992
 105              		.cfi_endproc
 106              	.LFE138:
 108              		.section	.text.Error_Handler,"ax",%progbits
 109              		.align	1
 110              		.global	Error_Handler
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 115              	Error_Handler:
 116              	.LFB139:
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** /* USER CODE END 4 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c **** /**
 321:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 322:Core/Src/main.c ****   * @retval None
 323:Core/Src/main.c ****   */
 324:Core/Src/main.c **** void Error_Handler(void)
 325:Core/Src/main.c **** {
 117              		.loc 1 325 1 is_stmt 1 view -0
 118              		.cfi_startproc
 119              		@ Volatile: function does not return.
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
 326:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 327:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 328:Core/Src/main.c ****   __disable_irq();
 123              		.loc 1 328 3 view .LVU27
 124              	.LBB8:
 125              	.LBI8:
 126              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
ARM GAS  /tmp/cc39lDy5.s 			page 9


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /tmp/cc39lDy5.s 			page 10


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc39lDy5.s 			page 11


 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc39lDy5.s 			page 12


 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 127              		.loc 2 207 27 view .LVU28
 128              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 129              		.loc 2 209 3 view .LVU29
 130              		.syntax unified
 131              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 132 0000 72B6     		cpsid i
 133              	@ 0 "" 2
 134              		.thumb
 135              		.syntax unified
 136              	.L6:
 137              	.LBE9:
 138              	.LBE8:
 329:Core/Src/main.c ****   while (1)
 139              		.loc 1 329 3 view .LVU30
 330:Core/Src/main.c ****   {
 331:Core/Src/main.c ****   }
 140              		.loc 1 331 3 view .LVU31
 329:Core/Src/main.c ****   while (1)
 141              		.loc 1 329 9 view .LVU32
 142 0002 FEE7     		b	.L6
 143              		.cfi_endproc
 144              	.LFE139:
 146              		.section	.text.MX_I2C1_Init,"ax",%progbits
 147              		.align	1
ARM GAS  /tmp/cc39lDy5.s 			page 13


 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 152              	MX_I2C1_Init:
 153              	.LFB137:
 252:Core/Src/main.c **** 
 154              		.loc 1 252 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158 0000 08B5     		push	{r3, lr}
 159              		.cfi_def_cfa_offset 8
 160              		.cfi_offset 3, -8
 161              		.cfi_offset 14, -4
 261:Core/Src/main.c ****   hi2c1.Init.Timing = 0x40B285C2;
 162              		.loc 1 261 3 view .LVU34
 261:Core/Src/main.c ****   hi2c1.Init.Timing = 0x40B285C2;
 163              		.loc 1 261 18 is_stmt 0 view .LVU35
 164 0002 1148     		ldr	r0, .L15
 165 0004 114B     		ldr	r3, .L15+4
 166 0006 0360     		str	r3, [r0]
 262:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 167              		.loc 1 262 3 is_stmt 1 view .LVU36
 262:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 168              		.loc 1 262 21 is_stmt 0 view .LVU37
 169 0008 114B     		ldr	r3, .L15+8
 170 000a 4360     		str	r3, [r0, #4]
 263:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 171              		.loc 1 263 3 is_stmt 1 view .LVU38
 263:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 172              		.loc 1 263 26 is_stmt 0 view .LVU39
 173 000c 0023     		movs	r3, #0
 174 000e 8360     		str	r3, [r0, #8]
 264:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 175              		.loc 1 264 3 is_stmt 1 view .LVU40
 264:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 176              		.loc 1 264 29 is_stmt 0 view .LVU41
 177 0010 0122     		movs	r2, #1
 178 0012 C260     		str	r2, [r0, #12]
 265:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 179              		.loc 1 265 3 is_stmt 1 view .LVU42
 265:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 180              		.loc 1 265 30 is_stmt 0 view .LVU43
 181 0014 0361     		str	r3, [r0, #16]
 266:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 182              		.loc 1 266 3 is_stmt 1 view .LVU44
 266:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 183              		.loc 1 266 26 is_stmt 0 view .LVU45
 184 0016 4361     		str	r3, [r0, #20]
 267:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 185              		.loc 1 267 3 is_stmt 1 view .LVU46
 267:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 186              		.loc 1 267 31 is_stmt 0 view .LVU47
 187 0018 8361     		str	r3, [r0, #24]
 268:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 188              		.loc 1 268 3 is_stmt 1 view .LVU48
 268:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
ARM GAS  /tmp/cc39lDy5.s 			page 14


 189              		.loc 1 268 30 is_stmt 0 view .LVU49
 190 001a C361     		str	r3, [r0, #28]
 269:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 191              		.loc 1 269 3 is_stmt 1 view .LVU50
 269:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 192              		.loc 1 269 28 is_stmt 0 view .LVU51
 193 001c 0362     		str	r3, [r0, #32]
 270:Core/Src/main.c ****   {
 194              		.loc 1 270 3 is_stmt 1 view .LVU52
 270:Core/Src/main.c ****   {
 195              		.loc 1 270 7 is_stmt 0 view .LVU53
 196 001e FFF7FEFF 		bl	HAL_I2C_Init
 197              	.LVL0:
 270:Core/Src/main.c ****   {
 198              		.loc 1 270 6 discriminator 1 view .LVU54
 199 0022 50B9     		cbnz	r0, .L12
 277:Core/Src/main.c ****   {
 200              		.loc 1 277 3 is_stmt 1 view .LVU55
 277:Core/Src/main.c ****   {
 201              		.loc 1 277 7 is_stmt 0 view .LVU56
 202 0024 0021     		movs	r1, #0
 203 0026 0848     		ldr	r0, .L15
 204 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 205              	.LVL1:
 277:Core/Src/main.c ****   {
 206              		.loc 1 277 6 discriminator 1 view .LVU57
 207 002c 38B9     		cbnz	r0, .L13
 284:Core/Src/main.c ****   {
 208              		.loc 1 284 3 is_stmt 1 view .LVU58
 284:Core/Src/main.c ****   {
 209              		.loc 1 284 7 is_stmt 0 view .LVU59
 210 002e 0021     		movs	r1, #0
 211 0030 0548     		ldr	r0, .L15
 212 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 213              	.LVL2:
 284:Core/Src/main.c ****   {
 214              		.loc 1 284 6 discriminator 1 view .LVU60
 215 0036 20B9     		cbnz	r0, .L14
 292:Core/Src/main.c **** 
 216              		.loc 1 292 1 view .LVU61
 217 0038 08BD     		pop	{r3, pc}
 218              	.L12:
 272:Core/Src/main.c ****   }
 219              		.loc 1 272 5 is_stmt 1 view .LVU62
 220 003a FFF7FEFF 		bl	Error_Handler
 221              	.LVL3:
 222              	.L13:
 279:Core/Src/main.c ****   }
 223              		.loc 1 279 5 view .LVU63
 224 003e FFF7FEFF 		bl	Error_Handler
 225              	.LVL4:
 226              	.L14:
 286:Core/Src/main.c ****   }
 227              		.loc 1 286 5 view .LVU64
 228 0042 FFF7FEFF 		bl	Error_Handler
 229              	.LVL5:
 230              	.L16:
ARM GAS  /tmp/cc39lDy5.s 			page 15


 231 0046 00BF     		.align	2
 232              	.L15:
 233 0048 00000000 		.word	hi2c1
 234 004c 00540040 		.word	1073763328
 235 0050 C285B240 		.word	1085441474
 236              		.cfi_endproc
 237              	.LFE137:
 239              		.section	.text.SystemClock_Config,"ax",%progbits
 240              		.align	1
 241              		.global	SystemClock_Config
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	SystemClock_Config:
 247              	.LFB136:
 205:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 248              		.loc 1 205 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 80
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252 0000 10B5     		push	{r4, lr}
 253              		.cfi_def_cfa_offset 8
 254              		.cfi_offset 4, -8
 255              		.cfi_offset 14, -4
 256 0002 94B0     		sub	sp, sp, #80
 257              		.cfi_def_cfa_offset 88
 206:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 258              		.loc 1 206 3 view .LVU66
 206:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 259              		.loc 1 206 22 is_stmt 0 view .LVU67
 260 0004 06AC     		add	r4, sp, #24
 261 0006 3822     		movs	r2, #56
 262 0008 0021     		movs	r1, #0
 263 000a 2046     		mov	r0, r4
 264 000c FFF7FEFF 		bl	memset
 265              	.LVL6:
 207:Core/Src/main.c **** 
 266              		.loc 1 207 3 is_stmt 1 view .LVU68
 207:Core/Src/main.c **** 
 267              		.loc 1 207 22 is_stmt 0 view .LVU69
 268 0010 0020     		movs	r0, #0
 269 0012 0190     		str	r0, [sp, #4]
 270 0014 0290     		str	r0, [sp, #8]
 271 0016 0390     		str	r0, [sp, #12]
 272 0018 0490     		str	r0, [sp, #16]
 273 001a 0590     		str	r0, [sp, #20]
 211:Core/Src/main.c **** 
 274              		.loc 1 211 3 is_stmt 1 view .LVU70
 275 001c FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 276              	.LVL7:
 216:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 277              		.loc 1 216 3 view .LVU71
 216:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 278              		.loc 1 216 36 is_stmt 0 view .LVU72
 279 0020 0223     		movs	r3, #2
 280 0022 0693     		str	r3, [sp, #24]
 217:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  /tmp/cc39lDy5.s 			page 16


 281              		.loc 1 217 3 is_stmt 1 view .LVU73
 217:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 282              		.loc 1 217 30 is_stmt 0 view .LVU74
 283 0024 4FF48072 		mov	r2, #256
 284 0028 0992     		str	r2, [sp, #36]
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 285              		.loc 1 218 3 is_stmt 1 view .LVU75
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 286              		.loc 1 218 41 is_stmt 0 view .LVU76
 287 002a 4022     		movs	r2, #64
 288 002c 0A92     		str	r2, [sp, #40]
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 289              		.loc 1 219 3 is_stmt 1 view .LVU77
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 290              		.loc 1 219 34 is_stmt 0 view .LVU78
 291 002e 0D93     		str	r3, [sp, #52]
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 292              		.loc 1 220 3 is_stmt 1 view .LVU79
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 293              		.loc 1 220 35 is_stmt 0 view .LVU80
 294 0030 0E93     		str	r3, [sp, #56]
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 295              		.loc 1 221 3 is_stmt 1 view .LVU81
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 296              		.loc 1 221 30 is_stmt 0 view .LVU82
 297 0032 0422     		movs	r2, #4
 298 0034 0F92     		str	r2, [sp, #60]
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 299              		.loc 1 222 3 is_stmt 1 view .LVU83
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 300              		.loc 1 222 30 is_stmt 0 view .LVU84
 301 0036 5522     		movs	r2, #85
 302 0038 1092     		str	r2, [sp, #64]
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 303              		.loc 1 223 3 is_stmt 1 view .LVU85
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 304              		.loc 1 223 30 is_stmt 0 view .LVU86
 305 003a 1193     		str	r3, [sp, #68]
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 306              		.loc 1 224 3 is_stmt 1 view .LVU87
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 307              		.loc 1 224 30 is_stmt 0 view .LVU88
 308 003c 1293     		str	r3, [sp, #72]
 225:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 309              		.loc 1 225 3 is_stmt 1 view .LVU89
 225:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 310              		.loc 1 225 30 is_stmt 0 view .LVU90
 311 003e 1393     		str	r3, [sp, #76]
 226:Core/Src/main.c ****   {
 312              		.loc 1 226 3 is_stmt 1 view .LVU91
 226:Core/Src/main.c ****   {
 313              		.loc 1 226 7 is_stmt 0 view .LVU92
 314 0040 2046     		mov	r0, r4
 315 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
 316              	.LVL8:
 226:Core/Src/main.c ****   {
 317              		.loc 1 226 6 discriminator 1 view .LVU93
ARM GAS  /tmp/cc39lDy5.s 			page 17


 318 0046 78B9     		cbnz	r0, .L21
 233:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 319              		.loc 1 233 3 is_stmt 1 view .LVU94
 233:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 320              		.loc 1 233 31 is_stmt 0 view .LVU95
 321 0048 0F23     		movs	r3, #15
 322 004a 0193     		str	r3, [sp, #4]
 235:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 323              		.loc 1 235 3 is_stmt 1 view .LVU96
 235:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 324              		.loc 1 235 34 is_stmt 0 view .LVU97
 325 004c 0323     		movs	r3, #3
 326 004e 0293     		str	r3, [sp, #8]
 236:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 327              		.loc 1 236 3 is_stmt 1 view .LVU98
 236:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 328              		.loc 1 236 35 is_stmt 0 view .LVU99
 329 0050 0023     		movs	r3, #0
 330 0052 0393     		str	r3, [sp, #12]
 237:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 331              		.loc 1 237 3 is_stmt 1 view .LVU100
 237:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 332              		.loc 1 237 36 is_stmt 0 view .LVU101
 333 0054 0493     		str	r3, [sp, #16]
 238:Core/Src/main.c **** 
 334              		.loc 1 238 3 is_stmt 1 view .LVU102
 238:Core/Src/main.c **** 
 335              		.loc 1 238 36 is_stmt 0 view .LVU103
 336 0056 0593     		str	r3, [sp, #20]
 240:Core/Src/main.c ****   {
 337              		.loc 1 240 3 is_stmt 1 view .LVU104
 240:Core/Src/main.c ****   {
 338              		.loc 1 240 7 is_stmt 0 view .LVU105
 339 0058 0421     		movs	r1, #4
 340 005a 0DEB0100 		add	r0, sp, r1
 341 005e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 342              	.LVL9:
 240:Core/Src/main.c ****   {
 343              		.loc 1 240 6 discriminator 1 view .LVU106
 344 0062 18B9     		cbnz	r0, .L22
 244:Core/Src/main.c **** 
 345              		.loc 1 244 1 view .LVU107
 346 0064 14B0     		add	sp, sp, #80
 347              		.cfi_remember_state
 348              		.cfi_def_cfa_offset 8
 349              		@ sp needed
 350 0066 10BD     		pop	{r4, pc}
 351              	.L21:
 352              		.cfi_restore_state
 228:Core/Src/main.c ****   }
 353              		.loc 1 228 5 is_stmt 1 view .LVU108
 354 0068 FFF7FEFF 		bl	Error_Handler
 355              	.LVL10:
 356              	.L22:
 242:Core/Src/main.c ****   }
 357              		.loc 1 242 5 view .LVU109
 358 006c FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cc39lDy5.s 			page 18


 359              	.LVL11:
 360              		.cfi_endproc
 361              	.LFE136:
 363              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 364              		.align	2
 365              	.LC3:
 366 0000 54686520 		.ascii	"The value is %x\012\015\000"
 366      76616C75 
 366      65206973 
 366      2025780A 
 366      0D00
 367 0012 0000     		.align	2
 368              	.LC4:
 369 0014 74686520 		.ascii	"the gyro is %x\012\015\000"
 369      6779726F 
 369      20697320 
 369      25780A0D 
 369      00
 370              		.section	.text.main,"ax",%progbits
 371              		.align	1
 372              		.global	main
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	main:
 378              	.LFB135:
  69:Core/Src/main.c **** 
 379              		.loc 1 69 1 view -0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 48
 382              		@ frame_needed = 0, uses_anonymous_args = 0
 383 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 384              		.cfi_def_cfa_offset 28
 385              		.cfi_offset 4, -28
 386              		.cfi_offset 5, -24
 387              		.cfi_offset 6, -20
 388              		.cfi_offset 7, -16
 389              		.cfi_offset 8, -12
 390              		.cfi_offset 9, -8
 391              		.cfi_offset 14, -4
 392 0004 91B0     		sub	sp, sp, #68
 393              		.cfi_def_cfa_offset 96
  78:Core/Src/main.c **** 
 394              		.loc 1 78 3 view .LVU111
 395 0006 FFF7FEFF 		bl	HAL_Init
 396              	.LVL12:
  85:Core/Src/main.c **** 
 397              		.loc 1 85 3 view .LVU112
 398 000a FFF7FEFF 		bl	SystemClock_Config
 399              	.LVL13:
  92:Core/Src/main.c ****   MX_I2C1_Init();
 400              		.loc 1 92 3 view .LVU113
 401 000e FFF7FEFF 		bl	MX_GPIO_Init
 402              	.LVL14:
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 403              		.loc 1 93 3 view .LVU114
 404 0012 FFF7FEFF 		bl	MX_I2C1_Init
ARM GAS  /tmp/cc39lDy5.s 			page 19


 405              	.LVL15:
  99:Core/Src/main.c **** 
 406              		.loc 1 99 3 view .LVU115
 407 0016 0020     		movs	r0, #0
 408 0018 FFF7FEFF 		bl	BSP_LED_Init
 409              	.LVL16:
 102:Core/Src/main.c **** 
 410              		.loc 1 102 3 view .LVU116
 411 001c 0121     		movs	r1, #1
 412 001e 0020     		movs	r0, #0
 413 0020 FFF7FEFF 		bl	BSP_PB_Init
 414              	.LVL17:
 105:Core/Src/main.c ****   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 415              		.loc 1 105 3 view .LVU117
 105:Core/Src/main.c ****   BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 416              		.loc 1 105 25 is_stmt 0 view .LVU118
 417 0024 5A49     		ldr	r1, .L27
 418 0026 4FF4E133 		mov	r3, #115200
 419 002a 0B60     		str	r3, [r1]
 106:Core/Src/main.c ****   BspCOMInit.StopBits   = COM_STOPBITS_1;
 420              		.loc 1 106 3 is_stmt 1 view .LVU119
 106:Core/Src/main.c ****   BspCOMInit.StopBits   = COM_STOPBITS_1;
 421              		.loc 1 106 25 is_stmt 0 view .LVU120
 422 002c 0020     		movs	r0, #0
 423 002e 4860     		str	r0, [r1, #4]
 107:Core/Src/main.c ****   BspCOMInit.Parity     = COM_PARITY_NONE;
 424              		.loc 1 107 3 is_stmt 1 view .LVU121
 107:Core/Src/main.c ****   BspCOMInit.Parity     = COM_PARITY_NONE;
 425              		.loc 1 107 25 is_stmt 0 view .LVU122
 426 0030 0881     		strh	r0, [r1, #8]	@ movhi
 108:Core/Src/main.c ****   BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 427              		.loc 1 108 3 is_stmt 1 view .LVU123
 108:Core/Src/main.c ****   BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 428              		.loc 1 108 25 is_stmt 0 view .LVU124
 429 0032 4881     		strh	r0, [r1, #10]	@ movhi
 109:Core/Src/main.c ****   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 430              		.loc 1 109 3 is_stmt 1 view .LVU125
 109:Core/Src/main.c ****   if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 431              		.loc 1 109 25 is_stmt 0 view .LVU126
 432 0034 8881     		strh	r0, [r1, #12]	@ movhi
 110:Core/Src/main.c ****   {
 433              		.loc 1 110 3 is_stmt 1 view .LVU127
 110:Core/Src/main.c ****   {
 434              		.loc 1 110 7 is_stmt 0 view .LVU128
 435 0036 FFF7FEFF 		bl	BSP_COM_Init
 436              	.LVL18:
 110:Core/Src/main.c ****   {
 437              		.loc 1 110 6 discriminator 1 view .LVU129
 438 003a 08B1     		cbz	r0, .L24
 112:Core/Src/main.c ****   }
 439              		.loc 1 112 5 is_stmt 1 view .LVU130
 440 003c FFF7FEFF 		bl	Error_Handler
 441              	.LVL19:
 442              	.L24:
 117:Core/Src/main.c ****   uint16_t adrWrite = 0b11010100;
 443              		.loc 1 117 3 view .LVU131
 118:Core/Src/main.c ****   uint8_t regTest = 0x1E;
ARM GAS  /tmp/cc39lDy5.s 			page 20


 444              		.loc 1 118 3 view .LVU132
 119:Core/Src/main.c ****   uint16_t regGyro[] = {0x22, 0x23, 0x24, 0x25, 0x26, 0x27};
 445              		.loc 1 119 3 view .LVU133
 120:Core/Src/main.c ****   uint16_t regAccel[] = {0x28, 0x29, 0x2A, 0x2B, 0x2C, 0x2D};
 446              		.loc 1 120 3 view .LVU134
 120:Core/Src/main.c ****   uint16_t regAccel[] = {0x28, 0x29, 0x2A, 0x2B, 0x2C, 0x2D};
 447              		.loc 1 120 12 is_stmt 0 view .LVU135
 448 0040 544B     		ldr	r3, .L27+4
 449 0042 93E80700 		ldm	r3, {r0, r1, r2}
 450 0046 10AC     		add	r4, sp, #64
 451 0048 04E90700 		stmdb	r4, {r0, r1, r2}
 121:Core/Src/main.c ****   uint16_t regEnable[] = {0x10, 0x11, 0x15, 0x16, 0x17, 0x02, 0x12};
 452              		.loc 1 121 3 is_stmt 1 view .LVU136
 121:Core/Src/main.c ****   uint16_t regEnable[] = {0x10, 0x11, 0x15, 0x16, 0x17, 0x02, 0x12};
 453              		.loc 1 121 12 is_stmt 0 view .LVU137
 454 004c 0AAC     		add	r4, sp, #40
 455 004e 03F10C02 		add	r2, r3, #12
 456 0052 07CA     		ldm	r2, {r0, r1, r2}
 457 0054 84E80700 		stm	r4, {r0, r1, r2}
 122:Core/Src/main.c ****   uint8_t readreg;
 458              		.loc 1 122 3 is_stmt 1 view .LVU138
 122:Core/Src/main.c ****   uint8_t readreg;
 459              		.loc 1 122 12 is_stmt 0 view .LVU139
 460 0058 06AC     		add	r4, sp, #24
 461 005a 1833     		adds	r3, r3, #24
 462 005c 0FCB     		ldm	r3, {r0, r1, r2, r3}
 463 005e 07C4     		stmia	r4!, {r0, r1, r2}
 464 0060 2380     		strh	r3, [r4]	@ movhi
 123:Core/Src/main.c ****   uint8_t readregAccel;
 465              		.loc 1 123 3 is_stmt 1 view .LVU140
 124:Core/Src/main.c ****   uint8_t readregGyro;
 466              		.loc 1 124 3 view .LVU141
 125:Core/Src/main.c ****   uint8_t accelValues[6];
 467              		.loc 1 125 3 view .LVU142
 126:Core/Src/main.c ****   uint8_t gyroValues[6];
 468              		.loc 1 126 3 view .LVU143
 127:Core/Src/main.c **** 
 469              		.loc 1 127 3 view .LVU144
 130:Core/Src/main.c ****   uint8_t value1 = 0b00000001;
 470              		.loc 1 130 3 view .LVU145
 130:Core/Src/main.c ****   uint8_t value1 = 0b00000001;
 471              		.loc 1 130 11 is_stmt 0 view .LVU146
 472 0062 0023     		movs	r3, #0
 473 0064 8DF81530 		strb	r3, [sp, #21]
 131:Core/Src/main.c ****   uint8_t value3 = 0b00000011;
 474              		.loc 1 131 3 is_stmt 1 view .LVU147
 131:Core/Src/main.c ****   uint8_t value3 = 0b00000011;
 475              		.loc 1 131 11 is_stmt 0 view .LVU148
 476 0068 0124     		movs	r4, #1
 477 006a 8DF81440 		strb	r4, [sp, #20]
 132:Core/Src/main.c ****   uint8_t value4 = 0b00000100;
 478              		.loc 1 132 3 is_stmt 1 view .LVU149
 132:Core/Src/main.c ****   uint8_t value4 = 0b00000100;
 479              		.loc 1 132 11 is_stmt 0 view .LVU150
 480 006e 0323     		movs	r3, #3
 481 0070 8DF81330 		strb	r3, [sp, #19]
 133:Core/Src/main.c ****   uint8_t value7 = 0b00000111;
ARM GAS  /tmp/cc39lDy5.s 			page 21


 482              		.loc 1 133 3 is_stmt 1 view .LVU151
 133:Core/Src/main.c ****   uint8_t value7 = 0b00000111;
 483              		.loc 1 133 11 is_stmt 0 view .LVU152
 484 0074 0423     		movs	r3, #4
 485 0076 8DF81230 		strb	r3, [sp, #18]
 134:Core/Src/main.c ****   uint8_t value9 = 0b00001001;
 486              		.loc 1 134 3 is_stmt 1 view .LVU153
 134:Core/Src/main.c ****   uint8_t value9 = 0b00001001;
 487              		.loc 1 134 11 is_stmt 0 view .LVU154
 488 007a 0723     		movs	r3, #7
 489 007c 8DF81130 		strb	r3, [sp, #17]
 135:Core/Src/main.c **** 
 490              		.loc 1 135 3 is_stmt 1 view .LVU155
 135:Core/Src/main.c **** 
 491              		.loc 1 135 11 is_stmt 0 view .LVU156
 492 0080 0923     		movs	r3, #9
 493 0082 8DF81030 		strb	r3, [sp, #16]
 139:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[0], 2, &value7, 1, 500);
 494              		.loc 1 139 3 is_stmt 1 view .LVU157
 495 0086 BDF82680 		ldrh	r8, [sp, #38]
 496 008a 434D     		ldr	r5, .L27+8
 497 008c 4FF4FA76 		mov	r6, #500
 498 0090 0296     		str	r6, [sp, #8]
 499 0092 0194     		str	r4, [sp, #4]
 500 0094 05AF     		add	r7, sp, #20
 501 0096 0097     		str	r7, [sp]
 502 0098 0223     		movs	r3, #2
 503 009a 4246     		mov	r2, r8
 504 009c D421     		movs	r1, #212
 505 009e 2846     		mov	r0, r5
 506 00a0 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 507              	.LVL20:
 140:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[1], 2, &value7, 1, 500);
 508              		.loc 1 140 3 view .LVU158
 509 00a4 0296     		str	r6, [sp, #8]
 510 00a6 0194     		str	r4, [sp, #4]
 511 00a8 0DF11109 		add	r9, sp, #17
 512 00ac CDF80090 		str	r9, [sp]
 513 00b0 0223     		movs	r3, #2
 514 00b2 1022     		movs	r2, #16
 515 00b4 D421     		movs	r1, #212
 516 00b6 2846     		mov	r0, r5
 517 00b8 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 518              	.LVL21:
 141:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[3], 2, &value9, 1, 500);
 519              		.loc 1 141 3 view .LVU159
 520 00bc 0296     		str	r6, [sp, #8]
 521 00be 0194     		str	r4, [sp, #4]
 522 00c0 CDF80090 		str	r9, [sp]
 523 00c4 0223     		movs	r3, #2
 524 00c6 1122     		movs	r2, #17
 525 00c8 D421     		movs	r1, #212
 526 00ca 2846     		mov	r0, r5
 527 00cc FFF7FEFF 		bl	HAL_I2C_Mem_Write
 528              	.LVL22:
 142:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[6], 2, &value3, 1, 500);
 529              		.loc 1 142 3 view .LVU160
ARM GAS  /tmp/cc39lDy5.s 			page 22


 530 00d0 0296     		str	r6, [sp, #8]
 531 00d2 0194     		str	r4, [sp, #4]
 532 00d4 04AB     		add	r3, sp, #16
 533 00d6 0093     		str	r3, [sp]
 534 00d8 0223     		movs	r3, #2
 535 00da 1622     		movs	r2, #22
 536 00dc D421     		movs	r1, #212
 537 00de 2846     		mov	r0, r5
 538 00e0 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 539              	.LVL23:
 143:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[7], 2, &value4, 1, 500);
 540              		.loc 1 143 3 view .LVU161
 541 00e4 0296     		str	r6, [sp, #8]
 542 00e6 0194     		str	r4, [sp, #4]
 543 00e8 0DF11303 		add	r3, sp, #19
 544 00ec 0093     		str	r3, [sp]
 545 00ee 0223     		movs	r3, #2
 546 00f0 1222     		movs	r2, #18
 547 00f2 D421     		movs	r1, #212
 548 00f4 2846     		mov	r0, r5
 549 00f6 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 550              	.LVL24:
 144:Core/Src/main.c **** 
 551              		.loc 1 144 3 view .LVU162
 552 00fa 0296     		str	r6, [sp, #8]
 553 00fc 0194     		str	r4, [sp, #4]
 554 00fe 0DF11203 		add	r3, sp, #18
 555 0102 0093     		str	r3, [sp]
 556 0104 0223     		movs	r3, #2
 557 0106 4246     		mov	r2, r8
 558 0108 D421     		movs	r1, #212
 559 010a 2846     		mov	r0, r5
 560 010c FFF7FEFF 		bl	HAL_I2C_Mem_Write
 561              	.LVL25:
 147:Core/Src/main.c ****   HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[5], 2, &value0, 1, 500);
 562              		.loc 1 147 3 view .LVU163
 563 0110 0296     		str	r6, [sp, #8]
 564 0112 0194     		str	r4, [sp, #4]
 565 0114 0097     		str	r7, [sp]
 566 0116 0223     		movs	r3, #2
 567 0118 1722     		movs	r2, #23
 568 011a D421     		movs	r1, #212
 569 011c 2846     		mov	r0, r5
 570 011e FFF7FEFF 		bl	HAL_I2C_Mem_Write
 571              	.LVL26:
 148:Core/Src/main.c **** 
 572              		.loc 1 148 3 view .LVU164
 573 0122 0296     		str	r6, [sp, #8]
 574 0124 0194     		str	r4, [sp, #4]
 575 0126 0DF11503 		add	r3, sp, #21
 576 012a 0093     		str	r3, [sp]
 577 012c 0223     		movs	r3, #2
 578 012e 1A46     		mov	r2, r3
 579 0130 D421     		movs	r1, #212
 580 0132 2846     		mov	r0, r5
 581 0134 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 582              	.LVL27:
ARM GAS  /tmp/cc39lDy5.s 			page 23


 583              	.L25:
 151:Core/Src/main.c ****   {
 584              		.loc 1 151 3 view .LVU165
 159:Core/Src/main.c **** 	  //Read gyro
 585              		.loc 1 159 4 view .LVU166
 586 0138 174C     		ldr	r4, .L27+8
 587 013a 4FF47A76 		mov	r6, #1000
 588 013e 0296     		str	r6, [sp, #8]
 589 0140 0125     		movs	r5, #1
 590 0142 0195     		str	r5, [sp, #4]
 591 0144 0DF11603 		add	r3, sp, #22
 592 0148 0093     		str	r3, [sp]
 593 014a 0223     		movs	r3, #2
 594 014c 2222     		movs	r2, #34
 595 014e D521     		movs	r1, #213
 596 0150 2046     		mov	r0, r4
 597 0152 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 598              	.LVL28:
 184:Core/Src/main.c **** 
 599              		.loc 1 184 4 view .LVU167
 600 0156 0296     		str	r6, [sp, #8]
 601 0158 0195     		str	r5, [sp, #4]
 602 015a 0DF11703 		add	r3, sp, #23
 603 015e 0093     		str	r3, [sp]
 604 0160 0223     		movs	r3, #2
 605 0162 1E22     		movs	r2, #30
 606 0164 D521     		movs	r1, #213
 607 0166 2046     		mov	r0, r4
 608 0168 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 609              	.LVL29:
 186:Core/Src/main.c **** 	  printf("the gyro is %x\n\r", readregGyro);
 610              		.loc 1 186 4 view .LVU168
 611 016c 9DF81710 		ldrb	r1, [sp, #23]	@ zero_extendqisi2
 612 0170 0A48     		ldr	r0, .L27+12
 613 0172 FFF7FEFF 		bl	printf
 614              	.LVL30:
 187:Core/Src/main.c **** 
 615              		.loc 1 187 4 view .LVU169
 616 0176 9DF81610 		ldrb	r1, [sp, #22]	@ zero_extendqisi2
 617 017a 0948     		ldr	r0, .L27+16
 618 017c FFF7FEFF 		bl	printf
 619              	.LVL31:
 189:Core/Src/main.c **** 
 620              		.loc 1 189 4 view .LVU170
 189:Core/Src/main.c **** 
 621              		.loc 1 189 12 is_stmt 0 view .LVU171
 622 0180 0023     		movs	r3, #0
 623 0182 8DF81730 		strb	r3, [sp, #23]
 191:Core/Src/main.c **** 
 624              		.loc 1 191 4 is_stmt 1 discriminator 1 view .LVU172
 625 0186 4FF4FA70 		mov	r0, #500
 626 018a FFF7FEFF 		bl	HAL_Delay
 627              	.LVL32:
 151:Core/Src/main.c ****   {
 628              		.loc 1 151 9 view .LVU173
 629 018e D3E7     		b	.L25
 630              	.L28:
ARM GAS  /tmp/cc39lDy5.s 			page 24


 631              		.align	2
 632              	.L27:
 633 0190 00000000 		.word	BspCOMInit
 634 0194 00000000 		.word	.LANCHOR0
 635 0198 00000000 		.word	hi2c1
 636 019c 00000000 		.word	.LC3
 637 01a0 14000000 		.word	.LC4
 638              		.cfi_endproc
 639              	.LFE135:
 641              		.global	hi2c1
 642              		.section	.bss.hi2c1,"aw",%nobits
 643              		.align	2
 646              	hi2c1:
 647 0000 00000000 		.space	84
 647      00000000 
 647      00000000 
 647      00000000 
 647      00000000 
 648              		.global	BspCOMInit
 649              		.section	.bss.BspCOMInit,"aw",%nobits
 650              		.align	2
 653              	BspCOMInit:
 654 0000 00000000 		.space	16
 654      00000000 
 654      00000000 
 654      00000000 
 655              		.section	.rodata
 656              		.align	2
 657              		.set	.LANCHOR0,. + 0
 658              	.LC0:
 659 0000 2200     		.short	34
 660 0002 2300     		.short	35
 661 0004 2400     		.short	36
 662 0006 2500     		.short	37
 663 0008 2600     		.short	38
 664 000a 2700     		.short	39
 665              	.LC1:
 666 000c 2800     		.short	40
 667 000e 2900     		.short	41
 668 0010 2A00     		.short	42
 669 0012 2B00     		.short	43
 670 0014 2C00     		.short	44
 671 0016 2D00     		.short	45
 672              	.LC2:
 673 0018 1000     		.short	16
 674 001a 1100     		.short	17
 675 001c 1500     		.short	21
 676 001e 1600     		.short	22
 677 0020 1700     		.short	23
 678 0022 0200     		.short	2
 679 0024 1200     		.short	18
 680              		.text
 681              	.Letext0:
 682              		.file 3 "/home/Aki/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm
 683              		.file 4 "/home/Aki/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm
 684              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 685              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
ARM GAS  /tmp/cc39lDy5.s 			page 25


 686              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 687              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 688              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_i2c.h"
 689              		.file 10 "Drivers/BSP/STM32G4xx_Nucleo/stm32g4xx_nucleo.h"
 690              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 691              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_i2c_ex.h"
 692              		.file 13 "/home/Aki/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 693              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 694              		.file 15 "<built-in>"
ARM GAS  /tmp/cc39lDy5.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc39lDy5.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/cc39lDy5.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cc39lDy5.s:104    .text.MX_GPIO_Init:00000050 $d
     /tmp/cc39lDy5.s:109    .text.Error_Handler:00000000 $t
     /tmp/cc39lDy5.s:115    .text.Error_Handler:00000000 Error_Handler
     /tmp/cc39lDy5.s:147    .text.MX_I2C1_Init:00000000 $t
     /tmp/cc39lDy5.s:152    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/cc39lDy5.s:233    .text.MX_I2C1_Init:00000048 $d
     /tmp/cc39lDy5.s:646    .bss.hi2c1:00000000 hi2c1
     /tmp/cc39lDy5.s:240    .text.SystemClock_Config:00000000 $t
     /tmp/cc39lDy5.s:246    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc39lDy5.s:364    .rodata.main.str1.4:00000000 $d
     /tmp/cc39lDy5.s:371    .text.main:00000000 $t
     /tmp/cc39lDy5.s:377    .text.main:00000000 main
     /tmp/cc39lDy5.s:633    .text.main:00000190 $d
     /tmp/cc39lDy5.s:653    .bss.BspCOMInit:00000000 BspCOMInit
     /tmp/cc39lDy5.s:643    .bss.hi2c1:00000000 $d
     /tmp/cc39lDy5.s:650    .bss.BspCOMInit:00000000 $d
     /tmp/cc39lDy5.s:656    .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
BSP_LED_Init
BSP_PB_Init
BSP_COM_Init
HAL_I2C_Mem_Write
HAL_I2C_Mem_Read
printf
HAL_Delay
