================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 3,718        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 7,710        | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 6,242        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 4,838        | user inline pragmas are applied                                                        |
|               | (4) simplification          | 3,077        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 1,798        | user array partition pragmas are applied                                               |
|               | (2) simplification          | 1,798        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 1,860        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 4,364        | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 4,549        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 4,635        | loop and instruction simplification                                                    |
|               | (2) parallelization         | 4,347        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 4,322        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 4,322        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 4,415        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 4,779        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+---------------------------------------+-------------------------------------+----------------+----------------+----------------+----------------+----------------+
| Function                              | Location                            | Compile/Link   | Unroll/Inline  | Array/Struct   | Performance    | HW Transforms  |
+---------------------------------------+-------------------------------------+----------------+----------------+----------------+----------------+----------------+
| + Infeasi_Res_S2                      | Infeasi_Res_S2.cpp:28               | 3,718          | 3,077          | 4,549          | 4,322          | 4,779          |
|    Process_N                          | Infeasi_Res_S2.cpp:20               |    9           |    9           |    9           |    9           |    9           |
|  + Compute_Primal_Infeasibility...    | Compute_Primal_Infeasibility.hpp:39 | 1,302          |  621           | 1,461          | 1,439          | 1,643          |
|     loadDDR_data                      | basic_helper.hpp:51                 |   96 (4 calls) |   56 (4 calls) |  364 (4 calls) |  364 (4 calls) |  340 (4 calls) |
|     scaleVector                       | basic_helper.hpp:153                |  280 (4 calls) |  188 (4 calls) |  444 (4 calls) |  436 (4 calls) |  532 (4 calls) |
|     consumer                          | basic_helper.hpp:11                 |   22           |   11           |   10           |    9           |   11           |
|     axpy_2fused                       | basic_helper.hpp:289                |  124           |   85           |  205           |  201           |  251           |
|   + scale_and_twoNorm                 | basic_helper.hpp:344                |  677           |  223           |  408           |  399           |  468           |
|    + scale_and_twoNorm_Scaled         | basic_helper.hpp:327                |  407           |  153           |  326           |  320           |  371           |
|       loadDDR_data                    | basic_helper.hpp:51                 |   24           |   14           |   91           |   91           |   85           |
|       edot                            | basic_helper.hpp:265                |   96           |   62           |  154           |  151           |  188           |
|       twoNorm                         | basic_helper.hpp:244                |  259           |   59           |   73           |   70           |   86           |
|    + scale_and_twoNorm_noScaled       | basic_helper.hpp:318                |  263           |   63           |   75           |   72           |   90           |
|       twoNorm                         | basic_helper.hpp:244                |  259           |   59           |   73           |   70           |   86           |
|  + Compute_Dual_Infeasibility_s...    | Compute_Dual_Infeasibility.hpp:141  | 2,297          | 2,373          | 3,030          | 2,825          | 3,031          |
|     loadDDR_data                      | basic_helper.hpp:51                 |   48 (2 calls) |   28 (2 calls) |  182 (2 calls) |  182 (2 calls) |  170 (2 calls) |
|     scaleVector_2out                  | basic_helper.hpp:172                |   75           |   49           |  112           |  110           |  136           |
|     scaleVector                       | basic_helper.hpp:153                |   70           |   47           |  111           |  109           |  133           |
|   + Primal_Constr                     | Compute_Dual_Infeasibility.hpp:6    |  602           |  697           |  748           |  683           |  713           |
|      projNeg                          | basic_helper.hpp:361                |   95           |  173           |  143           |  141           |  165           |
|    + scale_and_twoNormSquared         | basic_helper.hpp:457                |  482           |  511           |  600           |  537           |  540           |
|     + scale_and_twoNormSquared_Sca... | basic_helper.hpp:439                |  299           |  297           |  422           |  389           |  407           |
|        loadDDR_data                   | basic_helper.hpp:51                 |   24           |   14           |   91           |   91           |   85           |
|        edot                           | basic_helper.hpp:265                |   96           |   62           |  154           |  151           |  188           |
|        twoNormSquared                 | basic_helper.hpp:93                 |  151           |  203           |  169           |  139           |  122           |
|     + scale_and_twoNormSquared_noS... | basic_helper.hpp:430                |  155           |  207           |  171           |  141           |  126           |
|        twoNormSquared                 | basic_helper.hpp:93                 |  151           |  203           |  169           |  139           |  122           |
|   + Primal_Bound                      | Compute_Dual_Infeasibility.hpp:86   | 1,402          | 1,499          | 1,848          | 1,712          | 1,840          |
|      projNeg                          | basic_helper.hpp:361                |   95           |  173           |  119           |  117           |  141           |
|      projPos                          | basic_helper.hpp:384                |   95           |  132           |  119           |  117           |  141           |
|      loadDDR_data                     | basic_helper.hpp:51                 |   48 (2 calls) |   28 (2 calls) |  182 (2 calls) |  182 (2 calls) |  170 (2 calls) |
|      edot                             | basic_helper.hpp:265                |  192 (2 calls) |  124 (2 calls) |  308 (2 calls) |  302 (2 calls) |  376 (2 calls) |
|    + scale_and_twoNormSquared_for...  | Compute_Dual_Infeasibility.hpp:65   |  887           |  994           | 1,100          |  974           |  984           |
|     + scale_and_twoNormSquared_for... | Compute_Dual_Infeasibility.hpp:24   |  571           |  574           |  752           |  686           |  728           |
|        loadDDR_data_special           | basic_helper.hpp:65                 |   29           |   16           |   92           |   92           |   88           |
|        ediv                           | basic_helper.hpp:409                |  192 (2 calls) |  124 (2 calls) |  308 (2 calls) |  302 (2 calls) |  376 (2 calls) |
|        twoNormSquared                 | basic_helper.hpp:93                 |  302 (2 calls) |  406 (2 calls) |  338 (2 calls) |  278 (2 calls) |  244 (2 calls) |
|     + scale_and_twoNormSquared_for... | Compute_Dual_Infeasibility.hpp:49   |  309           |  413           |  341           |  281           |  249           |
|        twoNormSquared                 | basic_helper.hpp:93                 |  302 (2 calls) |  406 (2 calls) |  338 (2 calls) |  278 (2 calls) |  244 (2 calls) |
|     add3_Sqrt                         | basic_helper.hpp:22                 |   18           |    8           |    8           |    8           |   11           |
+---------------------------------------+-------------------------------------+----------------+----------------+----------------+----------------+----------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


