# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../q2.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../q2.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_1/sim/design_1_c_counter_binary_0_1.vhd" \
"../../../../q2.srcs/sources_1/imports/hdl/design_1_wrapper.vhd" \
"../../../../q2.srcs/sim_1/new/testBench.vhd" \

# Do not sort compile order
nosort
