$date
  Thu Nov 04 15:34:20 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module bancodereg_tb $end
$var reg 16 ! reg_in_1[15:0] $end
$var reg 16 " reg_in_2[15:0] $end
$var reg 16 # reg_in_3[15:0] $end
$var reg 3 $ select_reg_1[2:0] $end
$var reg 3 % select_reg_2[2:0] $end
$var reg 3 & select_reg_3[2:0] $end
$var reg 1 ' reset $end
$var reg 1 ( clk $end
$var reg 1 ) write_enable $end
$var reg 1 * finished $end
$scope module uut $end
$var reg 16 + reg_in_1[15:0] $end
$var reg 16 , reg_in_2[15:0] $end
$var reg 16 - reg_in_3[15:0] $end
$var reg 3 . select_reg_1[2:0] $end
$var reg 3 / select_reg_2[2:0] $end
$var reg 3 0 select_reg_3[2:0] $end
$var reg 1 1 rst_reg $end
$var reg 1 2 clk_reg $end
$var reg 1 3 write_enable $end
$var reg 1 4 finished $end
$var reg 1 5 clk $end
$var reg 1 6 reset $end
$var reg 1 7 wr_enable_1 $end
$var reg 1 8 wr_enable_2 $end
$var reg 1 9 wr_enable_3 $end
$var reg 1 : wr_enable_4 $end
$var reg 1 ; wr_enable_5 $end
$var reg 1 < wr_enable_6 $end
$var reg 1 = wr_enable_7 $end
$var reg 1 > wr_enable_0 $end
$var reg 16 ? data_in_1[15:0] $end
$var reg 16 @ data_in_2[15:0] $end
$var reg 16 A data_in_3[15:0] $end
$var reg 16 B data_in_4[15:0] $end
$var reg 16 C data_in_5[15:0] $end
$var reg 16 D data_in_6[15:0] $end
$var reg 16 E data_in_7[15:0] $end
$var reg 16 F data_out_1[15:0] $end
$var reg 16 G data_out_2[15:0] $end
$var reg 16 H data_out_3[15:0] $end
$var reg 16 I data_out_4[15:0] $end
$var reg 16 J data_out_5[15:0] $end
$var reg 16 K data_out_6[15:0] $end
$var reg 16 L data_out_7[15:0] $end
$var reg 16 M data_out_0[15:0] $end
$scope module reg1 $end
$var reg 1 N clk $end
$var reg 1 O rst $end
$var reg 1 P wr_enable $end
$var reg 16 Q data_in[15:0] $end
$var reg 16 R data_out[15:0] $end
$var reg 16 S registro[15:0] $end
$upscope $end
$scope module reg2 $end
$var reg 1 T clk $end
$var reg 1 U rst $end
$var reg 1 V wr_enable $end
$var reg 16 W data_in[15:0] $end
$var reg 16 X data_out[15:0] $end
$var reg 16 Y registro[15:0] $end
$upscope $end
$scope module reg3 $end
$var reg 1 Z clk $end
$var reg 1 [ rst $end
$var reg 1 \ wr_enable $end
$var reg 16 ] data_in[15:0] $end
$var reg 16 ^ data_out[15:0] $end
$var reg 16 _ registro[15:0] $end
$upscope $end
$scope module reg4 $end
$var reg 1 ` clk $end
$var reg 1 a rst $end
$var reg 1 b wr_enable $end
$var reg 16 c data_in[15:0] $end
$var reg 16 d data_out[15:0] $end
$var reg 16 e registro[15:0] $end
$upscope $end
$scope module reg5 $end
$var reg 1 f clk $end
$var reg 1 g rst $end
$var reg 1 h wr_enable $end
$var reg 16 i data_in[15:0] $end
$var reg 16 j data_out[15:0] $end
$var reg 16 k registro[15:0] $end
$upscope $end
$scope module reg6 $end
$var reg 1 l clk $end
$var reg 1 m rst $end
$var reg 1 n wr_enable $end
$var reg 16 o data_in[15:0] $end
$var reg 16 p data_out[15:0] $end
$var reg 16 q registro[15:0] $end
$upscope $end
$scope module reg7 $end
$var reg 1 r clk $end
$var reg 1 s rst $end
$var reg 1 t wr_enable $end
$var reg 16 u data_in[15:0] $end
$var reg 16 v data_out[15:0] $end
$var reg 16 w registro[15:0] $end
$upscope $end
$scope module reg0 $end
$var reg 1 x clk $end
$var reg 1 y rst $end
$var reg 1 z wr_enable $end
$var reg 16 { data_in[15:0] $end
$var reg 16 | data_out[15:0] $end
$var reg 16 } registro[15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUUUUUUUUUU !
bUUUUUUUUUUUUUUUU "
bUUUUUUUUUUUUUUUU #
bUUU $
bUUU %
bUUU &
1'
0(
U)
0*
bUUUUUUUUUUUUUUUU +
bUUUUUUUUUUUUUUUU ,
bUUUUUUUUUUUUUUUU -
bUUU .
bUUU /
bUUU 0
11
02
U3
04
05
16
07
08
09
0:
0;
0<
0=
0>
b0000000000000000 ?
b0000000000000000 @
b0000000000000000 A
b0000000000000000 B
b0000000000000000 C
b0000000000000000 D
b0000000000000000 E
b0000000000000000 F
b0000000000000000 G
b0000000000000000 H
b0000000000000000 I
b0000000000000000 J
b0000000000000000 K
b0000000000000000 L
b0000000000000000 M
0N
1O
0P
b0000000000000000 Q
b0000000000000000 R
b0000000000000000 S
0T
1U
0V
b0000000000000000 W
b0000000000000000 X
b0000000000000000 Y
0Z
1[
0\
b0000000000000000 ]
b0000000000000000 ^
b0000000000000000 _
0`
1a
0b
b0000000000000000 c
b0000000000000000 d
b0000000000000000 e
0f
1g
0h
b0000000000000000 i
b0000000000000000 j
b0000000000000000 k
0l
1m
0n
b0000000000000000 o
b0000000000000000 p
b0000000000000000 q
0r
1s
0t
b0000000000000000 u
b0000000000000000 v
b0000000000000000 w
0x
1y
0z
b0000000000000000 {
b0000000000000000 |
b0000000000000000 }
#50000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#100000000
0(
02
05
0N
0T
0Z
0`
0f
0l
0r
0x
#150000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#200000000
b0000000000000111 !
b0000000000001111 "
b100 $
b001 %
b110 &
0'
0(
0)
b0000000000000111 +
b0000000000001111 ,
b100 .
b001 /
b110 0
01
02
03
05
06
b0000000000001111 ?
b0000000000000111 B
0N
0O
b0000000000001111 Q
0T
0U
0Z
0[
0`
0a
b0000000000000111 c
0f
0g
0l
0m
0r
0s
0x
0y
#250000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#300000000
0(
02
05
0N
0T
0Z
0`
0f
0l
0r
0x
#350000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#400000000
b0000000000000001 !
b0000000000000010 "
b010 $
b011 %
b100 &
0(
1)
b0000000000000001 +
b0000000000000010 ,
b010 .
b011 /
b100 0
02
13
05
1:
b0000000000000000 ?
b0000000000000001 @
b0000000000000010 A
b0000000000000000 B
0N
b0000000000000000 Q
0T
b0000000000000001 W
0Z
b0000000000000010 ]
0`
1b
b0000000000000000 c
0f
0l
0r
0x
#450000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#500000000
0(
02
05
0N
0T
0Z
0`
0f
0l
0r
0x
#550000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#600000000
b0000000000000010 !
b0000000000000011 "
b001 $
b010 %
b011 &
0(
b0000000000000010 +
b0000000000000011 ,
b001 .
b010 /
b011 0
02
05
19
0:
b0000000000000010 ?
b0000000000000011 @
b0000000000000000 A
0N
b0000000000000010 Q
0T
b0000000000000011 W
0Z
1\
b0000000000000000 ]
0`
0b
0f
0l
0r
0x
#650000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#700000000
0(
02
05
0N
0T
0Z
0`
0f
0l
0r
0x
#750000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#800000000
0(
02
05
0N
0T
0Z
0`
0f
0l
0r
0x
#850000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#900000000
0(
1*
02
05
0N
0T
0Z
0`
0f
0l
0r
0x
#950000000
1(
12
15
1N
1T
1Z
1`
1f
1l
1r
1x
#1000000000
