#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Oct  4 01:15:06 2023
# Process ID: 94571
# Current directory: /home/kanish/System_Design_through_FPGA/Vivado/pr_demo/pr_demo.runs/clock_div_count_up_synth_1
# Command line: vivado -log clock_div_count.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock_div_count.tcl
# Log file: /home/kanish/System_Design_through_FPGA/Vivado/pr_demo/pr_demo.runs/clock_div_count_up_synth_1/clock_div_count.vds
# Journal file: /home/kanish/System_Design_through_FPGA/Vivado/pr_demo/pr_demo.runs/clock_div_count_up_synth_1/vivado.jou
# Running On: kanish-G3-3500, OS: Linux, CPU Frequency: 4106.353 MHz, CPU Physical cores: 4, Host memory: 8100 MB
#-----------------------------------------------------------
source clock_div_count.tcl -notrace
