// Seed: 2040743839
module module_0 (
    inout id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    output logic id_7,
    input id_8
    , id_19,
    output logic id_9,
    input logic id_10,
    input id_11,
    output id_12,
    output id_13,
    output logic id_14,
    output id_15,
    input logic id_16,
    input logic id_17,
    input id_18
);
  assign {id_19, 1} = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output id_12;
  input id_11;
  input id_10;
  output id_9;
  output id_8;
  inout id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
endmodule
