Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Wed Mar 24 17:42:21 2010
 make -f system.make TestApp_xps_tft_colorbar_programclean started...

rm -f TestApp_xps_tft_colorbar/executable.elf 


Done!

At Local date and time: Wed Mar 24 17:42:28 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_xps_tft_colorbar/src/xtft_tapp_LinkSrc.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c: In function ‘main’:
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:120: error: ‘FrameBufPrt’ undeclared (first use in this function)
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:120: error: (Each undeclared identifier is reported only once
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:120: error: for each function it appears in.)
make: *** [TestApp_xps_tft_colorbar/executable.elf] Error 1



Done!

At Local date and time: Wed Mar 24 17:57:03 2010
 make -f system.make TestApp_xps_tft_colorbar_programclean started...

rm -f TestApp_xps_tft_colorbar/executable.elf 


Done!

At Local date and time: Wed Mar 24 17:57:15 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_xps_tft_colorbar/src/xtft_tapp_LinkSrc.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c: In function ‘main’:
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:128: error: ‘FrameBufPrt’ undeclared (first use in this function)
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:128: error: (Each undeclared identifier is reported only once
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:128: error: for each function it appears in.)
make: *** [TestApp_xps_tft_colorbar/executable.elf] Error 1



Done!

At Local date and time: Wed Mar 24 17:59:04 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_xps_tft_colorbar/src/xtft_tapp_LinkSrc.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_xps_tft_colorbar/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55231	   2616	  16544	  74391	  12297	TestApp_xps_tft_colorbar/executable.elf


Done!

At Local date and time: Wed Mar 24 18:00:10 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.5 - iMPACT L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing A0002004 key.
Reusing 24002004 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/11.4/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.9-70.fc12.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/11.4/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
FO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace su
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
ccessfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
FO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

5: Device Temperature: Current Reading:   35.61 C, Min. Reading:   29.21 C, Max.
Reading:   35.61 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.479 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
done.
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

At Local date and time: Wed Mar 24 18:01:47 2010
 make -f system.make TestApp_xps_tft_colorbar_programclean started...

rm -f TestApp_xps_tft_colorbar/executable.elf 


Done!

At Local date and time: Wed Mar 24 18:01:53 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
/opt/Xilinx/11.4/EDK/gnu/powerpc-eabi/lin64/bin/../lib/gcc/powerpc-eabi/4.1.1/../../../../powerpc-eabi/lib/440/xilinx440.ld:272 cannot move location counter backwards (from fffff200 to 00000200)
collect2: ld returned 1 exit status
make: *** [TestApp_xps_tft_colorbar/executable.elf] Error 1



Done!

At Local date and time: Wed Mar 24 18:04:40 2010
 make -f system.make TestApp_xps_tft_colorbar_programclean started...

rm -f TestApp_xps_tft_colorbar/executable.elf 


Done!

At Local date and time: Wed Mar 24 18:04:44 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
/opt/Xilinx/11.4/EDK/gnu/powerpc-eabi/lin64/bin/../lib/gcc/powerpc-eabi/4.1.1/../../../../powerpc-eabi/lib/440/xilinx440.ld:272 cannot move location counter backwards (from fffff200 to 00000200)
collect2: ld returned 1 exit status
make: *** [TestApp_xps_tft_colorbar/executable.elf] Error 1



Done!

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Save project successfully

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Thu Mar 25 10:26:20 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.5 - iMPACT L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/11.4/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.9-70.fc12.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
control tranfer failed.
write (count, cmdBuffer, dataBuffer) failed 20000020.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2300.
File version of /opt/Xilinx/11.4/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
Downloading /opt/Xilinx/11.4/ISE/data/xusb_xp2.hex.
Downloaded firmware version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
FO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/acecf/data/xccace.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
NFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/xcfp/data/xcf32p.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
FO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
FO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

5: Device Temperature: Current Reading:   31.67 C, Min. Reading:   23.80 C, Max.
Reading:   31.67 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.479 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
done.
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Saved MSS File.

Saved MSS File.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

At Local date and time: Thu Mar 25 11:42:48 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1  -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 11.5 - psf2Edward EDK_LS5.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 -
   PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the
   value to 6
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 116 - 2
master(s) : 16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 66 -
   floating connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:453 - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mss
   line 79 - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.
WARNING:EDK:469 -
   /opt/Xilinx/11.4/EDK/sw/XilinxProcessorIPLib/drivers/tft_v2_00_a/data/tft_v2_
   1_0.mdd line 45 - Driver tft 2.00.a does not support peripheral xps_tft
   2.01.a. List of peripherals supported by driver "tft" are : "xps_tft " !
WARNING:EDK:468 - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mss
   line 139 - Driver "tft" does not support Hardware Instance "xps_tft_0" !
INFO:EDK:1740 - List of peripherals connected to processor instance ppc440_0: 
  - DDR2_SDRAM
  - DIP_Switches_8Bit
  - FLASH
  - Hard_Ethernet_MAC
  - IIC_EEPROM
  - LEDs_8Bit
  - LEDs_Positions
  - Push_Buttons_5Bit
  - RS232_Uart_1
  - SysACE_CompactFlash
  - xps_bram_if_cntlr_1
  - xps_intc_0
  - xps_ps2_0
  - xps_tft_0
  - xps_timebase_wdt_0
  - xps_timer_0
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------
Running generate.
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc440_0.CPMC440CLK connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
ppc440_0.CPMINTERCONNECTCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMMCCLK connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMDMA0LLCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCMPLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCS0PLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
plb_v46_0.PLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1_bram.BRAM_Clk_A connected to
xps_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = 100000000
LEDs_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
LEDs_Positions.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Push_Buttons_5Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DIP_Switches_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
IIC_EEPROM.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mc_mibclk connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclk90 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclkdiv2 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mi_mcclk_200 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
SysACE_CompactFlash.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
RS232_Uart_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.RdClk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.MCH_SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Hard_Ethernet_MAC.GTX_CLK_0 connected to clk_125_0000MHz:
    CLK_FREQ_HZ = 125000000
Hard_Ethernet_MAC.REFCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
Hard_Ethernet_MAC.LlinkTemac0_CLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Hard_Ethernet_MAC.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timebase_wdt_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timer_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKOUT0 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT1 connected to clk_125_0000MHz:
    CLK_FREQ_HZ = 125000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT2 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT3 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT4 connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT5 connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT6 connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
    CLK_INPORT = 
    CLK_FACTOR = 
proc_sys_reset_0.Slowest_sync_clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_intc_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.SYS_TFT_Clk connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
xps_tft_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.MPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_ps2_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Clock Frequency: 400000000
IP connected to bus: plb_v46_0
-master MPLB plb_v46_0 ppc440_0
-master MPLB plb_v46_0 xps_tft_0
-slave SPLB0 plb_v46_0 ppc440_0
-slave SPLB plb_v46_0 xps_bram_if_cntlr_1
-slave SPLB plb_v46_0 LEDs_8Bit
-slave SPLB plb_v46_0 LEDs_Positions
-slave SPLB plb_v46_0 Push_Buttons_5Bit
-slave SPLB plb_v46_0 DIP_Switches_8Bit
-slave SPLB plb_v46_0 IIC_EEPROM
-slave SPLB plb_v46_0 SysACE_CompactFlash
-slave SPLB plb_v46_0 RS232_Uart_1
-slave SPLB plb_v46_0 FLASH
-slave SPLB plb_v46_0 Hard_Ethernet_MAC
-slave SPLB plb_v46_0 xps_timebase_wdt_0
-slave SPLB plb_v46_0 xps_timer_0
-slave SPLB plb_v46_0 xps_intc_0
-slave SPLB plb_v46_0 xps_tft_0
-slave SPLB plb_v46_0 xps_ps2_0
WARNING:EDK - : Bank 0 of EMC core FLASH is used in asynchronous mode.  We
   assume this core is connected to a flash memory, although in some older
   designs this configuration may have been used to interface to a peripheral. 
   Current design recommendations suggest using an EPC core to interface to such
   peripherals.
WARNING:EDK - : no console ip was specified.  This may prevent output from
   appearing on the boot console.
Running post_generate.
Running execs_generate.


Done!

Save project successfully

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.gui

