###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       156941   # Number of WRITE/WRITEP commands
num_reads_done                 =       504931   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       394688   # Number of read row buffer hits
num_read_cmds                  =       504930   # Number of READ/READP commands
num_writes_done                =       156949   # Number of read requests issued
num_write_row_hits             =       116707   # Number of write row buffer hits
num_act_cmds                   =       150971   # Number of ACT commands
num_pre_cmds                   =       150942   # Number of PRE commands
num_ondemand_pres              =       127932   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9331972   # Cyles of rank active rank.0
rank_active_cycles.1           =      9050740   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       668028   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       949260   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       616727   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5534   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3100   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2802   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1024   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1266   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2274   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2236   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1182   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1860   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23875   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          390   # Write cmd latency (cycles)
write_latency[40-59]           =          672   # Write cmd latency (cycles)
write_latency[60-79]           =         1643   # Write cmd latency (cycles)
write_latency[80-99]           =         3448   # Write cmd latency (cycles)
write_latency[100-119]         =         5000   # Write cmd latency (cycles)
write_latency[120-139]         =         7026   # Write cmd latency (cycles)
write_latency[140-159]         =         8170   # Write cmd latency (cycles)
write_latency[160-179]         =         9104   # Write cmd latency (cycles)
write_latency[180-199]         =         9243   # Write cmd latency (cycles)
write_latency[200-]            =       112232   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       216980   # Read request latency (cycles)
read_latency[40-59]            =        65894   # Read request latency (cycles)
read_latency[60-79]            =        73708   # Read request latency (cycles)
read_latency[80-99]            =        25624   # Read request latency (cycles)
read_latency[100-119]          =        18901   # Read request latency (cycles)
read_latency[120-139]          =        16411   # Read request latency (cycles)
read_latency[140-159]          =         9423   # Read request latency (cycles)
read_latency[160-179]          =         7503   # Read request latency (cycles)
read_latency[180-199]          =         6062   # Read request latency (cycles)
read_latency[200-]             =        64424   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.83449e+08   # Write energy
read_energy                    =  2.03588e+09   # Read energy
act_energy                     =  4.13057e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20653e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.55645e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82315e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64766e+09   # Active standby energy rank.1
average_read_latency           =      108.959   # Average read request latency (cycles)
average_interarrival           =      15.1078   # Average request interarrival latency (cycles)
total_energy                   =  1.61841e+10   # Total energy (pJ)
average_power                  =      1618.41   # Average power (mW)
average_bandwidth              =      5.64804   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       168789   # Number of WRITE/WRITEP commands
num_reads_done                 =       510443   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       390988   # Number of read row buffer hits
num_read_cmds                  =       510441   # Number of READ/READP commands
num_writes_done                =       168789   # Number of read requests issued
num_write_row_hits             =       124560   # Number of write row buffer hits
num_act_cmds                   =       164277   # Number of ACT commands
num_pre_cmds                   =       164247   # Number of PRE commands
num_ondemand_pres              =       142024   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9209814   # Cyles of rank active rank.0
rank_active_cycles.1           =      9144206   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       790186   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       855794   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       633745   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6103   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3144   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2681   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1006   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1363   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2242   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2182   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1234   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1908   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23624   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          383   # Write cmd latency (cycles)
write_latency[40-59]           =          743   # Write cmd latency (cycles)
write_latency[60-79]           =         1731   # Write cmd latency (cycles)
write_latency[80-99]           =         3699   # Write cmd latency (cycles)
write_latency[100-119]         =         5253   # Write cmd latency (cycles)
write_latency[120-139]         =         7528   # Write cmd latency (cycles)
write_latency[140-159]         =         8821   # Write cmd latency (cycles)
write_latency[160-179]         =         9824   # Write cmd latency (cycles)
write_latency[180-199]         =        10133   # Write cmd latency (cycles)
write_latency[200-]            =       120656   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       212386   # Read request latency (cycles)
read_latency[40-59]            =        64148   # Read request latency (cycles)
read_latency[60-79]            =        79214   # Read request latency (cycles)
read_latency[80-99]            =        25978   # Read request latency (cycles)
read_latency[100-119]          =        19844   # Read request latency (cycles)
read_latency[120-139]          =        16989   # Read request latency (cycles)
read_latency[140-159]          =         9325   # Read request latency (cycles)
read_latency[160-179]          =         7298   # Read request latency (cycles)
read_latency[180-199]          =         5941   # Read request latency (cycles)
read_latency[200-]             =        69318   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.42595e+08   # Write energy
read_energy                    =   2.0581e+09   # Read energy
act_energy                     =  4.49462e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.79289e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.10781e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74692e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70598e+09   # Active standby energy rank.1
average_read_latency           =      116.223   # Average read request latency (cycles)
average_interarrival           =      14.7219   # Average request interarrival latency (cycles)
total_energy                   =  1.62978e+10   # Total energy (pJ)
average_power                  =      1629.78   # Average power (mW)
average_bandwidth              =      5.79611   # Average bandwidth
