#[doc = "Register `EOTINTSET` writer"]
pub type W = crate::W<EOTINTSET_SPEC>;
#[doc = "Field `EPTXINTSET0` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET1` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET2` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET3` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET4` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET5` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET6` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET7` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET8` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET8_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET9` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET9_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET10` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET10_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET11` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET11_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET12` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET12_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET13` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET13_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET14` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET14_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET15` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET15_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET16` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET16_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET17` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET17_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET18` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET18_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET19` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET19_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET20` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET20_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET21` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET21_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET22` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET22_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET23` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET23_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET24` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET24_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET25` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET25_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET26` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET26_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET27` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET27_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET28` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET28_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET29` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET29_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET30` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET30_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `EPTXINTSET31` writer - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
pub type EPTXINTSET31_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[cfg(feature = "debug")]
impl core::fmt::Debug for crate::generic::Reg<EOTINTSET_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    #[doc = "Bit 0 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset0(&mut self) -> EPTXINTSET0_W<EOTINTSET_SPEC, 0> {
        EPTXINTSET0_W::new(self)
    }
    #[doc = "Bit 1 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset1(&mut self) -> EPTXINTSET1_W<EOTINTSET_SPEC, 1> {
        EPTXINTSET1_W::new(self)
    }
    #[doc = "Bit 2 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset2(&mut self) -> EPTXINTSET2_W<EOTINTSET_SPEC, 2> {
        EPTXINTSET2_W::new(self)
    }
    #[doc = "Bit 3 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset3(&mut self) -> EPTXINTSET3_W<EOTINTSET_SPEC, 3> {
        EPTXINTSET3_W::new(self)
    }
    #[doc = "Bit 4 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset4(&mut self) -> EPTXINTSET4_W<EOTINTSET_SPEC, 4> {
        EPTXINTSET4_W::new(self)
    }
    #[doc = "Bit 5 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset5(&mut self) -> EPTXINTSET5_W<EOTINTSET_SPEC, 5> {
        EPTXINTSET5_W::new(self)
    }
    #[doc = "Bit 6 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset6(&mut self) -> EPTXINTSET6_W<EOTINTSET_SPEC, 6> {
        EPTXINTSET6_W::new(self)
    }
    #[doc = "Bit 7 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset7(&mut self) -> EPTXINTSET7_W<EOTINTSET_SPEC, 7> {
        EPTXINTSET7_W::new(self)
    }
    #[doc = "Bit 8 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset8(&mut self) -> EPTXINTSET8_W<EOTINTSET_SPEC, 8> {
        EPTXINTSET8_W::new(self)
    }
    #[doc = "Bit 9 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset9(&mut self) -> EPTXINTSET9_W<EOTINTSET_SPEC, 9> {
        EPTXINTSET9_W::new(self)
    }
    #[doc = "Bit 10 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset10(&mut self) -> EPTXINTSET10_W<EOTINTSET_SPEC, 10> {
        EPTXINTSET10_W::new(self)
    }
    #[doc = "Bit 11 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset11(&mut self) -> EPTXINTSET11_W<EOTINTSET_SPEC, 11> {
        EPTXINTSET11_W::new(self)
    }
    #[doc = "Bit 12 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset12(&mut self) -> EPTXINTSET12_W<EOTINTSET_SPEC, 12> {
        EPTXINTSET12_W::new(self)
    }
    #[doc = "Bit 13 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset13(&mut self) -> EPTXINTSET13_W<EOTINTSET_SPEC, 13> {
        EPTXINTSET13_W::new(self)
    }
    #[doc = "Bit 14 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset14(&mut self) -> EPTXINTSET14_W<EOTINTSET_SPEC, 14> {
        EPTXINTSET14_W::new(self)
    }
    #[doc = "Bit 15 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset15(&mut self) -> EPTXINTSET15_W<EOTINTSET_SPEC, 15> {
        EPTXINTSET15_W::new(self)
    }
    #[doc = "Bit 16 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset16(&mut self) -> EPTXINTSET16_W<EOTINTSET_SPEC, 16> {
        EPTXINTSET16_W::new(self)
    }
    #[doc = "Bit 17 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset17(&mut self) -> EPTXINTSET17_W<EOTINTSET_SPEC, 17> {
        EPTXINTSET17_W::new(self)
    }
    #[doc = "Bit 18 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset18(&mut self) -> EPTXINTSET18_W<EOTINTSET_SPEC, 18> {
        EPTXINTSET18_W::new(self)
    }
    #[doc = "Bit 19 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset19(&mut self) -> EPTXINTSET19_W<EOTINTSET_SPEC, 19> {
        EPTXINTSET19_W::new(self)
    }
    #[doc = "Bit 20 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset20(&mut self) -> EPTXINTSET20_W<EOTINTSET_SPEC, 20> {
        EPTXINTSET20_W::new(self)
    }
    #[doc = "Bit 21 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset21(&mut self) -> EPTXINTSET21_W<EOTINTSET_SPEC, 21> {
        EPTXINTSET21_W::new(self)
    }
    #[doc = "Bit 22 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset22(&mut self) -> EPTXINTSET22_W<EOTINTSET_SPEC, 22> {
        EPTXINTSET22_W::new(self)
    }
    #[doc = "Bit 23 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset23(&mut self) -> EPTXINTSET23_W<EOTINTSET_SPEC, 23> {
        EPTXINTSET23_W::new(self)
    }
    #[doc = "Bit 24 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset24(&mut self) -> EPTXINTSET24_W<EOTINTSET_SPEC, 24> {
        EPTXINTSET24_W::new(self)
    }
    #[doc = "Bit 25 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset25(&mut self) -> EPTXINTSET25_W<EOTINTSET_SPEC, 25> {
        EPTXINTSET25_W::new(self)
    }
    #[doc = "Bit 26 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset26(&mut self) -> EPTXINTSET26_W<EOTINTSET_SPEC, 26> {
        EPTXINTSET26_W::new(self)
    }
    #[doc = "Bit 27 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset27(&mut self) -> EPTXINTSET27_W<EOTINTSET_SPEC, 27> {
        EPTXINTSET27_W::new(self)
    }
    #[doc = "Bit 28 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset28(&mut self) -> EPTXINTSET28_W<EOTINTSET_SPEC, 28> {
        EPTXINTSET28_W::new(self)
    }
    #[doc = "Bit 29 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset29(&mut self) -> EPTXINTSET29_W<EOTINTSET_SPEC, 29> {
        EPTXINTSET29_W::new(self)
    }
    #[doc = "Bit 30 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset30(&mut self) -> EPTXINTSET30_W<EOTINTSET_SPEC, 30> {
        EPTXINTSET30_W::new(self)
    }
    #[doc = "Bit 31 - Set endpoint xx (2 &lt;= xx &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register."]
    #[inline(always)]
    #[must_use]
    pub fn eptxintset31(&mut self) -> EPTXINTSET31_W<EOTINTSET_SPEC, 31> {
        EPTXINTSET31_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "USB End of Transfer Interrupt Set\n\nYou can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`eotintset::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EOTINTSET_SPEC;
impl crate::RegisterSpec for EOTINTSET_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`eotintset::W`](W) writer structure"]
impl crate::Writable for EOTINTSET_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets EOTINTSET to value 0"]
impl crate::Resettable for EOTINTSET_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
