{
    "design" : {
        "design_name" : "nangate45_example",
        "platform" : "nangate45",
        "verilog" : ["nangate45_example.v"],
        "topcell" : "nangate45_example",
        "description" : "Nangate 45nm Design"
    },
    "constraint" : {
        "constraint_file" : "default",
        "combinational" : false,
        "clock_port" : "clk",
        "clock_cycle" : 1.0,
        "input_delay" : 0.2,
        "output_delay" : 0.2,
        "clock_io_pct" : 0.2
    },
    "config" : {
        "CORE_UTILIZATION" : 50,
        "PLACE_DENSITY_LB_ADDON" : 0.2,
        "TNS_END_PERCENT" : 100,
        "DIE_AREA" : "0 0 80 80",
        "CORE_AREA" : "10 10 70 70"
    }
}