rm -rf /home/youssef/riscv/pulpissimo/install
make -C sim clean
make[1]: Entering directory '/home/youssef/riscv/pulpissimo/sim'
make -C ../rtl/tb/remote_bitbang clean
make[2]: Entering directory '/home/youssef/riscv/pulpissimo/rtl/tb/remote_bitbang'
rm -rf librbs.so remote_bitbang.o sim_jtag.o ./.d
make[2]: Leaving directory '/home/youssef/riscv/pulpissimo/rtl/tb/remote_bitbang'
rm -f -r work 
rm -f modelsim.ini
make[1]: Leaving directory '/home/youssef/riscv/pulpissimo/sim'
cd sim && make all
make[1]: Entering directory '/home/youssef/riscv/pulpissimo/sim'
make -C ../rtl/tb/remote_bitbang all
make[2]: Entering directory '/home/youssef/riscv/pulpissimo/rtl/tb/remote_bitbang'
cc -MT remote_bitbang.o -MMD -MP -MF ./.d/remote_bitbang.Td -std=gnu11 -fno-strict-aliasing -Wall -Wextra -Wno-missing-field-initializers -Wno-unused-function -Wno-missing-braces -O2 -g -march=native -DENABLE_LOGGING -DNDEBUG -fPIC -I./  \
	-c  remote_bitbang.c -o remote_bitbang.o 
cc -MT sim_jtag.o -MMD -MP -MF ./.d/sim_jtag.Td -std=gnu11 -fno-strict-aliasing -Wall -Wextra -Wno-missing-field-initializers -Wno-unused-function -Wno-missing-braces -O2 -g -march=native -DENABLE_LOGGING -DNDEBUG -fPIC -I./  \
	-c  sim_jtag.c -o sim_jtag.o 
ld -shared -E --exclude-libs ALL -o librbs.so  \
	remote_bitbang.o sim_jtag.o 
make[2]: Leaving directory '/home/youssef/riscv/pulpissimo/rtl/tb/remote_bitbang'
vsim -c -do 'source compile.tcl; quit'
Reading pref.tcl

# 2023.1

# source compile.tcl
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:09 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/working_dir/common_verification/src/clk_rst_gen.sv /home/youssef/riscv/pulpissimo/working_dir/common_verification/src/rand_id_queue.sv /home/youssef/riscv/pulpissimo/working_dir/common_verification/src/rand_stream_mst.sv /home/youssef/riscv/pulpissimo/working_dir/common_verification/src/rand_synch_holdable_driver.sv /home/youssef/riscv/pulpissimo/working_dir/common_verification/src/rand_verif_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/common_verification/src/sim_timeout.sv /home/youssef/riscv/pulpissimo/working_dir/common_verification/src/rand_synch_driver.sv /home/youssef/riscv/pulpissimo/working_dir/common_verification/src/rand_stream_slv.sv 
# -- Compiling module clk_rst_gen
# -- Compiling package rand_id_queue_pkg
# -- Compiling module rand_stream_mst
# -- Compiling module rand_synch_holdable_driver
# -- Compiling package rand_verif_pkg
# -- Compiling module sim_timeout
# -- Compiling module rand_synch_driver
# -- Compiling module rand_stream_slv
# 
# Top level modules:
# 	clk_rst_gen
# 	rand_stream_mst
# 	sim_timeout
# 	rand_stream_slv
# End time: 01:28:09 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:09 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/working_dir/common_verification/test/tb_clk_rst_gen.sv 
# -- Compiling module tb_clk_rst_gen
# 
# Top level modules:
# 	tb_clk_rst_gen
# End time: 01:28:10 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:10 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/rtl/tc_sram.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/rtl/tc_sram_impl.sv 
# -- Compiling module tc_sram
# -- Compiling module tc_sram_impl
# 
# Top level modules:
# 	tc_sram_impl
# End time: 01:28:10 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:10 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/rtl/tc_clk.sv 
# -- Compiling module tc_clk_and2
# -- Compiling module tc_clk_buffer
# -- Compiling module tc_clk_gating
# -- Compiling module tc_clk_inverter
# -- Compiling module tc_clk_mux2
# -- Compiling module tc_clk_xor2
# -- Compiling module tc_clk_or2
# -- Compiling module tc_clk_delay
# 
# Top level modules:
# 	tc_clk_and2
# 	tc_clk_buffer
# 	tc_clk_gating
# 	tc_clk_inverter
# 	tc_clk_mux2
# 	tc_clk_xor2
# 	tc_clk_or2
# 	tc_clk_delay
# End time: 01:28:10 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:10 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/deprecated/cluster_pwr_cells.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/deprecated/generic_memory.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/deprecated/generic_rom.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/deprecated/pad_functional.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/deprecated/pulp_buffer.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/deprecated/pulp_pwr_cells.sv 
# -- Compiling module cluster_level_shifter_in
# -- Compiling module cluster_level_shifter_in_clamp
# -- Compiling module cluster_level_shifter_inout
# -- Compiling module cluster_level_shifter_out
# -- Compiling module cluster_level_shifter_out_clamp
# -- Compiling module generic_memory
# -- Compiling module generic_rom
# -- Compiling module pad_functional_pd
# -- Compiling module pad_functional_pu
# -- Compiling module pulp_buffer
# -- Compiling module pulp_level_shifter_in
# -- Compiling module pulp_level_shifter_in_clamp
# -- Compiling module pulp_level_shifter_inout
# -- Compiling module pulp_level_shifter_out
# -- Compiling module pulp_level_shifter_out_clamp
# -- Compiling module pulp_power_gating
# -- Compiling module pulp_isolation_0
# -- Compiling module pulp_isolation_1
# 
# Top level modules:
# 	cluster_level_shifter_in
# 	cluster_level_shifter_in_clamp
# 	cluster_level_shifter_inout
# 	cluster_level_shifter_out
# 	cluster_level_shifter_out_clamp
# 	generic_memory
# 	generic_rom
# 	pad_functional_pd
# 	pad_functional_pu
# 	pulp_buffer
# 	pulp_level_shifter_in
# 	pulp_level_shifter_in_clamp
# 	pulp_level_shifter_inout
# 	pulp_level_shifter_out
# 	pulp_level_shifter_out_clamp
# 	pulp_power_gating
# 	pulp_isolation_0
# 	pulp_isolation_1
# End time: 01:28:10 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:10 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/tc_pwr.sv 
# -- Compiling module tc_pwr_level_shifter_in
# -- Compiling module tc_pwr_level_shifter_in_clamp_lo
# -- Compiling module tc_pwr_level_shifter_in_clamp_hi
# -- Compiling module tc_pwr_level_shifter_out
# -- Compiling module tc_pwr_level_shifter_out_clamp_lo
# -- Compiling module tc_pwr_level_shifter_out_clamp_hi
# -- Compiling module tc_pwr_power_gating
# -- Compiling module tc_pwr_isolation_lo
# -- Compiling module tc_pwr_isolation_hi
# 
# Top level modules:
# 	tc_pwr_level_shifter_in
# 	tc_pwr_level_shifter_in_clamp_lo
# 	tc_pwr_level_shifter_in_clamp_hi
# 	tc_pwr_level_shifter_out
# 	tc_pwr_level_shifter_out_clamp_lo
# 	tc_pwr_level_shifter_out_clamp_hi
# 	tc_pwr_power_gating
# 	tc_pwr_isolation_lo
# 	tc_pwr_isolation_hi
# End time: 01:28:10 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:10 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/test/tb_tc_sram.sv 
# -- Compiling module tb_tc_sram
# 
# Top level modules:
# 	tb_tc_sram
# End time: 01:28:10 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:10 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/deprecated/pulp_clock_gating_async.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/deprecated/cluster_clk_cells.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tech_cells_generic-ace44c250f28b5f6/src/deprecated/pulp_clk_cells.sv 
# -- Compiling module pulp_clock_gating_async
# -- Compiling module cluster_clock_and2
# -- Compiling module cluster_clock_buffer
# -- Compiling module cluster_clock_gating
# -- Compiling module cluster_clock_inverter
# -- Compiling module cluster_clock_mux2
# -- Compiling module cluster_clock_xor2
# -- Compiling module pulp_clock_and2
# -- Compiling module pulp_clock_buffer
# -- Compiling module pulp_clock_gating
# -- Compiling module pulp_clock_inverter
# -- Compiling module pulp_clock_mux2
# -- Compiling module pulp_clock_xor2
# -- Compiling module pulp_clock_delay
# 
# Top level modules:
# 	pulp_clock_gating_async
# 	cluster_clock_and2
# 	cluster_clock_buffer
# 	cluster_clock_gating
# 	cluster_clock_inverter
# 	cluster_clock_mux2
# 	cluster_clock_xor2
# 	pulp_clock_and2
# 	pulp_clock_buffer
# 	pulp_clock_inverter
# 	pulp_clock_mux2
# 	pulp_clock_xor2
# 	pulp_clock_delay
# End time: 01:28:10 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:11 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/binary_to_gray.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cb_filter_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cc_onehot.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cf_math_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/clk_int_div.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/delta_counter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/ecc_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/edge_propagator_tx.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/exp_backoff.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/fifo_v3.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/gray_to_binary.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/isochronous_4phase_handshake.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/isochronous_spill_register.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/lfsr.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/lfsr_16bit.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/lfsr_8bit.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/mv_filter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/onehot_to_bin.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/plru_tree.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/popcount.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/rr_arb_tree.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/rstgen_bypass.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/serial_deglitch.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/shift_reg.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/spill_register_flushable.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_demux.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_filter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_fork.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_intf.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_join.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_mux.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/sub_per_hash.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/sync.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/sync_wedge.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/unread.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cdc_reset_ctrlr_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cdc_2phase.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cdc_4phase.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/addr_decode.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cb_filter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cdc_fifo_2phase.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/counter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/ecc_decode.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/ecc_encode.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/edge_detect.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/lzc.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/max_counter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/rstgen.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/spill_register.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_delay.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_fifo.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_fork_dynamic.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cdc_reset_ctrlr.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cdc_fifo_gray.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/fall_through_register.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/id_queue.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_to_mem.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_arbiter_flushable.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_register.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_xbar.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cdc_fifo_gray_clearable.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/cdc_2phase_clearable.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_arbiter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/stream_omega_net.sv 
# -- Compiling module binary_to_gray
# -- Compiling package cb_filter_pkg
# -- Compiling module cc_onehot
# -- Compiling package cf_math_pkg
# -- Compiling module clk_int_div
# -- Compiling module delta_counter
# -- Compiling package ecc_pkg
# -- Compiling module edge_propagator_tx
# -- Compiling module exp_backoff
# -- Compiling module fifo_v3
# -- Compiling module gray_to_binary
# -- Compiling module isochronous_4phase_handshake
# -- Compiling module isochronous_spill_register
# -- Compiling module lfsr
# -- Compiling module lfsr_16bit
# -- Compiling module lfsr_8bit
# -- Compiling module mv_filter
# -- Compiling module onehot_to_bin
# -- Compiling module plru_tree
# -- Compiling module popcount
# -- Compiling module rr_arb_tree
# -- Compiling module rstgen_bypass
# -- Compiling module serial_deglitch
# -- Compiling module shift_reg
# -- Compiling module spill_register_flushable
# -- Compiling module stream_demux
# -- Compiling module stream_filter
# -- Compiling module stream_fork
# -- Compiling interface STREAM_DV
# -- Compiling module stream_join
# -- Compiling module stream_mux
# -- Compiling module sub_per_hash
# -- Compiling module sync
# -- Compiling module sync_wedge
# -- Compiling module unread
# -- Compiling package cdc_reset_ctrlr_pkg
# -- Compiling module cdc_2phase
# -- Compiling module cdc_2phase_src
# -- Compiling module cdc_2phase_dst
# -- Compiling module cdc_4phase
# -- Compiling module cdc_4phase_src
# -- Compiling module cdc_4phase_dst
# -- Compiling module addr_decode
# -- Compiling module cb_filter
# -- Compiling module hash_block
# -- Compiling module cdc_fifo_2phase
# -- Compiling module counter
# -- Compiling module ecc_decode
# -- Compiling module ecc_encode
# -- Compiling module edge_detect
# -- Compiling module lzc
# -- Compiling module max_counter
# -- Compiling module rstgen
# -- Compiling module spill_register
# -- Compiling module stream_delay
# -- Compiling module stream_fifo
# -- Compiling module stream_fork_dynamic
# -- Compiling module cdc_reset_ctrlr
# -- Compiling module cdc_reset_ctrlr_half
# -- Compiling module cdc_fifo_gray
# -- Compiling module cdc_fifo_gray_src
# -- Compiling module cdc_fifo_gray_dst
# -- Compiling module fall_through_register
# -- Compiling module id_queue
# -- Compiling module stream_to_mem
# -- Compiling module stream_arbiter_flushable
# -- Compiling module stream_register
# -- Compiling module stream_xbar
# -- Compiling module cdc_fifo_gray_clearable
# -- Compiling module cdc_fifo_gray_src_clearable
# -- Compiling module cdc_fifo_gray_dst_clearable
# -- Compiling module cdc_2phase_clearable
# -- Compiling module cdc_2phase_src_clearable
# -- Compiling module cdc_2phase_dst_clearable
# -- Compiling module stream_arbiter
# -- Compiling module stream_omega_net
# 
# Top level modules:
# 	cc_onehot
# 	clk_int_div
# 	edge_propagator_tx
# 	exp_backoff
# 	isochronous_4phase_handshake
# 	isochronous_spill_register
# 	lfsr
# 	lfsr_8bit
# 	mv_filter
# 	plru_tree
# 	serial_deglitch
# 	shift_reg
# 	stream_filter
# 	stream_join
# 	stream_mux
# 	unread
# 	cdc_4phase
# 	addr_decode
# 	cb_filter
# 	cdc_fifo_2phase
# 	ecc_decode
# 	ecc_encode
# 	edge_detect
# 	max_counter
# 	rstgen
# 	stream_delay
# 	stream_fork_dynamic
# 	cdc_fifo_gray
# 	fall_through_register
# 	id_queue
# 	stream_to_mem
# 	stream_register
# 	cdc_fifo_gray_clearable
# 	cdc_2phase_clearable
# 	stream_arbiter
# 	stream_omega_net
# End time: 01:28:11 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 22
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:11 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/sram.sv 
# -- Compiling module sram
# 
# Top level modules:
# 	sram
# End time: 01:28:11 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:11 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/addr_decode_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/cb_filter_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/cdc_2phase_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/cdc_2phase_clearable_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/cdc_fifo_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/cdc_fifo_clearable_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/fifo_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/graycode_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/id_queue_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/popcount_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/rr_arb_tree_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/stream_test.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/stream_register_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/stream_to_mem_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/sub_per_hash_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/isochronous_crossing_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/stream_omega_net_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/stream_xbar_tb.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/test/clk_int_div_tb.sv 
# -- Compiling module addr_decode_tb
# -- Compiling module cb_filter_tb
# -- Compiling module cdc_2phase_tb
# -- Compiling module cdc_2phase_tb_delay_injector
# -- Compiling module cdc_2phase_clearable_tb
# -- Compiling module cdc_2phase_clearable_tb_delay_injector
# -- Compiling module cdc_fifo_tb
# -- Compiling module cdc_fifo_clearable_tb
# -- Compiling module fifo_inst_tb
# -- Compiling module fifo_tb
# -- Compiling module graycode_tb
# -- Compiling module id_queue_tb
# -- Compiling module popcount_tb
# -- Compiling module rr_arb_tree_tb
# -- Compiling package stream_test
# -- Compiling module stream_register_tb
# -- Compiling module stream_to_mem_tb
# -- Compiling module sub_per_hash_tb
# -- Compiling module isochronous_crossing_tb
# -- Compiling module stream_omega_net_tb
# -- Compiling module stream_xbar_tb
# -- Compiling module clk_int_div_tb
# 
# Top level modules:
# 	addr_decode_tb
# 	cb_filter_tb
# 	cdc_2phase_tb
# 	cdc_2phase_clearable_tb
# 	cdc_fifo_tb
# 	cdc_fifo_clearable_tb
# 	fifo_tb
# 	graycode_tb
# 	id_queue_tb
# 	popcount_tb
# 	rr_arb_tree_tb
# 	stream_register_tb
# 	stream_to_mem_tb
# 	sub_per_hash_tb
# 	isochronous_crossing_tb
# 	stream_omega_net_tb
# 	stream_xbar_tb
# 	clk_int_div_tb
# End time: 01:28:11 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:11 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/clock_divider_counter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/clk_div.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/find_first_one.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/generic_LFSR_8bit.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/generic_fifo.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/prioarbiter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/pulp_sync.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/pulp_sync_wedge.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/rrarbiter.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/clock_divider.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/fifo_v2.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/deprecated/fifo_v1.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/edge_propagator_ack.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/edge_propagator.sv /home/youssef/riscv/pulpissimo/working_dir/common_cells/src/edge_propagator_rx.sv 
# -- Compiling module clock_divider_counter
# -- Compiling module clk_div
# -- Compiling module find_first_one
# -- Compiling module generic_LFSR_8bit
# -- Compiling module generic_fifo
# -- Compiling module prioarbiter
# -- Compiling module pulp_sync
# -- Compiling module pulp_sync_wedge
# -- Compiling module rrarbiter
# -- Compiling module clock_divider
# -- Compiling module fifo_v2
# -- Compiling module fifo
# -- Compiling module edge_propagator_ack
# -- Compiling module edge_propagator
# -- Compiling module edge_propagator_rx
# 
# Top level modules:
# 	clk_div
# 	find_first_one
# 	generic_LFSR_8bit
# 	generic_fifo
# 	prioarbiter
# 	rrarbiter
# 	clock_divider
# 	fifo
# 	edge_propagator
# 	edge_propagator_rx
# End time: 01:28:12 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:12 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpu_div_sqrt_mvp-644515d8163900c0/hdl/defs_div_sqrt_mvp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpu_div_sqrt_mvp-644515d8163900c0/hdl/iteration_div_sqrt_mvp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpu_div_sqrt_mvp-644515d8163900c0/hdl/control_mvp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpu_div_sqrt_mvp-644515d8163900c0/hdl/norm_div_sqrt_mvp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpu_div_sqrt_mvp-644515d8163900c0/hdl/preprocess_mvp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpu_div_sqrt_mvp-644515d8163900c0/hdl/nrbd_nrsc_mvp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpu_div_sqrt_mvp-644515d8163900c0/hdl/div_sqrt_top_mvp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpu_div_sqrt_mvp-644515d8163900c0/hdl/div_sqrt_mvp_wrapper.sv 
# -- Compiling package defs_div_sqrt_mvp
# -- Compiling module iteration_div_sqrt_mvp
# -- Compiling package control_mvp_sv_unit
# -- Compiling module control_mvp
# -- Compiling package norm_div_sqrt_mvp_sv_unit
# -- Compiling module norm_div_sqrt_mvp
# -- Compiling package preprocess_mvp_sv_unit
# -- Compiling module preprocess_mvp
# -- Compiling package nrbd_nrsc_mvp_sv_unit
# -- Compiling module nrbd_nrsc_mvp
# -- Compiling package div_sqrt_top_mvp_sv_unit
# -- Compiling module div_sqrt_top_mvp
# -- Compiling package div_sqrt_mvp_wrapper_sv_unit
# -- Compiling module div_sqrt_mvp_wrapper
# 
# Top level modules:
# 	div_sqrt_mvp_wrapper
# End time: 01:28:13 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 33
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:13 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/working_dir/apb/src/apb_intf.sv 
# -- Compiling interface APB_BUS
# 
# Top level modules:
# 	--none--
# End time: 01:28:13 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:13 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_intf.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_atop_filter.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_burst_splitter.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_cdc_dst.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_cdc_src.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_cut.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_delayer.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_demux.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_dw_downsizer.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_dw_upsizer.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_id_prepend.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_isolate.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_join.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_lite_demux.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_lite_join.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_lite_mailbox.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_lite_mux.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_lite_regs.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_lite_to_apb.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_lite_to_axi.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_modify_address.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_mux.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_serializer.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_cdc.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_err_slv.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_dw_converter.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_multicut.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_to_axi_lite.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_lite_xbar.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_xbar.sv 
# -- Compiling package axi_pkg
# -- Compiling interface AXI_BUS
# -- Compiling interface AXI_BUS_DV
# -- Compiling interface AXI_BUS_ASYNC
# -- Compiling interface AXI_BUS_ASYNC_GRAY
# -- Compiling interface AXI_LITE
# -- Compiling interface AXI_LITE_DV
# -- Compiling interface AXI_LITE_ASYNC_GRAY
# -- Compiling module axi_atop_filter
# -- Compiling module axi_atop_filter_intf
# -- Compiling module axi_burst_splitter
# -- Compiling module axi_burst_splitter_ax_chan
# -- Compiling module axi_burst_splitter_counters
# -- Compiling module axi_cdc_dst
# -- Compiling module axi_cdc_dst_intf
# -- Compiling module axi_lite_cdc_dst_intf
# -- Compiling module axi_cdc_src
# -- Compiling module axi_cdc_src_intf
# -- Compiling module axi_lite_cdc_src_intf
# -- Compiling module axi_cut
# -- Compiling module axi_cut_intf
# -- Compiling module axi_lite_cut_intf
# -- Compiling module axi_delayer
# -- Compiling module axi_delayer_intf
# -- Compiling module axi_demux
# -- Compiling module axi_demux_id_counters
# -- Compiling module axi_demux_intf
# -- Compiling module axi_dw_downsizer
# -- Compiling module axi_dw_upsizer
# -- Compiling module axi_id_prepend
# -- Compiling module axi_isolate
# -- Compiling module axi_isolate_intf
# -- Compiling module axi_join_intf
# -- Compiling module axi_lite_demux
# -- Compiling module axi_lite_demux_intf
# -- Compiling module axi_lite_join_intf
# -- Compiling module axi_lite_mailbox
# -- Compiling module axi_lite_mailbox_slave
# -- Compiling module axi_lite_mailbox_intf
# -- Compiling module axi_lite_mux
# -- Compiling module axi_lite_mux_intf
# -- Compiling module axi_lite_regs
# -- Compiling module axi_lite_regs_intf
# -- Compiling module axi_lite_to_apb
# -- Compiling module axi_lite_to_apb_intf
# -- Compiling module axi_lite_to_axi
# -- Compiling module axi_lite_to_axi_intf
# -- Compiling module axi_modify_address
# -- Compiling module axi_modify_address_intf
# -- Compiling module axi_mux
# -- Compiling module axi_mux_intf
# -- Compiling module axi_serializer
# -- Compiling module axi_serializer_intf
# -- Compiling module axi_cdc
# -- Compiling module axi_cdc_intf
# -- Compiling module axi_lite_cdc_intf
# -- Compiling module axi_err_slv
# -- Compiling module axi_dw_converter
# -- Compiling module axi_dw_converter_intf
# -- Compiling module axi_multicut
# -- Compiling module axi_multicut_intf
# -- Compiling module axi_lite_multicut_intf
# -- Compiling module axi_to_axi_lite
# -- Compiling module axi_to_axi_lite_id_reflect
# -- Compiling module axi_to_axi_lite_intf
# -- Compiling module axi_lite_xbar
# -- Compiling module axi_xbar
# -- Compiling module axi_xbar_intf
# 
# Top level modules:
# 	axi_atop_filter_intf
# 	axi_cdc_dst_intf
# 	axi_lite_cdc_dst_intf
# 	axi_cdc_src_intf
# 	axi_lite_cdc_src_intf
# 	axi_cut_intf
# 	axi_lite_cut_intf
# 	axi_delayer_intf
# 	axi_demux_intf
# 	axi_isolate_intf
# 	axi_join_intf
# 	axi_lite_demux_intf
# 	axi_lite_join_intf
# 	axi_lite_mailbox_intf
# 	axi_lite_mux_intf
# 	axi_lite_regs_intf
# 	axi_lite_to_apb_intf
# 	axi_lite_to_axi_intf
# 	axi_modify_address_intf
# 	axi_mux_intf
# 	axi_serializer_intf
# 	axi_cdc_intf
# 	axi_lite_cdc_intf
# 	axi_dw_converter_intf
# 	axi_multicut_intf
# 	axi_lite_multicut_intf
# 	axi_to_axi_lite_intf
# 	axi_lite_xbar
# 	axi_xbar_intf
# End time: 01:28:14 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 219
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:14 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_sim_mem.sv /home/youssef/riscv/pulpissimo/working_dir/axi/src/axi_test.sv 
# -- Compiling module axi_sim_mem
# -- Compiling package axi_test
# -- Compiling module axi_chan_logger
# 
# Top level modules:
# 	axi_sim_mem
# 	axi_chan_logger
# End time: 01:28:14 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:14 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_dw_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_xbar_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_addr_test.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_atop_filter.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_cdc.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_delayer.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_dw_downsizer.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_dw_upsizer.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_isolate.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_lite_mailbox.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_lite_regs.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_lite_to_apb.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_lite_to_axi.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_lite_xbar.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_modify_address.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_serializer.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_sim_mem.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_to_axi_lite.sv /home/youssef/riscv/pulpissimo/working_dir/axi/test/tb_axi_xbar.sv 
# -- Compiling package tb_axi_dw_pkg
# -- Compiling package tb_axi_xbar_pkg
# -- Compiling module tb_axi_addr_test
# -- Compiling module tb_axi_atop_filter
# -- Compiling module tb_axi_cdc
# -- Compiling module tb_axi_delayer
# -- Compiling module tb_axi_dw_downsizer
# -- Compiling module tb_axi_dw_upsizer
# -- Compiling module tb_axi_isolate
# -- Compiling module tb_axi_lite_mailbox
# -- Compiling module tb_axi_lite_regs
# -- Compiling module tb_axi_lite_to_apb
# -- Compiling module tb_axi_lite_to_axi
# -- Compiling module tb_axi_lite_xbar
# -- Compiling module tb_axi_modify_address
# -- Compiling module tb_axi_serializer
# -- Compiling module tb_axi_sim_mem
# -- Compiling module tb_axi_to_axi_lite
# -- Compiling module tb_axi_xbar
# 
# Top level modules:
# 	tb_axi_addr_test
# 	tb_axi_atop_filter
# 	tb_axi_cdc
# 	tb_axi_delayer
# 	tb_axi_dw_downsizer
# 	tb_axi_dw_upsizer
# 	tb_axi_isolate
# 	tb_axi_lite_mailbox
# 	tb_axi_lite_regs
# 	tb_axi_lite_to_apb
# 	tb_axi_lite_to_axi
# 	tb_axi_lite_xbar
# 	tb_axi_modify_address
# 	tb_axi_serializer
# 	tb_axi_sim_mem
# 	tb_axi_to_axi_lite
# 	tb_axi_xbar
# End time: 01:28:14 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:14 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_pkg.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_cast_multi.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_classifier.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_divsqrt_multi.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_fma.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_fma_multi.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_noncomp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_opgroup_block.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_opgroup_fmt_slice.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_opgroup_multifmt_slice.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_rounding.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/fpnew-a19bd851594549d0/src/fpnew_top.sv 
# -- Compiling package fpnew_pkg
# -- Compiling module fpnew_cast_multi
# -- Compiling module fpnew_classifier
# -- Compiling module fpnew_divsqrt_multi
# -- Compiling module fpnew_fma
# -- Compiling module fpnew_fma_multi
# -- Compiling module fpnew_noncomp
# -- Compiling module fpnew_opgroup_block
# -- Compiling module fpnew_opgroup_fmt_slice
# -- Compiling module fpnew_opgroup_multifmt_slice
# -- Compiling module fpnew_rounding
# -- Compiling module fpnew_top
# 
# Top level modules:
# 	fpnew_top
# End time: 01:28:15 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 33
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:15 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/hwpe-ctrl/rtl" /home/youssef/riscv/pulpissimo/working_dir/hwpe-ctrl/rtl/hwpe_ctrl_interfaces.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-ctrl/rtl/hwpe_ctrl_package.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-ctrl/rtl/hwpe_ctrl_regfile_latch.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-ctrl/rtl/hwpe_ctrl_seq_mult.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-ctrl/rtl/hwpe_ctrl_uloop.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-ctrl/rtl/hwpe_ctrl_regfile_latch_test_wrap.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv 
# -- Compiling interface hwpe_ctrl_intf_periph
# -- Compiling package hwpe_ctrl_package
# -- Compiling module hwpe_ctrl_regfile_latch
# -- Compiling package hwpe_ctrl_seq_mult_sv_unit
# -- Compiling module hwpe_ctrl_seq_mult
# -- Compiling package hwpe_ctrl_uloop_sv_unit
# -- Compiling module hwpe_ctrl_uloop
# -- Compiling module hwpe_ctrl_regfile_latch_test_wrap
# -- Compiling package hwpe_ctrl_regfile_sv_unit
# -- Compiling module hwpe_ctrl_regfile
# -- Compiling package hwpe_ctrl_slave_sv_unit
# -- Compiling module hwpe_ctrl_slave
# 
# Top level modules:
# 	hwpe_ctrl_seq_mult
# 	hwpe_ctrl_uloop
# 	hwpe_ctrl_slave
# End time: 01:28:15 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 31
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:15 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl" /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/hwpe_stream_interfaces.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/hwpe_stream_package.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/basic/hwpe_stream_assign.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/basic/hwpe_stream_buffer.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/basic/hwpe_stream_demux_static.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/basic/hwpe_stream_deserialize.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/basic/hwpe_stream_fence.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/basic/hwpe_stream_merge.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/basic/hwpe_stream_mux_static.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/basic/hwpe_stream_serialize.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/basic/hwpe_stream_split.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/fifo/hwpe_stream_fifo_ctrl.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/streamer/hwpe_stream_addressgen.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v2.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/streamer/hwpe_stream_sink_realign.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/streamer/hwpe_stream_source_realign.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/streamer/hwpe_stream_strbgen.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/streamer/hwpe_stream_streamer_queue.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_assign.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_mux.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_mux_static.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_reorder.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_reorder_static.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/fifo/hwpe_stream_fifo_earlystall.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/fifo/hwpe_stream_fifo_earlystall_sidech.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm_test_wrap.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/fifo/hwpe_stream_fifo_sidech.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_load_sidech.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/streamer/hwpe_stream_source.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_load.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_store.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-stream/rtl/streamer/hwpe_stream_sink.sv 
# -- Compiling interface hwpe_stream_intf_tcdm
# -- Compiling interface hwpe_stream_intf_stream
# -- Compiling package hwpe_stream_package
# -- Compiling package hwpe_stream_assign_sv_unit
# -- Compiling module hwpe_stream_assign
# -- Compiling package hwpe_stream_buffer_sv_unit
# -- Compiling module hwpe_stream_buffer
# -- Compiling package hwpe_stream_demux_static_sv_unit
# -- Compiling module hwpe_stream_demux_static
# -- Compiling package hwpe_stream_deserialize_sv_unit
# -- Compiling module hwpe_stream_deserialize
# -- Compiling package hwpe_stream_fence_sv_unit
# -- Compiling module hwpe_stream_fence
# -- Compiling package hwpe_stream_merge_sv_unit
# -- Compiling module hwpe_stream_merge
# -- Compiling package hwpe_stream_mux_static_sv_unit
# -- Compiling module hwpe_stream_mux_static
# -- Compiling package hwpe_stream_serialize_sv_unit
# -- Compiling module hwpe_stream_serialize
# -- Compiling package hwpe_stream_split_sv_unit
# -- Compiling module hwpe_stream_split
# -- Compiling package hwpe_stream_fifo_ctrl_sv_unit
# -- Compiling module hwpe_stream_fifo_ctrl
# -- Compiling package hwpe_stream_fifo_scm_sv_unit
# -- Compiling module hwpe_stream_fifo_scm
# -- Compiling package hwpe_stream_addressgen_sv_unit
# -- Compiling module hwpe_stream_addressgen
# -- Compiling package hwpe_stream_addressgen_v2_sv_unit
# -- Compiling module hwpe_stream_addressgen_v2
# -- Compiling package hwpe_stream_addressgen_v3_sv_unit
# -- Compiling module hwpe_stream_addressgen_v3
# -- Compiling package hwpe_stream_sink_realign_sv_unit
# -- Compiling module hwpe_stream_sink_realign
# -- Compiling package hwpe_stream_source_realign_sv_unit
# -- Compiling module hwpe_stream_source_realign
# -- Compiling package hwpe_stream_strbgen_sv_unit
# -- Compiling module hwpe_stream_strbgen
# -- Compiling package hwpe_stream_streamer_queue_sv_unit
# -- Compiling module hwpe_stream_streamer_queue
# -- Compiling package hwpe_stream_tcdm_assign_sv_unit
# -- Compiling module hwpe_stream_tcdm_assign
# -- Compiling package hwpe_stream_tcdm_mux_sv_unit
# -- Compiling module hwpe_stream_tcdm_mux
# -- Compiling package hwpe_stream_tcdm_mux_static_sv_unit
# -- Compiling module hwpe_stream_tcdm_mux_static
# -- Compiling package hwpe_stream_tcdm_reorder_sv_unit
# -- Compiling module hwpe_stream_tcdm_reorder
# -- Compiling package hwpe_stream_tcdm_reorder_static_sv_unit
# -- Compiling module hwpe_stream_tcdm_reorder_static
# -- Compiling package hwpe_stream_fifo_earlystall_sv_unit
# -- Compiling module hwpe_stream_fifo_earlystall
# -- Compiling package hwpe_stream_fifo_earlystall_sidech_sv_unit
# -- Compiling module hwpe_stream_fifo_earlystall_sidech
# -- Compiling package hwpe_stream_fifo_scm_test_wrap_sv_unit
# -- Compiling module hwpe_stream_fifo_scm_test_wrap
# -- Compiling package hwpe_stream_fifo_sidech_sv_unit
# -- Compiling module hwpe_stream_fifo_sidech
# -- Compiling package hwpe_stream_fifo_sv_unit
# -- Compiling module hwpe_stream_fifo
# -- Compiling package hwpe_stream_tcdm_fifo_load_sidech_sv_unit
# -- Compiling module hwpe_stream_tcdm_fifo_load_sidech
# -- Compiling package hwpe_stream_source_sv_unit
# -- Compiling module hwpe_stream_source
# -- Compiling package hwpe_stream_tcdm_fifo_sv_unit
# -- Compiling module hwpe_stream_tcdm_fifo
# -- Compiling package hwpe_stream_tcdm_fifo_load_sv_unit
# -- Compiling module hwpe_stream_tcdm_fifo_load
# -- Compiling package hwpe_stream_tcdm_fifo_store_sv_unit
# -- Compiling module hwpe_stream_tcdm_fifo_store
# -- Compiling package hwpe_stream_sink_sv_unit
# -- Compiling module hwpe_stream_sink
# 
# Top level modules:
# 	hwpe_stream_buffer
# 	hwpe_stream_demux_static
# 	hwpe_stream_deserialize
# 	hwpe_stream_mux_static
# 	hwpe_stream_serialize
# 	hwpe_stream_fifo_ctrl
# 	hwpe_stream_addressgen_v2
# 	hwpe_stream_addressgen_v3
# 	hwpe_stream_strbgen
# 	hwpe_stream_streamer_queue
# 	hwpe_stream_tcdm_assign
# 	hwpe_stream_tcdm_mux
# 	hwpe_stream_tcdm_mux_static
# 	hwpe_stream_tcdm_reorder
# 	hwpe_stream_tcdm_reorder_static
# 	hwpe_stream_fifo_earlystall
# 	hwpe_stream_fifo_earlystall_sidech
# 	hwpe_stream_tcdm_fifo_load_sidech
# 	hwpe_stream_source
# 	hwpe_stream_tcdm_fifo
# 	hwpe_stream_tcdm_fifo_load
# 	hwpe_stream_sink
# End time: 01:28:15 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 174
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:15 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/io_clk_gen.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/io_event_counter.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/io_generic_fifo.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/io_shiftreg.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/udma_apb_if.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/udma_clk_div_cnt.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/udma_ctrl.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/udma_dc_fifo.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/core/udma_arbiter.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/core/udma_ch_addrgen.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/io_tx_fifo.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/io_tx_fifo_dc.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/io_tx_fifo_mark.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/common/udma_clkgen.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/core/udma_tx_channels.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/core/udma_stream_unit.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/core/udma_rx_channels.sv /home/youssef/riscv/pulpissimo/working_dir/udma_core/rtl/core/udma_core.sv 
# -- Compiling module io_clk_gen
# -- Compiling module io_event_counter
# -- Compiling module io_generic_fifo
# -- Compiling module io_shiftreg
# -- Compiling module udma_apb_if
# -- Compiling module udma_clk_div_cnt
# -- Compiling module udma_ctrl
# -- Compiling module udma_dc_fifo
# -- Compiling module udma_arbiter
# -- Compiling module udma_ch_addrgen
# -- Compiling module io_tx_fifo
# -- Compiling module io_tx_fifo_dc
# -- Compiling module io_tx_fifo_mark
# -- Compiling module udma_clkgen
# -- Compiling module udma_tx_channels
# -- Compiling module udma_stream_unit
# -- Compiling module udma_rx_channels
# -- Compiling module udma_core
# 
# Top level modules:
# 	io_clk_gen
# 	io_event_counter
# 	io_shiftreg
# 	io_tx_fifo_dc
# 	io_tx_fifo_mark
# 	udma_clkgen
# 	udma_core
# End time: 01:28:15 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 43
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:16 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_axi_module.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_lint_biu.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_lint_module.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_crc32.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_or1k_biu.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_or1k_module.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_or1k_status_reg.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_top.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/bytefifo.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/syncflop.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/syncreg.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_tap_top.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adv_dbg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_axionly_top.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/adv_dbg_if-f4217ac1c32f3a60/rtl/adbg_lintonly_top.sv 
# -- Compiling module adbg_axi_module
# -- Compiling module adbg_lint_biu
# -- Compiling module adbg_lint_module
# -- Compiling module adbg_crc32
# -- Compiling module adbg_or1k_biu
# -- Compiling module adbg_or1k_module
# -- Compiling module adbg_or1k_status_reg
# -- Compiling module adbg_top
# -- Compiling module bytefifo
# -- Compiling module syncflop
# -- Compiling module syncreg
# -- Compiling module adbg_tap_top
# -- Compiling module adv_dbg_if
# -- Compiling module adbg_axionly_top
# -- Compiling module adbg_lintonly_top
# 
# Top level modules:
# 	bytefifo
# 	syncreg
# 	adv_dbg_if
# 	adbg_axionly_top
# 	adbg_lintonly_top
# End time: 01:28:16 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 4
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:16 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/working_dir/apb2per/apb2per.sv 
# -- Compiling module apb2per
# 
# Top level modules:
# 	apb2per
# End time: 01:28:16 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:16 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/adv_timer_apb_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/comparator.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/input_stage.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/lut_4x4.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/out_filter.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/prescaler.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/timer_cntrl.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/up_down_counter.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/timer_module.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_adv_timer-84bd570e27343909/rtl/apb_adv_timer.sv 
# -- Compiling module adv_timer_apb_if
# -- Compiling module comparator
# -- Compiling module input_stage
# -- Compiling module lut_4x4
# -- Compiling module out_filter
# -- Compiling module prescaler
# -- Compiling module timer_cntrl
# -- Compiling module up_down_counter
# -- Compiling module timer_module
# -- Compiling module apb_adv_timer
# 
# Top level modules:
# 	lut_4x4
# 	out_filter
# 	apb_adv_timer
# End time: 01:28:16 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:16 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_fll_if-81408c3fc7e35395/src/fll_intf.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_fll_if-81408c3fc7e35395/src/apb_fll_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_fll_if-81408c3fc7e35395/src/apb_to_fll.sv 
# -- Compiling interface FLL_BUS
# -- Compiling module apb_fll_if
# -- Compiling module apb_to_fll
# 
# Top level modules:
# 	apb_fll_if
# 	apb_to_fll
# End time: 01:28:16 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:16 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_fll_if-81408c3fc7e35395/test/apb_fll_tb.sv 
# -- Compiling module apb_fll_tb
# 
# Top level modules:
# 	apb_fll_tb
# End time: 01:28:16 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:16 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_gpio-63b7e8495b215be3/rtl/apb_gpio.sv 
# -- Compiling module apb_gpio
# 
# Top level modules:
# 	apb_gpio
# End time: 01:28:17 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:17 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/apb_interrupt_cntrl/apb_interrupt_cntrl.sv 
# -- Compiling module apb_interrupt_cntrl
# 
# Top level modules:
# 	apb_interrupt_cntrl
# End time: 01:28:17 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:17 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_node-dceaebd15504a2af/src/apb_node.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/apb_node-dceaebd15504a2af/src/apb_node_wrap.sv 
# -- Compiling module apb_node
# -- Compiling module apb_node_wrap
# 
# Top level modules:
# 	apb_node_wrap
# End time: 01:28:17 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 5
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:17 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/axi_slice/src/axi_single_slice.sv /home/youssef/riscv/pulpissimo/working_dir/axi_slice/src/axi_ar_buffer.sv /home/youssef/riscv/pulpissimo/working_dir/axi_slice/src/axi_aw_buffer.sv /home/youssef/riscv/pulpissimo/working_dir/axi_slice/src/axi_b_buffer.sv /home/youssef/riscv/pulpissimo/working_dir/axi_slice/src/axi_r_buffer.sv /home/youssef/riscv/pulpissimo/working_dir/axi_slice/src/axi_slice.sv /home/youssef/riscv/pulpissimo/working_dir/axi_slice/src/axi_w_buffer.sv /home/youssef/riscv/pulpissimo/working_dir/axi_slice/src/axi_slice_wrap.sv 
# -- Compiling module axi_single_slice
# -- Compiling module axi_ar_buffer
# -- Compiling module axi_aw_buffer
# -- Compiling module axi_b_buffer
# -- Compiling module axi_r_buffer
# -- Compiling module axi_slice
# -- Compiling module axi_w_buffer
# -- Compiling module axi_slice_wrap
# 
# Top level modules:
# 	axi_slice_wrap
# End time: 01:28:17 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:17 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/tcdm_interconnect/addr_dec_resp_mux.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/tcdm_interconnect/amo_shim.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/variable_latency_interconnect/addr_decoder.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/tcdm_interconnect/xbar.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/variable_latency_interconnect/simplex_xbar.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/tcdm_interconnect/clos_net.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/tcdm_interconnect/bfly_net.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/variable_latency_interconnect/full_duplex_xbar.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/tcdm_interconnect/tcdm_interconnect.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/variable_latency_interconnect/variable_latency_bfly_net.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/variable_latency_interconnect/variable_latency_interconnect.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/FanInPrimitive_Req.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/ArbitrationTree.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/MUX2_REQ.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/AddressDecoder_Resp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/TestAndSet.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/RequestBlock2CH.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/RequestBlock1CH.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/FanInPrimitive_Resp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/ResponseTree.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/ResponseBlock.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/AddressDecoder_Req.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/XBAR_TCDM.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/XBAR_TCDM_WRAPPER.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/TCDM_PIPE_REQ.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/TCDM_PIPE_RESP.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/grant_mask.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco/priority_Flag_Req.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/AddressDecoder_PE_Req.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/ArbitrationTree_PE.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/RR_Flag_Req_PE.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/MUX2_REQ_PE.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/RequestBlock1CH_PE.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/RequestBlock2CH_PE.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/ResponseBlock_PE.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/ResponseTree_PE.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco/XBAR_PE.sv 
# -- Compiling package tcdm_interconnect_pkg
# -- Compiling module addr_dec_resp_mux
# -- Compiling module amo_shim
# -- Compiling module addr_decoder
# -- Compiling module xbar
# -- Compiling module simplex_xbar
# -- Compiling module clos_net
# -- Compiling module bfly_net
# -- Compiling module full_duplex_xbar
# -- Compiling module tcdm_interconnect
# -- Compiling module variable_latency_bfly_net
# -- Compiling module variable_latency_interconnect
# -- Compiling module FanInPrimitive_Req
# -- Compiling module ArbitrationTree
# -- Compiling module MUX2_REQ
# -- Compiling module AddressDecoder_Resp
# -- Compiling module TestAndSet
# -- Compiling module RequestBlock2CH
# -- Compiling module RequestBlock1CH
# -- Compiling module FanInPrimitive_Resp
# -- Compiling module ResponseTree
# -- Compiling module ResponseBlock
# -- Compiling module AddressDecoder_Req
# -- Compiling module XBAR_TCDM
# -- Compiling module XBAR_TCDM_WRAPPER
# -- Compiling module TCDM_PIPE_REQ
# -- Compiling module TCDM_PIPE_RESP
# -- Compiling module grant_mask
# -- Compiling module priority_Flag_Req
# -- Compiling module AddressDecoder_PE_Req
# -- Compiling module AddressDecoder_Resp_PE
# -- Compiling module ArbitrationTree_PE
# -- Compiling module FanInPrimitive_Req_PE
# -- Compiling module RR_Flag_Req_PE
# -- Compiling module MUX2_REQ_PE
# -- Compiling module FanInPrimitive_PE_Resp
# -- Compiling module RequestBlock1CH_PE
# -- Compiling module RequestBlock2CH_PE
# -- Compiling module ResponseBlock_PE
# -- Compiling module ResponseTree_PE
# -- Compiling module XBAR_PE
# 
# Top level modules:
# 	amo_shim
# 	tcdm_interconnect
# 	variable_latency_interconnect
# 	XBAR_TCDM_WRAPPER
# 	XBAR_PE
# End time: 01:28:17 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 82
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:17 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/include/cv32e40p_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_alu.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_alu_div.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_aligner.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_compressed_decoder.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_controller.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_cs_registers.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_decoder.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_int_controller.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_ex_stage.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_fifo.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_hwloop_regs.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_id_stage.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_if_stage.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_load_store_unit.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_mult.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_prefetch_buffer.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_prefetch_controller.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_obi_interface.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_core.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_apu_disp.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_popcnt.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_ff_one.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_sleep_unit.sv 
# -- Compiling package cv32e40p_apu_core_pkg
# -- Compiling package cv32e40p_fpu_pkg
# -- Compiling package cv32e40p_pkg
# -- Compiling module cv32e40p_alu
# -- Compiling module cv32e40p_alu_div
# -- Compiling module cv32e40p_aligner
# -- Compiling module cv32e40p_compressed_decoder
# -- Compiling module cv32e40p_controller
# -- Compiling module cv32e40p_cs_registers
# -- Compiling module cv32e40p_decoder
# -- Compiling module cv32e40p_int_controller
# -- Compiling module cv32e40p_ex_stage
# -- Compiling module cv32e40p_fifo
# -- Compiling module cv32e40p_hwloop_regs
# -- Compiling module cv32e40p_id_stage
# -- Compiling module cv32e40p_if_stage
# -- Compiling module cv32e40p_load_store_unit
# -- Compiling module cv32e40p_mult
# -- Compiling module cv32e40p_prefetch_buffer
# -- Compiling module cv32e40p_prefetch_controller
# -- Compiling module cv32e40p_obi_interface
# -- Compiling module cv32e40p_core
# -- Compiling module cv32e40p_apu_disp
# -- Compiling module cv32e40p_popcnt
# -- Compiling module cv32e40p_ff_one
# -- Compiling module cv32e40p_sleep_unit
# 
# Top level modules:
# 	cv32e40p_core
# End time: 01:28:18 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 11
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:18 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/cv32e40p_register_file_latch.sv 
# -- Compiling module cv32e40p_register_file
# 
# Top level modules:
# 	cv32e40p_register_file
# End time: 01:28:18 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:18 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/include" /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv/cv32e40p_sim_clock_gate.sv 
# -- Compiling module cv32e40p_clock_gate
# 
# Top level modules:
# 	cv32e40p_clock_gate
# End time: 01:28:18 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:18 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+CV32E40P_TRACE_EXECUTION" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/cv32e40p/rtl/include" /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv/include/cv32e40p_tracer_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv/cv32e40p_wrapper.sv 
# -- Compiling package cv32e40p_tracer_pkg
# -- Compiling module cv32e40p_core_log
# ** Note: (vlog-2286) /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv/cv32e40p_tracer.sv(27): Using implicit +incdir+/home/youssef/MentorQuestaSim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module cv32e40p_tracer
# ** Warning: ** while parsing file included at /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv/cv32e40p_wrapper.sv(25)
# ** at /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv/cv32e40p_tracer.sv(450): (vlog-13365) Ignoring dynamic type senstivity for 'trace_ex_delay' inside always procedure.
# -- Compiling module cv32e40p_wrapper
# 
# Top level modules:
# 	cv32e40p_wrapper
# End time: 01:28:19 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim vcom 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:19 on Mar 17,2023
# vcom -2008 /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/model/gf22_DCO_model.tc.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/model/gf22_FLL_model.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLLPkg.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_clk_divider.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_clk_period_quantizer.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_clock_gated.rtl.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_digital.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_dither_pattern_gen.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_glitchfree_clkdiv.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_glitchfree_clkmux.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_mux.rtl.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_loop_filter.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_reg.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_settling_monitor.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_synchroedge.vhd /home/youssef/riscv/pulpissimo/.bender/git/checkouts/generic_fll-652d54e8ffecc8d6/fe/rtl/FLL_zerodelta.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity gf22_DCO
# -- Compiling architecture behavioral of gf22_DCO
# -- Compiling entity gf22_FLL
# -- Compiling architecture behavioral of gf22_FLL
# -- Compiling package FLLPkg
# -- Compiling package body FLLPkg
# -- Loading package FLLPkg
# -- Loading package FLLPkg
# -- Compiling entity FLL_clk_divider
# -- Compiling architecture rtl of FLL_clk_divider
# -- Compiling entity FLL_clk_period_quantizer
# -- Compiling architecture rtl of FLL_clk_period_quantizer
# -- Compiling entity FLL_clock_gated
# -- Compiling architecture rtl of FLL_clock_gated
# -- Compiling entity FLL_digital
# -- Compiling architecture rtl of FLL_digital
# -- Compiling entity FLL_dither_pattern_gen
# -- Compiling architecture rtl of FLL_dither_pattern_gen
# -- Compiling entity FLL_glitchfree_clkdiv
# -- Compiling architecture rtl of FLL_glitchfree_clkdiv
# -- Compiling entity FLL_glitchfree_clkmux
# -- Compiling architecture rtl of FLL_glitchfree_clkmux
# -- Compiling entity FLL_mux
# -- Compiling architecture rtl of FLL_mux
# -- Compiling entity FLL_loop_filter
# -- Compiling architecture rtl of FLL_loop_filter
# -- Compiling entity FLL_reg
# -- Compiling architecture rtl of FLL_reg
# -- Compiling entity FLL_settling_monitor
# -- Compiling architecture rtl of FLL_settling_monitor
# -- Compiling entity FLL_synchroedge
# -- Compiling architecture rtl of FLL_synchroedge
# -- Compiling entity FLL_zerodelta
# -- Compiling architecture rtl of FLL_zerodelta
# End time: 01:28:19 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:19 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/hwpe-mac-engine/rtl" /home/youssef/riscv/pulpissimo/working_dir/hwpe-mac-engine/rtl/mac_package.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-mac-engine/rtl/mac_engine.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-mac-engine/rtl/mac_fsm.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-mac-engine/rtl/mac_streamer.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-mac-engine/rtl/mac_ctrl.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-mac-engine/rtl/mac_top.sv /home/youssef/riscv/pulpissimo/working_dir/hwpe-mac-engine/wrap/mac_top_wrap.sv 
# -- Compiling package mac_package_sv_unit
# -- Compiling package mac_package
# -- Compiling package mac_engine_sv_unit
# -- Compiling module mac_engine
# -- Compiling package mac_fsm_sv_unit
# -- Compiling module mac_fsm
# -- Compiling package mac_streamer_sv_unit
# -- Compiling module mac_streamer
# -- Compiling package mac_ctrl_sv_unit
# -- Compiling module mac_ctrl
# -- Compiling package mac_top_sv_unit
# -- Compiling module mac_top
# -- Compiling package mac_top_wrap_sv_unit
# -- Compiling module mac_top_wrap
# 
# Top level modules:
# 	mac_top_wrap
# End time: 01:28:20 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 22
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:20 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_register_file_latch.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_register_file_ff.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_register_file_fpga.sv 
# -- Compiling module ibex_register_file_latch
# -- Compiling module ibex_register_file_ff
# -- Compiling module ibex_register_file_fpga
# 
# Top level modules:
# 	ibex_register_file_latch
# 	ibex_register_file_ff
# 	ibex_register_file_fpga
# End time: 01:28:20 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:20 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+RVFI=true" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/vendor/lowrisc_ip/ip/prim/rtl" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_pkg.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_register_file_ff.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_alu.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_compressed_decoder.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_controller.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_counter.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_csr.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_decoder.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_fetch_fifo.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_load_store_unit.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_multdiv_fast.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_multdiv_slow.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_pmp.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_tracer_pkg.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_wb_stage.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_cs_registers.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_ex_block.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_id_stage.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_prefetch_buffer.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_tracer.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_if_stage.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_core.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_core_tracing.sv 
# -- Compiling package ibex_pkg
# -- Compiling module ibex_register_file_ff
# -- Compiling module ibex_alu
# -- Compiling module ibex_compressed_decoder
# -- Compiling module ibex_controller
# -- Compiling module ibex_counter
# -- Compiling module ibex_csr
# -- Compiling module ibex_decoder
# -- Compiling module ibex_fetch_fifo
# -- Compiling module ibex_load_store_unit
# -- Compiling module ibex_multdiv_fast
# -- Compiling module ibex_multdiv_slow
# -- Compiling module ibex_pmp
# -- Compiling package ibex_tracer_pkg
# -- Compiling module ibex_wb_stage
# -- Compiling module ibex_cs_registers
# -- Compiling module ibex_ex_block
# -- Compiling module ibex_id_stage
# -- Compiling module ibex_prefetch_buffer
# -- Compiling module ibex_tracer
# ** Warning: /home/youssef/riscv/pulpissimo/.bender/git/checkouts/ibex-daedd72cc6cd94ef/rtl/ibex_tracer.sv(115): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# -- Compiling module ibex_if_stage
# -- Compiling module ibex_core
# -- Compiling module ibex_core_tracing
# 
# Top level modules:
# 	ibex_core_tracing
# End time: 01:28:20 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1, Suppressed Warnings: 30
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:20 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/src/bscell.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/src/jtag_axi_wrap.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/src/jtag_enable.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/src/jtag_enable_synch.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/src/jtagreg.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/src/jtag_rst_synch.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/src/jtag_sync.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/src/tap_top.v 
# -- Compiling module bscell
# -- Compiling module jtag_axi_wrap
# -- Compiling module jtag_enable
# -- Compiling module jtag_enable_synch
# -- Compiling module jtagreg
# -- Compiling module jtag_rst_synch
# -- Compiling module jtag_sync
# -- Compiling module tap_top
# 
# Top level modules:
# 	jtag_axi_wrap
# 	jtag_enable
# 	jtag_enable_synch
# 	jtagreg
# 	jtag_rst_synch
# 	tap_top
# End time: 01:28:20 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:20 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/testbench" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/jtag_pulp-e433b640f3459155/testbench/tb_jtag.sv 
# -- Compiling module tb_jtag
# 
# Top level modules:
# 	tb_jtag
# End time: 01:28:20 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:20 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/lint_2_apb.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/lint_2_axi.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv /home/youssef/riscv/pulpissimo/working_dir/l2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv 
# -- Compiling module l2_tcdm_demux
# -- Compiling module lint_2_apb
# -- Compiling module lint_2_axi
# -- Compiling module axi64_2_lint32
# -- Compiling module axi_read_ctrl
# -- Compiling module axi_write_ctrl
# -- Compiling module lint64_to_32
# -- Compiling module AddressDecoder_Req_L2
# -- Compiling module AddressDecoder_Resp_L2
# -- Compiling module ArbitrationTree_L2
# -- Compiling module FanInPrimitive_Req_L2
# -- Compiling module FanInPrimitive_Resp_L2
# -- Compiling module MUX2_REQ_L2
# -- Compiling module RequestBlock_L2_1CH
# -- Compiling module RequestBlock_L2_2CH
# -- Compiling module ResponseBlock_L2
# -- Compiling module ResponseTree_L2
# -- Compiling module RR_Flag_Req_L2
# -- Compiling module XBAR_L2
# -- Compiling module AddressDecoder_Req_BRIDGE
# -- Compiling module AddressDecoder_Resp_BRIDGE
# -- Compiling module ArbitrationTree_BRIDGE
# -- Compiling module FanInPrimitive_Req_BRIDGE
# -- Compiling module FanInPrimitive_Resp_BRIDGE
# -- Compiling module MUX2_REQ_BRIDGE
# -- Compiling module RequestBlock1CH_BRIDGE
# -- Compiling module RequestBlock2CH_BRIDGE
# -- Compiling module ResponseBlock_BRIDGE
# -- Compiling module ResponseTree_BRIDGE
# -- Compiling module RR_Flag_Req_BRIDGE
# -- Compiling module XBAR_BRIDGE
# 
# Top level modules:
# 	l2_tcdm_demux
# 	lint_2_apb
# 	lint_2_axi
# 	axi64_2_lint32
# 	XBAR_L2
# 	XBAR_BRIDGE
# End time: 01:28:21 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 63
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:21 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/register_interface/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/reg_intf.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/apb_to_reg.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/axi_to_reg.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/periph_to_reg.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/reg_cdc.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/reg_demux.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/reg_mux.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/reg_to_mem.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/reg_uniform.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/vendor/lowrisc_opentitan/src/prim_subreg.sv /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/axi_lite_to_reg.sv 
# -- Compiling interface REG_BUS
# -- Compiling module prim_subreg_arb
# -- Compiling module prim_subreg_ext
# -- Compiling module apb_to_reg
# -- Compiling module axi_to_reg
# -- Compiling module axi_to_reg_intf
# -- Compiling module periph_to_reg
# -- Compiling module reg_cdc
# -- Compiling module reg_demux
# -- Compiling module reg_mux
# -- Compiling module reg_to_mem
# -- Compiling module reg_uniform
# -- Compiling module prim_subreg_shadow
# -- Compiling module prim_subreg
# -- Compiling module axi_lite_to_reg
# -- Compiling module axi_lite_to_reg_intf
# 
# Top level modules:
# 	prim_subreg_ext
# 	apb_to_reg
# 	axi_to_reg
# 	axi_to_reg_intf
# 	periph_to_reg
# 	reg_cdc
# 	reg_demux
# 	reg_mux
# 	reg_to_mem
# 	reg_uniform
# 	prim_subreg_shadow
# End time: 01:28:21 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:21 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/register_interface/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/register_interface/src/reg_test.sv 
# -- Compiling package reg_test
# 
# Top level modules:
# 	--none--
# End time: 01:28:21 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:21 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dm_pkg.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/debug_rom/debug_rom.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/debug_rom/debug_rom_one_scratch.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dm_csrs.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dm_mem.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dmi_cdc.sv 
# -- Compiling package dm
# -- Compiling module debug_rom
# -- Compiling module debug_rom_one_scratch
# -- Compiling module dm_csrs
# -- Compiling module dm_mem
# -- Compiling module dmi_cdc
# 
# Top level modules:
# 	dm_csrs
# 	dm_mem
# 	dmi_cdc
# End time: 01:28:21 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 8
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:21 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dmi_jtag_tap.sv 
# -- Compiling module dmi_jtag_tap
# 
# Top level modules:
# 	dmi_jtag_tap
# End time: 01:28:21 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:21 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dm_sba.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dm_top.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dmi_jtag.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dm_obi_top.sv 
# -- Compiling module dm_sba
# -- Compiling module dm_top
# -- Compiling module dmi_jtag
# -- Compiling module dm_obi_top
# 
# Top level modules:
# 	dmi_jtag
# 	dm_obi_top
# End time: 01:28:22 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 5
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:22 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dmi_test.sv 
# -- Compiling package dmi_test
# 
# Top level modules:
# 	--none--
# End time: 01:28:22 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:22 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/src/dmi_intf.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/tb/jtag_dmi/jtag_intf.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/tb/jtag_dmi/jtag_test.sv /home/youssef/riscv/pulpissimo/working_dir/riscv-dbg/tb/jtag_dmi/tb_jtag_dmi.sv 
# -- Compiling interface DMI_BUS_DV
# -- Compiling interface JTAG_DV
# -- Compiling package jtag_test
# -- Compiling module tb_jtag_dmi
# 
# Top level modules:
# 	tb_jtag_dmi
# End time: 01:28:22 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:22 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1r_1w_test_wrap.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1w_64b_multi_port_read_32b_1row.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1w_multi_port_read_1row.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1r_1w_all.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1r_1w_all_test_wrap.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1r_1w_be.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1r_1w.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1r_1w_1row.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1w_128b_multi_port_read_32b.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1w_64b_multi_port_read_32b.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1w_64b_1r_32b.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1w_multi_port_read_be.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_1w_multi_port_read.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_2r_1w_asymm.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_2r_1w_asymm_test_wrap.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_2r_2w.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_3r_2w.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_3r_2w_be.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_multi_way_1w_64b_multi_port_read_32b.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/scm-7dee3e820a8a7f0a/latch_scm/register_file_multi_way_1w_multi_port_read.sv 
# -- Compiling module register_file_1r_1w_test_wrap
# -- Compiling module register_file_1w_64b_multi_port_read_32b_1row
# -- Compiling module register_file_1w_multi_port_read_1row
# -- Compiling module register_file_1r_1w_all
# -- Compiling module register_file_1r_1w_all_test_wrap
# -- Compiling module register_file_1r_1w_be
# -- Compiling module register_file_1r_1w
# -- Compiling module register_file_1r_1w_1row
# -- Compiling module register_file_1w_128b_multi_port_read_32b
# -- Compiling module register_file_1w_64b_multi_port_read_32b
# -- Compiling module register_file_1w_64b_1r_32b
# -- Compiling module register_file_1w_multi_port_read_be
# -- Compiling module register_file_1w_multi_port_read
# -- Compiling module register_file_2r_1w_asymm
# -- Compiling module register_file_2r_1w_asymm_test_wrap
# -- Compiling module register_file_2r_2w
# -- Compiling module register_file_3r_2w
# -- Compiling module register_file_3r_2w_be
# -- Compiling module register_file_multy_way_1w_64b_multi_port_read_32b
# -- Compiling module register_file_multi_way_1w_multi_port_read
# 
# Top level modules:
# 	register_file_1r_1w_test_wrap
# 	register_file_1w_64b_multi_port_read_32b_1row
# 	register_file_1w_multi_port_read_1row
# 	register_file_1r_1w_all_test_wrap
# 	register_file_1r_1w_be
# 	register_file_1w_128b_multi_port_read_32b
# 	register_file_1w_64b_multi_port_read_32b
# 	register_file_1w_64b_1r_32b
# 	register_file_1w_multi_port_read_be
# 	register_file_1w_multi_port_read
# 	register_file_2r_1w_asymm_test_wrap
# 	register_file_2r_2w
# 	register_file_3r_2w
# 	register_file_3r_2w_be
# 	register_file_multy_way_1w_64b_multi_port_read_32b
# 	register_file_multi_way_1w_multi_port_read
# End time: 01:28:22 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 15
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:22 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/timer_unit-ee6f9e7b37bbf6a1/rtl/timer_unit_counter.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/timer_unit-ee6f9e7b37bbf6a1/rtl/timer_unit_counter_presc.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/timer_unit-ee6f9e7b37bbf6a1/rtl/apb_timer_unit.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/timer_unit-ee6f9e7b37bbf6a1/rtl/timer_unit.sv 
# -- Compiling module timer_unit_counter
# -- Compiling module timer_unit_counter_presc
# -- Compiling module apb_timer_unit
# -- Compiling module timer_unit
# 
# Top level modules:
# 	apb_timer_unit
# 	timer_unit
# End time: 01:28:22 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:22 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_camera-53ffb98cda9a9c3b/rtl/camera_reg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_camera-53ffb98cda9a9c3b/rtl/camera_if.sv 
# -- Compiling module camera_reg_if
# -- Compiling module camera_if
# 
# Top level modules:
# 	camera_if
# End time: 01:28:23 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:23 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_external_per-66944e44f4cadd7e/rtl/udma_external_per_reg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_external_per-66944e44f4cadd7e/rtl/udma_traffic_gen_rx.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_external_per-66944e44f4cadd7e/rtl/udma_traffic_gen_tx.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_external_per-66944e44f4cadd7e/rtl/udma_external_per_top.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_external_per-66944e44f4cadd7e/rtl/udma_external_per_wrapper.sv 
# -- Compiling module udma_external_per_reg_if
# -- Compiling module udma_traffic_gen_rx
# -- Compiling module udma_traffic_gen_tx
# -- Compiling module udma_external_per_top
# -- Compiling module udma_external_per_wrapper
# 
# Top level modules:
# 	udma_traffic_gen_rx
# 	udma_traffic_gen_tx
# 	udma_external_per_wrapper
# End time: 01:28:23 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:23 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_filter-c9dfcc15638176b2/rtl/udma_filter_au.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_filter-c9dfcc15638176b2/rtl/udma_filter_bincu.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_filter-c9dfcc15638176b2/rtl/udma_filter_reg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_filter-c9dfcc15638176b2/rtl/udma_filter_rx_dataout.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_filter-c9dfcc15638176b2/rtl/udma_filter_tx_datafetch.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_filter-c9dfcc15638176b2/rtl/udma_filter.sv 
# -- Compiling module udma_filter_au
# -- Compiling module udma_filter_bincu
# -- Compiling module udma_filter_reg_if
# -- Compiling module udma_filter_rx_dataout
# -- Compiling module udma_filter_tx_datafetch
# -- Compiling module udma_filter
# 
# Top level modules:
# 	udma_filter
# End time: 01:28:23 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:23 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/cdc_fifo_gray_hyper.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/graycode_hyper.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/clock_diff_out.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/clk_gen_hyper.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/onehot_to_bin_hyper.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/ddr_out.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/hyperbus_delay_line.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/read_clk_rwds.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/hyperbus_phy.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/cmd_addr_gen.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/ddr_in.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_hyper_reg_if_common.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_hyper_reg_if_mulid.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_rxbuffer.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_txbuffer.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_hyper_ctrl.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_hyperbus_mulid.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/hyper_unpack.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_cfg_outbuff.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/hyperbus_mux_generic.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/hyper_twd_trans_spliter.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/hyper_rr_flag_req.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/hyper_arbiter.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/hyper_arb_primitive.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/io_generic_fifo_hyper.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_dc_fifo_hyper.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/dc_token_ring_fifo_din_hyper.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/dc_token_ring_fifo_dout_hyper.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/dc_token_ring_hyper.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/dc_data_buffer_hyper.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/dc_full_detector_hyper.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/dc_synchronizer_hyper.v /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_cmd_queue.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_hyper_busy.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_hyper_busy_phy.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_hyper-472afa0642edac0d/udma-hyperbus/src/udma_hyper_top.sv 
# -- Compiling module cdc_fifo_gray_hyper
# -- Compiling module binary_to_gray_hyper
# -- Compiling module gray_to_binary_hyper
# -- Compiling module clock_diff_out
# -- Compiling module clk_gen_hyper
# -- Compiling module onehot_to_bin_hyper
# -- Compiling module ddr_out
# -- Compiling module hyperbus_delay_line
# -- Compiling module read_clk_rwds
# -- Compiling module hyperbus_phy
# -- Compiling module cmd_addr_gen
# -- Compiling module ddr_in
# -- Compiling module udma_hyper_reg_if_common
# -- Compiling module udma_hyper_reg_if_mulid
# -- Compiling module udma_rxbuffer
# -- Compiling module udma_txbuffer
# -- Compiling module udma_hyper_ctrl
# -- Compiling module udma_hyperbus_mulid
# -- Compiling module hyper_unpack
# -- Compiling module udma_cfg_outbuff
# -- Compiling module hyperbus_mux_generic
# -- Compiling module hyper_twd_trans_spliter
# -- Compiling module hyper_rr_flag_req
# -- Compiling module hyper_arbiter
# -- Compiling module hyper_arb_primitive
# -- Compiling module io_generic_fifo_hyper
# -- Compiling module udma_dc_fifo_hyper
# -- Compiling module dc_token_ring_fifo_din_hyper
# -- Compiling module dc_token_ring_fifo_dout_hyper
# -- Compiling module dc_token_ring_hyper
# -- Compiling module dc_data_buffer_hyper
# -- Compiling module dc_full_detector_hyper
# -- Compiling module dc_synchronizer_hyper
# -- Compiling module udma_cmd_queue
# -- Compiling module udma_hyper_busy
# -- Compiling module udma_hyper_busy_phy
# -- Compiling module udma_hyper_top
# 
# Top level modules:
# 	ddr_in
# 	udma_hyper_top
# End time: 01:28:23 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:23 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2c-bedd656c7eb8362b/rtl" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2c-bedd656c7eb8362b/rtl/udma_i2c_bus_ctrl.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2c-bedd656c7eb8362b/rtl/udma_i2c_reg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2c-bedd656c7eb8362b/rtl/udma_i2c_control.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2c-bedd656c7eb8362b/rtl/udma_i2c_top.sv 
# -- Compiling module udma_i2c_bus_ctrl
# -- Compiling module udma_i2c_reg_if
# -- Compiling module udma_i2c_control
# -- Compiling module udma_i2c_top
# 
# Top level modules:
# 	udma_i2c_top
# End time: 01:28:23 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:23 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/cic_comb.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/cic_integrator.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/i2s_clk_gen.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/i2s_rx_channel.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/i2s_tx_channel.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/i2s_ws_gen.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/udma_i2s_reg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/cic_top.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/i2s_clkws_gen.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/pdm_top.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/i2s_txrx.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_i2s-084bddf035c9d420/rtl/udma_i2s_top.sv 
# -- Compiling module cic_comb
# -- Compiling module cic_integrator
# -- Compiling module i2s_clk_gen
# -- Compiling module i2s_rx_channel
# -- Compiling module i2s_tx_channel
# -- Compiling module i2s_ws_gen
# -- Compiling module udma_i2s_reg_if
# -- Compiling module varcic
# -- Compiling module i2s_clkws_gen
# -- Compiling module pdm_top
# -- Compiling module i2s_txrx
# -- Compiling module udma_i2s_top
# 
# Top level modules:
# 	udma_i2s_top
# End time: 01:28:24 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:24 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_qspi-a5256dc92ef56376/rtl" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_qspi-a5256dc92ef56376/rtl/udma_spim_ctrl.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_qspi-a5256dc92ef56376/rtl/udma_spim_reg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_qspi-a5256dc92ef56376/rtl/udma_spim_txrx.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_qspi-a5256dc92ef56376/rtl/udma_spim_top.sv 
# -- Compiling module udma_spim_ctrl
# -- Compiling module udma_spim_reg_if
# -- Compiling module udma_spim_txrx
# -- Compiling module udma_spim_top
# 
# Top level modules:
# 	udma_spim_top
# End time: 01:28:24 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:24 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_sdio-66e6f62d134fd1f4/rtl/sdio_crc16.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_sdio-66e6f62d134fd1f4/rtl/sdio_crc7.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_sdio-66e6f62d134fd1f4/rtl/udma_sdio_reg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_sdio-66e6f62d134fd1f4/rtl/sdio_txrx_cmd.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_sdio-66e6f62d134fd1f4/rtl/sdio_txrx_data.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_sdio-66e6f62d134fd1f4/rtl/sdio_txrx.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_sdio-66e6f62d134fd1f4/rtl/udma_sdio_top.sv 
# -- Compiling module sdio_crc16
# -- Compiling module sdio_crc7
# -- Compiling module udma_sdio_reg_if
# -- Compiling module sdio_txrx_cmd
# -- Compiling module sdio_txrx_data
# -- Compiling module sdio_txrx
# -- Compiling module udma_sdio_top
# 
# Top level modules:
# 	udma_sdio_top
# End time: 01:28:24 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:24 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_uart-97b7b9f6d448fd73/rtl/udma_uart_reg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_uart-97b7b9f6d448fd73/rtl/udma_uart_rx.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_uart-97b7b9f6d448fd73/rtl/udma_uart_tx.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_uart-97b7b9f6d448fd73/rtl/udma_uart_top.sv 
# -- Compiling module udma_uart_reg_if
# -- Compiling module udma_uart_rx
# -- Compiling module udma_uart_tx
# -- Compiling module udma_uart_top
# 
# Top level modules:
# 	udma_uart_top
# End time: 01:28:24 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:24 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_uart-97b7b9f6d448fd73/rtl/udma_uart_reg_if.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_uart-97b7b9f6d448fd73/rtl/udma_uart_rx.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_uart-97b7b9f6d448fd73/rtl/udma_uart_tx.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/udma_uart-97b7b9f6d448fd73/rtl/udma_uart_top.sv 
# -- Skipping module udma_uart_reg_if
# -- Skipping module udma_uart_rx
# -- Skipping module udma_uart_tx
# -- Skipping module udma_uart_top
# 
# Top level modules:
# 	udma_uart_top
# End time: 01:28:24 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:24 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/common_cells-8408e96422ded4ea/include" "+incdir+/home/youssef/riscv/pulpissimo/rtl/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/dummy_vip/include" /home/youssef/riscv/pulpissimo/working_dir/dummy_vip/rtl/dummy_submodule.sv /home/youssef/riscv/pulpissimo/working_dir/dummy_vip/rtl/dummy_top.sv 
# -- Compiling module dummy_submodule
# -- Compiling module dummy_top
# 
# Top level modules:
# 	dummy_top
# End time: 01:28:25 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:25 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/register_interface/include" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/pkg_soc_interconnect.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/axi64_2_lint32_wrap.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/lint_2_axi_wrap.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/contiguous_crossbar.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/interleaved_crossbar.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/tcdm_demux.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/boot_rom.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/l2_ram_multi_bank.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/lint_jtag_wrap.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/periph_bus_wrap.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/soc_clk_rst_gen.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/soc_event_arbiter.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/soc_event_generator.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/soc_event_queue.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/tcdm_error_slave.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/soc_interconnect.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/soc_interconnect_wrap.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/soc_peripherals.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/pulp_soc/pulp_soc.sv 
# -- Compiling package pkg_soc_interconnect
# -- Compiling module axi64_2_lint32_wrap
# -- Compiling module lint2axi_wrap
# -- Compiling module contiguous_crossbar
# -- Compiling module interleaved_crossbar
# -- Compiling module tcdm_demux
# -- Compiling module boot_rom
# -- Compiling module l2_ram_multi_bank
# -- Compiling module lint_jtag_wrap
# -- Compiling module periph_bus_wrap
# -- Compiling module soc_clk_rst_gen
# -- Compiling module soc_event_arbiter
# -- Compiling module soc_event_generator
# -- Compiling module soc_event_queue
# -- Compiling module tcdm_error_slave
# -- Compiling module soc_interconnect
# -- Compiling module soc_interconnect_wrap
# -- Compiling module soc_peripherals
# -- Compiling module pulp_soc
# 
# Top level modules:
# 	pulp_soc
# End time: 01:28:25 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 13
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:25 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/register_interface/include" /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/udma_subsystem/udma_subsystem.sv 
# -- Compiling module udma_subsystem
# 
# Top level modules:
# 	udma_subsystem
# End time: 01:28:25 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:25 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+define+TRACE_EXECUTION" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/register_interface/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/fc/fc_demux.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/fc/fc_subsystem.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/fc/fc_hwpe.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/fc/cv32e40p_fp_wrapper.sv 
# -- Compiling module fc_demux
# -- Compiling module fc_subsystem
# -- Compiling module fc_hwpe
# -- Compiling module cv32e40p_fp_wrapper
# 
# Top level modules:
# 	fc_demux
# 	fc_subsystem
# End time: 01:28:25 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:25 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/register_interface/include" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco" /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/apb_clkdiv.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/apb_soc_ctrl.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/memory_models.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/pulp_interfaces.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/glitch_free_clk_mux.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/scm_2048x32.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/scm_512x32.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/tcdm_arbiter_2x1.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/obi_pulp_adapter.sv 
# -- Compiling module apb_clkdiv
# -- Compiling module apb_soc_ctrl
# -- Compiling module model_6144x32_2048x32scm
# -- Compiling module model_sram_28672x32_scm_512x32
# -- Compiling interface XBAR_TCDM_BUS_64
# -- Compiling interface XBAR_TCDM_BUS
# -- Compiling interface XBAR_PERIPH_BUS
# -- Compiling interface MESSAGE_BUS
# -- Compiling interface XBAR_DEMUX_BUS
# -- Compiling interface TCDM_BANK_MEM_BUS
# -- Compiling interface UNICAD_MEM_BUS_64
# -- Compiling interface UNICAD_MEM_BUS_32
# -- Compiling interface TCDM_BUS
# -- Compiling interface BBMUX_CONFIG_BUS
# -- Compiling interface AXI_BUS2
# -- Compiling interface AXI_BUS_ASYNC2
# -- Compiling interface CLKGATE_CONFIG_BUS
# -- Compiling interface MMU_CONFIG_BUS
# -- Compiling interface BIST_BUS
# -- Compiling interface BRAM_PORT
# -- Compiling interface SP_ICACHE_CTRL_UNIT_BUS
# -- Compiling interface MP_ICACHE_CTRL_UNIT_BUS
# -- Compiling interface MP_PF_ICACHE_CTRL_UNIT_BUS
# -- Compiling interface PRI_ICACHE_CTRL_UNIT_BUS
# -- Compiling interface L0_CTRL_UNIT_BUS
# -- Compiling interface CORE_PREF_BUS
# -- Compiling interface marx_apu_if
# -- Compiling interface marx_arbiter_if
# -- Compiling interface cpu_marx_if
# -- Compiling module glitch_free_clk_mux
# -- Compiling module scm_2048x32
# -- Compiling module scm_512x32
# -- Compiling module tcdm_arbiter_2x1
# -- Compiling module obi_pulp_adapter
# 
# Top level modules:
# 	apb_clkdiv
# 	apb_soc_ctrl
# 	model_6144x32_2048x32scm
# 	model_sram_28672x32_scm_512x32
# 	glitch_free_clk_mux
# 	tcdm_arbiter_2x1
# 	obi_pulp_adapter
# End time: 01:28:25 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:25 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/register_interface/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco" /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/glitch_free_clk_mux.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/apb_dummy.sv 
# -- Compiling module glitch_free_clk_mux
# -- Compiling module apb_dummy_registers
# 
# Top level modules:
# 	glitch_free_clk_mux
# 	apb_dummy_registers
# End time: 01:28:26 on Mar 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:26 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/low_latency_interco" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/register_interface/include" "+incdir+/home/youssef/riscv/pulpissimo/.bender/git/checkouts/cluster_interconnect-1fedd20873358c83/rtl/peripheral_interco" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/axi/include" /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/freq_meter.sv /home/youssef/riscv/pulpissimo/working_dir/pulp_soc/rtl/components/tb_fs_handler.sv 
# -- Compiling module freq_meter
# -- Compiling module tb_fs_handler
# -- Compiling module tb_fs_handler_debug
# 
# Top level modules:
# 	freq_meter
# 	tb_fs_handler
# End time: 01:28:26 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:26 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tbtools-d45552782d5d75eb/dpi_models/dpi_models.sv /home/youssef/riscv/pulpissimo/.bender/git/checkouts/tbtools-d45552782d5d75eb/tb_driver/tb_driver.sv 
# -- Compiling interface QSPI_CS
# -- Compiling interface QSPI
# -- Compiling interface GPIO
# -- Compiling interface JTAG
# -- Compiling interface UART
# -- Compiling interface CPI
# -- Compiling interface I2S
# -- Compiling interface CTRL
# -- Compiling package dpi_models
# -- Compiling package tb_driver
# 
# Top level modules:
# 	--none--
# End time: 01:28:26 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:26 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/rtl/pulpissimo/jtag_tap_top.sv /home/youssef/riscv/pulpissimo/rtl/pulpissimo/pad_frame.sv /home/youssef/riscv/pulpissimo/rtl/pulpissimo/pad_control.sv /home/youssef/riscv/pulpissimo/rtl/pulpissimo/soc_domain.sv /home/youssef/riscv/pulpissimo/rtl/pulpissimo/rtc_date.sv /home/youssef/riscv/pulpissimo/rtl/pulpissimo/rtc_clock.sv /home/youssef/riscv/pulpissimo/rtl/pulpissimo/safe_domain_reg_if.sv /home/youssef/riscv/pulpissimo/rtl/pulpissimo/safe_domain.sv /home/youssef/riscv/pulpissimo/rtl/pulpissimo/pulpissimo.sv 
# -- Compiling module jtag_tap_top
# -- Compiling module pad_frame
# -- Compiling module pad_control
# -- Compiling module soc_domain
# -- Compiling module rtc_date
# -- Compiling module rtc_clock
# -- Compiling module safe_domain_reg_if
# -- Compiling module safe_domain
# -- Compiling module pulpissimo
# 
# Top level modules:
# 	jtag_tap_top
# 	safe_domain_reg_if
# 	pulpissimo
# End time: 01:28:26 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 16
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:26 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/rtl/tb/riscv_pkg.sv /home/youssef/riscv/pulpissimo/rtl/tb/jtag_pkg.sv /home/youssef/riscv/pulpissimo/rtl/tb/pulp_tap_pkg.sv /home/youssef/riscv/pulpissimo/rtl/tb/srec/srec_pkg.sv /home/youssef/riscv/pulpissimo/rtl/tb/tb_clk_gen.sv /home/youssef/riscv/pulpissimo/rtl/tb/tb_pulp.sv /home/youssef/riscv/pulpissimo/rtl/tb/SimJTAG.sv /home/youssef/riscv/pulpissimo/rtl/tb/SimDTM.sv 
# -- Compiling package riscv
# -- Compiling package jtag_pkg
# -- Compiling package pulp_tap_pkg
# -- Compiling package srec_pkg
# -- Compiling module tb_clk_gen
# -- Compiling module tb_pulp
# -- Compiling package SimJTAG_sv_unit
# -- Compiling module SimJTAG
# -- Compiling package SimDTM_sv_unit
# -- Compiling module SimDTM
# 
# Top level modules:
# 	tb_pulp
# 	SimDTM
# End time: 01:28:26 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 01:28:27 on Mar 17,2023
# vlog -incr -sv -suppress 2583 -suppress 13314 "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+define+TARGET_RTL" "+define+TARGET_SIMULATION" "+define+TARGET_TEST" "+define+TARGET_VSIM" "+incdir+/home/youssef/riscv/pulpissimo/rtl/includes" "+incdir+/home/youssef/riscv/pulpissimo/working_dir/common_cells/include" /home/youssef/riscv/pulpissimo/rtl/vip/spi_master_padframe.sv /home/youssef/riscv/pulpissimo/rtl/vip/uart_sim.sv /home/youssef/riscv/pulpissimo/rtl/vip/camera/cam_vip.sv 
# -- Compiling module generic_pad
# -- Compiling module spi_master_padframe
# -- Compiling module uart_sim
# -- Compiling module cam_vip
# 
# Top level modules:
# 	spi_master_padframe
# 	uart_sim
# 	cam_vip
# End time: 01:28:27 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#  quit
vopt +acc -o vopt_tb tb_pulp -work work
QuestaSim vopt 2023.1 Compiler 2023.01 Jan 23 2023
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 01:28:27 on Mar 17,2023
vopt "+acc" -o vopt_tb tb_pulp -work work 

Top level modules:
	tb_pulp

Analyzing design...
-- Loading module tb_pulp
-- Importing package srec_pkg
-- Importing package jtag_pkg
-- Importing package dm
-- Importing package riscv
-- Importing package pulp_tap_pkg
-- Loading module uart_sim
-- Loading module SimJTAG
-- Loading module pulpissimo
-- Loading module pad_frame
-- Loading module pad_functional_pd
-- Loading module pad_functional_pu
-- Loading module safe_domain
-- Loading module pad_control
-- Loading module rstgen
-- Loading module rstgen_bypass
-- Loading module soc_domain
-- Importing package pkg_soc_interconnect
-- Importing package axi_pkg
-- Loading module pulp_soc
-- Loading interface APB_BUS
-- Loading interface AXI_BUS
-- Loading interface FLL_BUS
-- Loading interface XBAR_TCDM_BUS
-- Loading module axi_cdc_dst
-- Loading module cdc_fifo_gray_dst
-- Loading module gray_to_binary
-- Loading module binary_to_gray
-- Loading module spill_register
-- Loading module spill_register_flushable
-- Loading module cdc_fifo_gray_src
-- Loading module axi_cdc_src
-- Loading module l2_ram_multi_bank
-- Loading module tc_sram
-- Loading module boot_rom
-- Loading module generic_rom
-- Loading module soc_peripherals
-- Loading module pulp_sync_wedge
-- Loading module pulp_sync
-- Loading module pulp_clock_gating
-- Loading module tc_clk_gating
-- Loading module periph_bus_wrap
-- Loading module apb_node_wrap
-- Loading module apb_node
-- Loading module apb_fll_if
-- Loading module apb_gpio
-- Loading module udma_subsystem
-- Loading module udma_core
-- Loading module udma_tx_channels
-- Loading module udma_arbiter
-- Loading module io_generic_fifo
-- Loading module udma_rx_channels
-- Loading module udma_apb_if
-- Loading module udma_ctrl
-- Loading module udma_sdio_top
-- Loading module udma_sdio_reg_if
-- Loading module edge_propagator_tx
-- Loading module udma_clkgen
-- Loading module udma_clk_div_cnt
-- Loading module pulp_clock_mux2
-- Loading module tc_clk_mux2
-- Loading module edge_propagator
-- Loading module edge_propagator_ack
-- Loading module sdio_txrx
-- Loading module sdio_txrx_cmd
-- Loading module sdio_crc7
-- Loading module sdio_txrx_data
-- Loading module io_tx_fifo
-- Loading module udma_dc_fifo
-- Loading module cdc_fifo_gray
-- Loading module udma_i2s_top
-- Loading module udma_i2s_reg_if
-- Loading module i2s_clkws_gen
-- Loading module i2s_clk_gen
-- Loading module i2s_ws_gen
-- Loading module i2s_txrx
-- Loading module i2s_rx_channel
-- Loading module pdm_top
-- Loading module varcic
-- Loading module i2s_tx_channel
-- Loading module camera_if
-- Loading module camera_reg_if
-- Loading module udma_filter
-- Loading module udma_filter_reg_if
-- Loading module udma_filter_tx_datafetch
-- Loading module io_tx_fifo_mark
-- Loading module udma_filter_au
-- Loading module udma_filter_bincu
-- Loading module udma_filter_rx_dataout
-- Loading module udma_hyper_top
-- Loading module udma_hyperbus_mulid
-- Loading module hyper_arbiter
-- Loading module hyper_rr_flag_req
-- Loading module udma_hyper_reg_if_common
-- Loading module hyper_twd_trans_spliter
-- Loading module udma_dc_fifo_hyper
-- Loading module dc_token_ring_fifo_din_hyper
-- Loading module dc_data_buffer_hyper
-- Loading module onehot_to_bin_hyper
-- Loading module dc_token_ring_hyper
-- Loading module dc_full_detector_hyper
-- Loading module dc_synchronizer_hyper
-- Loading module dc_token_ring_fifo_dout_hyper
-- Loading module udma_cfg_outbuff
-- Loading module hyper_unpack
-- Loading module udma_hyper_ctrl
-- Loading module udma_hyper_busy_phy
-- Loading module udma_rxbuffer
-- Loading module udma_txbuffer
-- Loading module hyperbus_phy
-- Loading module clock_diff_out
-- Loading module pulp_clock_inverter
-- Loading module tc_clk_inverter
-- Loading module ddr_out
-- Loading module cmd_addr_gen
-- Loading module read_clk_rwds
-- Loading module hyperbus_delay_line
-- Loading module cdc_fifo_gray_hyper
-- Loading module binary_to_gray_hyper
-- Loading module gray_to_binary_hyper
-- Loading module clk_gen_hyper
-- Loading module apb_soc_ctrl
-- Loading module apb_adv_timer
-- Loading module adv_timer_apb_if
-- Loading module timer_module
-- Loading module timer_cntrl
-- Loading module input_stage
-- Loading module prescaler
-- Loading module up_down_counter
-- Loading module comparator
-- Loading module soc_event_generator
-- Loading module soc_event_arbiter
-- Loading module apb_timer_unit
-- Loading module timer_unit_counter_presc
-- Loading module timer_unit_counter
-- Loading module edge_propagator_rx
-- Loading module fc_subsystem
-- Importing package cv32e40p_apu_core_pkg
-- Importing package ibex_pkg
-- Loading module obi_pulp_adapter
-- Loading module apb_interrupt_cntrl
-- Loading module generic_fifo
-- Loading module cluster_clock_gating
-- Loading module soc_clk_rst_gen
-- Loading module freq_meter
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity gf22_FLL
-- Loading architecture behavioral of gf22_FLL
-- Loading package MATH_REAL
-- Loading entity gf22_DCO
-- Loading package FLLPkg
-- Loading entity FLL_digital
-- Loading module soc_interconnect_wrap
-- Loading module axi64_2_lint32_wrap
-- Loading module axi64_2_lint32
-- Loading module axi_aw_buffer
-- Loading module axi_single_slice
-- Loading module fifo
-- Loading module fifo_v2
-- Loading module fifo_v3
-- Loading module axi_ar_buffer
-- Loading module axi_w_buffer
-- Loading module axi_r_buffer
-- Loading module axi_b_buffer
-- Loading module axi_write_ctrl
-- Loading module lint64_to_32
-- Loading module axi_read_ctrl
-- Loading module soc_interconnect
-- Loading module interleaved_crossbar
-- Loading module xbar
-- Loading module contiguous_crossbar
-- Loading module tcdm_error_slave
-- Loading module axi_xbar_intf
-- Loading module axi_xbar
-- Loading interface AXI_LITE
-- Loading module axi_to_axi_lite_intf
-- Loading module axi_to_axi_lite
-- Loading module axi_atop_filter
-- Loading module stream_register
-- Loading module axi_burst_splitter
-- Loading module axi_demux
-- Loading module axi_err_slv
-- Loading module counter
-- Loading module delta_counter
-- Loading module axi_burst_splitter_ax_chan
-- Loading module axi_burst_splitter_counters
-- Loading module lzc
-- Importing package cf_math_pkg
-- Loading module id_queue
-- Loading module onehot_to_bin
-- Loading module axi_to_axi_lite_id_reflect
-- Loading module axi_lite_to_apb_intf
-- Loading module axi_lite_to_apb
-- Loading module rr_arb_tree
-- Loading module addr_decode
-- Loading module dmi_jtag
-- Loading module dmi_jtag_tap
-- Loading module cluster_clock_inverter
-- Loading module dmi_cdc
-- Loading module cdc_2phase_clearable
-- Loading module cdc_2phase_src_clearable
-- Loading module sync
-- Loading module cdc_2phase_dst_clearable
-- Loading module cdc_reset_ctrlr
-- Importing package cdc_reset_ctrlr_pkg
-- Loading module cdc_reset_ctrlr_half
-- Loading module cdc_4phase_src
-- Loading module cdc_4phase_dst
-- Loading module dm_top
-- Loading module dm_csrs
-- Loading module dm_sba
-- Loading module dm_mem
-- Loading module jtag_tap_top
-- Loading module tap_top
-- Loading module jtagreg
-- Loading module bscell
-- Loading module lint_jtag_wrap
-- Loading module adbg_lintonly_top
-- Loading module adbg_lint_module
-- Loading module adbg_lint_biu
-- Loading module adbg_crc32
-- Loading module tcdm_arbiter_2x1
-- Loading module apb2per
-- Loading module dummy_submodule
-- Loading module tb_clk_gen
-- Loading module cam_vip
-- Loading module tb_fs_handler
-- Loading module tb_fs_handler_debug
-- Loading module udma_ch_addrgen
-- Loading module udma_stream_unit
-- Loading module pulp_clock_gating_async
-- Loading module udma_uart_top
-- Loading module udma_uart_reg_if
-- Loading module udma_uart_tx
-- Loading module udma_uart_rx
-- Loading module udma_spim_top
-- Loading module udma_spim_reg_if
-- Loading module udma_spim_ctrl
-- Loading module udma_spim_txrx
-- Loading module udma_i2c_top
-- Loading module udma_i2c_reg_if
-- Loading module udma_i2c_control
-- Loading module udma_i2c_bus_ctrl
-- Loading module sdio_crc16
-- Loading module cic_integrator
-- Loading module cic_comb
-- Loading module udma_cmd_queue
-- Loading module udma_hyper_reg_if_mulid
-- Loading module udma_hyper_busy
-- Loading module io_generic_fifo_hyper
-- Loading module hyper_arb_primitive
-- Loading module hyperbus_mux_generic
-- Loading module soc_event_queue
-- Loading module cv32e40p_wrapper
-- Loading module cv32e40p_core_log
-- Loading module cv32e40p_tracer
-- Importing package cv32e40p_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package cv32e40p_tracer_pkg
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading module cv32e40p_core
-- Loading module cv32e40p_sleep_unit
-- Loading module cv32e40p_clock_gate
-- Loading module cv32e40p_if_stage
-- Loading module cv32e40p_prefetch_buffer
-- Loading module cv32e40p_prefetch_controller
-- Loading module cv32e40p_fifo
-- Loading module cv32e40p_obi_interface
-- Loading module cv32e40p_aligner
-- Loading module cv32e40p_compressed_decoder
-- Loading module cv32e40p_id_stage
-- Importing package cv32e40p_fpu_pkg
-- Loading module cv32e40p_register_file
-- Loading module cv32e40p_decoder
-- Loading module cv32e40p_controller
-- Loading module cv32e40p_int_controller
-- Loading module cv32e40p_ex_stage
-- Loading module cv32e40p_alu
-- Loading module cv32e40p_popcnt
-- Loading module cv32e40p_ff_one
-- Loading module cv32e40p_alu_div
-- Loading module cv32e40p_mult
-- Loading module cv32e40p_load_store_unit
-- Loading module cv32e40p_cs_registers
-- Loading module cv32e40p_fp_wrapper
-- Importing package fpnew_pkg
-- Loading module fpnew_top
-- Loading architecture behavioral of gf22_DCO
-- Loading architecture rtl of FLL_digital
-- Loading entity FLL_glitchfree_clkmux
-- Loading entity FLL_mux
-- Loading entity FLL_clock_gated
-- Loading entity FLL_clk_divider
-- Loading entity FLL_loop_filter
-- Loading entity FLL_settling_monitor
-- Loading entity FLL_zerodelta
-- Loading entity FLL_synchroedge
-- Loading entity FLL_dither_pattern_gen
-- Loading entity FLL_clk_period_quantizer
-- Loading entity FLL_reg
-- Loading package body FLLPkg
-- Loading architecture rtl of FLL_glitchfree_clkmux
-- Loading architecture rtl of FLL_clock_gated
-- Loading architecture rtl of FLL_mux
-- Loading architecture rtl of FLL_clk_divider
-- Loading entity FLL_glitchfree_clkdiv
-- Loading architecture rtl of FLL_glitchfree_clkdiv
-- Loading architecture rtl of FLL_loop_filter
-- Loading architecture rtl of FLL_settling_monitor
-- Loading architecture rtl of FLL_zerodelta
-- Loading architecture rtl of FLL_synchroedge
-- Loading architecture rtl of FLL_dither_pattern_gen
-- Loading architecture rtl of FLL_clk_period_quantizer
-- Loading architecture rtl of FLL_reg
-- Loading module tcdm_demux
-- Loading module addr_dec_resp_mux
-- Loading module lint2axi_wrap
-- Loading module lint_2_axi
-- Loading module axi_mux
-- Loading module axi_demux_id_counters
-- Loading module fall_through_register
-- Loading module debug_rom
-- Loading module cv32e40p_hwloop_regs
-- Loading module cv32e40p_apu_disp
-- Loading module fpnew_opgroup_block
-- Loading module axi_id_prepend
-- Loading module fpnew_opgroup_multifmt_slice
-- Loading module fpnew_opgroup_fmt_slice
-- Loading module fpnew_fma_multi
-- Loading module fpnew_rounding
-- Loading module fpnew_divsqrt_multi
-- Loading module div_sqrt_top_mvp
-- Loading module preprocess_mvp
-- Loading module nrbd_nrsc_mvp
-- Loading module control_mvp
-- Loading module norm_div_sqrt_mvp
-- Loading module fpnew_noncomp
-- Loading module fpnew_classifier
-- Loading module fpnew_cast_multi
-- Loading module iteration_div_sqrt_mvp
Optimizing 543 design-units (inlining 0/2323 module instances, 0/93 architecture instances):
-- Optimizing package pkg_soc_interconnect(fast)
-- Optimizing module pad_functional_pu(fast__1)
-- Optimizing interface APB_BUS(fast__1)
-- Optimizing interface APB_BUS(fast__2)
-- Optimizing interface APB_BUS(fast__3)
-- Optimizing interface APB_BUS(fast__4)
-- Optimizing module edge_propagator_rx(fast)
-- Optimizing module edge_propagator(fast)
-- Optimizing module clock_diff_out(fast)
-- Optimizing module tb_clk_gen(fast)
-- Optimizing module rstgen(fast)
-- Optimizing module rstgen(fast__1)
-- Optimizing module binary_to_gray(fast)
-- Optimizing module binary_to_gray(fast__1)
-- Optimizing module binary_to_gray_hyper(fast)
-- Optimizing module pulp_clock_gating(fast)
-- Optimizing module tc_clk_mux2(fast)
-- Optimizing module pulp_clock_mux2(fast)
-- Optimizing module hyperbus_mux_generic(fast)
-- Optimizing module cluster_clock_gating(fast)
-- Optimizing module tc_clk_mux2(fast__1)
-- Optimizing module pulp_clock_mux2(fast__1)
-- Optimizing interface FLL_BUS(fast__1)
-- Optimizing interface XBAR_TCDM_BUS(fast__1)
-- Optimizing interface XBAR_TCDM_BUS(fast__2)
-- Optimizing interface XBAR_TCDM_BUS(fast__3)
-- Optimizing interface XBAR_TCDM_BUS(fast__4)
-- Optimizing interface XBAR_TCDM_BUS(fast__5)
-- Optimizing interface XBAR_TCDM_BUS(fast__6)
-- Optimizing package SimJTAG_sv_unit(fast)
-- Optimizing package cv32e40p_apu_core_pkg(fast)
-- Optimizing package cdc_reset_ctrlr_pkg(fast)
-- Optimizing package div_sqrt_top_mvp_sv_unit(fast)
-- Optimizing package preprocess_mvp_sv_unit(fast)
-- Optimizing package nrbd_nrsc_mvp_sv_unit(fast)
-- Optimizing package control_mvp_sv_unit(fast)
-- Optimizing package norm_div_sqrt_mvp_sv_unit(fast)
-- Optimizing interface XBAR_TCDM_BUS(fast__7)
-- Optimizing interface XBAR_TCDM_BUS(fast__8)
-- Optimizing module tc_clk_inverter(fast)
-- Optimizing module dummy_submodule(fast)
-- Optimizing module pulp_clock_inverter(fast)
-- Optimizing module cluster_clock_inverter(fast)
-- Optimizing interface AXI_LITE(fast)
-- Optimizing interface XBAR_TCDM_BUS(fast)
-- Optimizing interface FLL_BUS(fast)
-- Optimizing interface AXI_BUS(fast)
-- Optimizing interface APB_BUS(fast)
-- Optimizing package cf_math_pkg(fast)
-- Optimizing package defs_div_sqrt_mvp(fast)
-- Optimizing module boot_rom(fast)
-- Optimizing module dc_token_ring_hyper(fast)
-- Optimizing module dc_token_ring_hyper(fast__1)
-- Optimizing module dc_token_ring_hyper(fast__2)
-- Optimizing module dc_token_ring_hyper(fast__3)
-- Optimizing module pulp_sync_wedge(fast)
-- Optimizing module udma_dc_fifo(fast)
-- Optimizing module udma_dc_fifo(fast__1)
-- Optimizing module udma_dc_fifo(fast__2)
-- Optimizing module udma_dc_fifo(fast__3)
-- Optimizing module udma_clk_div_cnt(fast)
-- Optimizing module gray_to_binary(fast__1)
-- Optimizing module debug_rom(fast)
-- Optimizing module counter(fast)
-- Optimizing module counter(fast__1)
-- Optimizing module pulp_clock_gating_async(fast)
-- Optimizing module dc_synchronizer_hyper(fast)
-- Optimizing module dc_synchronizer_hyper(fast__1)
-- Optimizing module dc_synchronizer_hyper(fast__2)
-- Optimizing module edge_propagator_tx(fast)
-- Optimizing module fifo(fast)
-- Optimizing module fifo(fast__1)
-- Optimizing module fifo(fast__2)
-- Optimizing module pulp_sync(fast)
-- Optimizing module pulp_sync(fast__1)
-- Optimizing module sync(fast)
-- Optimizing module sync(fast__1)
-- Optimizing module cv32e40p_core_log(fast)
-- Optimizing interface AXI_LITE(fast__1)
-- Optimizing module spill_register(fast)
-- Optimizing module spill_register(fast__1)
-- Optimizing module spill_register(fast__2)
-- Optimizing module spill_register(fast__3)
-- Optimizing module spill_register(fast__4)
-- Optimizing module spill_register(fast__5)
-- Optimizing module spill_register(fast__6)
-- Optimizing module hyper_rr_flag_req(fast)
-- Optimizing module spill_register(fast__7)
-- Optimizing module spill_register(fast__8)
-- Optimizing module spill_register(fast__9)
-- Optimizing module spill_register(fast__10)
-- Optimizing module spill_register(fast__11)
-- Optimizing module spill_register(fast__12)
-- Optimizing module spill_register(fast__13)
-- Optimizing module spill_register(fast__14)
-- Optimizing module spill_register(fast__15)
-- Optimizing module spill_register(fast__16)
-- Optimizing module spill_register(fast__17)
-- Optimizing module spill_register(fast__18)
-- Optimizing module spill_register(fast__19)
-- Optimizing module spill_register(fast__20)
-- Optimizing module spill_register(fast__21)
-- Optimizing module tc_clk_gating(fast)
-- Optimizing module cv32e40p_clock_gate(fast)
-- Optimizing module pad_functional_pd(fast)
-- Optimizing module pad_functional_pu(fast)
-- Optimizing architecture rtl of FLL_digital
-- Optimizing architecture rtl of FLL_glitchfree_clkdiv
-- Optimizing architecture rtl of FLL_loop_filter
-- Optimizing architecture rtl of FLL_clk_divider
-- Optimizing architecture rtl of FLL_zerodelta
** Note: (vopt-143) Recognized 1 FSM in architecture body "FLL_zerodelta(rtl)".
-- Optimizing architecture rtl of FLL_settling_monitor
-- Optimizing architecture behavioral of gf22_FLL
-- Optimizing architecture behavioral of gf22_DCO
-- Optimizing architecture rtl of FLL_clk_period_quantizer
-- Optimizing architecture rtl of FLL_glitchfree_clkmux
-- Optimizing architecture rtl of FLL_dither_pattern_gen
-- Optimizing architecture rtl of FLL_synchroedge
-- Optimizing architecture rtl of FLL_reg
-- Optimizing architecture rtl of FLL_reg
-- Optimizing architecture rtl of FLL_reg
-- Optimizing architecture rtl of FLL_reg
-- Optimizing package FLLPkg
-- Optimizing package body FLLPkg
-- Optimizing architecture rtl of FLL_clock_gated
-- Optimizing architecture rtl of FLL_mux
-- Optimizing module hyper_arb_primitive(fast)
-- Optimizing module cic_integrator(fast)
-- Optimizing module i2s_clk_gen(fast)
-- Optimizing module dc_token_ring_fifo_din_hyper(fast)
-- Optimizing module dc_token_ring_fifo_din_hyper(fast__1)
-- Optimizing module dc_token_ring_fifo_din_hyper(fast__2)
-- Optimizing module axi_to_axi_lite(fast)
-- Optimizing module axi_w_buffer(fast)
-- Optimizing module prescaler(fast)
-- Optimizing module fpnew_rounding(fast)
-- Optimizing module fpnew_rounding(fast__1)
-- Optimizing module timer_unit_counter_presc(fast)
-- Optimizing module dc_data_buffer_hyper(fast)
-- Optimizing module dc_data_buffer_hyper(fast__1)
-- Optimizing module dc_data_buffer_hyper(fast__2)
-- Optimizing module timer_unit_counter(fast)
-- Optimizing module gray_to_binary_hyper(fast)
-- Optimizing module nrbd_nrsc_mvp(fast)
-- Optimizing module rstgen_bypass(fast)
-- Optimizing module rstgen_bypass(fast__1)
-- Optimizing module axi_b_buffer(fast)
-- Optimizing module soc_event_queue(fast)
-- Optimizing module iteration_div_sqrt_mvp(fast)
-- Optimizing module onehot_to_bin(fast)
-- Optimizing module obi_pulp_adapter(fast)
-- Optimizing module cdc_fifo_gray(fast)
-- Optimizing module cdc_fifo_gray(fast__1)
-- Optimizing module cdc_fifo_gray(fast__2)
-- Optimizing module cdc_fifo_gray(fast__3)
-- Optimizing package cv32e40p_fpu_pkg(fast)
-- Optimizing module udma_dc_fifo_hyper(fast)
-- Optimizing module udma_dc_fifo_hyper(fast__1)
-- Optimizing module udma_dc_fifo_hyper(fast__2)
-- Optimizing module i2s_ws_gen(fast)
-- Optimizing interface AXI_BUS(fast__1)
-- Optimizing interface AXI_BUS(fast__2)
-- Optimizing module clk_gen_hyper(fast)
-- Optimizing interface AXI_BUS(fast__3)
-- Optimizing interface AXI_BUS(fast__4)
-- Optimizing interface AXI_BUS(fast__5)
-- Optimizing interface AXI_BUS(fast__6)
-- Optimizing module gray_to_binary(fast)
-- Optimizing module cdc_reset_ctrlr(fast)
-- Optimizing module bscell(fast)
-- Optimizing module axi_single_slice(fast)
-- Optimizing module axi_single_slice(fast__1)
-- Optimizing module axi_single_slice(fast__2)
-- Optimizing module stream_register(fast)
-- Optimizing module stream_register(fast__1)
-- Optimizing module fall_through_register(fast)
-- Optimizing module fall_through_register(fast__1)
-- Optimizing module fall_through_register(fast__2)
-- Optimizing module tcdm_error_slave(fast)
-- Optimizing module tcdm_error_slave(fast__1)
-- Optimizing module edge_propagator_ack(fast)
-- Optimizing module ddr_out(fast)
-- Optimizing module lint_jtag_wrap(fast)
-- Optimizing module generic_rom(fast)
-- Optimizing module xbar(fast)
-- Optimizing module axi_mux(fast)
-- Optimizing module adv_timer_apb_if(fast)
-- Optimizing module rr_arb_tree(fast__7)
-- Optimizing module rr_arb_tree(fast__8)
-- Optimizing module pad_control(fast)
-- Optimizing module fpnew_opgroup_multifmt_slice(fast__2)
-- Optimizing module dm_csrs(fast)
-- Optimizing module contiguous_crossbar(fast)
-- Optimizing module rr_arb_tree(fast__4)
-- Optimizing module fpnew_opgroup_multifmt_slice(fast)
-- Optimizing module fpnew_opgroup_multifmt_slice(fast__1)
-- Optimizing module rr_arb_tree(fast__11)
-- Optimizing module rr_arb_tree(fast__12)
-- Optimizing module rr_arb_tree(fast__13)
-- Optimizing module xbar(fast__1)
-- Optimizing module apb_soc_ctrl(fast)
-- Optimizing module udma_core(fast)
-- Optimizing module soc_interconnect_wrap(fast)
-- Optimizing module lzc(fast__5)
-- Optimizing module udma_spim_ctrl(fast)
** Note: (vopt-143) Recognized 2 FSMs in module "udma_spim_ctrl(fast)".
-- Optimizing module udma_hyperbus_mulid(fast)
-- Optimizing module fpnew_noncomp(fast)
-- Optimizing module lzc(fast__6)
-- Optimizing module hyperbus_phy(fast)
** Note: (vopt-143) Recognized 1 FSM in module "hyperbus_phy(fast)".
-- Optimizing module sdio_txrx_data(fast)
** Note: (vopt-143) Recognized 1 FSM in module "sdio_txrx_data(fast)".
-- Optimizing module fpnew_divsqrt_multi(fast)
** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast)".
-- Optimizing module hyper_twd_trans_spliter(fast)
** Note: (vopt-143) Recognized 1 FSM in module "hyper_twd_trans_spliter(fast)".
-- Optimizing module rr_arb_tree(fast__5)
-- Optimizing module rr_arb_tree(fast__9)
-- Optimizing module rr_arb_tree(fast__10)
-- Optimizing module rr_arb_tree(fast__6)
-- Optimizing module udma_rx_channels(fast)
-- Optimizing module soc_event_generator(fast)
-- Optimizing module safe_domain(fast)
-- Optimizing module cv32e40p_id_stage(fast)
-- Optimizing module lzc(fast__3)
-- Optimizing module apb_gpio(fast)
-- Optimizing module cv32e40p_ff_one(fast)
-- Optimizing module cv32e40p_controller(fast)
** Note: (vopt-143) Recognized 2 FSMs in module "cv32e40p_controller(fast)".
-- Optimizing module interleaved_crossbar(fast)
-- Optimizing module axi_demux(fast)
-- Optimizing module udma_tx_channels(fast)
-- Optimizing module axi_demux(fast__1)
-- Optimizing module rr_arb_tree(fast)
-- Optimizing module rr_arb_tree(fast__1)
-- Optimizing module rr_arb_tree(fast__2)
-- Optimizing module rr_arb_tree(fast__3)
-- Optimizing module soc_event_arbiter(fast)
-- Optimizing package cv32e40p_tracer_pkg(fast)
-- Optimizing module cdc_4phase_src(fast)
** Note: (vopt-143) Recognized 1 FSM in module "cdc_4phase_src(fast)".
-- Optimizing module axi_cdc_dst(fast)
-- Optimizing module axi_cdc_src(fast)
-- Optimizing module sdio_crc16(fast)
-- Optimizing module uart_sim(fast)
-- Optimizing module cdc_fifo_gray_dst(fast)
-- Optimizing module cdc_fifo_gray_dst(fast__1)
-- Optimizing module cdc_fifo_gray_dst(fast__2)
-- Optimizing module cdc_fifo_gray_dst(fast__3)
-- Optimizing module cdc_fifo_gray_dst(fast__5)
-- Optimizing module cdc_fifo_gray_dst(fast__7)
-- Optimizing module dc_token_ring_fifo_dout_hyper(fast)
-- Optimizing module dc_token_ring_fifo_dout_hyper(fast__1)
-- Optimizing module dc_token_ring_fifo_dout_hyper(fast__2)
-- Optimizing module cv32e40p_sleep_unit(fast)
-- Optimizing module freq_meter(fast)
-- Optimizing module freq_meter(fast__1)
-- Optimizing module freq_meter(fast__2)
-- Optimizing module lint2axi_wrap(fast)
-- Optimizing module cdc_fifo_gray_dst(fast__4)
-- Optimizing module cdc_fifo_gray_dst(fast__6)
-- Optimizing module read_clk_rwds(fast)
-- Optimizing module cv32e40p_prefetch_buffer(fast)
-- Optimizing module axi_aw_buffer(fast)
-- Optimizing module axi_ar_buffer(fast)
-- Optimizing module udma_apb_if(fast)
-- Optimizing module i2s_txrx(fast)
-- Optimizing module axi_r_buffer(fast)
-- Optimizing module cv32e40p_fp_wrapper(fast)
-- Optimizing module cic_comb(fast)
-- Optimizing module dc_full_detector_hyper(fast)
-- Optimizing module dc_full_detector_hyper(fast__1)
-- Optimizing module div_sqrt_top_mvp(fast)
-- Optimizing module jtag_tap_top(fast)
-- Optimizing module cdc_2phase_src_clearable(fast)
-- Optimizing module cdc_2phase_src_clearable(fast__1)
-- Optimizing module SimJTAG(fast)
-- Optimizing module cdc_2phase_dst_clearable(fast)
-- Optimizing module cdc_2phase_dst_clearable(fast__1)
-- Optimizing module cmd_addr_gen(fast)
-- Optimizing module fifo_v2(fast)
-- Optimizing module fifo_v2(fast__1)
-- Optimizing module fifo_v2(fast__2)
-- Optimizing module fifo_v2(fast__3)
-- Optimizing module fifo_v2(fast__4)
-- Optimizing module fifo_v2(fast__5)
-- Optimizing module fifo_v2(fast__6)
-- Optimizing module fifo_v2(fast__7)
-- Optimizing module fifo_v2(fast__8)
-- Optimizing module sdio_crc7(fast)
-- Optimizing module timer_cntrl(fast)
-- Optimizing module io_tx_fifo(fast)
-- Optimizing module io_tx_fifo(fast__1)
-- Optimizing module io_tx_fifo(fast__2)
-- Optimizing module dmi_cdc(fast)
-- Optimizing package dm(fast)
-- Optimizing package ibex_pkg(fast)
-- Optimizing module lint64_to_32(fast)
** Note: (vopt-143) Recognized 1 FSM in module "lint64_to_32(fast)".
-- Optimizing module dmi_jtag(fast)
** Note: (vopt-143) Recognized 1 FSM in module "dmi_jtag(fast)".
-- Optimizing module udma_filter_rx_dataout(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_filter_rx_dataout(fast)".
-- Optimizing module hyperbus_delay_line(fast)
-- Optimizing module tcdm_demux(fast)
-- Optimizing module udma_stream_unit(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_stream_unit(fast)".
-- Optimizing module addr_dec_resp_mux(fast)
-- Optimizing module axi64_2_lint32_wrap(fast)
-- Optimizing module axi_err_slv(fast__1)
-- Optimizing module onehot_to_bin_hyper(fast)
-- Optimizing module udma_uart_top(fast)
-- Optimizing module dm_sba(fast)
-- Optimizing module axi_err_slv(fast)
-- Optimizing module udma_i2c_top(fast)
-- Optimizing module tcdm_demux(fast__1)
-- Optimizing module axi_demux_id_counters(fast)
-- Optimizing module axi_demux_id_counters(fast__1)
-- Optimizing module cv32e40p_if_stage(fast)
-- Optimizing module udma_uart_rx(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_uart_rx(fast)".
-- Optimizing module cv32e40p_obi_interface(fast)
-- Optimizing module axi_lite_to_apb_intf(fast)
-- Optimizing module cdc_reset_ctrlr_half(fast)
** Note: (vopt-143) Recognized 1 FSM in module "cdc_reset_ctrlr_half(fast)".
-- Optimizing package srec_pkg(fast)
-- Optimizing package fpnew_pkg(fast)
-- Optimizing module dm_mem(fast)
** Note: (vopt-143) Recognized 1 FSM in module "dm_mem(fast)".
-- Optimizing module hyper_arbiter(fast)
-- Optimizing module udma_filter_reg_if(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_filter_reg_if(fast)".
-- Optimizing module tb_pulp(fast)
-- Optimizing module udma_spim_txrx(fast)
** Note: (vopt-143) Recognized 2 FSMs in module "udma_spim_txrx(fast)".
-- Optimizing module pad_frame(fast)
-- Optimizing module adbg_lint_module(fast)
** Note: (vopt-143) Recognized 1 FSM in module "adbg_lint_module(fast)".
-- Optimizing module soc_peripherals(fast)
-- Optimizing module adbg_lint_biu(fast)
** Note: (vopt-143) Recognized 1 FSM in module "adbg_lint_biu(fast)".
-- Optimizing module fpnew_opgroup_block(fast)
-- Optimizing module fpnew_opgroup_block(fast__1)
-- Optimizing module fpnew_opgroup_block(fast__3)
-- Optimizing module cv32e40p_alu_div(fast)
** Note: (vopt-143) Recognized 1 FSM in module "cv32e40p_alu_div(fast)".
-- Optimizing module fpnew_opgroup_block(fast__2)
-- Optimizing module norm_div_sqrt_mvp(fast)
-- Optimizing module tc_sram(fast)
-- Optimizing module tc_sram(fast__1)
-- Optimizing module udma_i2c_control(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_i2c_control(fast)".
-- Optimizing module udma_i2c_bus_ctrl(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_i2c_bus_ctrl(fast)".
-- Optimizing module udma_i2s_reg_if(fast)
-- Optimizing module fpnew_top(fast)
-- Optimizing module lzc(fast__1)
-- Optimizing module id_queue(fast)
-- Optimizing module apb_timer_unit(fast)
-- Optimizing module apb_node_wrap(fast)
-- Optimizing module axi_burst_splitter(fast)
-- Optimizing module pulpissimo(fast)
-- Optimizing module udma_filter(fast)
-- Optimizing module cv32e40p_core(fast)
-- Optimizing module fpnew_opgroup_fmt_slice(fast)
-- Optimizing module hyper_unpack(fast)
** Note: (vopt-143) Recognized 1 FSM in module "hyper_unpack(fast)".
-- Optimizing module soc_domain(fast)
-- Optimizing module udma_hyper_ctrl(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_hyper_ctrl(fast)".
-- Optimizing module cv32e40p_load_store_unit(fast)
-- Optimizing module fpnew_classifier(fast__2)
-- Optimizing module cv32e40p_hwloop_regs(fast)
-- Optimizing module spill_register_flushable(fast__7)
-- Optimizing module spill_register_flushable(fast__8)
-- Optimizing module spill_register_flushable(fast__9)
-- Optimizing module spill_register_flushable(fast__10)
-- Optimizing module spill_register_flushable(fast__11)
-- Optimizing module spill_register_flushable(fast__14)
-- Optimizing module spill_register_flushable(fast__16)
-- Optimizing module spill_register_flushable(fast__17)
-- Optimizing module spill_register_flushable(fast__18)
-- Optimizing module spill_register_flushable(fast__19)
-- Optimizing module spill_register_flushable(fast__20)
-- Optimizing module spill_register_flushable(fast__21)
-- Optimizing module udma_clkgen(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_clkgen(fast)".
-- Optimizing module udma_clkgen(fast__1)
** Note: (vopt-143) Recognized 1 FSM in module "udma_clkgen(fast__1)".
-- Optimizing module udma_filter_bincu(fast)
-- Optimizing module adbg_lintonly_top(fast)
-- Optimizing module apb_node(fast)
-- Optimizing module onehot_to_bin_hyper(fast__1)
-- Optimizing module udma_hyper_busy(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_hyper_busy(fast)".
-- Optimizing module delta_counter(fast)
-- Optimizing module delta_counter(fast__1)
-- Optimizing module delta_counter(fast__2)
-- Optimizing module cdc_4phase_dst(fast)
** Note: (vopt-143) Recognized 1 FSM in module "cdc_4phase_dst(fast)".
-- Optimizing module apb2per(fast)
-- Optimizing module udma_hyper_busy_phy(fast)
-- Optimizing module input_stage(fast)
-- Optimizing module dm_top(fast)
-- Optimizing module i2s_rx_channel(fast)
-- Optimizing module axi_to_axi_lite_id_reflect(fast)
-- Optimizing module io_tx_fifo_mark(fast)
-- Optimizing module udma_txbuffer(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_txbuffer(fast)".
-- Optimizing module cdc_fifo_gray_src(fast__5)
-- Optimizing module cdc_fifo_gray_src(fast__7)
-- Optimizing module udma_ctrl(fast)
-- Optimizing module udma_cmd_queue(fast)
-- Optimizing module udma_hyper_top(fast)
-- Optimizing module soc_clk_rst_gen(fast)
-- Optimizing module timer_module(fast)
-- Optimizing module axi_burst_splitter_ax_chan(fast)
-- Optimizing module axi_burst_splitter_ax_chan(fast__1)
-- Optimizing module cv32e40p_wrapper(fast)
-- Optimizing module cdc_2phase_clearable(fast)
-- Optimizing module cdc_2phase_clearable(fast__1)
-- Optimizing module io_generic_fifo(fast)
-- Optimizing module io_generic_fifo(fast__1)
-- Optimizing module io_generic_fifo(fast__2)
-- Optimizing module io_generic_fifo(fast__3)
-- Optimizing module io_generic_fifo(fast__4)
-- Optimizing module io_generic_fifo(fast__5)
-- Optimizing module io_generic_fifo(fast__6)
-- Optimizing module io_generic_fifo(fast__7)
-- Optimizing module io_generic_fifo_hyper(fast)
-- Optimizing package riscv(fast)
-- Optimizing package axi_pkg(fast)
-- Optimizing package cv32e40p_pkg(fast)
-- Optimizing module preprocess_mvp(fast)
-- Optimizing module tap_top(fast)
-- Optimizing module camera_if(fast)
-- Optimizing module cv32e40p_mult(fast)
** Note: (vopt-143) Recognized 1 FSM in module "cv32e40p_mult(fast)".
-- Optimizing module fc_subsystem(fast)
-- Optimizing module axi64_2_lint32(fast)
-- Optimizing module axi_to_axi_lite_intf(fast)
-- Optimizing module apb_fll_if(fast)
** Note: (vopt-143) Recognized 1 FSM in module "apb_fll_if(fast)".
-- Optimizing module lint_2_axi(fast)
** Note: (vopt-143) Recognized 1 FSM in module "lint_2_axi(fast)".
-- Optimizing module lzc(fast__4)
-- Optimizing module udma_filter_tx_datafetch(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_filter_tx_datafetch(fast)".
-- Optimizing module udma_i2c_reg_if(fast)
-- Optimizing module cv32e40p_ex_stage(fast)
-- Optimizing module cv32e40p_compressed_decoder(fast)
-- Optimizing module udma_spim_reg_if(fast)
-- Optimizing module apb_adv_timer(fast)
-- Optimizing module lzc(fast__7)
-- Optimizing module udma_uart_reg_if(fast)
-- Optimizing module periph_bus_wrap(fast)
-- Optimizing module udma_sdio_reg_if(fast)
-- Optimizing module cv32e40p_apu_disp(fast)
-- Optimizing module axi_lite_to_apb(fast)
-- Optimizing module udma_hyper_reg_if_mulid(fast)
-- Optimizing module cdc_fifo_gray_hyper(fast)
-- Optimizing module sdio_txrx_cmd(fast)
** Note: (vopt-143) Recognized 1 FSM in module "sdio_txrx_cmd(fast)".
-- Optimizing module axi_id_prepend(fast)
-- Optimizing module axi_atop_filter(fast)
** Note: (vopt-143) Recognized 2 FSMs in module "axi_atop_filter(fast)".
-- Optimizing module axi_atop_filter(fast__1)
** Note: (vopt-143) Recognized 2 FSMs in module "axi_atop_filter(fast__1)".
-- Optimizing module cv32e40p_popcnt(fast)
-- Optimizing module udma_ch_addrgen(fast)
-- Optimizing module axi_write_ctrl(fast)
** Note: (vopt-143) Recognized 1 FSM in module "axi_write_ctrl(fast)".
-- Optimizing module apb_interrupt_cntrl(fast)
-- Optimizing module cv32e40p_prefetch_controller(fast)
-- Optimizing module dmi_jtag_tap(fast)
** Note: (vopt-143) Recognized 1 FSM in module "dmi_jtag_tap(fast)".
-- Optimizing module udma_filter_au(fast)
-- Optimizing module lzc(fast__8)
-- Optimizing module udma_spim_top(fast)
-- Optimizing module l2_ram_multi_bank(fast)
-- Optimizing module fpnew_classifier(fast)
-- Optimizing module varcic(fast)
-- Optimizing module lzc(fast__9)
-- Optimizing module cam_vip(fast)
** Note: (vopt-143) Recognized 1 FSM in module "cam_vip(fast)".
-- Optimizing module udma_i2s_top(fast)
-- Optimizing module udma_arbiter(fast)
-- Optimizing module udma_arbiter(fast__1)
-- Optimizing module sdio_txrx(fast)
** Note: (vopt-143) Recognized 1 FSM in module "sdio_txrx(fast)".
-- Optimizing module jtagreg(fast)
-- Optimizing module fpnew_classifier(fast__1)
-- Optimizing module cdc_fifo_gray_src(fast)
-- Optimizing module cdc_fifo_gray_src(fast__1)
-- Optimizing module cdc_fifo_gray_src(fast__2)
-- Optimizing module cdc_fifo_gray_src(fast__3)
-- Optimizing module cdc_fifo_gray_src(fast__4)
-- Optimizing module cdc_fifo_gray_src(fast__6)
-- Optimizing module cdc_fifo_gray_src(fast__8)
-- Optimizing module cdc_fifo_gray_src(fast__9)
-- Optimizing module cv32e40p_fifo(fast)
-- Optimizing module up_down_counter(fast)
-- Optimizing module udma_sdio_top(fast)
-- Optimizing module i2s_tx_channel(fast)
** Note: (vopt-143) Recognized 1 FSM in module "i2s_tx_channel(fast)".
-- Optimizing module generic_fifo(fast)
** Note: (vopt-143) Recognized 1 FSM in module "generic_fifo(fast)".
-- Optimizing module fifo_v3(fast)
-- Optimizing module fifo_v3(fast__1)
-- Optimizing module fifo_v3(fast__2)
-- Optimizing module fifo_v3(fast__3)
-- Optimizing module fifo_v3(fast__4)
-- Optimizing module fifo_v3(fast__5)
-- Optimizing module fifo_v3(fast__6)
-- Optimizing module fifo_v3(fast__7)
-- Optimizing module fifo_v3(fast__8)
-- Optimizing module fifo_v3(fast__9)
-- Optimizing module fifo_v3(fast__10)
-- Optimizing module fifo_v3(fast__11)
-- Optimizing module fifo_v3(fast__12)
-- Optimizing module fifo_v3(fast__13)
-- Optimizing module fifo_v3(fast__14)
-- Optimizing module fifo_v3(fast__15)
-- Optimizing module fifo_v3(fast__16)
-- Optimizing module fifo_v3(fast__17)
-- Optimizing module fifo_v3(fast__18)
-- Optimizing module cv32e40p_aligner(fast)
** Note: (vopt-143) Recognized 1 FSM in module "cv32e40p_aligner(fast)".
-- Optimizing module spill_register_flushable(fast)
-- Optimizing module spill_register_flushable(fast__1)
-- Optimizing module spill_register_flushable(fast__2)
-- Optimizing module spill_register_flushable(fast__3)
-- Optimizing module spill_register_flushable(fast__4)
-- Optimizing module spill_register_flushable(fast__5)
-- Optimizing module spill_register_flushable(fast__6)
-- Optimizing module spill_register_flushable(fast__12)
-- Optimizing package pulp_tap_pkg(fast)
-- Optimizing module axi_demux_id_counters(fast__2)
-- Optimizing module axi_demux_id_counters(fast__3)
-- Optimizing module lzc(fast__2)
-- Optimizing module lzc(fast)
-- Optimizing module cv32e40p_tracer(fast)
** Warning: /home/youssef/riscv/pulpissimo/working_dir/cv32e40p/bhv/cv32e40p_tracer.sv(450): (vopt-13365) Ignoring dynamic type senstivity for 'trace_ex_delay' inside always procedure.
-- Optimizing module cv32e40p_decoder(fast)
-- Optimizing module axi_xbar(fast)
-- Optimizing module fpnew_cast_multi(fast)
-- Optimizing module udma_subsystem(fast)
-- Optimizing module fpnew_fma_multi(fast)
-- Optimizing module cv32e40p_alu(fast)
-- Optimizing module cv32e40p_register_file(fast)
-- Optimizing module axi_read_ctrl(fast)
** Note: (vopt-143) Recognized 1 FSM in module "axi_read_ctrl(fast)".
-- Optimizing module spill_register_flushable(fast__13)
-- Optimizing module spill_register_flushable(fast__15)
-- Optimizing module camera_reg_if(fast)
-- Optimizing module udma_rxbuffer(fast)
-- Optimizing module pdm_top(fast)
-- Optimizing module udma_uart_tx(fast)
** Note: (vopt-143) Recognized 1 FSM in module "udma_uart_tx(fast)".
-- Optimizing module axi_burst_splitter_counters(fast)
-- Optimizing module axi_burst_splitter_counters(fast__1)
-- Optimizing module udma_cfg_outbuff(fast)
-- Optimizing module tcdm_arbiter_2x1(fast)
** Note: (vopt-143) Recognized 1 FSM in module "tcdm_arbiter_2x1(fast)".
-- Optimizing module udma_hyper_reg_if_common(fast)
-- Optimizing module tb_fs_handler_debug(fast)
-- Optimizing module tb_fs_handler_debug(fast__1)
-- Optimizing module tb_fs_handler_debug(fast__2)
-- Optimizing module tb_fs_handler_debug(fast__3)
-- Optimizing module tb_fs_handler(fast)
-- Optimizing module i2s_clkws_gen(fast)
-- Optimizing module cv32e40p_obi_interface(fast__1)
-- Optimizing module adbg_crc32(fast)
-- Optimizing module cv32e40p_int_controller(fast)
-- Optimizing module addr_decode(fast)
-- Optimizing module addr_decode(fast__1)
-- Optimizing module addr_decode(fast__2)
-- Optimizing module addr_decode(fast__3)
-- Optimizing module addr_decode(fast__4)
-- Optimizing module comparator(fast)
-- Optimizing package jtag_pkg(fast)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing module soc_interconnect(fast)
-- Optimizing module pulp_soc(fast)
-- Optimizing module control_mvp(fast)
-- Optimizing module cv32e40p_cs_registers(fast)
-- Optimizing module axi_xbar_intf(fast)
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
Optimized design name is vopt_tb
End time: 01:28:34 on Mar 17,2023, Elapsed time: 0:00:07
Errors: 0, Warnings: 2, Suppressed Warnings: 143
make[1]: Leaving directory '/home/youssef/riscv/pulpissimo/sim'
