$date
Sunday, 21 February 2021 7:56:39 PM
$end
$version
Quokka VCD Generator
$end
$timescale
1s
$end
$scope module TOP $end
$scope module Control $end
$var wire 1 TOP_Control_Clock TOP_Control_Clock $end
$upscope
$end
$scope module Inputs $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_Outputs_Counter TOP_Outputs_Counter[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 3 TOP_Internals_CombinedModuleIsActive TOP_Internals_CombinedModuleIsActive[2:0] $end
$var wire 2 TOP_Internals_internalMemAccessMode TOP_Internals_internalMemAccessMode[1:0] $end
$var wire 32 TOP_Internals_ModuleCommon_Address TOP_Internals_ModuleCommon_Address[31:0] $end
$var wire 32 TOP_Internals_ModuleCommon_WriteValue TOP_Internals_ModuleCommon_WriteValue[31:0] $end
$var wire 1 TOP_Internals_ModuleCommon_WE TOP_Internals_ModuleCommon_WE $end
$var wire 1 TOP_Internals_ModuleCommon_RE TOP_Internals_ModuleCommon_RE $end
$var wire 2 TOP_Internals_ModuleCommon_MemAccessMode TOP_Internals_ModuleCommon_MemAccessMode[1:0] $end
$var wire 8 TOP_Internals_BusCS_Item1 TOP_Internals_BusCS_Item1[7:0] $end
$var wire 1 TOP_Internals_BusCS_Item2 TOP_Internals_BusCS_Item2 $end
$var wire 8 TOP_Internals_ModuleIndex TOP_Internals_ModuleIndex[7:0] $end
$var wire 1 TOP_Internals_HasActiveModule TOP_Internals_HasActiveModule $end
$var wire 32 TOP_Internals_internalModuleReadData TOP_Internals_internalModuleReadData[31:0] $end
$var wire 1 TOP_Internals_internalModuleIsReady TOP_Internals_internalModuleIsReady $end
$var wire 1 TOP_Internals_internalMemReady TOP_Internals_internalMemReady $end
$upscope
$end
$scope module CPU $end
$scope module Inputs $end
$var wire 32 TOP_CPU_Inputs_BaseAddress TOP_CPU_Inputs_BaseAddress[31:0] $end
$var wire 32 TOP_CPU_Inputs_MemReadData TOP_CPU_Inputs_MemReadData[31:0] $end
$var wire 1 TOP_CPU_Inputs_MemReady TOP_CPU_Inputs_MemReady $end
$var wire 1 TOP_CPU_Inputs_ExtIRQ TOP_CPU_Inputs_ExtIRQ $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_CPU_Outputs_IsHalted TOP_CPU_Outputs_IsHalted $end
$var wire 32 TOP_CPU_Outputs_MemWriteData TOP_CPU_Outputs_MemWriteData[31:0] $end
$var wire 3 TOP_CPU_Outputs_MemAccessMode TOP_CPU_Outputs_MemAccessMode[2:0] $end
$var wire 1 TOP_CPU_Outputs_MemRead TOP_CPU_Outputs_MemRead $end
$var wire 1 TOP_CPU_Outputs_MemWrite TOP_CPU_Outputs_MemWrite $end
$var wire 32 TOP_CPU_Outputs_MemAddress TOP_CPU_Outputs_MemAddress[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 32 TOP_CPU_Internals_ALUOp1 TOP_CPU_Internals_ALUOp1[31:0] $end
$var wire 32 TOP_CPU_Internals_ALUOp2 TOP_CPU_Internals_ALUOp2[31:0] $end
$var wire 5 TOP_CPU_Internals_ALUSHAMT TOP_CPU_Internals_ALUSHAMT[4:0] $end
$var wire 1 TOP_CPU_Internals_RegsRead TOP_CPU_Internals_RegsRead $end
$var wire 1 TOP_CPU_Internals_RegsWE TOP_CPU_Internals_RegsWE $end
$var wire 32 TOP_CPU_Internals_CMPLhs TOP_CPU_Internals_CMPLhs[31:0] $end
$var wire 32 TOP_CPU_Internals_CMPRhs TOP_CPU_Internals_CMPRhs[31:0] $end
$var wire 4 TOP_CPU_Internals_CSRAddress TOP_CPU_Internals_CSRAddress[3:0] $end
$var wire 1 TOP_CPU_Internals_CSRWriteFault TOP_CPU_Internals_CSRWriteFault $end
$var wire 4 TOP_CPU_Internals_CSRData_Item1 TOP_CPU_Internals_CSRData_Item1[3:0] $end
$var wire 1 TOP_CPU_Internals_CSRData_Item2 TOP_CPU_Internals_CSRData_Item2 $end
$var wire 32 TOP_CPU_Internals_CSRWriteData TOP_CPU_Internals_CSRWriteData[31:0] $end
$var wire 33 TOP_CPU_Internals_NextSequentialPC TOP_CPU_Internals_NextSequentialPC[32:0] $end
$var wire 1 TOP_CPU_Internals_MemAddressMisaligned TOP_CPU_Internals_MemAddressMisaligned $end
$var wire 1 TOP_CPU_Internals_IsIF TOP_CPU_Internals_IsIF $end
$var wire 1 TOP_CPU_Internals_IsLoadOp TOP_CPU_Internals_IsLoadOp $end
$var wire 1 TOP_CPU_Internals_IsStoreOp TOP_CPU_Internals_IsStoreOp $end
$var wire 32 TOP_CPU_Internals_internalMemAddress TOP_CPU_Internals_internalMemAddress[31:0] $end
$var wire 1 TOP_CPU_Internals_HasMTVEC TOP_CPU_Internals_HasMTVEC $end
$var wire 32 TOP_CPU_Internals_InstructionOffset TOP_CPU_Internals_InstructionOffset[31:0] $end
$var wire 33 TOP_CPU_Internals_internalNextPC TOP_CPU_Internals_internalNextPC[32:0] $end
$var wire 32 TOP_CPU_Internals_MSTATUS TOP_CPU_Internals_MSTATUS[31:0] $end
$var wire 1 TOP_CPU_Internals_isMIE TOP_CPU_Internals_isMIE $end
$upscope
$end
$scope module ID $end
$scope module Inputs $end
$var wire 32 TOP_CPU_ID_Inputs_Instruction TOP_CPU_ID_Inputs_Instruction[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 7 TOP_CPU_ID_Outputs_OpCode TOP_CPU_ID_Outputs_OpCode[6:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RD TOP_CPU_ID_Outputs_RD[4:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RS1 TOP_CPU_ID_Outputs_RS1[4:0] $end
$var wire 5 TOP_CPU_ID_Outputs_RS2 TOP_CPU_ID_Outputs_RS2[4:0] $end
$var wire 3 TOP_CPU_ID_Outputs_Funct3 TOP_CPU_ID_Outputs_Funct3[2:0] $end
$var wire 7 TOP_CPU_ID_Outputs_Funct7 TOP_CPU_ID_Outputs_Funct7[6:0] $end
$var wire 32 TOP_CPU_ID_Outputs_RTypeImm TOP_CPU_ID_Outputs_RTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_ITypeImm TOP_CPU_ID_Outputs_ITypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_STypeImm TOP_CPU_ID_Outputs_STypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_BTypeImm TOP_CPU_ID_Outputs_BTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_UTypeImm TOP_CPU_ID_Outputs_UTypeImm[31:0] $end
$var wire 32 TOP_CPU_ID_Outputs_JTypeImm TOP_CPU_ID_Outputs_JTypeImm[31:0] $end
$var wire 5 TOP_CPU_ID_Outputs_SHAMT TOP_CPU_ID_Outputs_SHAMT[4:0] $end
$var wire 1 TOP_CPU_ID_Outputs_SHARITH TOP_CPU_ID_Outputs_SHARITH $end
$var wire 1 TOP_CPU_ID_Outputs_SUB TOP_CPU_ID_Outputs_SUB $end
$var string 1 TOP_CPU_ID_Outputs_OpTypeCodeToString TOP_CPU_ID_Outputs_OpTypeCodeToString $end
$var wire 7 TOP_CPU_ID_Outputs_OpTypeCode TOP_CPU_ID_Outputs_OpTypeCode[6:0] $end
$var string 1 TOP_CPU_ID_Outputs_OPIMMCodeToString TOP_CPU_ID_Outputs_OPIMMCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_OPIMMCode TOP_CPU_ID_Outputs_OPIMMCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_OPCodeToString TOP_CPU_ID_Outputs_OPCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_OPCode TOP_CPU_ID_Outputs_OPCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_BranchTypeCodeToString TOP_CPU_ID_Outputs_BranchTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_BranchTypeCode TOP_CPU_ID_Outputs_BranchTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_LoadTypeCodeToString TOP_CPU_ID_Outputs_LoadTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_LoadTypeCode TOP_CPU_ID_Outputs_LoadTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_SysTypeCodeToString TOP_CPU_ID_Outputs_SysTypeCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_SysTypeCode TOP_CPU_ID_Outputs_SysTypeCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_RetTypeCodeToString TOP_CPU_ID_Outputs_RetTypeCodeToString $end
$var wire 5 TOP_CPU_ID_Outputs_RetTypeCode TOP_CPU_ID_Outputs_RetTypeCode[4:0] $end
$var string 1 TOP_CPU_ID_Outputs_IRQTypeCodeToString TOP_CPU_ID_Outputs_IRQTypeCodeToString $end
$var wire 4 TOP_CPU_ID_Outputs_IRQTypeCode TOP_CPU_ID_Outputs_IRQTypeCode[3:0] $end
$var string 1 TOP_CPU_ID_Outputs_SystemCodeToString TOP_CPU_ID_Outputs_SystemCodeToString $end
$var wire 3 TOP_CPU_ID_Outputs_SystemCode TOP_CPU_ID_Outputs_SystemCode[2:0] $end
$var string 1 TOP_CPU_ID_Outputs_CSRAddressToString TOP_CPU_ID_Outputs_CSRAddressToString $end
$var wire 12 TOP_CPU_ID_Outputs_CSRAddress TOP_CPU_ID_Outputs_CSRAddress[11:0] $end
$var wire 1 TOP_CPU_ID_Outputs_CSRWE TOP_CPU_ID_Outputs_CSRWE $end
$upscope
$end
$scope module Internals $end
$var wire 32 TOP_CPU_ID_Internals_internalBits TOP_CPU_ID_Internals_internalBits[31:0] $end
$var wire 32 TOP_CPU_ID_Internals_internalITypeImm TOP_CPU_ID_Internals_internalITypeImm[31:0] $end
$var wire 7 TOP_CPU_ID_Internals_internalOpCode TOP_CPU_ID_Internals_internalOpCode[6:0] $end
$var wire 3 TOP_CPU_ID_Internals_internalFunct3 TOP_CPU_ID_Internals_internalFunct3[2:0] $end
$var wire 7 TOP_CPU_ID_Internals_internalFunct7 TOP_CPU_ID_Internals_internalFunct7[6:0] $end
$var wire 5 TOP_CPU_ID_Internals_internalRS2 TOP_CPU_ID_Internals_internalRS2[4:0] $end
$var wire 32 TOP_CPU_ID_Internals_ZeroU32 TOP_CPU_ID_Internals_ZeroU32[31:0] $end
$upscope
$end
$upscope
$end
$scope module Regs $end
$scope module Inputs $end
$var wire 1 TOP_CPU_Regs_Inputs_Read TOP_CPU_Regs_Inputs_Read $end
$var wire 5 TOP_CPU_Regs_Inputs_RS1Addr TOP_CPU_Regs_Inputs_RS1Addr[4:0] $end
$var wire 5 TOP_CPU_Regs_Inputs_RS2Addr TOP_CPU_Regs_Inputs_RS2Addr[4:0] $end
$var wire 5 TOP_CPU_Regs_Inputs_RD TOP_CPU_Regs_Inputs_RD[4:0] $end
$var wire 1 TOP_CPU_Regs_Inputs_WE TOP_CPU_Regs_Inputs_WE $end
$var wire 32 TOP_CPU_Regs_Inputs_WriteData TOP_CPU_Regs_Inputs_WriteData[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CPU_Regs_Outputs_RS1 TOP_CPU_Regs_Outputs_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_Outputs_RS2 TOP_CPU_Regs_Outputs_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_Outputs_Ready TOP_CPU_Regs_Outputs_Ready $end
$upscope
$end
$scope module Internals $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_CPU_Regs_State_ReadData TOP_CPU_Regs_State_ReadData[31:0] $end
$var wire 8 TOP_CPU_Regs_State_Mode TOP_CPU_Regs_State_Mode[7:0] $end
$var wire 32 TOP_CPU_Regs_State_RS1 TOP_CPU_Regs_State_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_State_RS2 TOP_CPU_Regs_State_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_State_Ready TOP_CPU_Regs_State_Ready $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_CPU_Regs_NextState_ReadData TOP_CPU_Regs_NextState_ReadData[31:0] $end
$var wire 8 TOP_CPU_Regs_NextState_Mode TOP_CPU_Regs_NextState_Mode[7:0] $end
$var wire 32 TOP_CPU_Regs_NextState_RS1 TOP_CPU_Regs_NextState_RS1[31:0] $end
$var wire 32 TOP_CPU_Regs_NextState_RS2 TOP_CPU_Regs_NextState_RS2[31:0] $end
$var wire 1 TOP_CPU_Regs_NextState_Ready TOP_CPU_Regs_NextState_Ready $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module ALU $end
$scope module Inputs $end
$var wire 32 TOP_CPU_ALU_Inputs_Op1 TOP_CPU_ALU_Inputs_Op1[31:0] $end
$var wire 32 TOP_CPU_ALU_Inputs_Op2 TOP_CPU_ALU_Inputs_Op2[31:0] $end
$var wire 5 TOP_CPU_ALU_Inputs_SHAMT TOP_CPU_ALU_Inputs_SHAMT[4:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CPU_ALU_Outputs_ADD TOP_CPU_ALU_Outputs_ADD[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SUB TOP_CPU_ALU_Outputs_SUB[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resAND TOP_CPU_ALU_Outputs_resAND[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resOR TOP_CPU_ALU_Outputs_resOR[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_resXOR TOP_CPU_ALU_Outputs_resXOR[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHLL TOP_CPU_ALU_Outputs_SHLL[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHRL TOP_CPU_ALU_Outputs_SHRL[31:0] $end
$var wire 32 TOP_CPU_ALU_Outputs_SHRA TOP_CPU_ALU_Outputs_SHRA[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 33 TOP_CPU_ALU_Internals_internalAdd TOP_CPU_ALU_Internals_internalAdd[32:0] $end
$var wire 34 TOP_CPU_ALU_Internals_internalSub TOP_CPU_ALU_Internals_internalSub[33:0] $end
$upscope
$end
$upscope
$end
$scope module CMP $end
$scope module Inputs $end
$var wire 32 TOP_CPU_CMP_Inputs_Lhs TOP_CPU_CMP_Inputs_Lhs[31:0] $end
$var wire 32 TOP_CPU_CMP_Inputs_Rhs TOP_CPU_CMP_Inputs_Rhs[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_CPU_CMP_Outputs_EQ TOP_CPU_CMP_Outputs_EQ $end
$var wire 1 TOP_CPU_CMP_Outputs_NE TOP_CPU_CMP_Outputs_NE $end
$var wire 1 TOP_CPU_CMP_Outputs_GTU TOP_CPU_CMP_Outputs_GTU $end
$var wire 1 TOP_CPU_CMP_Outputs_LTU TOP_CPU_CMP_Outputs_LTU $end
$var wire 1 TOP_CPU_CMP_Outputs_GTS TOP_CPU_CMP_Outputs_GTS $end
$var wire 1 TOP_CPU_CMP_Outputs_LTS TOP_CPU_CMP_Outputs_LTS $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_CPU_CMP_Internals_internalEQ TOP_CPU_CMP_Internals_internalEQ $end
$upscope
$end
$upscope
$end
$scope module State $end
$var string 1 TOP_CPU_State_StateToString TOP_CPU_State_StateToString $end
$var wire 3 TOP_CPU_State_State TOP_CPU_State_State[2:0] $end
$var string 1 TOP_CPU_State_HaltCodeToString TOP_CPU_State_HaltCodeToString $end
$var wire 4 TOP_CPU_State_HaltCode TOP_CPU_State_HaltCode[3:0] $end
$var wire 32 TOP_CPU_State_Instruction TOP_CPU_State_Instruction[31:0] $end
$var wire 1 TOP_CPU_State_WBDataReady TOP_CPU_State_WBDataReady $end
$var wire 32 TOP_CPU_State_WBData TOP_CPU_State_WBData[31:0] $end
$var wire 32 TOP_CPU_State_PC TOP_CPU_State_PC[31:0] $end
$var wire 32 TOP_CPU_State_PCOffset TOP_CPU_State_PCOffset[31:0] $end
$upscope
$end
$scope module NextState $end
$var string 1 TOP_CPU_NextState_StateToString TOP_CPU_NextState_StateToString $end
$var wire 3 TOP_CPU_NextState_State TOP_CPU_NextState_State[2:0] $end
$var string 1 TOP_CPU_NextState_HaltCodeToString TOP_CPU_NextState_HaltCodeToString $end
$var wire 4 TOP_CPU_NextState_HaltCode TOP_CPU_NextState_HaltCode[3:0] $end
$var wire 32 TOP_CPU_NextState_Instruction TOP_CPU_NextState_Instruction[31:0] $end
$var wire 1 TOP_CPU_NextState_WBDataReady TOP_CPU_NextState_WBDataReady $end
$var wire 32 TOP_CPU_NextState_WBData TOP_CPU_NextState_WBData[31:0] $end
$var wire 32 TOP_CPU_NextState_PC TOP_CPU_NextState_PC[31:0] $end
$var wire 32 TOP_CPU_NextState_PCOffset TOP_CPU_NextState_PCOffset[31:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module InstructionsRAM $end
$scope module Inputs $end
$var wire 32 TOP_InstructionsRAM_Inputs_Common_Address TOP_InstructionsRAM_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_InstructionsRAM_Inputs_Common_WriteValue TOP_InstructionsRAM_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_Inputs_Common_WE TOP_InstructionsRAM_Inputs_Common_WE $end
$var wire 1 TOP_InstructionsRAM_Inputs_Common_RE TOP_InstructionsRAM_Inputs_Common_RE $end
$var wire 2 TOP_InstructionsRAM_Inputs_Common_MemAccessMode TOP_InstructionsRAM_Inputs_Common_MemAccessMode[1:0] $end
$var wire 32 TOP_InstructionsRAM_Inputs_DeviceAddress TOP_InstructionsRAM_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_InstructionsRAM_Outputs_ReadValue TOP_InstructionsRAM_Outputs_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_Outputs_IsReady TOP_InstructionsRAM_Outputs_IsReady $end
$var wire 1 TOP_InstructionsRAM_Outputs_IsActive TOP_InstructionsRAM_Outputs_IsActive $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_InstructionsRAM_Internals_addressMatch TOP_InstructionsRAM_Internals_addressMatch $end
$var wire 32 TOP_InstructionsRAM_Internals_internalAddressBits TOP_InstructionsRAM_Internals_internalAddressBits[31:0] $end
$var wire 5 TOP_InstructionsRAM_Internals_internalByteAddress TOP_InstructionsRAM_Internals_internalByteAddress[4:0] $end
$var wire 32 TOP_InstructionsRAM_Internals_addressSpan TOP_InstructionsRAM_Internals_addressSpan[31:0] $end
$var wire 10 TOP_InstructionsRAM_Internals_internalWordAddress TOP_InstructionsRAM_Internals_internalWordAddress[9:0] $end
$var wire 1 TOP_InstructionsRAM_Internals_internalIsActive TOP_InstructionsRAM_Internals_internalIsActive $end
$var wire 32 TOP_InstructionsRAM_Internals_internalWriteValueBits TOP_InstructionsRAM_Internals_internalWriteValueBits[31:0] $end
$var wire 32 TOP_InstructionsRAM_Internals_writeMask TOP_InstructionsRAM_Internals_writeMask[31:0] $end
$var wire 32 TOP_InstructionsRAM_Internals_internalWriteData TOP_InstructionsRAM_Internals_internalWriteData[31:0] $end
$var wire 1 TOP_InstructionsRAM_Internals_readBeforeWrite TOP_InstructionsRAM_Internals_readBeforeWrite $end
$var wire 1 TOP_InstructionsRAM_Internals_internalWE TOP_InstructionsRAM_Internals_internalWE $end
$var wire 32 TOP_InstructionsRAM_Internals_memAccessMask TOP_InstructionsRAM_Internals_memAccessMask[31:0] $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_InstructionsRAM_State_ReadValue TOP_InstructionsRAM_State_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_State_Ready TOP_InstructionsRAM_State_Ready $end
$var wire 1 TOP_InstructionsRAM_State_ReadBeforeWrite TOP_InstructionsRAM_State_ReadBeforeWrite $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_InstructionsRAM_NextState_ReadValue TOP_InstructionsRAM_NextState_ReadValue[31:0] $end
$var wire 1 TOP_InstructionsRAM_NextState_Ready TOP_InstructionsRAM_NextState_Ready $end
$var wire 1 TOP_InstructionsRAM_NextState_ReadBeforeWrite TOP_InstructionsRAM_NextState_ReadBeforeWrite $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module UARTSim $end
$scope module Inputs $end
$var wire 32 TOP_UARTSim_Inputs_Common_Address TOP_UARTSim_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_UARTSim_Inputs_Common_WriteValue TOP_UARTSim_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_UARTSim_Inputs_Common_WE TOP_UARTSim_Inputs_Common_WE $end
$var wire 1 TOP_UARTSim_Inputs_Common_RE TOP_UARTSim_Inputs_Common_RE $end
$var wire 2 TOP_UARTSim_Inputs_Common_MemAccessMode TOP_UARTSim_Inputs_Common_MemAccessMode[1:0] $end
$var wire 32 TOP_UARTSim_Inputs_DeviceAddress TOP_UARTSim_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_UARTSim_Outputs_IsActive TOP_UARTSim_Outputs_IsActive $end
$var wire 1 TOP_UARTSim_Outputs_IsReady TOP_UARTSim_Outputs_IsReady $end
$var wire 32 TOP_UARTSim_Outputs_ReadValue TOP_UARTSim_Outputs_ReadValue[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_UARTSim_Internals_addressMatch TOP_UARTSim_Internals_addressMatch $end
$var wire 32 TOP_UARTSim_Internals_internalAddressBits TOP_UARTSim_Internals_internalAddressBits[31:0] $end
$var wire 5 TOP_UARTSim_Internals_internalByteAddress TOP_UARTSim_Internals_internalByteAddress[4:0] $end
$var wire 32 TOP_UARTSim_Internals_addressSpan TOP_UARTSim_Internals_addressSpan[31:0] $end
$var wire 1 TOP_UARTSim_Internals_internalIsActive TOP_UARTSim_Internals_internalIsActive $end
$var wire 1 TOP_UARTSim_Internals_internalIsReady TOP_UARTSim_Internals_internalIsReady $end
$upscope
$end
$scope module State $end
$var wire 1 TOP_UARTSim_State_UART_TX TOP_UARTSim_State_UART_TX $end
$var wire 8 TOP_UARTSim_State_txSimCounter TOP_UARTSim_State_txSimCounter[7:0] $end
$upscope
$end
$scope module NextState $end
$var wire 1 TOP_UARTSim_NextState_UART_TX TOP_UARTSim_NextState_UART_TX $end
$var wire 8 TOP_UARTSim_NextState_txSimCounter TOP_UARTSim_NextState_txSimCounter[7:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module CounterModule $end
$scope module Inputs $end
$var wire 32 TOP_CounterModule_Inputs_Common_Address TOP_CounterModule_Inputs_Common_Address[31:0] $end
$var wire 32 TOP_CounterModule_Inputs_Common_WriteValue TOP_CounterModule_Inputs_Common_WriteValue[31:0] $end
$var wire 1 TOP_CounterModule_Inputs_Common_WE TOP_CounterModule_Inputs_Common_WE $end
$var wire 1 TOP_CounterModule_Inputs_Common_RE TOP_CounterModule_Inputs_Common_RE $end
$var wire 2 TOP_CounterModule_Inputs_Common_MemAccessMode TOP_CounterModule_Inputs_Common_MemAccessMode[1:0] $end
$var wire 32 TOP_CounterModule_Inputs_DeviceAddress TOP_CounterModule_Inputs_DeviceAddress[31:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 32 TOP_CounterModule_Outputs_ReadValue TOP_CounterModule_Outputs_ReadValue[31:0] $end
$var wire 1 TOP_CounterModule_Outputs_IsReady TOP_CounterModule_Outputs_IsReady $end
$var wire 1 TOP_CounterModule_Outputs_IsActive TOP_CounterModule_Outputs_IsActive $end
$var wire 32 TOP_CounterModule_Outputs_Value TOP_CounterModule_Outputs_Value[31:0] $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_CounterModule_Internals_addressMatch TOP_CounterModule_Internals_addressMatch $end
$var wire 32 TOP_CounterModule_Internals_internalAddressBits TOP_CounterModule_Internals_internalAddressBits[31:0] $end
$var wire 5 TOP_CounterModule_Internals_internalByteAddress TOP_CounterModule_Internals_internalByteAddress[4:0] $end
$var wire 32 TOP_CounterModule_Internals_addressSpan TOP_CounterModule_Internals_addressSpan[31:0] $end
$var wire 1 TOP_CounterModule_Internals_internalIsActive TOP_CounterModule_Internals_internalIsActive $end
$upscope
$end
$scope module State $end
$var wire 32 TOP_CounterModule_State_Value TOP_CounterModule_State_Value[31:0] $end
$upscope
$end
$scope module NextState $end
$var wire 32 TOP_CounterModule_NextState_Value TOP_CounterModule_NextState_Value[31:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module State $end
$var wire 1 TOP_State_MemReady TOP_State_MemReady $end
$upscope
$end
$scope module NextState $end
$var wire 1 TOP_NextState_MemReady TOP_NextState_MemReady $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$enddefinitions
$end
#0
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Outputs_Counter
b000 TOP_Internals_CombinedModuleIsActive
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
0TOP_Internals_ModuleCommon_WE
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b00000000 TOP_Internals_BusCS_Item1
0TOP_Internals_BusCS_Item2
b00000000 TOP_Internals_ModuleIndex
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Inputs_BaseAddress
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Inputs_ExtIRQ
0TOP_CPU_Outputs_IsHalted
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
0TOP_CPU_Outputs_MemWrite
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b0000 TOP_CPU_Internals_CSRAddress
1TOP_CPU_Internals_CSRWriteFault
b0000 TOP_CPU_Internals_CSRData_Item1
1TOP_CPU_Internals_CSRData_Item2
b00000000000000000000000000000000 TOP_CPU_Internals_CSRWriteData
b000000000000000000000000000000100 TOP_CPU_Internals_NextSequentialPC
0TOP_CPU_Internals_MemAddressMisaligned
1TOP_CPU_Internals_IsIF
0TOP_CPU_Internals_IsLoadOp
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
0TOP_CPU_Internals_HasMTVEC
b00000000000000000000000000000100 TOP_CPU_Internals_InstructionOffset
b000000000000000000000000000000000 TOP_CPU_Internals_internalNextPC
b00000000000000000000000000000000 TOP_CPU_Internals_MSTATUS
0TOP_CPU_Internals_isMIE
b00000000000000000000000000000000 TOP_CPU_ID_Inputs_Instruction
b0000000 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
s0 TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000000 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000000 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
b00000000000000000000000000000000 TOP_CPU_ID_Internals_ZeroU32
0TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
0TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
sNone TOP_CPU_State_HaltCodeToString
b0000 TOP_CPU_State_HaltCode
b00000000000000000000000000000000 TOP_CPU_State_Instruction
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
b00000000000000000000000000000000 TOP_CPU_State_PC
b00000000000000000000000000000000 TOP_CPU_State_PCOffset
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
sNone TOP_CPU_NextState_HaltCodeToString
b0000 TOP_CPU_NextState_HaltCode
b00000000000000000000000000000000 TOP_CPU_NextState_Instruction
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
b00000000000000000000000000000000 TOP_CPU_NextState_PC
b00000000000000000000000000000000 TOP_CPU_NextState_PCOffset
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_DeviceAddress
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000001000000000000 TOP_InstructionsRAM_Internals_addressSpan
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
0TOP_UARTSim_Inputs_Common_WE
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b10010000000000000000000000000000 TOP_UARTSim_Inputs_DeviceAddress
0TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000100 TOP_UARTSim_Internals_addressSpan
0TOP_UARTSim_Internals_internalIsActive
1TOP_UARTSim_Internals_internalIsReady
0TOP_UARTSim_State_UART_TX
b00000000 TOP_UARTSim_State_txSimCounter
0TOP_UARTSim_NextState_UART_TX
b00000000 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
0TOP_CounterModule_Inputs_Common_WE
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b10000000000000000000000000000000 TOP_CounterModule_Inputs_DeviceAddress
b00000000000000000000000000000000 TOP_CounterModule_Outputs_ReadValue
1TOP_CounterModule_Outputs_IsReady
0TOP_CounterModule_Outputs_IsActive
b00000000000000000000000000000000 TOP_CounterModule_Outputs_Value
0TOP_CounterModule_Internals_addressMatch
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
b00000000000000000000000000000100 TOP_CounterModule_Internals_addressSpan
0TOP_CounterModule_Internals_internalIsActive
b00000000000000000000000000000000 TOP_CounterModule_State_Value
b00000000000000000000000000000000 TOP_CounterModule_NextState_Value
0TOP_State_MemReady
0TOP_NextState_MemReady
#2001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
1TOP_NextState_MemReady
#2002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3000
0TOP_Control_Clock
#4000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#4001
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000011010000000000010100010011 TOP_CPU_NextState_Instruction
#5000
0TOP_Control_Clock
#6000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000011010000000000010100010011 TOP_CPU_State_Instruction
#6001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000110100 TOP_CPU_Internals_ALUOp2
b10100 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000110100 TOP_CPU_Internals_CMPRhs
b00000011010000000000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b10100 TOP_CPU_ID_Outputs_RS2
b0000001 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000110100 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000110100 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000101010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000101010 TOP_CPU_ID_Outputs_BTypeImm
b00000011010000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000110100 TOP_CPU_ID_Outputs_JTypeImm
b10100 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
s20 TOP_CPU_ID_Outputs_SysTypeCodeToString
b100 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_RetTypeCodeToString
b00001 TOP_CPU_ID_Outputs_RetTypeCode
s1 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0001 TOP_CPU_ID_Outputs_IRQTypeCode
s52 TOP_CPU_ID_Outputs_CSRAddressToString
b000000110100 TOP_CPU_ID_Outputs_CSRAddress
b00000011010000000000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000110100 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b0000001 TOP_CPU_ID_Internals_internalFunct7
b10100 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b10100 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110100 TOP_CPU_ALU_Inputs_Op2
b10100 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111001100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111001100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110100 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_LTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
0TOP_NextState_MemReady
#6002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#7000
0TOP_Control_Clock
#8000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#8001
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#9000
0TOP_Control_Clock
#10000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#10001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#11000
0TOP_Control_Clock
#12000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#12001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#13000
0TOP_Control_Clock
#14000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#14001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110100 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#15000
0TOP_Control_Clock
#16000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b000000000000000000000000000000100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110100 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#16001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#17000
0TOP_Control_Clock
#18000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000001000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000000100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000001000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#18001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000100000000000000011101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000000100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#18002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#19000
0TOP_Control_Clock
#20000
1TOP_Control_Clock
b00000000100000000000000011101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000100000000000000011101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000100000000000000011101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#20001
b00000000100000000000000011101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000100000000000000011101111 TOP_CPU_NextState_Instruction
#21000
0TOP_Control_Clock
#22000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000100000000000000011101111 TOP_CPU_State_Instruction
#22001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011101111 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000100000000000000011101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00001 TOP_CPU_ID_Outputs_RD
b01000 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000100000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000000000000000001000 TOP_CPU_ID_Outputs_JTypeImm
b01000 TOP_CPU_ID_Outputs_SHAMT
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
s8 TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s8 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001000 TOP_CPU_ID_Outputs_CSRAddress
b00000000100000000000000011101111 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001000 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01000 TOP_CPU_Regs_Inputs_RS2Addr
b00001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011101111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000100000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#22002
b00000000000000000000000011101111 TOP_CPU_Inputs_MemReadData
#23000
0TOP_Control_Clock
#24000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#24001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#25000
0TOP_Control_Clock
#26000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#26001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#27000
0TOP_Control_Clock
#28000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#28001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#29000
0TOP_Control_Clock
#30000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#30001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_CPU_NextState_WBData
b00000000000000000000000000001000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#31000
0TOP_Control_Clock
#32000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000000001100 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000001000 TOP_CPU_State_WBData
b00000000000000000000000000001000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#32001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000001100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#33000
0TOP_Control_Clock
#34000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000001100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000001100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000010000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000001100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000001100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#34001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000001100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b10010000000000000000011000110111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000001100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000001100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#34002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#35000
0TOP_Control_Clock
#36000
1TOP_Control_Clock
b10010000000000000000011000110111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b10010000000000000000011000110111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b10010000000000000000011000110111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#36001
b10010000000000000000011000110111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b10010000000000000000011000110111 TOP_CPU_NextState_Instruction
#37000
0TOP_Control_Clock
#38000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b10010000000000000000011000110111 TOP_CPU_State_Instruction
#38001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000110111 TOP_Internals_internalModuleReadData
b10010000000000000000011000110111 TOP_CPU_ID_Inputs_Instruction
b0110111 TOP_CPU_ID_Outputs_OpCode
b01100 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b1001000 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111100100000000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111100100000000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111100100001100 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111000100001100 TOP_CPU_ID_Outputs_BTypeImm
b10010000000000000000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111100000000000100000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
sLUI TOP_CPU_ID_Outputs_OpTypeCodeToString
b0110111 TOP_CPU_ID_Outputs_OpTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s72 TOP_CPU_ID_Outputs_RetTypeCodeToString
b01000 TOP_CPU_ID_Outputs_RetTypeCode
s72 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1000 TOP_CPU_ID_Outputs_IRQTypeCode
s2304 TOP_CPU_ID_Outputs_CSRAddressToString
b100100000000 TOP_CPU_ID_Outputs_CSRAddress
b10010000000000000000011000110111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111100100000000 TOP_CPU_ID_Internals_internalITypeImm
b0110111 TOP_CPU_ID_Internals_internalOpCode
b1001000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01100 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b10010000000000000000011000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#38002
b00000000000000000000000000110111 TOP_CPU_Inputs_MemReadData
#39000
0TOP_Control_Clock
#40000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#40001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#41000
0TOP_Control_Clock
#42000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#42001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#43000
0TOP_Control_Clock
#44000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#44001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#45000
0TOP_Control_Clock
#46000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#46001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b10010000000000000000000000000000 TOP_CPU_NextState_WBData
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#47000
0TOP_Control_Clock
#48000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b10010000000000000000000000000000 TOP_CPU_State_WBData
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#48001
1TOP_CPU_Regs_Inputs_WE
b10010000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#49000
0TOP_Control_Clock
#50000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#50001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#50002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#51000
0TOP_Control_Clock
#52000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#52001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
#53000
0TOP_Control_Clock
#54000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
#54001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#54002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#55000
0TOP_Control_Clock
#56000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#56001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#57000
0TOP_Control_Clock
#58000
1TOP_Control_Clock
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000110100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#58001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110100 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000110100 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110100 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000110100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000110100 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000110100 TOP_CounterModule_Internals_internalAddressBits
#59000
0TOP_Control_Clock
#60000
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001001000 TOP_InstructionsRAM_Outputs_ReadValue
b01101100011011000110010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
#60001
b00000000000000000000000001001000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#61000
0TOP_Control_Clock
#62000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#62001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#63000
0TOP_Control_Clock
#64000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#64001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#65000
0TOP_Control_Clock
#66000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#66001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001001000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#67000
0TOP_Control_Clock
#68000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001001000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#68001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001001000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#69000
0TOP_Control_Clock
#70000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#70001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101100011011000110010101001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#70002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#71000
0TOP_Control_Clock
#72000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#72001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
#73000
0TOP_Control_Clock
#74000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110100 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000110100 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000110100 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
#74001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#74002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#75000
0TOP_Control_Clock
#76000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001001000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#76001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#77000
0TOP_Control_Clock
#78000
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001001000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001001000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001001000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#78001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001001000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001001000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001001000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001001000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001001000 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#79000
0TOP_Control_Clock
#80000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#80001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#81000
0TOP_Control_Clock
#82000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001001000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#82001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#83000
0TOP_Control_Clock
#84000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#84001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#85000
0TOP_Control_Clock
#86000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#86001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#86002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#87000
0TOP_Control_Clock
#88000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#88001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#89000
0TOP_Control_Clock
#90000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#90001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001001010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001001010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001001010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001001010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001001010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000010010 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001001010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001001010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000001001010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001001010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#90002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#91000
0TOP_Control_Clock
#92000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#92001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#93000
0TOP_Control_Clock
#94000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#94001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#94002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#95000
0TOP_Control_Clock
#96000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
#96001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#97000
0TOP_Control_Clock
#98000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#98001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#99000
0TOP_Control_Clock
#100000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#100001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#101000
0TOP_Control_Clock
#102000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#102001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#103000
0TOP_Control_Clock
#104000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#104001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#105000
0TOP_Control_Clock
#106000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#106001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#106002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#107000
0TOP_Control_Clock
#108000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#108001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#109000
0TOP_Control_Clock
#110000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#110001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#111000
0TOP_Control_Clock
#112000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#112001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#113000
0TOP_Control_Clock
#114000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#114001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#115000
0TOP_Control_Clock
#116000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#116001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#117000
0TOP_Control_Clock
#118000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#118001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#119000
0TOP_Control_Clock
#120000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#120001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#121000
0TOP_Control_Clock
#122000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#122001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#123000
0TOP_Control_Clock
#124000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#124001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#125000
0TOP_Control_Clock
#126000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#126001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#126002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#127000
0TOP_Control_Clock
#128000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#128001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#129000
0TOP_Control_Clock
#130000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#130001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#131000
0TOP_Control_Clock
#132000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#132001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#133000
0TOP_Control_Clock
#134000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#134001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#135000
0TOP_Control_Clock
#136000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#136001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#137000
0TOP_Control_Clock
#138000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#138001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#138002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#139000
0TOP_Control_Clock
#140000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#140001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#141000
0TOP_Control_Clock
#142000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#142001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#142002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#143000
0TOP_Control_Clock
#144000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#144001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#145000
0TOP_Control_Clock
#146000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#146001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000000000000 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000000000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#146002
b00000000000000100000000000000000 TOP_CPU_Inputs_MemReadData
#147000
0TOP_Control_Clock
#148000
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001001000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001001000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#148001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001001000 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110111000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001001000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000100100000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111100100000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001001000 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001001000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001001000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001001000 TOP_CounterModule_Inputs_Common_WriteValue
#149000
0TOP_Control_Clock
#150000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#150001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#151000
0TOP_Control_Clock
#152000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#152001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#153000
0TOP_Control_Clock
#154000
1TOP_Control_Clock
b00000000000000000000000001001000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#154001
b00000000000000000000000001001000 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#155000
0TOP_Control_Clock
#156000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#156001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#157000
0TOP_Control_Clock
#158000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#158001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#158002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#159000
0TOP_Control_Clock
#160000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#160001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#161000
0TOP_Control_Clock
#162000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#162001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101001000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#162002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#163000
0TOP_Control_Clock
#164000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101001000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#164001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#165000
0TOP_Control_Clock
#166000
1TOP_Control_Clock
b00000000000000000000000000110100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#166001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#167000
0TOP_Control_Clock
#168000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#168001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000110100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#169000
0TOP_Control_Clock
#170000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#170001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110101 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#171000
0TOP_Control_Clock
#172000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110101 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#172001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110101 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#173000
0TOP_Control_Clock
#174000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#174001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#174002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#175000
0TOP_Control_Clock
#176000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#176001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#177000
0TOP_Control_Clock
#178000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#178001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011010000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000101100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#179000
0TOP_Control_Clock
#180000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#180001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#181000
0TOP_Control_Clock
#182000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#182001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#183000
0TOP_Control_Clock
#184000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#184001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#185000
0TOP_Control_Clock
#186000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#186001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#187000
0TOP_Control_Clock
#188000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#188001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#189000
0TOP_Control_Clock
#190000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#190001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#191000
0TOP_Control_Clock
#192000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#192001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#193000
0TOP_Control_Clock
#194000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#194001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#194002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#195000
0TOP_Control_Clock
#196000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#196001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#197000
0TOP_Control_Clock
#198000
1TOP_Control_Clock
b00000000000000000000000000110101 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000110101 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110101 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110101 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000110101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110101 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#198001
b00000000000000000000000000000101 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110101 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000110101 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000101 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000110101 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000011010000000000000000010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110101 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000110101 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110101 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000110101 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
#198002
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
#199000
0TOP_Control_Clock
#200000
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001100101 TOP_InstructionsRAM_Outputs_ReadValue
b0000000001101100011011000000000001001000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#200001
b00000000000000000000000001100101 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#201000
0TOP_Control_Clock
#202000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#202001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#203000
0TOP_Control_Clock
#204000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#204001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#205000
0TOP_Control_Clock
#206000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#206001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001100101 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#207000
0TOP_Control_Clock
#208000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001100101 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#208001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001100101 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#209000
0TOP_Control_Clock
#210000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#210001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101100011011000110010101001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#210002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#211000
0TOP_Control_Clock
#212000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#212001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#213000
0TOP_Control_Clock
#214000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110101 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000110101 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000110101 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#214001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#214002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#215000
0TOP_Control_Clock
#216000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001100101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#216001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#217000
0TOP_Control_Clock
#218000
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001100101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001100101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100101 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#218001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001100101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001100101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001100101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001100101 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#219000
0TOP_Control_Clock
#220000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#220001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#221000
0TOP_Control_Clock
#222000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001100101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#222001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#223000
0TOP_Control_Clock
#224000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#224001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#225000
0TOP_Control_Clock
#226000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#226001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#226002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#227000
0TOP_Control_Clock
#228000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#228001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#229000
0TOP_Control_Clock
#230000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#230001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001100111 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001100111 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001100111 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100111 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001100111 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011001 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000001001100100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100111 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001100111 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001100111 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001100111 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#230002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#231000
0TOP_Control_Clock
#232000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#232001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#233000
0TOP_Control_Clock
#234000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#234001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#235000
0TOP_Control_Clock
#236000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#236001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#237000
0TOP_Control_Clock
#238000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#238001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#239000
0TOP_Control_Clock
#240000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#240001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#241000
0TOP_Control_Clock
#242000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#242001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#243000
0TOP_Control_Clock
#244000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#244001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#245000
0TOP_Control_Clock
#246000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#246001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#246002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#247000
0TOP_Control_Clock
#248000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#248001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#249000
0TOP_Control_Clock
#250000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#250001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#251000
0TOP_Control_Clock
#252000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#252001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#253000
0TOP_Control_Clock
#254000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#254001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#255000
0TOP_Control_Clock
#256000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#256001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#257000
0TOP_Control_Clock
#258000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#258001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#259000
0TOP_Control_Clock
#260000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#260001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#261000
0TOP_Control_Clock
#262000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#262001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#263000
0TOP_Control_Clock
#264000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#264001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#265000
0TOP_Control_Clock
#266000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#266001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#266002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#267000
0TOP_Control_Clock
#268000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#268001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#269000
0TOP_Control_Clock
#270000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#270001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#271000
0TOP_Control_Clock
#272000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#272001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#273000
0TOP_Control_Clock
#274000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#274001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#275000
0TOP_Control_Clock
#276000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#276001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#277000
0TOP_Control_Clock
#278000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#278001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#278002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#279000
0TOP_Control_Clock
#280000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#280001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#281000
0TOP_Control_Clock
#282000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#282001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#282002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#283000
0TOP_Control_Clock
#284000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#284001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#285000
0TOP_Control_Clock
#286000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#286001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#286002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#287000
0TOP_Control_Clock
#288000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#288001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#289000
0TOP_Control_Clock
#290000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#290001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#291000
0TOP_Control_Clock
#292000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#292001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#293000
0TOP_Control_Clock
#294000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#294001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#295000
0TOP_Control_Clock
#296000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#296001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#297000
0TOP_Control_Clock
#298000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#298001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#298002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#299000
0TOP_Control_Clock
#300000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#300001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#301000
0TOP_Control_Clock
#302000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#302001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#303000
0TOP_Control_Clock
#304000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#304001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#305000
0TOP_Control_Clock
#306000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#306001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#307000
0TOP_Control_Clock
#308000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#308001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#309000
0TOP_Control_Clock
#310000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#310001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#311000
0TOP_Control_Clock
#312000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#312001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#313000
0TOP_Control_Clock
#314000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#314001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#315000
0TOP_Control_Clock
#316000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#316001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#317000
0TOP_Control_Clock
#318000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#318001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#318002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#319000
0TOP_Control_Clock
#320000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#320001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#321000
0TOP_Control_Clock
#322000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#322001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#323000
0TOP_Control_Clock
#324000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#324001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#325000
0TOP_Control_Clock
#326000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#326001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#327000
0TOP_Control_Clock
#328000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#328001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#329000
0TOP_Control_Clock
#330000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#330001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#330002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#331000
0TOP_Control_Clock
#332000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#332001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#333000
0TOP_Control_Clock
#334000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#334001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#334002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#335000
0TOP_Control_Clock
#336000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#336001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#337000
0TOP_Control_Clock
#338000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#338001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#338002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#339000
0TOP_Control_Clock
#340000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#340001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#341000
0TOP_Control_Clock
#342000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#342001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#343000
0TOP_Control_Clock
#344000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#344001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#345000
0TOP_Control_Clock
#346000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#346001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#347000
0TOP_Control_Clock
#348000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#348001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#349000
0TOP_Control_Clock
#350000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#350001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#350002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#351000
0TOP_Control_Clock
#352000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#352001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#353000
0TOP_Control_Clock
#354000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#354001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#355000
0TOP_Control_Clock
#356000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001001000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#356001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#357000
0TOP_Control_Clock
#358000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#358001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#359000
0TOP_Control_Clock
#360000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#360001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#361000
0TOP_Control_Clock
#362000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#362001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#363000
0TOP_Control_Clock
#364000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#364001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#365000
0TOP_Control_Clock
#366000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#366001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#367000
0TOP_Control_Clock
#368000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#368001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#369000
0TOP_Control_Clock
#370000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#370001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#370002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#371000
0TOP_Control_Clock
#372000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#372001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#373000
0TOP_Control_Clock
#374000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#374001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#375000
0TOP_Control_Clock
#376000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#376001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#377000
0TOP_Control_Clock
#378000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#378001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#379000
0TOP_Control_Clock
#380000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#380001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#381000
0TOP_Control_Clock
#382000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#382001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#382002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#383000
0TOP_Control_Clock
#384000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#384001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#385000
0TOP_Control_Clock
#386000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#386001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#386002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#387000
0TOP_Control_Clock
#388000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#388001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#389000
0TOP_Control_Clock
#390000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#390001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#390002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#391000
0TOP_Control_Clock
#392000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#392001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#393000
0TOP_Control_Clock
#394000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#394001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#395000
0TOP_Control_Clock
#396000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#396001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#397000
0TOP_Control_Clock
#398000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#398001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#399000
0TOP_Control_Clock
#400000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#400001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#401000
0TOP_Control_Clock
#402000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#402001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001001000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#402002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#403000
0TOP_Control_Clock
#404000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#404001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#405000
0TOP_Control_Clock
#406000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#406001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#407000
0TOP_Control_Clock
#408000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#408001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#409000
0TOP_Control_Clock
#410000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#410001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#411000
0TOP_Control_Clock
#412000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#412001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#413000
0TOP_Control_Clock
#414000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#414001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#415000
0TOP_Control_Clock
#416000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#416001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#417000
0TOP_Control_Clock
#418000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#418001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#419000
0TOP_Control_Clock
#420000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#420001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#421000
0TOP_Control_Clock
#422000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#422001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#422002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#423000
0TOP_Control_Clock
#424000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#424001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#425000
0TOP_Control_Clock
#426000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#426001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#427000
0TOP_Control_Clock
#428000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#428001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#429000
0TOP_Control_Clock
#430000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#430001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#431000
0TOP_Control_Clock
#432000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#432001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#433000
0TOP_Control_Clock
#434000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#434001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#434002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#435000
0TOP_Control_Clock
#436000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#436001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#437000
0TOP_Control_Clock
#438000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#438001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#438002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#439000
0TOP_Control_Clock
#440000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#440001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#441000
0TOP_Control_Clock
#442000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001100101 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#442001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001001000 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100101 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001001000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#442002
b00000000000000100000000001001000 TOP_CPU_Inputs_MemReadData
#443000
0TOP_Control_Clock
#444000
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001100101 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001100101 TOP_CPU_Internals_ALUOp2
b00101 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001100101 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001100101 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100101 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#444001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100101 TOP_CPU_ALU_Inputs_Op2
b00101 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001100101 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110011011 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001100101 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001100101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000100100000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111100100000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001100101 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110011011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001100101 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001100101 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001100101 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101100101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100101 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001100101 TOP_CounterModule_Inputs_Common_WriteValue
#445000
0TOP_Control_Clock
#446000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#446001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#447000
0TOP_Control_Clock
#448000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#448001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#449000
0TOP_Control_Clock
#450000
1TOP_Control_Clock
b00000000000000000000000001100101 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#450001
b00000000000000000000000001100101 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#451000
0TOP_Control_Clock
#452000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#452001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#453000
0TOP_Control_Clock
#454000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#454001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001100101 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#454002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#455000
0TOP_Control_Clock
#456000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#456001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#457000
0TOP_Control_Clock
#458000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#458001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101100101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#458002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#459000
0TOP_Control_Clock
#460000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101100101 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#460001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#461000
0TOP_Control_Clock
#462000
1TOP_Control_Clock
b00000000000000000000000000110101 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110101 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#462001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110101 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#463000
0TOP_Control_Clock
#464000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#464001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000110101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#465000
0TOP_Control_Clock
#466000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#466001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110110 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#467000
0TOP_Control_Clock
#468000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110110 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#468001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110110 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#469000
0TOP_Control_Clock
#470000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#470001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#470002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#471000
0TOP_Control_Clock
#472000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#472001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#473000
0TOP_Control_Clock
#474000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#474001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011010100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000101101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#475000
0TOP_Control_Clock
#476000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#476001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#477000
0TOP_Control_Clock
#478000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#478001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#479000
0TOP_Control_Clock
#480000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#480001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#481000
0TOP_Control_Clock
#482000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#482001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#483000
0TOP_Control_Clock
#484000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#484001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#485000
0TOP_Control_Clock
#486000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#486001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#487000
0TOP_Control_Clock
#488000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#488001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#489000
0TOP_Control_Clock
#490000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#490001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#490002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#491000
0TOP_Control_Clock
#492000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#492001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#493000
0TOP_Control_Clock
#494000
1TOP_Control_Clock
b00000000000000000000000000110110 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000110110 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110110 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110110 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000110110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110110 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#494001
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110110 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000110110 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000110110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110110 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000110110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110110 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000110110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#494002
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
#495000
0TOP_Control_Clock
#496000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101100 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000001101100000000000110010101001000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#496001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#497000
0TOP_Control_Clock
#498000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#498001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#499000
0TOP_Control_Clock
#500000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#500001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#501000
0TOP_Control_Clock
#502000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#502001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#503000
0TOP_Control_Clock
#504000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#504001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#505000
0TOP_Control_Clock
#506000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#506001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101100011011000110010101001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#506002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#507000
0TOP_Control_Clock
#508000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#508001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#509000
0TOP_Control_Clock
#510000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000110110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000110110 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#510001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#510002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#511000
0TOP_Control_Clock
#512000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#512001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#513000
0TOP_Control_Clock
#514000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#514001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#515000
0TOP_Control_Clock
#516000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#516001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#517000
0TOP_Control_Clock
#518000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#518001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#519000
0TOP_Control_Clock
#520000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#520001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#521000
0TOP_Control_Clock
#522000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#522001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#522002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#523000
0TOP_Control_Clock
#524000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#524001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#525000
0TOP_Control_Clock
#526000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#526001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001101110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001101110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001101110 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001101110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011011 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001101110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001101110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001101110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#526002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#527000
0TOP_Control_Clock
#528000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#528001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#529000
0TOP_Control_Clock
#530000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#530001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#531000
0TOP_Control_Clock
#532000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#532001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#533000
0TOP_Control_Clock
#534000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#534001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#535000
0TOP_Control_Clock
#536000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#536001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#537000
0TOP_Control_Clock
#538000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#538001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#539000
0TOP_Control_Clock
#540000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#540001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#541000
0TOP_Control_Clock
#542000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#542001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#542002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#543000
0TOP_Control_Clock
#544000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#544001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#545000
0TOP_Control_Clock
#546000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#546001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#547000
0TOP_Control_Clock
#548000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#548001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#549000
0TOP_Control_Clock
#550000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#550001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#551000
0TOP_Control_Clock
#552000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#552001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#553000
0TOP_Control_Clock
#554000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#554001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#555000
0TOP_Control_Clock
#556000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#556001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#557000
0TOP_Control_Clock
#558000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#558001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#559000
0TOP_Control_Clock
#560000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#560001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#561000
0TOP_Control_Clock
#562000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#562001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#562002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#563000
0TOP_Control_Clock
#564000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#564001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#565000
0TOP_Control_Clock
#566000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#566001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#567000
0TOP_Control_Clock
#568000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#568001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#569000
0TOP_Control_Clock
#570000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#570001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#571000
0TOP_Control_Clock
#572000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#572001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#573000
0TOP_Control_Clock
#574000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#574001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#574002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#575000
0TOP_Control_Clock
#576000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#576001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#577000
0TOP_Control_Clock
#578000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#578001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#578002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#579000
0TOP_Control_Clock
#580000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#580001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#581000
0TOP_Control_Clock
#582000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#582001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#582002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#583000
0TOP_Control_Clock
#584000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#584001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#585000
0TOP_Control_Clock
#586000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#586001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#587000
0TOP_Control_Clock
#588000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#588001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#589000
0TOP_Control_Clock
#590000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#590001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#591000
0TOP_Control_Clock
#592000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#592001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#593000
0TOP_Control_Clock
#594000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#594001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#594002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#595000
0TOP_Control_Clock
#596000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#596001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#597000
0TOP_Control_Clock
#598000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#598001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#599000
0TOP_Control_Clock
#600000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#600001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#601000
0TOP_Control_Clock
#602000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#602001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#603000
0TOP_Control_Clock
#604000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#604001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#605000
0TOP_Control_Clock
#606000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#606001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#607000
0TOP_Control_Clock
#608000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#608001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#609000
0TOP_Control_Clock
#610000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#610001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#611000
0TOP_Control_Clock
#612000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#612001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#613000
0TOP_Control_Clock
#614000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#614001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#614002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#615000
0TOP_Control_Clock
#616000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#616001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#617000
0TOP_Control_Clock
#618000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#618001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#619000
0TOP_Control_Clock
#620000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#620001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#621000
0TOP_Control_Clock
#622000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#622001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#623000
0TOP_Control_Clock
#624000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#624001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#625000
0TOP_Control_Clock
#626000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#626001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#626002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#627000
0TOP_Control_Clock
#628000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#628001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#629000
0TOP_Control_Clock
#630000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#630001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#630002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#631000
0TOP_Control_Clock
#632000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#632001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#633000
0TOP_Control_Clock
#634000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#634001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#634002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#635000
0TOP_Control_Clock
#636000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#636001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#637000
0TOP_Control_Clock
#638000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#638001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#639000
0TOP_Control_Clock
#640000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#640001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#641000
0TOP_Control_Clock
#642000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#642001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#643000
0TOP_Control_Clock
#644000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#644001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#645000
0TOP_Control_Clock
#646000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#646001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#646002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#647000
0TOP_Control_Clock
#648000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#648001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#649000
0TOP_Control_Clock
#650000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#650001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#651000
0TOP_Control_Clock
#652000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001100101 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#652001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#653000
0TOP_Control_Clock
#654000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#654001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#655000
0TOP_Control_Clock
#656000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#656001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#657000
0TOP_Control_Clock
#658000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#658001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#659000
0TOP_Control_Clock
#660000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#660001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#661000
0TOP_Control_Clock
#662000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#662001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#663000
0TOP_Control_Clock
#664000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#664001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#665000
0TOP_Control_Clock
#666000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#666001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#666002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#667000
0TOP_Control_Clock
#668000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#668001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#669000
0TOP_Control_Clock
#670000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#670001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#671000
0TOP_Control_Clock
#672000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#672001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#673000
0TOP_Control_Clock
#674000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#674001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#675000
0TOP_Control_Clock
#676000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#676001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#677000
0TOP_Control_Clock
#678000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#678001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#678002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#679000
0TOP_Control_Clock
#680000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#680001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#681000
0TOP_Control_Clock
#682000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#682001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#682002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#683000
0TOP_Control_Clock
#684000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#684001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#685000
0TOP_Control_Clock
#686000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#686001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#686002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#687000
0TOP_Control_Clock
#688000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#688001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#689000
0TOP_Control_Clock
#690000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#690001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#691000
0TOP_Control_Clock
#692000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#692001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#693000
0TOP_Control_Clock
#694000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#694001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#695000
0TOP_Control_Clock
#696000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#696001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#697000
0TOP_Control_Clock
#698000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#698001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100101 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#698002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#699000
0TOP_Control_Clock
#700000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#700001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#701000
0TOP_Control_Clock
#702000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#702001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#703000
0TOP_Control_Clock
#704000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#704001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#705000
0TOP_Control_Clock
#706000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#706001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#707000
0TOP_Control_Clock
#708000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#708001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#709000
0TOP_Control_Clock
#710000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#710001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#711000
0TOP_Control_Clock
#712000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#712001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#713000
0TOP_Control_Clock
#714000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#714001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#715000
0TOP_Control_Clock
#716000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#716001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#717000
0TOP_Control_Clock
#718000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#718001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#718002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#719000
0TOP_Control_Clock
#720000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#720001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#721000
0TOP_Control_Clock
#722000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#722001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#723000
0TOP_Control_Clock
#724000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#724001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#725000
0TOP_Control_Clock
#726000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#726001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#727000
0TOP_Control_Clock
#728000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#728001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#729000
0TOP_Control_Clock
#730000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#730001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#730002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#731000
0TOP_Control_Clock
#732000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#732001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#733000
0TOP_Control_Clock
#734000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#734001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#734002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#735000
0TOP_Control_Clock
#736000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#736001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#737000
0TOP_Control_Clock
#738000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#738001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001100101 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100101 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#738002
b00000000000000100000000001100101 TOP_CPU_Inputs_MemReadData
#739000
0TOP_Control_Clock
#740000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001101100 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp2
b01100 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101100 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#740001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op2
b01100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000010010000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111110010000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110010100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101100 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101100 TOP_CounterModule_Inputs_Common_WriteValue
#741000
0TOP_Control_Clock
#742000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#742001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#743000
0TOP_Control_Clock
#744000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#744001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#745000
0TOP_Control_Clock
#746000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#746001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#747000
0TOP_Control_Clock
#748000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#748001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#749000
0TOP_Control_Clock
#750000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#750001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#750002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#751000
0TOP_Control_Clock
#752000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#752001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#753000
0TOP_Control_Clock
#754000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#754001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#754002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#755000
0TOP_Control_Clock
#756000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#756001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#757000
0TOP_Control_Clock
#758000
1TOP_Control_Clock
b00000000000000000000000000110110 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110110 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#758001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110110 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#759000
0TOP_Control_Clock
#760000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#760001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000110110 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#761000
0TOP_Control_Clock
#762000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110110 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#762001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#763000
0TOP_Control_Clock
#764000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#764001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#765000
0TOP_Control_Clock
#766000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#766001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#766002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#767000
0TOP_Control_Clock
#768000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#768001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#769000
0TOP_Control_Clock
#770000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#770001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011011000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000101110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#771000
0TOP_Control_Clock
#772000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#772001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#773000
0TOP_Control_Clock
#774000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#774001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#775000
0TOP_Control_Clock
#776000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#776001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#777000
0TOP_Control_Clock
#778000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#778001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#779000
0TOP_Control_Clock
#780000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#780001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#781000
0TOP_Control_Clock
#782000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#782001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#783000
0TOP_Control_Clock
#784000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#784001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#785000
0TOP_Control_Clock
#786000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#786001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#786002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#787000
0TOP_Control_Clock
#788000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#788001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#789000
0TOP_Control_Clock
#790000
1TOP_Control_Clock
b00000000000000000000000000110111 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000110111 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000110111 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110111 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000110111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110111 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#790001
b00000000000000000000000000000011 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110111 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000110111 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000011 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000110111 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001101 TOP_InstructionsRAM_Internals_internalWordAddress
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000010000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101100011011000110010101001000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000110111 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000110111 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110111 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000110111 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
#790002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#791000
0TOP_Control_Clock
#792000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101100 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000000000011011000110010101001000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b01101100011011000110010101001000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#792001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#793000
0TOP_Control_Clock
#794000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#794001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#795000
0TOP_Control_Clock
#796000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#796001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#797000
0TOP_Control_Clock
#798000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#798001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#799000
0TOP_Control_Clock
#800000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#800001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#801000
0TOP_Control_Clock
#802000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#802001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101100011011000110010101001000 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101100011011000110010101001000 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#802002
b01101100011011000110010101001000 TOP_CPU_Inputs_MemReadData
#803000
0TOP_Control_Clock
#804000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#804001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#805000
0TOP_Control_Clock
#806000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110111 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000110111 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000110111 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#806001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#806002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#807000
0TOP_Control_Clock
#808000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#808001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#809000
0TOP_Control_Clock
#810000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#810001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#811000
0TOP_Control_Clock
#812000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#812001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#813000
0TOP_Control_Clock
#814000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#814001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#815000
0TOP_Control_Clock
#816000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#816001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#817000
0TOP_Control_Clock
#818000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#818001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#818002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#819000
0TOP_Control_Clock
#820000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#820001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#821000
0TOP_Control_Clock
#822000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#822001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001101110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001101110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001101110 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001101110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011011 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001101110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001101110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001101110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#822002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#823000
0TOP_Control_Clock
#824000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#824001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#825000
0TOP_Control_Clock
#826000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#826001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#827000
0TOP_Control_Clock
#828000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#828001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#829000
0TOP_Control_Clock
#830000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#830001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#831000
0TOP_Control_Clock
#832000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#832001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#833000
0TOP_Control_Clock
#834000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#834001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#835000
0TOP_Control_Clock
#836000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#836001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#837000
0TOP_Control_Clock
#838000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#838001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#838002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#839000
0TOP_Control_Clock
#840000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#840001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#841000
0TOP_Control_Clock
#842000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#842001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#843000
0TOP_Control_Clock
#844000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#844001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#845000
0TOP_Control_Clock
#846000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#846001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#847000
0TOP_Control_Clock
#848000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#848001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#849000
0TOP_Control_Clock
#850000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#850001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#851000
0TOP_Control_Clock
#852000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#852001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#853000
0TOP_Control_Clock
#854000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#854001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#855000
0TOP_Control_Clock
#856000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#856001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#857000
0TOP_Control_Clock
#858000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#858001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#858002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#859000
0TOP_Control_Clock
#860000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#860001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#861000
0TOP_Control_Clock
#862000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#862001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#863000
0TOP_Control_Clock
#864000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#864001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#865000
0TOP_Control_Clock
#866000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#866001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#867000
0TOP_Control_Clock
#868000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#868001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#869000
0TOP_Control_Clock
#870000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#870001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#870002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#871000
0TOP_Control_Clock
#872000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#872001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#873000
0TOP_Control_Clock
#874000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#874001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#874002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#875000
0TOP_Control_Clock
#876000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#876001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#877000
0TOP_Control_Clock
#878000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#878001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#878002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#879000
0TOP_Control_Clock
#880000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#880001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#881000
0TOP_Control_Clock
#882000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#882001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#883000
0TOP_Control_Clock
#884000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#884001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#885000
0TOP_Control_Clock
#886000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#886001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#887000
0TOP_Control_Clock
#888000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#888001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#889000
0TOP_Control_Clock
#890000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#890001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#890002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#891000
0TOP_Control_Clock
#892000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#892001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#893000
0TOP_Control_Clock
#894000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#894001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#895000
0TOP_Control_Clock
#896000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#896001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#897000
0TOP_Control_Clock
#898000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#898001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#899000
0TOP_Control_Clock
#900000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#900001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#901000
0TOP_Control_Clock
#902000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#902001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#903000
0TOP_Control_Clock
#904000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#904001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#905000
0TOP_Control_Clock
#906000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#906001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#907000
0TOP_Control_Clock
#908000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#908001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#909000
0TOP_Control_Clock
#910000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#910001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#910002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#911000
0TOP_Control_Clock
#912000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#912001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#913000
0TOP_Control_Clock
#914000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#914001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#915000
0TOP_Control_Clock
#916000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#916001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#917000
0TOP_Control_Clock
#918000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#918001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#919000
0TOP_Control_Clock
#920000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#920001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#921000
0TOP_Control_Clock
#922000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#922001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#922002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#923000
0TOP_Control_Clock
#924000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#924001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#925000
0TOP_Control_Clock
#926000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#926001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#926002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#927000
0TOP_Control_Clock
#928000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#928001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#929000
0TOP_Control_Clock
#930000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#930001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#930002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#931000
0TOP_Control_Clock
#932000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#932001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#933000
0TOP_Control_Clock
#934000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#934001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#935000
0TOP_Control_Clock
#936000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#936001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#937000
0TOP_Control_Clock
#938000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#938001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#939000
0TOP_Control_Clock
#940000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#940001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#941000
0TOP_Control_Clock
#942000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#942001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#942002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#943000
0TOP_Control_Clock
#944000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#944001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#945000
0TOP_Control_Clock
#946000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#946001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#947000
0TOP_Control_Clock
#948000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#948001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#949000
0TOP_Control_Clock
#950000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#950001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#951000
0TOP_Control_Clock
#952000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#952001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#953000
0TOP_Control_Clock
#954000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#954001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#955000
0TOP_Control_Clock
#956000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#956001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#957000
0TOP_Control_Clock
#958000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#958001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#959000
0TOP_Control_Clock
#960000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#960001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#961000
0TOP_Control_Clock
#962000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#962001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#962002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#963000
0TOP_Control_Clock
#964000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#964001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#965000
0TOP_Control_Clock
#966000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#966001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#967000
0TOP_Control_Clock
#968000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#968001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#969000
0TOP_Control_Clock
#970000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#970001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#971000
0TOP_Control_Clock
#972000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#972001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#973000
0TOP_Control_Clock
#974000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#974001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#974002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#975000
0TOP_Control_Clock
#976000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#976001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#977000
0TOP_Control_Clock
#978000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#978001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#978002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#979000
0TOP_Control_Clock
#980000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#980001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#981000
0TOP_Control_Clock
#982000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#982001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#982002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#983000
0TOP_Control_Clock
#984000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#984001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#985000
0TOP_Control_Clock
#986000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#986001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#987000
0TOP_Control_Clock
#988000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#988001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#989000
0TOP_Control_Clock
#990000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#990001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#991000
0TOP_Control_Clock
#992000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#992001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#993000
0TOP_Control_Clock
#994000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#994001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#994002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#995000
0TOP_Control_Clock
#996000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#996001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#997000
0TOP_Control_Clock
#998000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#998001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#999000
0TOP_Control_Clock
#1000000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1000001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1001000
0TOP_Control_Clock
#1002000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1002001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1003000
0TOP_Control_Clock
#1004000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1004001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1005000
0TOP_Control_Clock
#1006000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1006001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1007000
0TOP_Control_Clock
#1008000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1008001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1009000
0TOP_Control_Clock
#1010000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1010001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1011000
0TOP_Control_Clock
#1012000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1012001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1013000
0TOP_Control_Clock
#1014000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1014001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1014002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1015000
0TOP_Control_Clock
#1016000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1016001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1017000
0TOP_Control_Clock
#1018000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1018001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1019000
0TOP_Control_Clock
#1020000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1020001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1021000
0TOP_Control_Clock
#1022000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1022001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1023000
0TOP_Control_Clock
#1024000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1024001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1025000
0TOP_Control_Clock
#1026000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1026001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1026002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1027000
0TOP_Control_Clock
#1028000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1028001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#1029000
0TOP_Control_Clock
#1030000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#1030001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1030002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1031000
0TOP_Control_Clock
#1032000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1032001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1033000
0TOP_Control_Clock
#1034000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1034001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#1034002
b00000000000000100000000001101100 TOP_CPU_Inputs_MemReadData
#1035000
0TOP_Control_Clock
#1036000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001101100 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp2
b01100 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101100 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1036001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op2
b01100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000010010000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111110010000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110010100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101100 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101100 TOP_CounterModule_Inputs_Common_WriteValue
#1037000
0TOP_Control_Clock
#1038000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1038001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1039000
0TOP_Control_Clock
#1040000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1040001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1041000
0TOP_Control_Clock
#1042000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1042001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#1043000
0TOP_Control_Clock
#1044000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1044001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#1045000
0TOP_Control_Clock
#1046000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#1046001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1046002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1047000
0TOP_Control_Clock
#1048000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1048001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#1049000
0TOP_Control_Clock
#1050000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#1050001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1050002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1051000
0TOP_Control_Clock
#1052000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1052001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#1053000
0TOP_Control_Clock
#1054000
1TOP_Control_Clock
b00000000000000000000000000110111 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000110111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000110111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110111 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#1054001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000110111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000110111 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#1055000
0TOP_Control_Clock
#1056000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#1056001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000110111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1057000
0TOP_Control_Clock
#1058000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000110111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#1058001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#1059000
0TOP_Control_Clock
#1060000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#1060001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#1061000
0TOP_Control_Clock
#1062000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#1062001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1062002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1063000
0TOP_Control_Clock
#1064000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1064001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#1065000
0TOP_Control_Clock
#1066000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#1066001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000101111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011011100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000101111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1067000
0TOP_Control_Clock
#1068000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1068001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#1069000
0TOP_Control_Clock
#1070000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#1070001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#1071000
0TOP_Control_Clock
#1072000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#1072001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1073000
0TOP_Control_Clock
#1074000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#1074001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#1075000
0TOP_Control_Clock
#1076000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#1076001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#1077000
0TOP_Control_Clock
#1078000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#1078001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1079000
0TOP_Control_Clock
#1080000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1080001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#1081000
0TOP_Control_Clock
#1082000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#1082001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1082002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1083000
0TOP_Control_Clock
#1084000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1084001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#1085000
0TOP_Control_Clock
#1086000
1TOP_Control_Clock
b00000000000000000000000000111000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000111000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#1086001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000111000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000111000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001110 TOP_InstructionsRAM_Internals_internalWordAddress
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000111000 TOP_UARTSim_Internals_internalAddressBits
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111000 TOP_CounterModule_Internals_internalAddressBits
#1087000
0TOP_Control_Clock
#1088000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101111 TOP_InstructionsRAM_Outputs_ReadValue
b01101111010101110010000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#1088001
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#1089000
0TOP_Control_Clock
#1090000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#1090001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#1091000
0TOP_Control_Clock
#1092000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#1092001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1093000
0TOP_Control_Clock
#1094000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1094001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#1095000
0TOP_Control_Clock
#1096000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#1096001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1097000
0TOP_Control_Clock
#1098000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1098001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101111010101110010000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1098002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1099000
0TOP_Control_Clock
#1100000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1100001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#1101000
0TOP_Control_Clock
#1102000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#1102001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1102002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1103000
0TOP_Control_Clock
#1104000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1104001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#1105000
0TOP_Control_Clock
#1106000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#1106001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001101111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#1107000
0TOP_Control_Clock
#1108000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#1108001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#1109000
0TOP_Control_Clock
#1110000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#1110001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#1111000
0TOP_Control_Clock
#1112000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#1112001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#1113000
0TOP_Control_Clock
#1114000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#1114001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1114002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1115000
0TOP_Control_Clock
#1116000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1116001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#1117000
0TOP_Control_Clock
#1118000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#1118001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001110001 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001000110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001110001 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001110001 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001110001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001110001 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011100 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000000001001100000000010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001110001 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001110001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001110001 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1118002
b00000000000000000000000001000110 TOP_CPU_Inputs_MemReadData
#1119000
0TOP_Control_Clock
#1120000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b0000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1120001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#1121000
0TOP_Control_Clock
#1122000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#1122001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#1123000
0TOP_Control_Clock
#1124000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#1124001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#1125000
0TOP_Control_Clock
#1126000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#1126001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#1127000
0TOP_Control_Clock
#1128000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#1128001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1129000
0TOP_Control_Clock
#1130000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1130001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#1131000
0TOP_Control_Clock
#1132000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#1132001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1133000
0TOP_Control_Clock
#1134000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1134001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1134002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1135000
0TOP_Control_Clock
#1136000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1136001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#1137000
0TOP_Control_Clock
#1138000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#1138001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1139000
0TOP_Control_Clock
#1140000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1140001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#1141000
0TOP_Control_Clock
#1142000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#1142001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#1143000
0TOP_Control_Clock
#1144000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#1144001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#1145000
0TOP_Control_Clock
#1146000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#1146001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#1147000
0TOP_Control_Clock
#1148000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#1148001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#1149000
0TOP_Control_Clock
#1150000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#1150001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1151000
0TOP_Control_Clock
#1152000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1152001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#1153000
0TOP_Control_Clock
#1154000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#1154001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1154002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1155000
0TOP_Control_Clock
#1156000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1156001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#1157000
0TOP_Control_Clock
#1158000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#1158001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#1159000
0TOP_Control_Clock
#1160000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#1160001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#1161000
0TOP_Control_Clock
#1162000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#1162001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#1163000
0TOP_Control_Clock
#1164000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#1164001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#1165000
0TOP_Control_Clock
#1166000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#1166001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1166002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1167000
0TOP_Control_Clock
#1168000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1168001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#1169000
0TOP_Control_Clock
#1170000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#1170001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1170002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1171000
0TOP_Control_Clock
#1172000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1172001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#1173000
0TOP_Control_Clock
#1174000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#1174001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1174002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1175000
0TOP_Control_Clock
#1176000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#1176001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#1177000
0TOP_Control_Clock
#1178000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#1178001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#1179000
0TOP_Control_Clock
#1180000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#1180001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1181000
0TOP_Control_Clock
#1182000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1182001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#1183000
0TOP_Control_Clock
#1184000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#1184001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1185000
0TOP_Control_Clock
#1186000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1186001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1186002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1187000
0TOP_Control_Clock
#1188000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1188001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#1189000
0TOP_Control_Clock
#1190000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#1190001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1191000
0TOP_Control_Clock
#1192000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1192001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#1193000
0TOP_Control_Clock
#1194000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#1194001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#1195000
0TOP_Control_Clock
#1196000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#1196001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#1197000
0TOP_Control_Clock
#1198000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#1198001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#1199000
0TOP_Control_Clock
#1200000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#1200001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#1201000
0TOP_Control_Clock
#1202000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#1202001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1203000
0TOP_Control_Clock
#1204000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1204001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#1205000
0TOP_Control_Clock
#1206000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#1206001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1206002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1207000
0TOP_Control_Clock
#1208000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1208001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#1209000
0TOP_Control_Clock
#1210000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#1210001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#1211000
0TOP_Control_Clock
#1212000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#1212001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#1213000
0TOP_Control_Clock
#1214000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#1214001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#1215000
0TOP_Control_Clock
#1216000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#1216001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#1217000
0TOP_Control_Clock
#1218000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#1218001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1218002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1219000
0TOP_Control_Clock
#1220000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1220001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#1221000
0TOP_Control_Clock
#1222000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#1222001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1222002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1223000
0TOP_Control_Clock
#1224000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1224001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#1225000
0TOP_Control_Clock
#1226000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#1226001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1226002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1227000
0TOP_Control_Clock
#1228000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#1228001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#1229000
0TOP_Control_Clock
#1230000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#1230001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#1231000
0TOP_Control_Clock
#1232000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#1232001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1233000
0TOP_Control_Clock
#1234000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1234001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#1235000
0TOP_Control_Clock
#1236000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#1236001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1237000
0TOP_Control_Clock
#1238000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1238001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1238002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1239000
0TOP_Control_Clock
#1240000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1240001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#1241000
0TOP_Control_Clock
#1242000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#1242001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1243000
0TOP_Control_Clock
#1244000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#1244001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1245000
0TOP_Control_Clock
#1246000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1246001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1247000
0TOP_Control_Clock
#1248000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1248001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1249000
0TOP_Control_Clock
#1250000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1250001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1251000
0TOP_Control_Clock
#1252000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1252001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1253000
0TOP_Control_Clock
#1254000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1254001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1255000
0TOP_Control_Clock
#1256000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1256001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1257000
0TOP_Control_Clock
#1258000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1258001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1258002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1259000
0TOP_Control_Clock
#1260000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1260001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1261000
0TOP_Control_Clock
#1262000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1262001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1263000
0TOP_Control_Clock
#1264000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1264001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1265000
0TOP_Control_Clock
#1266000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1266001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1267000
0TOP_Control_Clock
#1268000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1268001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1269000
0TOP_Control_Clock
#1270000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1270001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1270002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1271000
0TOP_Control_Clock
#1272000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1272001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#1273000
0TOP_Control_Clock
#1274000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#1274001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1274002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1275000
0TOP_Control_Clock
#1276000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1276001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1277000
0TOP_Control_Clock
#1278000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1278001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1278002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1279000
0TOP_Control_Clock
#1280000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1280001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1281000
0TOP_Control_Clock
#1282000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1282001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1283000
0TOP_Control_Clock
#1284000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1284001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1285000
0TOP_Control_Clock
#1286000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#1286001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1287000
0TOP_Control_Clock
#1288000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1288001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1289000
0TOP_Control_Clock
#1290000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1290001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1290002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1291000
0TOP_Control_Clock
#1292000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1292001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#1293000
0TOP_Control_Clock
#1294000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#1294001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1295000
0TOP_Control_Clock
#1296000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1296001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1297000
0TOP_Control_Clock
#1298000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1298001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1299000
0TOP_Control_Clock
#1300000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1300001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1301000
0TOP_Control_Clock
#1302000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1302001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1303000
0TOP_Control_Clock
#1304000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1304001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1305000
0TOP_Control_Clock
#1306000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1306001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1307000
0TOP_Control_Clock
#1308000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1308001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1309000
0TOP_Control_Clock
#1310000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1310001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1310002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1311000
0TOP_Control_Clock
#1312000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1312001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1313000
0TOP_Control_Clock
#1314000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1314001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1315000
0TOP_Control_Clock
#1316000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1316001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1317000
0TOP_Control_Clock
#1318000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1318001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1319000
0TOP_Control_Clock
#1320000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1320001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1321000
0TOP_Control_Clock
#1322000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1322001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1322002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1323000
0TOP_Control_Clock
#1324000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1324001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#1325000
0TOP_Control_Clock
#1326000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#1326001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1326002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1327000
0TOP_Control_Clock
#1328000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1328001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1329000
0TOP_Control_Clock
#1330000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1330001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#1330002
b00000000000000100000000001101100 TOP_CPU_Inputs_MemReadData
#1331000
0TOP_Control_Clock
#1332000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001101111 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001101111 TOP_CPU_Internals_ALUOp2
b01111 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101111 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1332001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op2
b01111 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010001 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000010010000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111110010000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101111 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110010001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101111 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001101111 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101111 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101111 TOP_CounterModule_Inputs_Common_WriteValue
#1333000
0TOP_Control_Clock
#1334000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1334001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1335000
0TOP_Control_Clock
#1336000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1336001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1337000
0TOP_Control_Clock
#1338000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1338001
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#1339000
0TOP_Control_Clock
#1340000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1340001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#1341000
0TOP_Control_Clock
#1342000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#1342001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1342002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1343000
0TOP_Control_Clock
#1344000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1344001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#1345000
0TOP_Control_Clock
#1346000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#1346001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1346002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1347000
0TOP_Control_Clock
#1348000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1348001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#1349000
0TOP_Control_Clock
#1350000
1TOP_Control_Clock
b00000000000000000000000000111000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#1350001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#1351000
0TOP_Control_Clock
#1352000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#1352001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1353000
0TOP_Control_Clock
#1354000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#1354001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111001 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#1355000
0TOP_Control_Clock
#1356000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111001 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#1356001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111001 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#1357000
0TOP_Control_Clock
#1358000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#1358001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1358002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1359000
0TOP_Control_Clock
#1360000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1360001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#1361000
0TOP_Control_Clock
#1362000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#1362001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011100000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1363000
0TOP_Control_Clock
#1364000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1364001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#1365000
0TOP_Control_Clock
#1366000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#1366001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#1367000
0TOP_Control_Clock
#1368000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#1368001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1369000
0TOP_Control_Clock
#1370000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#1370001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#1371000
0TOP_Control_Clock
#1372000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#1372001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#1373000
0TOP_Control_Clock
#1374000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#1374001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1375000
0TOP_Control_Clock
#1376000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1376001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#1377000
0TOP_Control_Clock
#1378000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#1378001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1378002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1379000
0TOP_Control_Clock
#1380000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1380001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#1381000
0TOP_Control_Clock
#1382000
1TOP_Control_Clock
b00000000000000000000000000111001 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000111001 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111001 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#1382001
b00000000000000000000000000000101 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111001 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000111001 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000101 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111001 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001110 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000011010000000000000000010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111001 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111001 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111001 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111001 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
#1382002
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
#1383000
0TOP_Control_Clock
#1384000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000100000 TOP_InstructionsRAM_Outputs_ReadValue
b0000000001101111010101110000000001101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#1384001
b00000000000000000000000000100000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#1385000
0TOP_Control_Clock
#1386000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#1386001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#1387000
0TOP_Control_Clock
#1388000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#1388001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1389000
0TOP_Control_Clock
#1390000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1390001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000100000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#1391000
0TOP_Control_Clock
#1392000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000100000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#1392001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1393000
0TOP_Control_Clock
#1394000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1394001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101111010101110010000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1394002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1395000
0TOP_Control_Clock
#1396000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1396001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#1397000
0TOP_Control_Clock
#1398000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111001 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111001 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111001 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#1398001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1398002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1399000
0TOP_Control_Clock
#1400000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000100000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1400001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#1401000
0TOP_Control_Clock
#1402000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000100000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000100000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000100000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#1402001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000100000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000100000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000100000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000100000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000100000 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#1403000
0TOP_Control_Clock
#1404000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#1404001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#1405000
0TOP_Control_Clock
#1406000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000100000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#1406001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#1407000
0TOP_Control_Clock
#1408000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#1408001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#1409000
0TOP_Control_Clock
#1410000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#1410001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1410002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1411000
0TOP_Control_Clock
#1412000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1412001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#1413000
0TOP_Control_Clock
#1414000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#1414001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000100010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000100010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000100010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000100010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000100010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000100010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1414002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1415000
0TOP_Control_Clock
#1416000
1TOP_Control_Clock
b00000000000000000000000000000110 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000011111110000000001000110011100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1416001
b00000000000000000000000000000110 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#1417000
0TOP_Control_Clock
#1418000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#1418001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1418002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1419000
0TOP_Control_Clock
#1420000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#1420001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#1421000
0TOP_Control_Clock
#1422000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#1422001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#1423000
0TOP_Control_Clock
#1424000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#1424001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1425000
0TOP_Control_Clock
#1426000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1426001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#1427000
0TOP_Control_Clock
#1428000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#1428001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1429000
0TOP_Control_Clock
#1430000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1430001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1430002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1431000
0TOP_Control_Clock
#1432000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1432001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#1433000
0TOP_Control_Clock
#1434000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#1434001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1435000
0TOP_Control_Clock
#1436000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1436001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#1437000
0TOP_Control_Clock
#1438000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#1438001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#1439000
0TOP_Control_Clock
#1440000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#1440001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#1441000
0TOP_Control_Clock
#1442000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#1442001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#1443000
0TOP_Control_Clock
#1444000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#1444001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#1445000
0TOP_Control_Clock
#1446000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#1446001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1447000
0TOP_Control_Clock
#1448000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1448001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#1449000
0TOP_Control_Clock
#1450000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#1450001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1450002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1451000
0TOP_Control_Clock
#1452000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1452001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#1453000
0TOP_Control_Clock
#1454000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#1454001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#1455000
0TOP_Control_Clock
#1456000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#1456001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#1457000
0TOP_Control_Clock
#1458000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#1458001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#1459000
0TOP_Control_Clock
#1460000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#1460001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#1461000
0TOP_Control_Clock
#1462000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#1462001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1462002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1463000
0TOP_Control_Clock
#1464000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1464001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#1465000
0TOP_Control_Clock
#1466000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#1466001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1466002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1467000
0TOP_Control_Clock
#1468000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1468001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#1469000
0TOP_Control_Clock
#1470000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#1470001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1470002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1471000
0TOP_Control_Clock
#1472000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#1472001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#1473000
0TOP_Control_Clock
#1474000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#1474001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#1475000
0TOP_Control_Clock
#1476000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#1476001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1477000
0TOP_Control_Clock
#1478000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1478001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#1479000
0TOP_Control_Clock
#1480000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#1480001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1481000
0TOP_Control_Clock
#1482000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1482001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1482002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1483000
0TOP_Control_Clock
#1484000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1484001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#1485000
0TOP_Control_Clock
#1486000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#1486001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1487000
0TOP_Control_Clock
#1488000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1488001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#1489000
0TOP_Control_Clock
#1490000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#1490001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#1491000
0TOP_Control_Clock
#1492000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#1492001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#1493000
0TOP_Control_Clock
#1494000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#1494001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#1495000
0TOP_Control_Clock
#1496000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#1496001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#1497000
0TOP_Control_Clock
#1498000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#1498001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1499000
0TOP_Control_Clock
#1500000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1500001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#1501000
0TOP_Control_Clock
#1502000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#1502001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1502002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1503000
0TOP_Control_Clock
#1504000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1504001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#1505000
0TOP_Control_Clock
#1506000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#1506001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#1507000
0TOP_Control_Clock
#1508000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#1508001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#1509000
0TOP_Control_Clock
#1510000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#1510001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#1511000
0TOP_Control_Clock
#1512000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#1512001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#1513000
0TOP_Control_Clock
#1514000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#1514001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1514002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1515000
0TOP_Control_Clock
#1516000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1516001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#1517000
0TOP_Control_Clock
#1518000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#1518001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1518002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1519000
0TOP_Control_Clock
#1520000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1520001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#1521000
0TOP_Control_Clock
#1522000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#1522001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1522002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1523000
0TOP_Control_Clock
#1524000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#1524001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#1525000
0TOP_Control_Clock
#1526000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#1526001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#1527000
0TOP_Control_Clock
#1528000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#1528001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1529000
0TOP_Control_Clock
#1530000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1530001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#1531000
0TOP_Control_Clock
#1532000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#1532001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1533000
0TOP_Control_Clock
#1534000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1534001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1534002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1535000
0TOP_Control_Clock
#1536000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1536001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#1537000
0TOP_Control_Clock
#1538000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#1538001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1539000
0TOP_Control_Clock
#1540000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#1540001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1541000
0TOP_Control_Clock
#1542000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1542001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1543000
0TOP_Control_Clock
#1544000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1544001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1545000
0TOP_Control_Clock
#1546000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1546001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1547000
0TOP_Control_Clock
#1548000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1548001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1549000
0TOP_Control_Clock
#1550000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1550001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1551000
0TOP_Control_Clock
#1552000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1552001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1553000
0TOP_Control_Clock
#1554000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1554001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1554002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1555000
0TOP_Control_Clock
#1556000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1556001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1557000
0TOP_Control_Clock
#1558000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1558001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1559000
0TOP_Control_Clock
#1560000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1560001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1561000
0TOP_Control_Clock
#1562000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1562001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1563000
0TOP_Control_Clock
#1564000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1564001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1565000
0TOP_Control_Clock
#1566000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1566001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1566002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1567000
0TOP_Control_Clock
#1568000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1568001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#1569000
0TOP_Control_Clock
#1570000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#1570001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1570002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1571000
0TOP_Control_Clock
#1572000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1572001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1573000
0TOP_Control_Clock
#1574000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1574001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1574002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1575000
0TOP_Control_Clock
#1576000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1576001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1577000
0TOP_Control_Clock
#1578000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1578001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1579000
0TOP_Control_Clock
#1580000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1580001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1581000
0TOP_Control_Clock
#1582000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#1582001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1583000
0TOP_Control_Clock
#1584000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1584001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1585000
0TOP_Control_Clock
#1586000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1586001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1586002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1587000
0TOP_Control_Clock
#1588000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1588001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#1589000
0TOP_Control_Clock
#1590000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#1590001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1591000
0TOP_Control_Clock
#1592000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1592001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1593000
0TOP_Control_Clock
#1594000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1594001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1595000
0TOP_Control_Clock
#1596000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1596001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1597000
0TOP_Control_Clock
#1598000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1598001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1599000
0TOP_Control_Clock
#1600000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1600001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1601000
0TOP_Control_Clock
#1602000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1602001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1603000
0TOP_Control_Clock
#1604000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1604001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1605000
0TOP_Control_Clock
#1606000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1606001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1606002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1607000
0TOP_Control_Clock
#1608000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1608001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1609000
0TOP_Control_Clock
#1610000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1610001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1611000
0TOP_Control_Clock
#1612000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1612001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1613000
0TOP_Control_Clock
#1614000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1614001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1615000
0TOP_Control_Clock
#1616000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1616001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1617000
0TOP_Control_Clock
#1618000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1618001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1618002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1619000
0TOP_Control_Clock
#1620000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1620001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#1621000
0TOP_Control_Clock
#1622000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#1622001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1622002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1623000
0TOP_Control_Clock
#1624000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1624001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1625000
0TOP_Control_Clock
#1626000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000100000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1626001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000100000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#1626002
b00000000000000100000000001101111 TOP_CPU_Inputs_MemReadData
#1627000
0TOP_Control_Clock
#1628000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000100000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000100000 TOP_CPU_Internals_ALUOp2
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000100000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000100000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000100000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1628001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000100000 TOP_CPU_ALU_Inputs_Op2
b10010000000000000000000000100000 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111100000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000100000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000100000 TOP_CPU_ALU_Outputs_resXOR
b110010000000000000000000000100000 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111100000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000100000 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100100000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_WriteValue
#1629000
0TOP_Control_Clock
#1630000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1630001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1631000
0TOP_Control_Clock
#1632000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1632001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1633000
0TOP_Control_Clock
#1634000
1TOP_Control_Clock
b00000000000000000000000000100000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1634001
b00000000000000000000000000100000 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#1635000
0TOP_Control_Clock
#1636000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1636001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#1637000
0TOP_Control_Clock
#1638000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#1638001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1638002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1639000
0TOP_Control_Clock
#1640000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1640001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#1641000
0TOP_Control_Clock
#1642000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#1642001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010100100000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1642002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1643000
0TOP_Control_Clock
#1644000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100100000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1644001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#1645000
0TOP_Control_Clock
#1646000
1TOP_Control_Clock
b00000000000000000000000000111001 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111001 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111001 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111001 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#1646001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111001 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111001 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#1647000
0TOP_Control_Clock
#1648000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#1648001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111001 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1649000
0TOP_Control_Clock
#1650000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111001 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#1650001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#1651000
0TOP_Control_Clock
#1652000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#1652001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#1653000
0TOP_Control_Clock
#1654000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#1654001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1654002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1655000
0TOP_Control_Clock
#1656000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1656001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#1657000
0TOP_Control_Clock
#1658000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#1658001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000001 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110001 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011100100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000001 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1659000
0TOP_Control_Clock
#1660000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1660001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#1661000
0TOP_Control_Clock
#1662000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#1662001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#1663000
0TOP_Control_Clock
#1664000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#1664001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1665000
0TOP_Control_Clock
#1666000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#1666001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#1667000
0TOP_Control_Clock
#1668000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#1668001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#1669000
0TOP_Control_Clock
#1670000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#1670001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1671000
0TOP_Control_Clock
#1672000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1672001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#1673000
0TOP_Control_Clock
#1674000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#1674001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1674002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1675000
0TOP_Control_Clock
#1676000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1676001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#1677000
0TOP_Control_Clock
#1678000
1TOP_Control_Clock
b00000000000000000000000000111010 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000111010 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111010 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#1678001
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111010 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000111010 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001110 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111010 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111010 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#1678002
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
#1679000
0TOP_Control_Clock
#1680000
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001010111 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000001101111000000000010000001101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#1680001
b00000000000000000000000001010111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#1681000
0TOP_Control_Clock
#1682000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#1682001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#1683000
0TOP_Control_Clock
#1684000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#1684001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1685000
0TOP_Control_Clock
#1686000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1686001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001010111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#1687000
0TOP_Control_Clock
#1688000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001010111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#1688001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001010111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1689000
0TOP_Control_Clock
#1690000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1690001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101111010101110010000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1690002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1691000
0TOP_Control_Clock
#1692000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1692001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#1693000
0TOP_Control_Clock
#1694000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#1694001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1694002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1695000
0TOP_Control_Clock
#1696000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001010111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1696001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#1697000
0TOP_Control_Clock
#1698000
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001010111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001010111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001010111 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#1698001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001010111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001010111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001010111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001010111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001010111 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#1699000
0TOP_Control_Clock
#1700000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#1700001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#1701000
0TOP_Control_Clock
#1702000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001010111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#1702001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#1703000
0TOP_Control_Clock
#1704000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#1704001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#1705000
0TOP_Control_Clock
#1706000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#1706001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1706002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1707000
0TOP_Control_Clock
#1708000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1708001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#1709000
0TOP_Control_Clock
#1710000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#1710001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001011001 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001000110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001011001 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001011001 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001011001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001011001 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000010110 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000000001001100000000010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001011001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001011001 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001011001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001011001 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1710002
b00000000000000000000000001000110 TOP_CPU_Inputs_MemReadData
#1711000
0TOP_Control_Clock
#1712000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b0000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1712001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#1713000
0TOP_Control_Clock
#1714000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#1714001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#1715000
0TOP_Control_Clock
#1716000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#1716001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#1717000
0TOP_Control_Clock
#1718000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#1718001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#1719000
0TOP_Control_Clock
#1720000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#1720001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1721000
0TOP_Control_Clock
#1722000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1722001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#1723000
0TOP_Control_Clock
#1724000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#1724001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1725000
0TOP_Control_Clock
#1726000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1726001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1726002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1727000
0TOP_Control_Clock
#1728000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1728001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#1729000
0TOP_Control_Clock
#1730000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#1730001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1731000
0TOP_Control_Clock
#1732000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1732001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#1733000
0TOP_Control_Clock
#1734000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#1734001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#1735000
0TOP_Control_Clock
#1736000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#1736001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#1737000
0TOP_Control_Clock
#1738000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#1738001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#1739000
0TOP_Control_Clock
#1740000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#1740001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#1741000
0TOP_Control_Clock
#1742000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#1742001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1743000
0TOP_Control_Clock
#1744000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1744001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#1745000
0TOP_Control_Clock
#1746000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#1746001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1746002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1747000
0TOP_Control_Clock
#1748000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1748001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#1749000
0TOP_Control_Clock
#1750000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#1750001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#1751000
0TOP_Control_Clock
#1752000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#1752001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#1753000
0TOP_Control_Clock
#1754000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#1754001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#1755000
0TOP_Control_Clock
#1756000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#1756001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#1757000
0TOP_Control_Clock
#1758000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#1758001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1758002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1759000
0TOP_Control_Clock
#1760000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1760001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#1761000
0TOP_Control_Clock
#1762000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#1762001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1762002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1763000
0TOP_Control_Clock
#1764000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1764001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#1765000
0TOP_Control_Clock
#1766000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#1766001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1766002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1767000
0TOP_Control_Clock
#1768000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#1768001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#1769000
0TOP_Control_Clock
#1770000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#1770001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#1771000
0TOP_Control_Clock
#1772000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#1772001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1773000
0TOP_Control_Clock
#1774000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1774001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#1775000
0TOP_Control_Clock
#1776000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#1776001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1777000
0TOP_Control_Clock
#1778000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1778001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1778002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1779000
0TOP_Control_Clock
#1780000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1780001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#1781000
0TOP_Control_Clock
#1782000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#1782001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1783000
0TOP_Control_Clock
#1784000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1784001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#1785000
0TOP_Control_Clock
#1786000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#1786001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#1787000
0TOP_Control_Clock
#1788000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#1788001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#1789000
0TOP_Control_Clock
#1790000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#1790001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#1791000
0TOP_Control_Clock
#1792000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#1792001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#1793000
0TOP_Control_Clock
#1794000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#1794001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1795000
0TOP_Control_Clock
#1796000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1796001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#1797000
0TOP_Control_Clock
#1798000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#1798001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1798002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1799000
0TOP_Control_Clock
#1800000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1800001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#1801000
0TOP_Control_Clock
#1802000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#1802001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#1803000
0TOP_Control_Clock
#1804000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#1804001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#1805000
0TOP_Control_Clock
#1806000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#1806001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#1807000
0TOP_Control_Clock
#1808000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#1808001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#1809000
0TOP_Control_Clock
#1810000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#1810001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1810002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1811000
0TOP_Control_Clock
#1812000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1812001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#1813000
0TOP_Control_Clock
#1814000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#1814001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1814002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1815000
0TOP_Control_Clock
#1816000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1816001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#1817000
0TOP_Control_Clock
#1818000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#1818001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1818002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#1819000
0TOP_Control_Clock
#1820000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#1820001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#1821000
0TOP_Control_Clock
#1822000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#1822001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#1823000
0TOP_Control_Clock
#1824000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#1824001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1825000
0TOP_Control_Clock
#1826000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1826001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#1827000
0TOP_Control_Clock
#1828000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#1828001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1829000
0TOP_Control_Clock
#1830000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1830001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1830002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1831000
0TOP_Control_Clock
#1832000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1832001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#1833000
0TOP_Control_Clock
#1834000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#1834001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1835000
0TOP_Control_Clock
#1836000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000000100000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#1836001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1837000
0TOP_Control_Clock
#1838000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1838001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1839000
0TOP_Control_Clock
#1840000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1840001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1841000
0TOP_Control_Clock
#1842000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1842001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1843000
0TOP_Control_Clock
#1844000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1844001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1845000
0TOP_Control_Clock
#1846000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1846001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1847000
0TOP_Control_Clock
#1848000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1848001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1849000
0TOP_Control_Clock
#1850000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1850001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1850002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1851000
0TOP_Control_Clock
#1852000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1852001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1853000
0TOP_Control_Clock
#1854000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1854001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1855000
0TOP_Control_Clock
#1856000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1856001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1857000
0TOP_Control_Clock
#1858000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1858001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1859000
0TOP_Control_Clock
#1860000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1860001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1861000
0TOP_Control_Clock
#1862000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1862001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1862002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1863000
0TOP_Control_Clock
#1864000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1864001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#1865000
0TOP_Control_Clock
#1866000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#1866001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1866002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#1867000
0TOP_Control_Clock
#1868000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1868001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1869000
0TOP_Control_Clock
#1870000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1870001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#1870002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#1871000
0TOP_Control_Clock
#1872000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1872001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1873000
0TOP_Control_Clock
#1874000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1874001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1875000
0TOP_Control_Clock
#1876000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1876001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1877000
0TOP_Control_Clock
#1878000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#1878001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1879000
0TOP_Control_Clock
#1880000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1880001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1881000
0TOP_Control_Clock
#1882000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1882001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000100000 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1882002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1883000
0TOP_Control_Clock
#1884000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1884001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#1885000
0TOP_Control_Clock
#1886000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#1886001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1887000
0TOP_Control_Clock
#1888000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1888001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1889000
0TOP_Control_Clock
#1890000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1890001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1891000
0TOP_Control_Clock
#1892000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1892001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1893000
0TOP_Control_Clock
#1894000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1894001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1895000
0TOP_Control_Clock
#1896000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1896001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1897000
0TOP_Control_Clock
#1898000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1898001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1899000
0TOP_Control_Clock
#1900000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1900001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#1901000
0TOP_Control_Clock
#1902000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#1902001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1902002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#1903000
0TOP_Control_Clock
#1904000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1904001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1905000
0TOP_Control_Clock
#1906000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1906001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1907000
0TOP_Control_Clock
#1908000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1908001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1909000
0TOP_Control_Clock
#1910000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1910001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1911000
0TOP_Control_Clock
#1912000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1912001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1913000
0TOP_Control_Clock
#1914000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1914001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1914002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1915000
0TOP_Control_Clock
#1916000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#1916001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#1917000
0TOP_Control_Clock
#1918000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#1918001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#1918002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#1919000
0TOP_Control_Clock
#1920000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#1920001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1921000
0TOP_Control_Clock
#1922000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001010111 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1922001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000000100000 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001010111 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000000100000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#1922002
b00000000000000100000000000100000 TOP_CPU_Inputs_MemReadData
#1923000
0TOP_Control_Clock
#1924000
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001010111 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001010111 TOP_CPU_Internals_ALUOp2
b10111 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001010111 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001010111 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001010111 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1924001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001010111 TOP_CPU_ALU_Inputs_Op2
b10111 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001010111 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110101001 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001010111 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001010111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000100100000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111111111111100100000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001010111 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110101001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001010111 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001010111 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001010111 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101010111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001010111 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001010111 TOP_CounterModule_Inputs_Common_WriteValue
#1925000
0TOP_Control_Clock
#1926000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#1926001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#1927000
0TOP_Control_Clock
#1928000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#1928001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#1929000
0TOP_Control_Clock
#1930000
1TOP_Control_Clock
b00000000000000000000000001010111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1930001
b00000000000000000000000001010111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#1931000
0TOP_Control_Clock
#1932000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1932001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#1933000
0TOP_Control_Clock
#1934000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#1934001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001010111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1934002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1935000
0TOP_Control_Clock
#1936000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1936001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#1937000
0TOP_Control_Clock
#1938000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#1938001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101010111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1938002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#1939000
0TOP_Control_Clock
#1940000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101010111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1940001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#1941000
0TOP_Control_Clock
#1942000
1TOP_Control_Clock
b00000000000000000000000000111010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#1942001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111001 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#1943000
0TOP_Control_Clock
#1944000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#1944001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#1945000
0TOP_Control_Clock
#1946000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#1946001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111011 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#1947000
0TOP_Control_Clock
#1948000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111011 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#1948001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111011 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#1949000
0TOP_Control_Clock
#1950000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#1950001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1950002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#1951000
0TOP_Control_Clock
#1952000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1952001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#1953000
0TOP_Control_Clock
#1954000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#1954001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011101000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1955000
0TOP_Control_Clock
#1956000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1956001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#1957000
0TOP_Control_Clock
#1958000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#1958001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#1959000
0TOP_Control_Clock
#1960000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#1960001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#1961000
0TOP_Control_Clock
#1962000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#1962001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#1963000
0TOP_Control_Clock
#1964000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#1964001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#1965000
0TOP_Control_Clock
#1966000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#1966001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#1967000
0TOP_Control_Clock
#1968000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1968001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#1969000
0TOP_Control_Clock
#1970000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#1970001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1970002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#1971000
0TOP_Control_Clock
#1972000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1972001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#1973000
0TOP_Control_Clock
#1974000
1TOP_Control_Clock
b00000000000000000000000000111011 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000111011 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111011 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111011 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#1974001
b00000000000000000000000000000011 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111011 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000111011 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000011 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111011 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001110 TOP_InstructionsRAM_Internals_internalWordAddress
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000010000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b01101111010101110010000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111011 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111011 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111011 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111011 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
#1974002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#1975000
0TOP_Control_Clock
#1976000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101111 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000000000010101110010000001101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b01101111010101110010000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#1976001
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#1977000
0TOP_Control_Clock
#1978000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#1978001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#1979000
0TOP_Control_Clock
#1980000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#1980001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#1981000
0TOP_Control_Clock
#1982000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1982001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#1983000
0TOP_Control_Clock
#1984000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#1984001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#1985000
0TOP_Control_Clock
#1986000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1986001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b01101111010101110010000001101111 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b01101111010101110010000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#1986002
b01101111010101110010000001101111 TOP_CPU_Inputs_MemReadData
#1987000
0TOP_Control_Clock
#1988000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#1988001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#1989000
0TOP_Control_Clock
#1990000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111011 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111011 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111011 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#1990001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#1990002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#1991000
0TOP_Control_Clock
#1992000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#1992001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#1993000
0TOP_Control_Clock
#1994000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#1994001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001101111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#1995000
0TOP_Control_Clock
#1996000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#1996001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#1997000
0TOP_Control_Clock
#1998000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#1998001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#1999000
0TOP_Control_Clock
#2000000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#2000001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#2001000
0TOP_Control_Clock
#2002000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#2002001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2002002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2003000
0TOP_Control_Clock
#2004000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2004001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#2005000
0TOP_Control_Clock
#2006000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#2006001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001110001 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001000110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001110001 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001110001 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001110001 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001000110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001110001 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011100 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000000001001100000000010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110001 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001110001 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001110001 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001110001 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2006002
b00000000000000000000000001000110 TOP_CPU_Inputs_MemReadData
#2007000
0TOP_Control_Clock
#2008000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b0000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2008001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#2009000
0TOP_Control_Clock
#2010000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#2010001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#2011000
0TOP_Control_Clock
#2012000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#2012001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#2013000
0TOP_Control_Clock
#2014000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#2014001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#2015000
0TOP_Control_Clock
#2016000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#2016001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2017000
0TOP_Control_Clock
#2018000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2018001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#2019000
0TOP_Control_Clock
#2020000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#2020001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2021000
0TOP_Control_Clock
#2022000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2022001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2022002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2023000
0TOP_Control_Clock
#2024000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2024001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#2025000
0TOP_Control_Clock
#2026000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#2026001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2027000
0TOP_Control_Clock
#2028000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2028001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#2029000
0TOP_Control_Clock
#2030000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#2030001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#2031000
0TOP_Control_Clock
#2032000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#2032001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#2033000
0TOP_Control_Clock
#2034000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#2034001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#2035000
0TOP_Control_Clock
#2036000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#2036001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#2037000
0TOP_Control_Clock
#2038000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#2038001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2039000
0TOP_Control_Clock
#2040000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2040001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#2041000
0TOP_Control_Clock
#2042000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#2042001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2042002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2043000
0TOP_Control_Clock
#2044000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2044001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#2045000
0TOP_Control_Clock
#2046000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#2046001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#2047000
0TOP_Control_Clock
#2048000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#2048001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#2049000
0TOP_Control_Clock
#2050000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#2050001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#2051000
0TOP_Control_Clock
#2052000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#2052001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#2053000
0TOP_Control_Clock
#2054000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#2054001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2054002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2055000
0TOP_Control_Clock
#2056000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2056001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#2057000
0TOP_Control_Clock
#2058000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#2058001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2058002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2059000
0TOP_Control_Clock
#2060000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2060001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#2061000
0TOP_Control_Clock
#2062000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#2062001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2062002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2063000
0TOP_Control_Clock
#2064000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#2064001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#2065000
0TOP_Control_Clock
#2066000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#2066001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#2067000
0TOP_Control_Clock
#2068000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#2068001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2069000
0TOP_Control_Clock
#2070000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2070001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#2071000
0TOP_Control_Clock
#2072000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#2072001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2073000
0TOP_Control_Clock
#2074000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2074001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2074002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2075000
0TOP_Control_Clock
#2076000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2076001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#2077000
0TOP_Control_Clock
#2078000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#2078001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2079000
0TOP_Control_Clock
#2080000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2080001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#2081000
0TOP_Control_Clock
#2082000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#2082001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#2083000
0TOP_Control_Clock
#2084000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#2084001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#2085000
0TOP_Control_Clock
#2086000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#2086001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#2087000
0TOP_Control_Clock
#2088000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#2088001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#2089000
0TOP_Control_Clock
#2090000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#2090001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2091000
0TOP_Control_Clock
#2092000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2092001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#2093000
0TOP_Control_Clock
#2094000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#2094001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2094002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2095000
0TOP_Control_Clock
#2096000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2096001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#2097000
0TOP_Control_Clock
#2098000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#2098001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#2099000
0TOP_Control_Clock
#2100000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#2100001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#2101000
0TOP_Control_Clock
#2102000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#2102001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#2103000
0TOP_Control_Clock
#2104000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#2104001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#2105000
0TOP_Control_Clock
#2106000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#2106001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2106002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2107000
0TOP_Control_Clock
#2108000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2108001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#2109000
0TOP_Control_Clock
#2110000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#2110001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2110002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2111000
0TOP_Control_Clock
#2112000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2112001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#2113000
0TOP_Control_Clock
#2114000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#2114001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2114002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2115000
0TOP_Control_Clock
#2116000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#2116001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#2117000
0TOP_Control_Clock
#2118000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#2118001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#2119000
0TOP_Control_Clock
#2120000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#2120001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2121000
0TOP_Control_Clock
#2122000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2122001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#2123000
0TOP_Control_Clock
#2124000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#2124001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2125000
0TOP_Control_Clock
#2126000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2126001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2126002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2127000
0TOP_Control_Clock
#2128000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2128001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#2129000
0TOP_Control_Clock
#2130000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#2130001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2131000
0TOP_Control_Clock
#2132000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001010111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#2132001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2133000
0TOP_Control_Clock
#2134000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2134001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2135000
0TOP_Control_Clock
#2136000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2136001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2137000
0TOP_Control_Clock
#2138000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2138001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2139000
0TOP_Control_Clock
#2140000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2140001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2141000
0TOP_Control_Clock
#2142000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2142001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2143000
0TOP_Control_Clock
#2144000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2144001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2145000
0TOP_Control_Clock
#2146000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2146001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2146002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2147000
0TOP_Control_Clock
#2148000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2148001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2149000
0TOP_Control_Clock
#2150000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2150001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2151000
0TOP_Control_Clock
#2152000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2152001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2153000
0TOP_Control_Clock
#2154000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2154001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2155000
0TOP_Control_Clock
#2156000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2156001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2157000
0TOP_Control_Clock
#2158000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2158001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2158002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2159000
0TOP_Control_Clock
#2160000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2160001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#2161000
0TOP_Control_Clock
#2162000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#2162001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2162002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2163000
0TOP_Control_Clock
#2164000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2164001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2165000
0TOP_Control_Clock
#2166000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2166001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2166002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#2167000
0TOP_Control_Clock
#2168000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2168001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2169000
0TOP_Control_Clock
#2170000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2170001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2171000
0TOP_Control_Clock
#2172000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2172001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2173000
0TOP_Control_Clock
#2174000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#2174001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2175000
0TOP_Control_Clock
#2176000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2176001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2177000
0TOP_Control_Clock
#2178000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2178001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001010111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2178002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2179000
0TOP_Control_Clock
#2180000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2180001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#2181000
0TOP_Control_Clock
#2182000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#2182001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2183000
0TOP_Control_Clock
#2184000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2184001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2185000
0TOP_Control_Clock
#2186000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2186001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2187000
0TOP_Control_Clock
#2188000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2188001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2189000
0TOP_Control_Clock
#2190000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2190001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2191000
0TOP_Control_Clock
#2192000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2192001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2193000
0TOP_Control_Clock
#2194000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2194001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2195000
0TOP_Control_Clock
#2196000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2196001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2197000
0TOP_Control_Clock
#2198000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2198001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2198002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2199000
0TOP_Control_Clock
#2200000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2200001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2201000
0TOP_Control_Clock
#2202000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2202001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2203000
0TOP_Control_Clock
#2204000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2204001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2205000
0TOP_Control_Clock
#2206000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2206001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2207000
0TOP_Control_Clock
#2208000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2208001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2209000
0TOP_Control_Clock
#2210000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2210001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2210002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2211000
0TOP_Control_Clock
#2212000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2212001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#2213000
0TOP_Control_Clock
#2214000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#2214001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2214002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#2215000
0TOP_Control_Clock
#2216000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2216001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2217000
0TOP_Control_Clock
#2218000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101111 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2218001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001010111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001010111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#2218002
b00000000000000100000000001010111 TOP_CPU_Inputs_MemReadData
#2219000
0TOP_Control_Clock
#2220000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001101111 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001101111 TOP_CPU_Internals_ALUOp2
b01111 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101111 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001101111 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101111 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2220001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101111 TOP_CPU_ALU_Inputs_Op2
b01111 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010001 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000010010000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111110010000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101111 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110010001 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101111 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101111 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001101111 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101111 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101111 TOP_CounterModule_Inputs_Common_WriteValue
#2221000
0TOP_Control_Clock
#2222000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2222001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2223000
0TOP_Control_Clock
#2224000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2224001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#2225000
0TOP_Control_Clock
#2226000
1TOP_Control_Clock
b00000000000000000000000001101111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2226001
b00000000000000000000000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#2227000
0TOP_Control_Clock
#2228000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2228001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#2229000
0TOP_Control_Clock
#2230000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#2230001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101111 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2230002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2231000
0TOP_Control_Clock
#2232000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2232001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#2233000
0TOP_Control_Clock
#2234000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#2234001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2234002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2235000
0TOP_Control_Clock
#2236000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101111 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2236001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#2237000
0TOP_Control_Clock
#2238000
1TOP_Control_Clock
b00000000000000000000000000111011 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111011 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111011 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111011 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#2238001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111011 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111011 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#2239000
0TOP_Control_Clock
#2240000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#2240001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111011 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2241000
0TOP_Control_Clock
#2242000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111011 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#2242001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#2243000
0TOP_Control_Clock
#2244000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#2244001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#2245000
0TOP_Control_Clock
#2246000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#2246001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2246002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2247000
0TOP_Control_Clock
#2248000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2248001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#2249000
0TOP_Control_Clock
#2250000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#2250001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000011 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110011 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011101100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000011 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2251000
0TOP_Control_Clock
#2252000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2252001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#2253000
0TOP_Control_Clock
#2254000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#2254001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#2255000
0TOP_Control_Clock
#2256000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#2256001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2257000
0TOP_Control_Clock
#2258000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#2258001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#2259000
0TOP_Control_Clock
#2260000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#2260001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#2261000
0TOP_Control_Clock
#2262000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#2262001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2263000
0TOP_Control_Clock
#2264000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2264001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#2265000
0TOP_Control_Clock
#2266000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#2266001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2266002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2267000
0TOP_Control_Clock
#2268000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2268001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#2269000
0TOP_Control_Clock
#2270000
1TOP_Control_Clock
b00000000000000000000000000111100 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000111100 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#2270001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111100 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000111100 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000111100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001111 TOP_InstructionsRAM_Internals_internalWordAddress
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111100 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000111100 TOP_UARTSim_Internals_internalAddressBits
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111100 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111100 TOP_CounterModule_Internals_internalAddressBits
#2271000
0TOP_Control_Clock
#2272000
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001110010 TOP_InstructionsRAM_Outputs_ReadValue
b00001010011001000110110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#2272001
b00000000000000000000000001110010 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#2273000
0TOP_Control_Clock
#2274000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#2274001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#2275000
0TOP_Control_Clock
#2276000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#2276001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2277000
0TOP_Control_Clock
#2278000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2278001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001110010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#2279000
0TOP_Control_Clock
#2280000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001110010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#2280001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001110010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2281000
0TOP_Control_Clock
#2282000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2282001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00001010011001000110110001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2282002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2283000
0TOP_Control_Clock
#2284000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2284001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#2285000
0TOP_Control_Clock
#2286000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111100 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111100 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111100 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#2286001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2286002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2287000
0TOP_Control_Clock
#2288000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001110010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2288001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#2289000
0TOP_Control_Clock
#2290000
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001110010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001110010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001110010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#2290001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001110010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001110010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001110010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001110010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001110010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#2291000
0TOP_Control_Clock
#2292000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#2292001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#2293000
0TOP_Control_Clock
#2294000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001110010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#2294001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#2295000
0TOP_Control_Clock
#2296000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#2296001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#2297000
0TOP_Control_Clock
#2298000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#2298001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2298002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2299000
0TOP_Control_Clock
#2300000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2300001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#2301000
0TOP_Control_Clock
#2302000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#2302001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001110100 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001110100 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001110100 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001110100 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001110100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000011101 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000001001100100011000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110100 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001110100 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001110100 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001110100 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2302002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2303000
0TOP_Control_Clock
#2304000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2304001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#2305000
0TOP_Control_Clock
#2306000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#2306001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#2307000
0TOP_Control_Clock
#2308000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#2308001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#2309000
0TOP_Control_Clock
#2310000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#2310001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#2311000
0TOP_Control_Clock
#2312000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#2312001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2313000
0TOP_Control_Clock
#2314000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2314001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#2315000
0TOP_Control_Clock
#2316000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#2316001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2317000
0TOP_Control_Clock
#2318000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2318001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2318002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2319000
0TOP_Control_Clock
#2320000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2320001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#2321000
0TOP_Control_Clock
#2322000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#2322001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2323000
0TOP_Control_Clock
#2324000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2324001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#2325000
0TOP_Control_Clock
#2326000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#2326001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#2327000
0TOP_Control_Clock
#2328000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#2328001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#2329000
0TOP_Control_Clock
#2330000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#2330001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#2331000
0TOP_Control_Clock
#2332000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#2332001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#2333000
0TOP_Control_Clock
#2334000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#2334001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2335000
0TOP_Control_Clock
#2336000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2336001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#2337000
0TOP_Control_Clock
#2338000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#2338001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2338002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2339000
0TOP_Control_Clock
#2340000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2340001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#2341000
0TOP_Control_Clock
#2342000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#2342001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#2343000
0TOP_Control_Clock
#2344000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#2344001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#2345000
0TOP_Control_Clock
#2346000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#2346001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#2347000
0TOP_Control_Clock
#2348000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#2348001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#2349000
0TOP_Control_Clock
#2350000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#2350001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2350002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2351000
0TOP_Control_Clock
#2352000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2352001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#2353000
0TOP_Control_Clock
#2354000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#2354001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2354002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2355000
0TOP_Control_Clock
#2356000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2356001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#2357000
0TOP_Control_Clock
#2358000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#2358001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2358002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2359000
0TOP_Control_Clock
#2360000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#2360001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#2361000
0TOP_Control_Clock
#2362000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#2362001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#2363000
0TOP_Control_Clock
#2364000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#2364001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2365000
0TOP_Control_Clock
#2366000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2366001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#2367000
0TOP_Control_Clock
#2368000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#2368001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2369000
0TOP_Control_Clock
#2370000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2370001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2370002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2371000
0TOP_Control_Clock
#2372000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2372001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#2373000
0TOP_Control_Clock
#2374000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#2374001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2375000
0TOP_Control_Clock
#2376000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2376001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#2377000
0TOP_Control_Clock
#2378000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#2378001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#2379000
0TOP_Control_Clock
#2380000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#2380001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#2381000
0TOP_Control_Clock
#2382000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#2382001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#2383000
0TOP_Control_Clock
#2384000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#2384001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#2385000
0TOP_Control_Clock
#2386000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#2386001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2387000
0TOP_Control_Clock
#2388000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2388001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#2389000
0TOP_Control_Clock
#2390000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#2390001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2390002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2391000
0TOP_Control_Clock
#2392000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2392001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#2393000
0TOP_Control_Clock
#2394000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#2394001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#2395000
0TOP_Control_Clock
#2396000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#2396001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#2397000
0TOP_Control_Clock
#2398000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#2398001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#2399000
0TOP_Control_Clock
#2400000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#2400001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#2401000
0TOP_Control_Clock
#2402000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#2402001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2402002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2403000
0TOP_Control_Clock
#2404000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2404001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#2405000
0TOP_Control_Clock
#2406000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#2406001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2406002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2407000
0TOP_Control_Clock
#2408000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2408001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#2409000
0TOP_Control_Clock
#2410000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#2410001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2410002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2411000
0TOP_Control_Clock
#2412000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#2412001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#2413000
0TOP_Control_Clock
#2414000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#2414001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#2415000
0TOP_Control_Clock
#2416000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#2416001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2417000
0TOP_Control_Clock
#2418000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2418001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#2419000
0TOP_Control_Clock
#2420000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#2420001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2421000
0TOP_Control_Clock
#2422000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2422001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2422002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2423000
0TOP_Control_Clock
#2424000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2424001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#2425000
0TOP_Control_Clock
#2426000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#2426001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2427000
0TOP_Control_Clock
#2428000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#2428001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2429000
0TOP_Control_Clock
#2430000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2430001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2431000
0TOP_Control_Clock
#2432000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2432001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2433000
0TOP_Control_Clock
#2434000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2434001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2435000
0TOP_Control_Clock
#2436000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2436001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2437000
0TOP_Control_Clock
#2438000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2438001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2439000
0TOP_Control_Clock
#2440000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2440001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2441000
0TOP_Control_Clock
#2442000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2442001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2442002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2443000
0TOP_Control_Clock
#2444000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2444001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2445000
0TOP_Control_Clock
#2446000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2446001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2447000
0TOP_Control_Clock
#2448000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2448001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2449000
0TOP_Control_Clock
#2450000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2450001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2451000
0TOP_Control_Clock
#2452000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2452001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2453000
0TOP_Control_Clock
#2454000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2454001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2454002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2455000
0TOP_Control_Clock
#2456000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2456001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#2457000
0TOP_Control_Clock
#2458000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#2458001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2458002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2459000
0TOP_Control_Clock
#2460000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2460001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2461000
0TOP_Control_Clock
#2462000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2462001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2462002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#2463000
0TOP_Control_Clock
#2464000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2464001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2465000
0TOP_Control_Clock
#2466000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2466001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2467000
0TOP_Control_Clock
#2468000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2468001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2469000
0TOP_Control_Clock
#2470000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#2470001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2471000
0TOP_Control_Clock
#2472000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2472001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2473000
0TOP_Control_Clock
#2474000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2474001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2474002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2475000
0TOP_Control_Clock
#2476000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2476001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#2477000
0TOP_Control_Clock
#2478000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#2478001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2479000
0TOP_Control_Clock
#2480000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2480001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2481000
0TOP_Control_Clock
#2482000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2482001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2483000
0TOP_Control_Clock
#2484000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2484001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2485000
0TOP_Control_Clock
#2486000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2486001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2487000
0TOP_Control_Clock
#2488000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2488001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2489000
0TOP_Control_Clock
#2490000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2490001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2491000
0TOP_Control_Clock
#2492000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2492001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2493000
0TOP_Control_Clock
#2494000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2494001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2494002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2495000
0TOP_Control_Clock
#2496000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2496001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2497000
0TOP_Control_Clock
#2498000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2498001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2499000
0TOP_Control_Clock
#2500000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2500001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2501000
0TOP_Control_Clock
#2502000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2502001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2503000
0TOP_Control_Clock
#2504000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2504001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2505000
0TOP_Control_Clock
#2506000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2506001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2506002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2507000
0TOP_Control_Clock
#2508000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2508001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#2509000
0TOP_Control_Clock
#2510000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#2510001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2510002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#2511000
0TOP_Control_Clock
#2512000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2512001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2513000
0TOP_Control_Clock
#2514000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001110010 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2514001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001110010 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101111 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#2514002
b00000000000000100000000001101111 TOP_CPU_Inputs_MemReadData
#2515000
0TOP_Control_Clock
#2516000
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001110010 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001110010 TOP_CPU_Internals_ALUOp2
b10010 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001110010 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001110010 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001110010 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2516001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001110010 TOP_CPU_ALU_Inputs_Op2
b10010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001110010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110001110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001110010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001110010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000010010000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111111111110010000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001110010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110001110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001110010 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001110010 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001110010 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101110010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001110010 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001110010 TOP_CounterModule_Inputs_Common_WriteValue
#2517000
0TOP_Control_Clock
#2518000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2518001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2519000
0TOP_Control_Clock
#2520000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2520001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#2521000
0TOP_Control_Clock
#2522000
1TOP_Control_Clock
b00000000000000000000000001110010 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2522001
b00000000000000000000000001110010 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#2523000
0TOP_Control_Clock
#2524000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2524001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#2525000
0TOP_Control_Clock
#2526000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#2526001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001110010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2526002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2527000
0TOP_Control_Clock
#2528000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2528001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#2529000
0TOP_Control_Clock
#2530000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#2530001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101110010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2530002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2531000
0TOP_Control_Clock
#2532000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101110010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2532001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#2533000
0TOP_Control_Clock
#2534000
1TOP_Control_Clock
b00000000000000000000000000111100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#2534001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111011 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111011 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111100 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#2535000
0TOP_Control_Clock
#2536000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#2536001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2537000
0TOP_Control_Clock
#2538000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#2538001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111101 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#2539000
0TOP_Control_Clock
#2540000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111101 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#2540001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111101 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#2541000
0TOP_Control_Clock
#2542000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#2542001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2542002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2543000
0TOP_Control_Clock
#2544000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2544001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#2545000
0TOP_Control_Clock
#2546000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#2546001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011110000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2547000
0TOP_Control_Clock
#2548000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2548001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#2549000
0TOP_Control_Clock
#2550000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#2550001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#2551000
0TOP_Control_Clock
#2552000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#2552001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2553000
0TOP_Control_Clock
#2554000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#2554001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#2555000
0TOP_Control_Clock
#2556000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#2556001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#2557000
0TOP_Control_Clock
#2558000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#2558001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2559000
0TOP_Control_Clock
#2560000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2560001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#2561000
0TOP_Control_Clock
#2562000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#2562001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2562002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2563000
0TOP_Control_Clock
#2564000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2564001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#2565000
0TOP_Control_Clock
#2566000
1TOP_Control_Clock
b00000000000000000000000000111101 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000111101 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111101 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111101 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111101 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#2566001
b00000000000000000000000000000101 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111101 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000111101 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000101 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111101 TOP_InstructionsRAM_Internals_internalAddressBits
b01000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001111 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000000000001111111100000000 TOP_InstructionsRAM_Internals_writeMask
b0000000000000011010000000000000000010011 TOP_InstructionsRAM_Internals_internalWriteData
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111101 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111101 TOP_UARTSim_Internals_internalAddressBits
b01000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111101 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111101 TOP_CounterModule_Internals_internalAddressBits
b01000 TOP_CounterModule_Internals_internalByteAddress
#2566002
b00000000000000000000000000000101 TOP_CPU_Inputs_MemReadData
#2567000
0TOP_Control_Clock
#2568000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001101100 TOP_InstructionsRAM_Outputs_ReadValue
b0000000000001010011001000000000001110010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#2568001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#2569000
0TOP_Control_Clock
#2570000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#2570001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#2571000
0TOP_Control_Clock
#2572000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#2572001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2573000
0TOP_Control_Clock
#2574000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2574001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001101100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#2575000
0TOP_Control_Clock
#2576000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001101100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#2576001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001101100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2577000
0TOP_Control_Clock
#2578000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2578001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00001010011001000110110001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2578002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2579000
0TOP_Control_Clock
#2580000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2580001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#2581000
0TOP_Control_Clock
#2582000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111101 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111101 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111101 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#2582001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2582002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2583000
0TOP_Control_Clock
#2584000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2584001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#2585000
0TOP_Control_Clock
#2586000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001101100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#2586001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001101100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001101100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#2587000
0TOP_Control_Clock
#2588000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#2588001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#2589000
0TOP_Control_Clock
#2590000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#2590001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#2591000
0TOP_Control_Clock
#2592000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#2592001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#2593000
0TOP_Control_Clock
#2594000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#2594001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2594002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2595000
0TOP_Control_Clock
#2596000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2596001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#2597000
0TOP_Control_Clock
#2598000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#2598001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001101110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001101110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001101110 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001101110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011011 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001101110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001101110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001101110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2598002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2599000
0TOP_Control_Clock
#2600000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2600001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#2601000
0TOP_Control_Clock
#2602000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#2602001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2603000
0TOP_Control_Clock
#2604000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#2604001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#2605000
0TOP_Control_Clock
#2606000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#2606001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#2607000
0TOP_Control_Clock
#2608000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#2608001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2609000
0TOP_Control_Clock
#2610000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2610001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#2611000
0TOP_Control_Clock
#2612000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#2612001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2613000
0TOP_Control_Clock
#2614000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2614001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2614002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2615000
0TOP_Control_Clock
#2616000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2616001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#2617000
0TOP_Control_Clock
#2618000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#2618001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2619000
0TOP_Control_Clock
#2620000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2620001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#2621000
0TOP_Control_Clock
#2622000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#2622001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#2623000
0TOP_Control_Clock
#2624000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#2624001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#2625000
0TOP_Control_Clock
#2626000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#2626001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#2627000
0TOP_Control_Clock
#2628000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#2628001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#2629000
0TOP_Control_Clock
#2630000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#2630001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2631000
0TOP_Control_Clock
#2632000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2632001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#2633000
0TOP_Control_Clock
#2634000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#2634001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2634002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2635000
0TOP_Control_Clock
#2636000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2636001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#2637000
0TOP_Control_Clock
#2638000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#2638001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#2639000
0TOP_Control_Clock
#2640000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#2640001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#2641000
0TOP_Control_Clock
#2642000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#2642001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#2643000
0TOP_Control_Clock
#2644000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#2644001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#2645000
0TOP_Control_Clock
#2646000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#2646001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2646002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2647000
0TOP_Control_Clock
#2648000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2648001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#2649000
0TOP_Control_Clock
#2650000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#2650001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2650002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2651000
0TOP_Control_Clock
#2652000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2652001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#2653000
0TOP_Control_Clock
#2654000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#2654001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2654002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2655000
0TOP_Control_Clock
#2656000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#2656001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#2657000
0TOP_Control_Clock
#2658000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#2658001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#2659000
0TOP_Control_Clock
#2660000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#2660001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2661000
0TOP_Control_Clock
#2662000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2662001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#2663000
0TOP_Control_Clock
#2664000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#2664001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2665000
0TOP_Control_Clock
#2666000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2666001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2666002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2667000
0TOP_Control_Clock
#2668000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2668001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#2669000
0TOP_Control_Clock
#2670000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#2670001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2671000
0TOP_Control_Clock
#2672000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2672001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#2673000
0TOP_Control_Clock
#2674000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#2674001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#2675000
0TOP_Control_Clock
#2676000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#2676001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#2677000
0TOP_Control_Clock
#2678000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#2678001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#2679000
0TOP_Control_Clock
#2680000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#2680001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#2681000
0TOP_Control_Clock
#2682000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#2682001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2683000
0TOP_Control_Clock
#2684000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2684001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#2685000
0TOP_Control_Clock
#2686000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#2686001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2686002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2687000
0TOP_Control_Clock
#2688000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2688001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#2689000
0TOP_Control_Clock
#2690000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#2690001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#2691000
0TOP_Control_Clock
#2692000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#2692001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#2693000
0TOP_Control_Clock
#2694000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#2694001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#2695000
0TOP_Control_Clock
#2696000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#2696001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#2697000
0TOP_Control_Clock
#2698000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#2698001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2698002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2699000
0TOP_Control_Clock
#2700000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2700001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#2701000
0TOP_Control_Clock
#2702000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#2702001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2702002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2703000
0TOP_Control_Clock
#2704000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2704001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#2705000
0TOP_Control_Clock
#2706000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#2706001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2706002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2707000
0TOP_Control_Clock
#2708000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#2708001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#2709000
0TOP_Control_Clock
#2710000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#2710001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#2711000
0TOP_Control_Clock
#2712000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#2712001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2713000
0TOP_Control_Clock
#2714000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2714001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#2715000
0TOP_Control_Clock
#2716000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#2716001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2717000
0TOP_Control_Clock
#2718000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2718001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2718002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2719000
0TOP_Control_Clock
#2720000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2720001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#2721000
0TOP_Control_Clock
#2722000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#2722001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2723000
0TOP_Control_Clock
#2724000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001110010 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#2724001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2725000
0TOP_Control_Clock
#2726000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2726001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2727000
0TOP_Control_Clock
#2728000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2728001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2729000
0TOP_Control_Clock
#2730000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2730001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2731000
0TOP_Control_Clock
#2732000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2732001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2733000
0TOP_Control_Clock
#2734000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2734001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2735000
0TOP_Control_Clock
#2736000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2736001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2737000
0TOP_Control_Clock
#2738000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2738001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2738002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2739000
0TOP_Control_Clock
#2740000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2740001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2741000
0TOP_Control_Clock
#2742000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2742001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2743000
0TOP_Control_Clock
#2744000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2744001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2745000
0TOP_Control_Clock
#2746000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2746001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2747000
0TOP_Control_Clock
#2748000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2748001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2749000
0TOP_Control_Clock
#2750000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2750001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2750002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2751000
0TOP_Control_Clock
#2752000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2752001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#2753000
0TOP_Control_Clock
#2754000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#2754001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2754002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2755000
0TOP_Control_Clock
#2756000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2756001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2757000
0TOP_Control_Clock
#2758000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2758001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2758002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#2759000
0TOP_Control_Clock
#2760000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2760001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2761000
0TOP_Control_Clock
#2762000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2762001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2763000
0TOP_Control_Clock
#2764000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2764001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2765000
0TOP_Control_Clock
#2766000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#2766001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2767000
0TOP_Control_Clock
#2768000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2768001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2769000
0TOP_Control_Clock
#2770000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2770001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001110010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2770002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2771000
0TOP_Control_Clock
#2772000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2772001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#2773000
0TOP_Control_Clock
#2774000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#2774001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2775000
0TOP_Control_Clock
#2776000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2776001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2777000
0TOP_Control_Clock
#2778000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2778001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2779000
0TOP_Control_Clock
#2780000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2780001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2781000
0TOP_Control_Clock
#2782000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2782001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2783000
0TOP_Control_Clock
#2784000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2784001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2785000
0TOP_Control_Clock
#2786000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2786001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2787000
0TOP_Control_Clock
#2788000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2788001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#2789000
0TOP_Control_Clock
#2790000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#2790001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2790002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2791000
0TOP_Control_Clock
#2792000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2792001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2793000
0TOP_Control_Clock
#2794000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2794001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2795000
0TOP_Control_Clock
#2796000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2796001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2797000
0TOP_Control_Clock
#2798000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2798001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2799000
0TOP_Control_Clock
#2800000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2800001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2801000
0TOP_Control_Clock
#2802000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2802001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2802002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2803000
0TOP_Control_Clock
#2804000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#2804001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#2805000
0TOP_Control_Clock
#2806000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#2806001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2806002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#2807000
0TOP_Control_Clock
#2808000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#2808001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2809000
0TOP_Control_Clock
#2810000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001101100 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2810001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001110010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001110010 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#2810002
b00000000000000100000000001110010 TOP_CPU_Inputs_MemReadData
#2811000
0TOP_Control_Clock
#2812000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001101100 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001101100 TOP_CPU_Internals_ALUOp2
b01100 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001101100 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001101100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001101100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2812001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001101100 TOP_CPU_ALU_Inputs_Op2
b01100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110010100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001101100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000010010000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111110010000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001101100 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110010100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001101100 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001101100 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001101100 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001101100 TOP_CounterModule_Inputs_Common_WriteValue
#2813000
0TOP_Control_Clock
#2814000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#2814001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#2815000
0TOP_Control_Clock
#2816000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#2816001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#2817000
0TOP_Control_Clock
#2818000
1TOP_Control_Clock
b00000000000000000000000001101100 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2818001
b00000000000000000000000001101100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#2819000
0TOP_Control_Clock
#2820000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2820001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#2821000
0TOP_Control_Clock
#2822000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#2822001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001101100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2822002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2823000
0TOP_Control_Clock
#2824000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2824001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#2825000
0TOP_Control_Clock
#2826000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#2826001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2826002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#2827000
0TOP_Control_Clock
#2828000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101101100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2828001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#2829000
0TOP_Control_Clock
#2830000
1TOP_Control_Clock
b00000000000000000000000000111101 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111101 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111101 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111101 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#2830001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111101 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011110 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111101 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#2831000
0TOP_Control_Clock
#2832000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#2832001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111101 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#2833000
0TOP_Control_Clock
#2834000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111101 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#2834001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111110 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#2835000
0TOP_Control_Clock
#2836000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111110 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#2836001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111110 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#2837000
0TOP_Control_Clock
#2838000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#2838001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2838002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2839000
0TOP_Control_Clock
#2840000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2840001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#2841000
0TOP_Control_Clock
#2842000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#2842001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000101 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110101 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011110100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000101 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2843000
0TOP_Control_Clock
#2844000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2844001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#2845000
0TOP_Control_Clock
#2846000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#2846001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#2847000
0TOP_Control_Clock
#2848000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#2848001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#2849000
0TOP_Control_Clock
#2850000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#2850001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#2851000
0TOP_Control_Clock
#2852000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#2852001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#2853000
0TOP_Control_Clock
#2854000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#2854001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2855000
0TOP_Control_Clock
#2856000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2856001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#2857000
0TOP_Control_Clock
#2858000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#2858001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2858002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#2859000
0TOP_Control_Clock
#2860000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2860001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#2861000
0TOP_Control_Clock
#2862000
1TOP_Control_Clock
b00000000000000000000000000111110 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000111110 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111110 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111110 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111110 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#2862001
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111110 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000111110 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001111 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111110 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111110 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#2862002
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
#2863000
0TOP_Control_Clock
#2864000
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001100100 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000001010000000000110110001110010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#2864001
b00000000000000000000000001100100 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#2865000
0TOP_Control_Clock
#2866000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#2866001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#2867000
0TOP_Control_Clock
#2868000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#2868001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2869000
0TOP_Control_Clock
#2870000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2870001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001100100 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#2871000
0TOP_Control_Clock
#2872000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001100100 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#2872001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001100100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2873000
0TOP_Control_Clock
#2874000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2874001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00001010011001000110110001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2874002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#2875000
0TOP_Control_Clock
#2876000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2876001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#2877000
0TOP_Control_Clock
#2878000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111110 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#2878001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2878002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#2879000
0TOP_Control_Clock
#2880000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001100100 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2880001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#2881000
0TOP_Control_Clock
#2882000
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001100100 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001100100 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100100 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#2882001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100100 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001100100 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001100100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001100100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001100100 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#2883000
0TOP_Control_Clock
#2884000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#2884001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#2885000
0TOP_Control_Clock
#2886000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001100100 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#2886001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#2887000
0TOP_Control_Clock
#2888000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#2888001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#2889000
0TOP_Control_Clock
#2890000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#2890001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2890002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2891000
0TOP_Control_Clock
#2892000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2892001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#2893000
0TOP_Control_Clock
#2894000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#2894001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000001100110 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000001100110 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000001100110 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100110 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000001100110 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000011001 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100110 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000001100110 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001100110 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000001100110 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2894002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2895000
0TOP_Control_Clock
#2896000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2896001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#2897000
0TOP_Control_Clock
#2898000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#2898001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2899000
0TOP_Control_Clock
#2900000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#2900001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#2901000
0TOP_Control_Clock
#2902000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#2902001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#2903000
0TOP_Control_Clock
#2904000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#2904001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2905000
0TOP_Control_Clock
#2906000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2906001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#2907000
0TOP_Control_Clock
#2908000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#2908001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2909000
0TOP_Control_Clock
#2910000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2910001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2910002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2911000
0TOP_Control_Clock
#2912000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2912001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#2913000
0TOP_Control_Clock
#2914000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#2914001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2915000
0TOP_Control_Clock
#2916000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2916001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#2917000
0TOP_Control_Clock
#2918000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#2918001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#2919000
0TOP_Control_Clock
#2920000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#2920001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#2921000
0TOP_Control_Clock
#2922000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#2922001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#2923000
0TOP_Control_Clock
#2924000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#2924001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#2925000
0TOP_Control_Clock
#2926000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#2926001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2927000
0TOP_Control_Clock
#2928000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2928001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#2929000
0TOP_Control_Clock
#2930000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#2930001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2930002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2931000
0TOP_Control_Clock
#2932000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2932001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#2933000
0TOP_Control_Clock
#2934000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#2934001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#2935000
0TOP_Control_Clock
#2936000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#2936001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#2937000
0TOP_Control_Clock
#2938000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#2938001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#2939000
0TOP_Control_Clock
#2940000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#2940001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#2941000
0TOP_Control_Clock
#2942000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#2942001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2942002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2943000
0TOP_Control_Clock
#2944000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2944001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#2945000
0TOP_Control_Clock
#2946000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#2946001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2946002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2947000
0TOP_Control_Clock
#2948000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2948001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#2949000
0TOP_Control_Clock
#2950000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#2950001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#2950002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#2951000
0TOP_Control_Clock
#2952000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#2952001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#2953000
0TOP_Control_Clock
#2954000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#2954001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#2955000
0TOP_Control_Clock
#2956000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#2956001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#2957000
0TOP_Control_Clock
#2958000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2958001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#2959000
0TOP_Control_Clock
#2960000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#2960001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#2961000
0TOP_Control_Clock
#2962000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2962001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#2962002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2963000
0TOP_Control_Clock
#2964000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2964001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#2965000
0TOP_Control_Clock
#2966000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#2966001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2967000
0TOP_Control_Clock
#2968000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2968001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#2969000
0TOP_Control_Clock
#2970000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#2970001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#2971000
0TOP_Control_Clock
#2972000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#2972001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#2973000
0TOP_Control_Clock
#2974000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#2974001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#2975000
0TOP_Control_Clock
#2976000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#2976001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#2977000
0TOP_Control_Clock
#2978000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#2978001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2979000
0TOP_Control_Clock
#2980000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2980001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#2981000
0TOP_Control_Clock
#2982000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#2982001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#2982002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#2983000
0TOP_Control_Clock
#2984000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#2984001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#2985000
0TOP_Control_Clock
#2986000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#2986001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#2987000
0TOP_Control_Clock
#2988000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#2988001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#2989000
0TOP_Control_Clock
#2990000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#2990001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#2991000
0TOP_Control_Clock
#2992000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#2992001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#2993000
0TOP_Control_Clock
#2994000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#2994001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#2994002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#2995000
0TOP_Control_Clock
#2996000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#2996001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#2997000
0TOP_Control_Clock
#2998000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#2998001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#2998002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#2999000
0TOP_Control_Clock
#3000000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3000001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#3001000
0TOP_Control_Clock
#3002000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#3002001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#3002002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#3003000
0TOP_Control_Clock
#3004000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#3004001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#3005000
0TOP_Control_Clock
#3006000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#3006001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#3007000
0TOP_Control_Clock
#3008000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#3008001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3009000
0TOP_Control_Clock
#3010000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3010001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#3011000
0TOP_Control_Clock
#3012000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#3012001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3013000
0TOP_Control_Clock
#3014000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3014001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#3014002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3015000
0TOP_Control_Clock
#3016000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3016001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#3017000
0TOP_Control_Clock
#3018000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#3018001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3019000
0TOP_Control_Clock
#3020000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#3020001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3021000
0TOP_Control_Clock
#3022000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3022001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3023000
0TOP_Control_Clock
#3024000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3024001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3025000
0TOP_Control_Clock
#3026000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3026001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3027000
0TOP_Control_Clock
#3028000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3028001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3029000
0TOP_Control_Clock
#3030000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3030001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3031000
0TOP_Control_Clock
#3032000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3032001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#3033000
0TOP_Control_Clock
#3034000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#3034001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3034002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3035000
0TOP_Control_Clock
#3036000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3036001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3037000
0TOP_Control_Clock
#3038000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3038001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3039000
0TOP_Control_Clock
#3040000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3040001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3041000
0TOP_Control_Clock
#3042000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3042001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3043000
0TOP_Control_Clock
#3044000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3044001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3045000
0TOP_Control_Clock
#3046000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3046001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3046002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3047000
0TOP_Control_Clock
#3048000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3048001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#3049000
0TOP_Control_Clock
#3050000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#3050001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#3050002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#3051000
0TOP_Control_Clock
#3052000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3052001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3053000
0TOP_Control_Clock
#3054000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3054001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#3054002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#3055000
0TOP_Control_Clock
#3056000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3056001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3057000
0TOP_Control_Clock
#3058000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3058001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3059000
0TOP_Control_Clock
#3060000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3060001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3061000
0TOP_Control_Clock
#3062000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#3062001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3063000
0TOP_Control_Clock
#3064000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3064001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3065000
0TOP_Control_Clock
#3066000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3066001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#3066002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3067000
0TOP_Control_Clock
#3068000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3068001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#3069000
0TOP_Control_Clock
#3070000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#3070001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3071000
0TOP_Control_Clock
#3072000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3072001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3073000
0TOP_Control_Clock
#3074000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3074001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3075000
0TOP_Control_Clock
#3076000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3076001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3077000
0TOP_Control_Clock
#3078000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3078001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3079000
0TOP_Control_Clock
#3080000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3080001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3081000
0TOP_Control_Clock
#3082000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3082001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3083000
0TOP_Control_Clock
#3084000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3084001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#3085000
0TOP_Control_Clock
#3086000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#3086001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3086002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3087000
0TOP_Control_Clock
#3088000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3088001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3089000
0TOP_Control_Clock
#3090000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3090001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3091000
0TOP_Control_Clock
#3092000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3092001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3093000
0TOP_Control_Clock
#3094000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3094001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3095000
0TOP_Control_Clock
#3096000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3096001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3097000
0TOP_Control_Clock
#3098000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3098001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3098002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3099000
0TOP_Control_Clock
#3100000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3100001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#3101000
0TOP_Control_Clock
#3102000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#3102001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#3102002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#3103000
0TOP_Control_Clock
#3104000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3104001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3105000
0TOP_Control_Clock
#3106000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000001100100 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3106001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001101100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001100100 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001101100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#3106002
b00000000000000100000000001101100 TOP_CPU_Inputs_MemReadData
#3107000
0TOP_Control_Clock
#3108000
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000001100100 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000001100100 TOP_CPU_Internals_ALUOp2
b00100 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000001100100 TOP_CPU_Internals_CMPRhs
b00000000000000000000000001100100 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000001100100 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3108001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001100100 TOP_CPU_ALU_Inputs_Op2
b00100 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000001100100 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111110011100 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000001100100 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000001100100 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00001001000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111001000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000001100100 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111110011100 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001100100 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000001100100 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000001100100 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010101100100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001100100 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000001100100 TOP_CounterModule_Inputs_Common_WriteValue
#3109000
0TOP_Control_Clock
#3110000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3110001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3111000
0TOP_Control_Clock
#3112000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3112001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#3113000
0TOP_Control_Clock
#3114000
1TOP_Control_Clock
b00000000000000000000000001100100 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3114001
b00000000000000000000000001100100 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#3115000
0TOP_Control_Clock
#3116000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3116001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#3117000
0TOP_Control_Clock
#3118000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#3118001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000001100100 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3118002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3119000
0TOP_Control_Clock
#3120000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3120001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#3121000
0TOP_Control_Clock
#3122000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#3122001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010101100100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3122002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#3123000
0TOP_Control_Clock
#3124000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010101100100 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3124001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#3125000
0TOP_Control_Clock
#3126000
1TOP_Control_Clock
b00000000000000000000000000111110 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111110 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111110 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111110 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#3126001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111110 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111101 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111100 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111101 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111110 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#3127000
0TOP_Control_Clock
#3128000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#3128001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111110 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#3129000
0TOP_Control_Clock
#3130000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111110 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#3130001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000111111 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#3131000
0TOP_Control_Clock
#3132000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000111111 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#3132001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111111 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#3133000
0TOP_Control_Clock
#3134000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#3134001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3134002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3135000
0TOP_Control_Clock
#3136000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3136001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#3137000
0TOP_Control_Clock
#3138000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#3138001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000110 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000110110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011111000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000110 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3139000
0TOP_Control_Clock
#3140000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3140001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#3141000
0TOP_Control_Clock
#3142000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#3142001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#3143000
0TOP_Control_Clock
#3144000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#3144001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#3145000
0TOP_Control_Clock
#3146000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#3146001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#3147000
0TOP_Control_Clock
#3148000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#3148001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#3149000
0TOP_Control_Clock
#3150000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#3150001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3151000
0TOP_Control_Clock
#3152000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3152001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#3153000
0TOP_Control_Clock
#3154000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#3154001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3154002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#3155000
0TOP_Control_Clock
#3156000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3156001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#3157000
0TOP_Control_Clock
#3158000
1TOP_Control_Clock
b00000000000000000000000000111111 TOP_Internals_ModuleCommon_Address
b00000000000000000000000000111111 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000111111 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111111 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000111111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111111 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#3158001
b00000000000000000000000000000011 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111111 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000111111 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000011 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000111111 TOP_InstructionsRAM_Internals_internalAddressBits
b11000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000001111 TOP_InstructionsRAM_Internals_internalWordAddress
b11111111000000000000000000000000 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000010000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
b00001010011001000110110001110010 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000111111 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000111111 TOP_UARTSim_Internals_internalAddressBits
b11000 TOP_UARTSim_Internals_internalByteAddress
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000111111 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000000111111 TOP_CounterModule_Internals_internalAddressBits
b11000 TOP_CounterModule_Internals_internalByteAddress
#3158002
b00000000000000000000000000000011 TOP_CPU_Inputs_MemReadData
#3159000
0TOP_Control_Clock
#3160000
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000001010 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000000000011001000110110001110010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00001010011001000110110001110010 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#3160001
b00000000000000000000000000001010 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#3161000
0TOP_Control_Clock
#3162000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#3162001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#3163000
0TOP_Control_Clock
#3164000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#3164001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3165000
0TOP_Control_Clock
#3166000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3166001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000001010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#3167000
0TOP_Control_Clock
#3168000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000001010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#3168001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000001010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3169000
0TOP_Control_Clock
#3170000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3170001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00001010011001000110110001110010 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00001010011001000110110001110010 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#3170002
b00001010011001000110110001110010 TOP_CPU_Inputs_MemReadData
#3171000
0TOP_Control_Clock
#3172000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3172001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#3173000
0TOP_Control_Clock
#3174000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000111111 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000111111 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000111111 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#3174001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3174002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#3175000
0TOP_Control_Clock
#3176000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3176001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#3177000
0TOP_Control_Clock
#3178000
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000001010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000001010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#3178001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000001010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000001010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000001010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001010 TOP_CPU_CMP_Inputs_Lhs
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#3179000
0TOP_Control_Clock
#3180000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#3180001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#3181000
0TOP_Control_Clock
#3182000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000001010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#3182001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#3183000
0TOP_Control_Clock
#3184000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#3184001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#3185000
0TOP_Control_Clock
#3186000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#3186001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3186002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3187000
0TOP_Control_Clock
#3188000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3188001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#3189000
0TOP_Control_Clock
#3190000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#3190001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000001100 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001100 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000001100 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001100 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000001100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000011 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000001001100100011000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b10010000000000000000011000110111 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001100 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001100 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000001100 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3190002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#3191000
0TOP_Control_Clock
#3192000
1TOP_Control_Clock
b00000000000000000000000000110111 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000110111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b10010000000000000000011000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b10010000000000000000011000110111 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3192001
b00000000000000000000000000110111 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#3193000
0TOP_Control_Clock
#3194000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#3194001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000010010000000000000000011000110111 TOP_InstructionsRAM_Internals_internalWriteData
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b00111011 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
#3194002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#3195000
0TOP_Control_Clock
#3196000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#3196001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#3197000
0TOP_Control_Clock
#3198000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#3198001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#3199000
0TOP_Control_Clock
#3200000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#3200001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00111000 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3201000
0TOP_Control_Clock
#3202000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3202001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110111 TOP_UARTSim_NextState_txSimCounter
#3203000
0TOP_Control_Clock
#3204000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110111 TOP_UARTSim_State_txSimCounter
#3204001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00110110 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3205000
0TOP_Control_Clock
#3206000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110110 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3206001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00110101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#3206002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3207000
0TOP_Control_Clock
#3208000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00110101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3208001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00110100 TOP_UARTSim_NextState_txSimCounter
#3209000
0TOP_Control_Clock
#3210000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00110100 TOP_UARTSim_State_txSimCounter
#3210001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00110011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3211000
0TOP_Control_Clock
#3212000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3212001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110010 TOP_UARTSim_NextState_txSimCounter
#3213000
0TOP_Control_Clock
#3214000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110010 TOP_UARTSim_State_txSimCounter
#3214001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110001 TOP_UARTSim_NextState_txSimCounter
#3215000
0TOP_Control_Clock
#3216000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00110001 TOP_UARTSim_State_txSimCounter
#3216001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00110000 TOP_UARTSim_NextState_txSimCounter
#3217000
0TOP_Control_Clock
#3218000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00110000 TOP_UARTSim_State_txSimCounter
#3218001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101111 TOP_UARTSim_NextState_txSimCounter
#3219000
0TOP_Control_Clock
#3220000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101111 TOP_UARTSim_State_txSimCounter
#3220001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101110 TOP_UARTSim_NextState_txSimCounter
#3221000
0TOP_Control_Clock
#3222000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101110 TOP_UARTSim_State_txSimCounter
#3222001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00101101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3223000
0TOP_Control_Clock
#3224000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00101101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3224001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00101100 TOP_UARTSim_NextState_txSimCounter
#3225000
0TOP_Control_Clock
#3226000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00101100 TOP_UARTSim_State_txSimCounter
#3226001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00101011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3226002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3227000
0TOP_Control_Clock
#3228000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3228001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101010 TOP_UARTSim_NextState_txSimCounter
#3229000
0TOP_Control_Clock
#3230000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101010 TOP_UARTSim_State_txSimCounter
#3230001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101001 TOP_UARTSim_NextState_txSimCounter
#3231000
0TOP_Control_Clock
#3232000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00101001 TOP_UARTSim_State_txSimCounter
#3232001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00101000 TOP_UARTSim_NextState_txSimCounter
#3233000
0TOP_Control_Clock
#3234000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00101000 TOP_UARTSim_State_txSimCounter
#3234001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100111 TOP_UARTSim_NextState_txSimCounter
#3235000
0TOP_Control_Clock
#3236000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100111 TOP_UARTSim_State_txSimCounter
#3236001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100110 TOP_UARTSim_NextState_txSimCounter
#3237000
0TOP_Control_Clock
#3238000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100110 TOP_UARTSim_State_txSimCounter
#3238001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00100101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3238002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3239000
0TOP_Control_Clock
#3240000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00100101 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3240001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00100100 TOP_UARTSim_NextState_txSimCounter
#3241000
0TOP_Control_Clock
#3242000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00100100 TOP_UARTSim_State_txSimCounter
#3242001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00100011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#3242002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#3243000
0TOP_Control_Clock
#3244000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3244001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100010 TOP_UARTSim_NextState_txSimCounter
#3245000
0TOP_Control_Clock
#3246000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100010 TOP_UARTSim_State_txSimCounter
#3246001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00100001 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#3246002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#3247000
0TOP_Control_Clock
#3248000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00100001 TOP_UARTSim_State_txSimCounter
#3248001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00100000 TOP_UARTSim_NextState_txSimCounter
#3249000
0TOP_Control_Clock
#3250000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00100000 TOP_UARTSim_State_txSimCounter
#3250001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011111 TOP_UARTSim_NextState_txSimCounter
#3251000
0TOP_Control_Clock
#3252000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011111 TOP_UARTSim_State_txSimCounter
#3252001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00011110 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3253000
0TOP_Control_Clock
#3254000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011110 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3254001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011101 TOP_UARTSim_NextState_txSimCounter
#3255000
0TOP_Control_Clock
#3256000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011101 TOP_UARTSim_State_txSimCounter
#3256001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00011100 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3257000
0TOP_Control_Clock
#3258000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011100 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3258001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00011011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#3258002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3259000
0TOP_Control_Clock
#3260000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00011011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3260001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00011010 TOP_UARTSim_NextState_txSimCounter
#3261000
0TOP_Control_Clock
#3262000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00011010 TOP_UARTSim_State_txSimCounter
#3262001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3263000
0TOP_Control_Clock
#3264000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00011001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3264001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00011000 TOP_UARTSim_NextState_txSimCounter
#3265000
0TOP_Control_Clock
#3266000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00011000 TOP_UARTSim_State_txSimCounter
#3266001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010111 TOP_UARTSim_NextState_txSimCounter
#3267000
0TOP_Control_Clock
#3268000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010111 TOP_UARTSim_State_txSimCounter
#3268001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010110 TOP_UARTSim_NextState_txSimCounter
#3269000
0TOP_Control_Clock
#3270000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010110 TOP_UARTSim_State_txSimCounter
#3270001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010101 TOP_UARTSim_NextState_txSimCounter
#3271000
0TOP_Control_Clock
#3272000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010101 TOP_UARTSim_State_txSimCounter
#3272001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010100 TOP_UARTSim_NextState_txSimCounter
#3273000
0TOP_Control_Clock
#3274000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010100 TOP_UARTSim_State_txSimCounter
#3274001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00010011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3275000
0TOP_Control_Clock
#3276000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00010011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3276001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
b00010010 TOP_UARTSim_NextState_txSimCounter
#3277000
0TOP_Control_Clock
#3278000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
b00010010 TOP_UARTSim_State_txSimCounter
#3278001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3278002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3279000
0TOP_Control_Clock
#3280000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00010001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3280001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00010000 TOP_UARTSim_NextState_txSimCounter
#3281000
0TOP_Control_Clock
#3282000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00010000 TOP_UARTSim_State_txSimCounter
#3282001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001111 TOP_UARTSim_NextState_txSimCounter
#3283000
0TOP_Control_Clock
#3284000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001111 TOP_UARTSim_State_txSimCounter
#3284001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001110 TOP_UARTSim_NextState_txSimCounter
#3285000
0TOP_Control_Clock
#3286000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001110 TOP_UARTSim_State_txSimCounter
#3286001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001101 TOP_UARTSim_NextState_txSimCounter
#3287000
0TOP_Control_Clock
#3288000
1TOP_Control_Clock
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001101 TOP_UARTSim_State_txSimCounter
#3288001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001100 TOP_UARTSim_NextState_txSimCounter
#3289000
0TOP_Control_Clock
#3290000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001100 TOP_UARTSim_State_txSimCounter
#3290001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00001011 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3290002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3291000
0TOP_Control_Clock
#3292000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00001011 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3292001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
b00001010 TOP_UARTSim_NextState_txSimCounter
#3293000
0TOP_Control_Clock
#3294000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
b00001010 TOP_UARTSim_State_txSimCounter
#3294001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00001001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#3294002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#3295000
0TOP_Control_Clock
#3296000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00001001 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3296001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00001000 TOP_UARTSim_NextState_txSimCounter
#3297000
0TOP_Control_Clock
#3298000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00001000 TOP_UARTSim_State_txSimCounter
#3298001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b00000111 TOP_UARTSim_NextState_txSimCounter
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#3298002
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
#3299000
0TOP_Control_Clock
#3300000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000111 TOP_UARTSim_State_txSimCounter
#3300001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000110 TOP_UARTSim_NextState_txSimCounter
#3301000
0TOP_Control_Clock
#3302000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000110 TOP_UARTSim_State_txSimCounter
#3302001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000101 TOP_UARTSim_NextState_txSimCounter
#3303000
0TOP_Control_Clock
#3304000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000101 TOP_UARTSim_State_txSimCounter
#3304001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b00000100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3305000
0TOP_Control_Clock
#3306000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3306001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000011 TOP_UARTSim_NextState_txSimCounter
#3307000
0TOP_Control_Clock
#3308000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00000011 TOP_UARTSim_State_txSimCounter
#3308001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b00000010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3309000
0TOP_Control_Clock
#3310000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00000010 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3310001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000000000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#3310002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3311000
0TOP_Control_Clock
#3312000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00000001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3312001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
b00000000 TOP_UARTSim_NextState_txSimCounter
#3313000
0TOP_Control_Clock
#3314000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
b00000000 TOP_UARTSim_State_txSimCounter
#3314001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3315000
0TOP_Control_Clock
#3316000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_UARTSim_Outputs_IsReady
b00000000000000100000000001100100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_internalIsReady
0TOP_State_MemReady
#3316001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3317000
0TOP_Control_Clock
#3318000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3318001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3319000
0TOP_Control_Clock
#3320000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3320001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3321000
0TOP_Control_Clock
#3322000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3322001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3323000
0TOP_Control_Clock
#3324000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3324001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3325000
0TOP_Control_Clock
#3326000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3326001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3327000
0TOP_Control_Clock
#3328000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3328001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#3329000
0TOP_Control_Clock
#3330000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#3330001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3330002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3331000
0TOP_Control_Clock
#3332000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3332001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3333000
0TOP_Control_Clock
#3334000
1TOP_Control_Clock
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3334001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3335000
0TOP_Control_Clock
#3336000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3336001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3337000
0TOP_Control_Clock
#3338000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3338001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b11111111111111111111111111111000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3339000
0TOP_Control_Clock
#3340000
1TOP_Control_Clock
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b11111111111111111111111111111000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3340001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3341000
0TOP_Control_Clock
#3342000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011000 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3342001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000011000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000011000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000110 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001100100011010000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000011000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3342002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3343000
0TOP_Control_Clock
#3344000
1TOP_Control_Clock
b00000000001001100100011010000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001100100011010000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001100100011010000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3344001
b00000000001001100100011010000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001100100011010000011 TOP_CPU_NextState_Instruction
#3345000
0TOP_Control_Clock
#3346000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001100100011010000011 TOP_CPU_State_Instruction
#3346001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000100110 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000001001100100011010000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b00010 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000010 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001101 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001100 TOP_CPU_ID_Outputs_BTypeImm
b00000000001001100100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100100000000000010 TOP_CPU_ID_Outputs_JTypeImm
b00010 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sTRAP TOP_CPU_ID_Outputs_SysTypeCodeToString
b010 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s2 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000010 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000001001100100011010000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000010 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00010 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b00010 TOP_CPU_Regs_Inputs_RS2Addr
b01101 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000100110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000100011010000011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#3346002
b00000000000000000000000000100110 TOP_CPU_Inputs_MemReadData
#3347000
0TOP_Control_Clock
#3348000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3348001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3349000
0TOP_Control_Clock
#3350000
1TOP_Control_Clock
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3350001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000000000000000000010 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTS
0TOP_CPU_CMP_Internals_internalEQ
b10010000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
#3350002
b00000000000000000000000000000010 TOP_CPU_Inputs_MemReadData
#3351000
0TOP_Control_Clock
#3352000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3352001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3353000
0TOP_Control_Clock
#3354000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3354001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3355000
0TOP_Control_Clock
#3356000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3356001
1TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3357000
0TOP_Control_Clock
#3358000
1TOP_Control_Clock
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
1TOP_State_MemReady
#3358001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000010 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3359000
0TOP_Control_Clock
#3360000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000010 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3360001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000010 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3361000
0TOP_Control_Clock
#3362000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000011100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000011100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000011100 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3362001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000011100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000011100 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000111 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000001001101111011010010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000011100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100100 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000011100 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
0TOP_UARTSim_Internals_internalIsActive
b00000000000000000000000000011100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000011100 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
1TOP_NextState_MemReady
#3362002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3363000
0TOP_Control_Clock
#3364000
1TOP_Control_Clock
b00000000001001101111011010010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000001001101111011010010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000001001101111011010010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3364001
b00000000001001101111011010010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000001001101111011010010011 TOP_CPU_NextState_Instruction
#3365000
0TOP_Control_Clock
#3366000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000001001101111011010010011 TOP_CPU_State_Instruction
#3366001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp2
b00010 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000010 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000001001101111011010010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01101 TOP_CPU_ID_Outputs_RS1
b111 TOP_CPU_ID_Outputs_Funct3
b00000000001001101111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001101111000000000010 TOP_CPU_ID_Outputs_JTypeImm
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
b00000000001001101111011010010011 TOP_CPU_ID_Internals_internalBits
b0010011 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01101 TOP_CPU_Regs_Inputs_RS1Addr
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op2
b00010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b01000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11100100000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3367000
0TOP_Control_Clock
#3368000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3368001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3369000
0TOP_Control_Clock
#3370000
1TOP_Control_Clock
b00000000000000000000000000000010 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000010 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000010 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000010 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3370001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000010 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000100 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000100 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000010 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3371000
0TOP_Control_Clock
#3372000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3372001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3373000
0TOP_Control_Clock
#3374000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3374001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3375000
0TOP_Control_Clock
#3376000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3376001
1TOP_CPU_Regs_Inputs_WE
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3377000
0TOP_Control_Clock
#3378000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3378001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000100000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001000 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111110000001101000110011100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3379000
0TOP_Control_Clock
#3380000
1TOP_Control_Clock
b11111110000001101000110011100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b11111110000001101000110011100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110000001101000110011100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3380001
b11111110000001101000110011100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110000001101000110011100011 TOP_CPU_NextState_Instruction
#3381000
0TOP_Control_Clock
#3382000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110000001101000110011100011 TOP_CPU_State_Instruction
#3382001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000011100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b11111110000001101000110011100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11001 TOP_CPU_ID_Outputs_RD
b00000 TOP_CPU_ID_Outputs_RS2
b000 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111111001 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111111111111000 TOP_CPU_ID_Outputs_BTypeImm
b11111110000001101000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111101101000011111100000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
s4064 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100000 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110000001101000110011100011 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100000 TOP_CPU_ID_Internals_internalITypeImm
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b11001 TOP_CPU_Regs_Inputs_RD
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000010 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000010 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000011100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b11111110000001101000110000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3382002
b00000000000000000000000011100011 TOP_CPU_Inputs_MemReadData
#3383000
0TOP_Control_Clock
#3384000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3384001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3385000
0TOP_Control_Clock
#3386000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3386001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3387000
0TOP_Control_Clock
#3388000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3388001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000000010 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3389000
0TOP_Control_Clock
#3390000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000000010 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3390001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3391000
0TOP_Control_Clock
#3392000
1TOP_Control_Clock
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3392001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3393000
0TOP_Control_Clock
#3394000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000100100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000100100 TOP_CPU_Outputs_MemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000100100 TOP_CPU_Internals_internalMemAddress
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3394001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000100100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000100100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001001 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000101101100000000000100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000100100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_UARTSim_Internals_internalAddressBits
b00000000000000000000000000100100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000100100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3394002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3395000
0TOP_Control_Clock
#3396000
1TOP_Control_Clock
b00000000101101100000000000100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000101101100000000000100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000101101100000000000100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
1TOP_State_MemReady
#3396001
b00000000101101100000000000100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000101101100000000000100011 TOP_CPU_NextState_Instruction
#3397000
0TOP_Control_Clock
#3398000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000101101100000000000100011 TOP_CPU_State_Instruction
#3398001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000010 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010110110 TOP_Internals_internalModuleReadData
b00000000000000000000000000000010 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000010 TOP_CPU_Internals_internalMemAddress
b00000000101101100000000000100011 TOP_CPU_ID_Inputs_Instruction
b0100011 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b01100 TOP_CPU_ID_Outputs_RS1
b01011 TOP_CPU_ID_Outputs_RS2
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000101101100000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001100000100000001010 TOP_CPU_ID_Outputs_JTypeImm
b01011 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sSTORE TOP_CPU_ID_Outputs_OpTypeCodeToString
b0100011 TOP_CPU_ID_Outputs_OpTypeCode
s11 TOP_CPU_ID_Outputs_SysTypeCodeToString
b011 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
s11 TOP_CPU_ID_Outputs_CSRAddressToString
b000000001011 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000101101100000000000100011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000001011 TOP_CPU_ID_Internals_internalITypeImm
b0100011 TOP_CPU_ID_Internals_internalOpCode
b0000000 TOP_CPU_ID_Internals_internalFunct7
b01011 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01100 TOP_CPU_Regs_Inputs_RS1Addr
b01011 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000010 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010110110 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000010 TOP_InstructionsRAM_Internals_internalAddressBits
b10000 TOP_InstructionsRAM_Internals_internalByteAddress
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000111111110000000000000000 TOP_InstructionsRAM_Internals_writeMask
b000000000000000000000000000000000000000000100011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000010 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_UARTSim_Outputs_ReadValue
b00000000000000000000000000000010 TOP_UARTSim_Internals_internalAddressBits
b10000 TOP_UARTSim_Internals_internalByteAddress
b00000000000000000000000000000010 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000010 TOP_CounterModule_Internals_internalAddressBits
b10000 TOP_CounterModule_Internals_internalByteAddress
0TOP_NextState_MemReady
#3398002
b00000000000000000000000010110110 TOP_CPU_Inputs_MemReadData
#3399000
0TOP_Control_Clock
#3400000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b000000000000000000000011000000000000010100010011 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_State_MemReady
#3400001
b00000000000000000000000001000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3401000
0TOP_Control_Clock
#3402000
1TOP_Control_Clock
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b10010000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b10010000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b10010000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001010 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b10010000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3402001
b100 TOP_Internals_CombinedModuleIsActive
b00000010 TOP_Internals_BusCS_Item1
1TOP_Internals_BusCS_Item2
b00000010 TOP_Internals_ModuleIndex
1TOP_Internals_HasActiveModule
b00000000000000100000000001100100 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001010 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b10010000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b10010000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b1110010000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b10010000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
b10010000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Internals_addressMatch
b10010000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b00000 TOP_InstructionsRAM_Internals_internalByteAddress
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b10010000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Outputs_IsActive
b00000000000000100000000001100100 TOP_UARTSim_Outputs_ReadValue
1TOP_UARTSim_Internals_addressMatch
b10010000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00000 TOP_UARTSim_Internals_internalByteAddress
1TOP_UARTSim_Internals_internalIsActive
b10010000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
b10010000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
b00000 TOP_CounterModule_Internals_internalByteAddress
#3402002
b00000000000000100000000001100100 TOP_CPU_Inputs_MemReadData
#3403000
0TOP_Control_Clock
#3404000
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001010 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000001010 TOP_CPU_Internals_ALUOp2
b01010 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001010 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000001010 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001010 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3404001
0TOP_CPU_Regs_Inputs_Read
b10010000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001010 TOP_CPU_ALU_Inputs_Op2
b01010 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000001010 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111110110 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000001010 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000001010 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000001001000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11111111111001000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000001010 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111110110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001010 TOP_CPU_CMP_Inputs_Rhs
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001010 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001010 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001010 TOP_UARTSim_Inputs_Common_WriteValue
b00000000000000000000000000001010 TOP_CounterModule_Inputs_Common_WriteValue
#3405000
0TOP_Control_Clock
#3406000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b10010000000000000000000000000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
#3406001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
#3407000
0TOP_Control_Clock
#3408000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_WE
1TOP_CPU_Outputs_MemWrite
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
#3408001
1TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_WE
1TOP_UARTSim_NextState_UART_TX
b01100100 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_WE
1TOP_NextState_MemReady
#3409000
0TOP_Control_Clock
#3410000
1TOP_Control_Clock
b00000000000000000000000000001010 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_Outputs_IsReady
b00000000000000000000000000001010 TOP_UARTSim_Outputs_ReadValue
0TOP_UARTSim_Internals_internalIsReady
1TOP_UARTSim_State_UART_TX
b01100100 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3410001
b00000000000000000000000000001010 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_NextState_UART_TX
b01100011 TOP_UARTSim_NextState_txSimCounter
0TOP_NextState_MemReady
#3411000
0TOP_Control_Clock
#3412000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_WE
0TOP_Internals_internalMemReady
0TOP_CPU_Outputs_MemWrite
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
0TOP_UARTSim_State_UART_TX
b01100011 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3412001
0TOP_CPU_Inputs_MemReady
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_WE
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_WE
b01100010 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_WE
#3413000
0TOP_Control_Clock
#3414000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101000 TOP_CPU_Internals_internalMemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01100010 TOP_UARTSim_State_txSimCounter
#3414001
b001 TOP_Internals_CombinedModuleIsActive
b00000000 TOP_Internals_BusCS_Item1
b00000000 TOP_Internals_ModuleIndex
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000101000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_addressMatch
b00000000000000000000000000101000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001010 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001010 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000101010000010100010011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
0TOP_UARTSim_Outputs_IsActive
0TOP_UARTSim_Internals_addressMatch
b00000000000000000000000000101000 TOP_UARTSim_Internals_internalAddressBits
0TOP_UARTSim_Internals_internalIsActive
b01100001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3414002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3415000
0TOP_Control_Clock
#3416000
1TOP_Control_Clock
b00000000000101010000010100010011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000101010000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000101010000010100010011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01100001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3416001
b00000000000101010000010100010011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000101010000010100010011 TOP_CPU_NextState_Instruction
b01100000 TOP_UARTSim_NextState_txSimCounter
#3417000
0TOP_Control_Clock
#3418000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b10010000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b10010000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b10010000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000101010000010100010011 TOP_CPU_State_Instruction
b01100000 TOP_UARTSim_State_txSimCounter
#3418001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000000000001 TOP_CPU_Internals_ALUOp2
b00001 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000000001 TOP_CPU_Internals_CMPRhs
0TOP_CPU_Internals_IsStoreOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000101010000010100010011 TOP_CPU_ID_Inputs_Instruction
b0010011 TOP_CPU_ID_Outputs_OpCode
b01010 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00001 TOP_CPU_ID_Outputs_RS2
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000001 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000101010000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010000100000000000 TOP_CPU_ID_Outputs_JTypeImm
b00001 TOP_CPU_ID_Outputs_SHAMT
sOPIMM TOP_CPU_ID_Outputs_OpTypeCodeToString
b0010011 TOP_CPU_ID_Outputs_OpTypeCode
sBREAK TOP_CPU_ID_Outputs_SysTypeCodeToString
b001 TOP_CPU_ID_Outputs_SysTypeCode
s1 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000001 TOP_CPU_ID_Outputs_CSRAddress
b00000000000101010000010100010011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000001 TOP_CPU_ID_Internals_internalITypeImm
b0010011 TOP_CPU_ID_Internals_internalOpCode
b00001 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00001 TOP_CPU_Regs_Inputs_RS2Addr
b01010 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000001 TOP_CPU_ALU_Inputs_Op2
b00001 TOP_CPU_ALU_Inputs_SHAMT
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_ADD
b10001111111111111111111111111111 TOP_CPU_ALU_Outputs_SUB
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resOR
b10010000000000000000000000000001 TOP_CPU_ALU_Outputs_resXOR
b00100000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b01001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b11001000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b110010000000000000000000000000001 TOP_CPU_ALU_Internals_internalAdd
b1110001111111111111111111111111111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000001 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000101010000010100001010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01011111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3418002
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
#3419000
0TOP_Control_Clock
#3420000
1TOP_Control_Clock
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100001010 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3420001
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011110 TOP_UARTSim_NextState_txSimCounter
#3421000
0TOP_Control_Clock
#3422000
1TOP_Control_Clock
b00000000000000000000000000111111 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000111111 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000111111 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000111111 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011110 TOP_UARTSim_State_txSimCounter
#3422001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000111111 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000001 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000111111 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000111110 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001111110 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000011111 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000111110 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000111111 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011101 TOP_UARTSim_NextState_txSimCounter
#3423000
0TOP_Control_Clock
#3424000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000001000 TOP_CPU_Outputs_MemWriteData
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011101 TOP_UARTSim_State_txSimCounter
#3424001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000111111 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000011010000000000010100001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000001000 TOP_UARTSim_Inputs_Common_WriteValue
b01011100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000001000 TOP_CounterModule_Inputs_Common_WriteValue
#3425000
0TOP_Control_Clock
#3426000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000111111 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011100 TOP_UARTSim_State_txSimCounter
#3426001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000001000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011011 TOP_UARTSim_NextState_txSimCounter
#3427000
0TOP_Control_Clock
#3428000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000001000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01011011 TOP_UARTSim_State_txSimCounter
#3428001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01011010 TOP_UARTSim_NextState_txSimCounter
#3429000
0TOP_Control_Clock
#3430000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000101100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000101100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000101100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01011010 TOP_UARTSim_State_txSimCounter
#3430001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_ReadData
b00000000000000000000000000101100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000101100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001011 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000001000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b11111110010111111111000001101111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000101100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_UARTSim_Internals_internalAddressBits
b01011001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000101100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000101100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3430002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3431000
0TOP_Control_Clock
#3432000
1TOP_Control_Clock
b11111110010111111111000001101111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000000000000001000000 TOP_CPU_Regs_State_ReadData
b11111110010111111111000001101111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b11111110010111111111000001101111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01011001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3432001
b11111110010111111111000001101111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b11111110010111111111000001101111 TOP_CPU_NextState_Instruction
b01011000 TOP_UARTSim_NextState_txSimCounter
#3433000
0TOP_Control_Clock
#3434000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b11111110010111111111000001101111 TOP_CPU_State_Instruction
b01011000 TOP_UARTSim_State_txSimCounter
#3434001
b000 TOP_Internals_CombinedModuleIsActive
b11 TOP_Internals_internalMemAccessMode
b11 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b111 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp2
b01000 TOP_CPU_Internals_ALUSHAMT
b00000000000000000000000000001000 TOP_CPU_Internals_CMPRhs
b11111110010111111111000001101111 TOP_CPU_ID_Inputs_Instruction
b1101111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b11111 TOP_CPU_ID_Outputs_RS1
b00101 TOP_CPU_ID_Outputs_RS2
b111 TOP_CPU_ID_Outputs_Funct3
b1111111 TOP_CPU_ID_Outputs_Funct7
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_RTypeImm
b11111111111111111111111111100101 TOP_CPU_ID_Outputs_ITypeImm
b11111111111111111111111111100000 TOP_CPU_ID_Outputs_STypeImm
b11111111111111111111011111100000 TOP_CPU_ID_Outputs_BTypeImm
b11111110010111111111000000000000 TOP_CPU_ID_Outputs_UTypeImm
b11111111111111111111111111100100 TOP_CPU_ID_Outputs_JTypeImm
b00101 TOP_CPU_ID_Outputs_SHAMT
1TOP_CPU_ID_Outputs_SHARITH
1TOP_CPU_ID_Outputs_SUB
sJAL TOP_CPU_ID_Outputs_OpTypeCodeToString
b1101111 TOP_CPU_ID_Outputs_OpTypeCode
sANDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b111 TOP_CPU_ID_Outputs_OPIMMCode
sAND TOP_CPU_ID_Outputs_OPCodeToString
b111 TOP_CPU_ID_Outputs_OPCode
sGEU TOP_CPU_ID_Outputs_BranchTypeCodeToString
b111 TOP_CPU_ID_Outputs_BranchTypeCode
s7 TOP_CPU_ID_Outputs_LoadTypeCodeToString
b111 TOP_CPU_ID_Outputs_LoadTypeCode
sIRQ TOP_CPU_ID_Outputs_SysTypeCodeToString
b101 TOP_CPU_ID_Outputs_SysTypeCode
s127 TOP_CPU_ID_Outputs_RetTypeCodeToString
b11111 TOP_CPU_ID_Outputs_RetTypeCode
s127 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b1111 TOP_CPU_ID_Outputs_IRQTypeCode
sCSRRCI TOP_CPU_ID_Outputs_SystemCodeToString
b111 TOP_CPU_ID_Outputs_SystemCode
s4069 TOP_CPU_ID_Outputs_CSRAddressToString
b111111100101 TOP_CPU_ID_Outputs_CSRAddress
0TOP_CPU_ID_Outputs_CSRWE
b11111110010111111111000001101111 TOP_CPU_ID_Internals_internalBits
b11111111111111111111111111100101 TOP_CPU_ID_Internals_internalITypeImm
b1101111 TOP_CPU_ID_Internals_internalOpCode
b111 TOP_CPU_ID_Internals_internalFunct3
b1111111 TOP_CPU_ID_Internals_internalFunct7
b00101 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b11111 TOP_CPU_Regs_Inputs_RS1Addr
b00101 TOP_CPU_Regs_Inputs_RS2Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op2
b01000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000001000111 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000110111 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000011111100000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000111 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000110111 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Rhs
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b11 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b11 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01010111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b11 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3435000
0TOP_Control_Clock
#3436000
1TOP_Control_Clock
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3436001
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010110 TOP_UARTSim_NextState_txSimCounter
#3437000
0TOP_Control_Clock
#3438000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010110 TOP_UARTSim_State_txSimCounter
#3438001
b00000000 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS2
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b11111111111111111111111111111000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resAND
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b1111111111111111111111111111111000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Outputs_LTS
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010101 TOP_UARTSim_NextState_txSimCounter
#3439000
0TOP_Control_Clock
#3440000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_WriteValue
b00000000000000000000000000000000 TOP_CPU_Outputs_MemWriteData
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp2
b00000 TOP_CPU_Internals_ALUSHAMT
0TOP_CPU_Internals_RegsRead
b00000000000000000000000000000000 TOP_CPU_Internals_CMPRhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS2
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS2
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010101 TOP_UARTSim_State_txSimCounter
#3440001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op2
b00000 TOP_CPU_ALU_Inputs_SHAMT
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Rhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_LTU
0TOP_CPU_CMP_Outputs_LTS
1TOP_CPU_CMP_Internals_internalEQ
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_WriteValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteValueBits
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_WriteValue
b01010100 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_WriteValue
#3441000
0TOP_Control_Clock
#3442000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010100 TOP_UARTSim_State_txSimCounter
#3442001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
b00000000000000000000000000110000 TOP_CPU_NextState_WBData
b11111111111111111111111111100100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010011 TOP_UARTSim_NextState_txSimCounter
#3443000
0TOP_Control_Clock
#3444000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
b00000000000000000000000000110000 TOP_CPU_State_WBData
b11111111111111111111111111100100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01010011 TOP_UARTSim_State_txSimCounter
#3444001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01010010 TOP_UARTSim_NextState_txSimCounter
#3445000
0TOP_Control_Clock
#3446000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010000 TOP_CPU_Internals_internalMemAddress
b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01010010 TOP_UARTSim_State_txSimCounter
#3446001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b00000000000001010100010110000011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_UARTSim_Internals_internalAddressBits
b01010001 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3447000
0TOP_Control_Clock
#3448000
1TOP_Control_Clock
b00000000000001010100010110000011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001010100010110000011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001010100010110000011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01010001 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3448001
b00000000000001010100010110000011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001010100010110000011 TOP_CPU_NextState_Instruction
b01010000 TOP_UARTSim_NextState_txSimCounter
#3449000
0TOP_Control_Clock
#3450000
1TOP_Control_Clock
b11 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b11 TOP_Internals_ModuleCommon_MemAccessMode
b111 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001010100010110000011 TOP_CPU_State_Instruction
b01010000 TOP_UARTSim_State_txSimCounter
#3450001
b000 TOP_Internals_CombinedModuleIsActive
b00 TOP_Internals_internalMemAccessMode
b00 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000010000011 TOP_Internals_internalModuleReadData
b100 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Internals_IsLoadOp
b00000000000001010100010110000011 TOP_CPU_ID_Inputs_Instruction
b0000011 TOP_CPU_ID_Outputs_OpCode
b01011 TOP_CPU_ID_Outputs_RD
b01010 TOP_CPU_ID_Outputs_RS1
b00000 TOP_CPU_ID_Outputs_RS2
b100 TOP_CPU_ID_Outputs_Funct3
b0000000 TOP_CPU_ID_Outputs_Funct7
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_RTypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_ITypeImm
b00000000000000000000000000001011 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000100000001010 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001010100000000000000 TOP_CPU_ID_Outputs_JTypeImm
b00000 TOP_CPU_ID_Outputs_SHAMT
0TOP_CPU_ID_Outputs_SHARITH
0TOP_CPU_ID_Outputs_SUB
sLOAD TOP_CPU_ID_Outputs_OpTypeCodeToString
b0000011 TOP_CPU_ID_Outputs_OpTypeCode
sXORI TOP_CPU_ID_Outputs_OPIMMCodeToString
b100 TOP_CPU_ID_Outputs_OPIMMCode
sXOR TOP_CPU_ID_Outputs_OPCodeToString
b100 TOP_CPU_ID_Outputs_OPCode
sLT TOP_CPU_ID_Outputs_BranchTypeCodeToString
b100 TOP_CPU_ID_Outputs_BranchTypeCode
sLBU TOP_CPU_ID_Outputs_LoadTypeCodeToString
b100 TOP_CPU_ID_Outputs_LoadTypeCode
sCALL TOP_CPU_ID_Outputs_SysTypeCodeToString
b000 TOP_CPU_ID_Outputs_SysTypeCode
sURET TOP_CPU_ID_Outputs_RetTypeCodeToString
b00000 TOP_CPU_ID_Outputs_RetTypeCode
s0 TOP_CPU_ID_Outputs_IRQTypeCodeToString
b0000 TOP_CPU_ID_Outputs_IRQTypeCode
sUnsupported TOP_CPU_ID_Outputs_SystemCodeToString
b100 TOP_CPU_ID_Outputs_SystemCode
s0 TOP_CPU_ID_Outputs_CSRAddressToString
b000000000000 TOP_CPU_ID_Outputs_CSRAddress
1TOP_CPU_ID_Outputs_CSRWE
b00000000000001010100010110000011 TOP_CPU_ID_Internals_internalBits
b00000000000000000000000000000000 TOP_CPU_ID_Internals_internalITypeImm
b0000011 TOP_CPU_ID_Internals_internalOpCode
b100 TOP_CPU_ID_Internals_internalFunct3
b0000000 TOP_CPU_ID_Internals_internalFunct7
b00000 TOP_CPU_ID_Internals_internalRS2
1TOP_CPU_Regs_Inputs_Read
b01010 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RS2Addr
b01011 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000010000011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001010100010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01001111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3450002
b00000000000000000000000010000011 TOP_CPU_Inputs_MemReadData
#3451000
0TOP_Control_Clock
#3452000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000001000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001111 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3452001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001110 TOP_UARTSim_NextState_txSimCounter
#3453000
0TOP_Control_Clock
#3454000
1TOP_Control_Clock
b00000000000000000000000001000000 TOP_Internals_ModuleCommon_Address
b00000000000000000000000001000000 TOP_CPU_Outputs_MemAddress
b00000000000000000000000001000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000001000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000001000000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000001000000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000001000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001110 TOP_UARTSim_State_txSimCounter
#3454001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000001000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000001000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000001000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000001000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000001000000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
b00000000000000000000000001000000 TOP_InstructionsRAM_Inputs_Common_Address
b00000000000000000000000001000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000010000 TOP_InstructionsRAM_Internals_internalWordAddress
b00000000000000000000000000000000 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000001000000 TOP_UARTSim_Inputs_Common_Address
b00000000000000000000000001000000 TOP_UARTSim_Internals_internalAddressBits
b01001101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000001000000 TOP_CounterModule_Inputs_Common_Address
b00000000000000000000000001000000 TOP_CounterModule_Internals_internalAddressBits
#3455000
0TOP_Control_Clock
#3456000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_Internals_internalModuleReadData
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
b00000000000000000000000000000000 TOP_InstructionsRAM_Outputs_ReadValue
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000000000000 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001101 TOP_UARTSim_State_txSimCounter
#3456001
b00000000000000000000000000000000 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000001000000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001100 TOP_UARTSim_NextState_txSimCounter
#3457000
0TOP_Control_Clock
#3458000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000001000000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001100 TOP_UARTSim_State_txSimCounter
#3458001
sMEM TOP_CPU_NextState_StateToString
b100 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001011 TOP_UARTSim_NextState_txSimCounter
#3459000
0TOP_Control_Clock
#3460000
1TOP_Control_Clock
1TOP_Internals_ModuleCommon_RE
1TOP_CPU_Outputs_MemRead
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_Internals_internalNextPC
sMEM TOP_CPU_State_StateToString
b100 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000000100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001011 TOP_UARTSim_State_txSimCounter
#3460001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
1TOP_InstructionsRAM_Inputs_Common_RE
1TOP_InstructionsRAM_Outputs_IsActive
1TOP_InstructionsRAM_Internals_internalIsActive
1TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
1TOP_UARTSim_Inputs_Common_RE
b01001010 TOP_UARTSim_NextState_txSimCounter
1TOP_CounterModule_Inputs_Common_RE
1TOP_NextState_MemReady
#3461000
0TOP_Control_Clock
#3462000
1TOP_Control_Clock
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
1TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001010 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3462001
1TOP_CPU_Inputs_MemReady
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000000000 TOP_CPU_NextState_WBData
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01001001 TOP_UARTSim_NextState_txSimCounter
#3463000
0TOP_Control_Clock
#3464000
1TOP_Control_Clock
0TOP_Internals_ModuleCommon_RE
0TOP_CPU_Outputs_MemRead
1TOP_CPU_Internals_RegsWE
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000000000 TOP_CPU_State_WBData
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01001001 TOP_UARTSim_State_txSimCounter
#3464001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000000000 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_Inputs_Common_RE
0TOP_InstructionsRAM_Outputs_IsActive
0TOP_InstructionsRAM_Internals_internalIsActive
0TOP_InstructionsRAM_NextState_Ready
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
0TOP_UARTSim_Inputs_Common_RE
b01001000 TOP_UARTSim_NextState_txSimCounter
0TOP_CounterModule_Inputs_Common_RE
0TOP_NextState_MemReady
#3465000
0TOP_Control_Clock
#3466000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000010100 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000010100 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000010100 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100 TOP_CPU_State_PC
0TOP_InstructionsRAM_Outputs_IsReady
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_Ready
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01001000 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3466001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
0TOP_CPU_Inputs_MemReady
0TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000010100 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000010100 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000101 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000001011000111001100011 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000010100 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_UARTSim_Internals_internalAddressBits
b01000111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000010100 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000010100 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3467000
0TOP_Control_Clock
#3468000
1TOP_Control_Clock
b00000000000001011000111001100011 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000001011000111001100011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000001011000111001100011 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b01000111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3468001
b00000000000001011000111001100011 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000001011000111001100011 TOP_CPU_NextState_Instruction
b01000110 TOP_UARTSim_NextState_txSimCounter
#3469000
0TOP_Control_Clock
#3470000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000001000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b100 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000001000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000001000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000001011000111001100011 TOP_CPU_State_Instruction
b01000110 TOP_UARTSim_State_txSimCounter
#3470001
b000 TOP_Internals_CombinedModuleIsActive
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100011 TOP_Internals_internalModuleReadData
b000 TOP_CPU_Outputs_MemAccessMode
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_IsLoadOp
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
b00000000000001011000111001100011 TOP_CPU_ID_Inputs_Instruction
b1100011 TOP_CPU_ID_Outputs_OpCode
b11100 TOP_CPU_ID_Outputs_RD
b01011 TOP_CPU_ID_Outputs_RS1
b000 TOP_CPU_ID_Outputs_Funct3
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000011100 TOP_CPU_ID_Outputs_BTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000001011000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sB TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100011 TOP_CPU_ID_Outputs_OpTypeCode
sADDI TOP_CPU_ID_Outputs_OPIMMCodeToString
b000 TOP_CPU_ID_Outputs_OPIMMCode
sADD_SUB TOP_CPU_ID_Outputs_OPCodeToString
b000 TOP_CPU_ID_Outputs_OPCode
sEQ TOP_CPU_ID_Outputs_BranchTypeCodeToString
b000 TOP_CPU_ID_Outputs_BranchTypeCode
sLB TOP_CPU_ID_Outputs_LoadTypeCodeToString
b000 TOP_CPU_ID_Outputs_LoadTypeCode
sE TOP_CPU_ID_Outputs_SystemCodeToString
b000 TOP_CPU_ID_Outputs_SystemCode
b00000000000001011000111001100011 TOP_CPU_ID_Internals_internalBits
b1100011 TOP_CPU_ID_Internals_internalOpCode
b000 TOP_CPU_ID_Internals_internalFunct3
1TOP_CPU_Regs_Inputs_Read
b01011 TOP_CPU_Regs_Inputs_RS1Addr
b11100 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000001011000111000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b01000101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3470002
b00000000000000000000000001100011 TOP_CPU_Inputs_MemReadData
#3471000
0TOP_Control_Clock
#3472000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3472001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000100 TOP_UARTSim_NextState_txSimCounter
#3473000
0TOP_Control_Clock
#3474000
1TOP_Control_Clock
b00000000000000000000000000000000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000000000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000000000 TOP_CPU_Regs_Outputs_RS1
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000000000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000100 TOP_UARTSim_State_txSimCounter
#3474001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000000000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000000000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000000000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000000000 TOP_CPU_CMP_Inputs_Lhs
1TOP_CPU_CMP_Outputs_EQ
0TOP_CPU_CMP_Outputs_NE
0TOP_CPU_CMP_Outputs_GTU
0TOP_CPU_CMP_Outputs_GTS
1TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000011 TOP_UARTSim_NextState_txSimCounter
#3475000
0TOP_Control_Clock
#3476000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000011 TOP_UARTSim_State_txSimCounter
#3476001
0TOP_CPU_Regs_Inputs_Read
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000010 TOP_UARTSim_NextState_txSimCounter
#3477000
0TOP_Control_Clock
#3478000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000010 TOP_UARTSim_State_txSimCounter
#3478001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
0TOP_CPU_NextState_WBDataReady
b00000000000000000000000000011100 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000001 TOP_UARTSim_NextState_txSimCounter
#3479000
0TOP_Control_Clock
#3480000
1TOP_Control_Clock
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
0TOP_CPU_State_WBDataReady
b00000000000000000000000000011100 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b01000001 TOP_UARTSim_State_txSimCounter
#3480001
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b01000000 TOP_UARTSim_NextState_txSimCounter
#3481000
0TOP_Control_Clock
#3482000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000110000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000110000 TOP_CPU_Outputs_MemAddress
b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000110000 TOP_CPU_Internals_internalMemAddress
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001100 TOP_CPU_Internals_internalNextPC
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b01000000 TOP_UARTSim_State_txSimCounter
#3482001
b001 TOP_Internals_CombinedModuleIsActive
1TOP_Internals_BusCS_Item2
1TOP_Internals_HasActiveModule
b00000011010000000000010100010011 TOP_Internals_internalModuleReadData
b00000000000000000000000000110000 TOP_InstructionsRAM_Inputs_Common_Address
1TOP_InstructionsRAM_Inputs_Common_RE
b10 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000011010000000000010100010011 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000110000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000001100 TOP_InstructionsRAM_Internals_internalWordAddress
1TOP_InstructionsRAM_Internals_internalIsActive
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
0TOP_InstructionsRAM_Internals_readBeforeWrite
1TOP_InstructionsRAM_Internals_internalWE
b11111111111111111111111111111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000000000000001000000001100111 TOP_InstructionsRAM_NextState_ReadValue
1TOP_InstructionsRAM_NextState_Ready
b00000000000000000000000000110000 TOP_UARTSim_Inputs_Common_Address
1TOP_UARTSim_Inputs_Common_RE
b10 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_UARTSim_Internals_internalAddressBits
b00111111 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000110000 TOP_CounterModule_Inputs_Common_Address
1TOP_CounterModule_Inputs_Common_RE
b10 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000110000 TOP_CounterModule_Internals_internalAddressBits
1TOP_NextState_MemReady
#3482002
b00000011010000000000010100010011 TOP_CPU_Inputs_MemReadData
#3483000
0TOP_Control_Clock
#3484000
1TOP_Control_Clock
b00000000000000001000000001100111 TOP_Internals_internalModuleReadData
1TOP_Internals_internalModuleIsReady
1TOP_Internals_internalMemReady
b00000000000000001000000001100111 TOP_InstructionsRAM_Outputs_ReadValue
1TOP_InstructionsRAM_Outputs_IsReady
b00000000000000001000000001100111 TOP_InstructionsRAM_State_ReadValue
1TOP_InstructionsRAM_State_Ready
b00111111 TOP_UARTSim_State_txSimCounter
1TOP_State_MemReady
#3484001
b00000000000000001000000001100111 TOP_CPU_Inputs_MemReadData
1TOP_CPU_Inputs_MemReady
sID TOP_CPU_NextState_StateToString
b010 TOP_CPU_NextState_State
b00000000000000001000000001100111 TOP_CPU_NextState_Instruction
b00111110 TOP_UARTSim_NextState_txSimCounter
#3485000
0TOP_Control_Clock
#3486000
1TOP_Control_Clock
b00 TOP_Internals_internalMemAccessMode
b00000000000000000000000000000000 TOP_Internals_ModuleCommon_Address
0TOP_Internals_ModuleCommon_RE
b00 TOP_Internals_ModuleCommon_MemAccessMode
b000 TOP_CPU_Outputs_MemAccessMode
0TOP_CPU_Outputs_MemRead
b00000000000000000000000000000000 TOP_CPU_Outputs_MemAddress
1TOP_CPU_Internals_RegsRead
0TOP_CPU_Internals_IsIF
b00000000000000000000000000000000 TOP_CPU_Internals_internalMemAddress
sID TOP_CPU_State_StateToString
b010 TOP_CPU_State_State
b00000000000000001000000001100111 TOP_CPU_State_Instruction
b00111110 TOP_UARTSim_State_txSimCounter
#3486001
b000 TOP_Internals_CombinedModuleIsActive
0TOP_Internals_BusCS_Item2
0TOP_Internals_HasActiveModule
b00000000000000000000000001100111 TOP_Internals_internalModuleReadData
b00000000000000000000000000011100 TOP_CPU_Internals_internalNextPC
b00000000000000001000000001100111 TOP_CPU_ID_Inputs_Instruction
b1100111 TOP_CPU_ID_Outputs_OpCode
b00000 TOP_CPU_ID_Outputs_RD
b00001 TOP_CPU_ID_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_STypeImm
b00000000000000000000000000000000 TOP_CPU_ID_Outputs_BTypeImm
b00000000000000001000000000000000 TOP_CPU_ID_Outputs_UTypeImm
b00000000000000001000000000000000 TOP_CPU_ID_Outputs_JTypeImm
sJALR TOP_CPU_ID_Outputs_OpTypeCodeToString
b1100111 TOP_CPU_ID_Outputs_OpTypeCode
b00000000000000001000000001100111 TOP_CPU_ID_Internals_internalBits
b1100111 TOP_CPU_ID_Internals_internalOpCode
1TOP_CPU_Regs_Inputs_Read
b00001 TOP_CPU_Regs_Inputs_RS1Addr
b00000 TOP_CPU_Regs_Inputs_RD
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
b00000001 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000000000 TOP_InstructionsRAM_Inputs_Common_Address
0TOP_InstructionsRAM_Inputs_Common_RE
b00 TOP_InstructionsRAM_Inputs_Common_MemAccessMode
b00000000000000000000000001100111 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsActive
b00000000000000000000000000000000 TOP_InstructionsRAM_Internals_internalAddressBits
b0000000000 TOP_InstructionsRAM_Internals_internalWordAddress
0TOP_InstructionsRAM_Internals_internalIsActive
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_writeMask
b00000000000000001000000000000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_readBeforeWrite
0TOP_InstructionsRAM_Internals_internalWE
b00000000000000000000000011111111 TOP_InstructionsRAM_Internals_memAccessMask
b00000011010000000000010100010011 TOP_InstructionsRAM_NextState_ReadValue
0TOP_InstructionsRAM_NextState_Ready
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00000000000000000000000000000000 TOP_UARTSim_Inputs_Common_Address
0TOP_UARTSim_Inputs_Common_RE
b00 TOP_UARTSim_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_UARTSim_Internals_internalAddressBits
b00111101 TOP_UARTSim_NextState_txSimCounter
b00000000000000000000000000000000 TOP_CounterModule_Inputs_Common_Address
0TOP_CounterModule_Inputs_Common_RE
b00 TOP_CounterModule_Inputs_Common_MemAccessMode
b00000000000000000000000000000000 TOP_CounterModule_Internals_internalAddressBits
0TOP_NextState_MemReady
#3486002
b00000000000000000000000001100111 TOP_CPU_Inputs_MemReadData
#3487000
0TOP_Control_Clock
#3488000
1TOP_Control_Clock
b00000000000000000000000000010011 TOP_Internals_internalModuleReadData
0TOP_Internals_internalModuleIsReady
0TOP_Internals_internalMemReady
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
b00000001 TOP_CPU_Regs_State_Mode
b00000000000000000000000000010011 TOP_InstructionsRAM_Outputs_ReadValue
0TOP_InstructionsRAM_Outputs_IsReady
b00000011010000000000010100000000 TOP_InstructionsRAM_Internals_internalWriteData
1TOP_InstructionsRAM_Internals_internalWE
b00000011010000000000010100010011 TOP_InstructionsRAM_State_ReadValue
0TOP_InstructionsRAM_State_Ready
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111101 TOP_UARTSim_State_txSimCounter
0TOP_State_MemReady
#3488001
b00000000000000000000000000010011 TOP_CPU_Inputs_MemReadData
0TOP_CPU_Inputs_MemReady
b00000000000000000000000000000000 TOP_CPU_Regs_NextState_ReadData
b00000010 TOP_CPU_Regs_NextState_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_RS1
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111100 TOP_UARTSim_NextState_txSimCounter
#3489000
0TOP_Control_Clock
#3490000
1TOP_Control_Clock
b00000000000000000000000000001000 TOP_CPU_Internals_ALUOp1
b00000000000000000000000000001000 TOP_CPU_Internals_CMPLhs
b00000000000000000000000000001000 TOP_CPU_Regs_Outputs_RS1
b00000000000000000000000000000000 TOP_CPU_Regs_State_ReadData
b00000010 TOP_CPU_Regs_State_Mode
b00000000000000000000000000001000 TOP_CPU_Regs_State_RS1
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111100 TOP_UARTSim_State_txSimCounter
#3490001
b00000000 TOP_CPU_Regs_NextState_Mode
1TOP_CPU_Regs_NextState_Ready
b00000000000000000000000000001000 TOP_CPU_ALU_Inputs_Op1
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_ADD
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SUB
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_resXOR
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHLL
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHRL
b00000000000000000000000000001000 TOP_CPU_ALU_Outputs_SHRA
b000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalAdd
b0000000000000000000000000000001000 TOP_CPU_ALU_Internals_internalSub
b00000000000000000000000000001000 TOP_CPU_CMP_Inputs_Lhs
0TOP_CPU_CMP_Outputs_EQ
1TOP_CPU_CMP_Outputs_NE
1TOP_CPU_CMP_Outputs_GTU
1TOP_CPU_CMP_Outputs_GTS
0TOP_CPU_CMP_Internals_internalEQ
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111011 TOP_UARTSim_NextState_txSimCounter
#3491000
0TOP_Control_Clock
#3492000
1TOP_Control_Clock
0TOP_CPU_Internals_RegsRead
1TOP_CPU_Regs_Outputs_Ready
b00000000 TOP_CPU_Regs_State_Mode
1TOP_CPU_Regs_State_Ready
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111011 TOP_UARTSim_State_txSimCounter
#3492001
0TOP_CPU_Regs_Inputs_Read
b00000000000000000000000000001000 TOP_CPU_Regs_NextState_ReadData
0TOP_CPU_Regs_NextState_Ready
sEX TOP_CPU_NextState_StateToString
b011 TOP_CPU_NextState_State
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111010 TOP_UARTSim_NextState_txSimCounter
#3493000
0TOP_Control_Clock
#3494000
1TOP_Control_Clock
0TOP_CPU_Regs_Outputs_Ready
b00000000000000000000000000001000 TOP_CPU_Regs_State_ReadData
0TOP_CPU_Regs_State_Ready
sEX TOP_CPU_State_StateToString
b011 TOP_CPU_State_State
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111010 TOP_UARTSim_State_txSimCounter
#3494001
sWB TOP_CPU_NextState_StateToString
b101 TOP_CPU_NextState_State
1TOP_CPU_NextState_WBDataReady
b00000000000000000000000000110100 TOP_CPU_NextState_WBData
b00000000000000000000000000001000 TOP_CPU_NextState_PCOffset
1TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111001 TOP_UARTSim_NextState_txSimCounter
#3495000
0TOP_Control_Clock
#3496000
1TOP_Control_Clock
1TOP_CPU_Internals_RegsWE
b00000000000000000000000000001000 TOP_CPU_Internals_internalNextPC
sWB TOP_CPU_State_StateToString
b101 TOP_CPU_State_State
1TOP_CPU_State_WBDataReady
b00000000000000000000000000110100 TOP_CPU_State_WBData
b00000000000000000000000000001000 TOP_CPU_State_PCOffset
1TOP_InstructionsRAM_Internals_internalWE
1TOP_InstructionsRAM_State_ReadBeforeWrite
b00111001 TOP_UARTSim_State_txSimCounter
#3496001
1TOP_CPU_Regs_Inputs_WE
b00000000000000000000000000110100 TOP_CPU_Regs_Inputs_WriteData
sIF TOP_CPU_NextState_StateToString
b001 TOP_CPU_NextState_State
b00000000000000000000000000001000 TOP_CPU_NextState_PC
0TOP_InstructionsRAM_NextState_ReadBeforeWrite
b00111000 TOP_UARTSim_NextState_txSimCounter
#3497000
0TOP_Control_Clock
#3498000
1TOP_Control_Clock
b10 TOP_Internals_internalMemAccessMode
b00000000000000000000000000001000 TOP_Internals_ModuleCommon_Address
1TOP_Internals_ModuleCommon_RE
b10 TOP_Internals_ModuleCommon_MemAccessMode
b010 TOP_CPU_Outputs_MemAccessMode
1TOP_CPU_Outputs_MemRead
b00000000000000000000000000001000 TOP_CPU_Outputs_MemAddress
0TOP_CPU_Internals_RegsWE
b000000000000000000000000000001100 TOP_CPU_Internals_NextSequentialPC
1TOP_CPU_Internals_IsIF
b00000000000000000000000000001000 TOP_CPU_Internals_internalMemAddress
sIF TOP_CPU_State_StateToString
b001 TOP_CPU_State_State
b00000000000000000000000000001000 TOP_CPU_State_PC
0TOP_InstructionsRAM_Internals_internalWE
0TOP_InstructionsRAM_State_ReadBeforeWrite
b00111000 TOP_UARTSim_State_txSimCounter
