// Seed: 1553026681
module module_0 #(
    parameter id_4 = 32'd46
) (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 _id_4
);
  logic [1  <  id_4 : -1] id_6;
  assign id_6 = id_1;
  assign id_6 = -1;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    output tri0 id_5,
    output logic id_6,
    output uwire id_7,
    input uwire id_8,
    output supply1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    output wire id_14,
    input tri id_15,
    output supply1 id_16,
    input supply0 id_17,
    input supply1 id_18,
    output tri0 id_19,
    input wire id_20
);
  logic [-1 : -1] id_22;
  assign id_7 = 1 >= id_10;
  localparam id_23 = -1, id_24 = id_13, id_25 = id_22;
  always @(id_4 == 1 or posedge 1) begin : LABEL_0
    id_6 <= -1 ^ id_0 == id_22;
    begin : LABEL_1
      id_22 = -1;
      $clog2(id_24);
      ;
      if (-1) begin : LABEL_2
        disable id_26;
      end else disable id_27;
    end
  end
  module_0 modCall_1 (
      id_20,
      id_20,
      id_3,
      id_8,
      id_24
  );
  assign modCall_1._id_4 = 0;
endmodule
