

================================================================
== Vitis HLS Report for 'decode_1_Pipeline_VITIS_LOOP_814_2'
================================================================
* Date:           Tue Jun 18 12:24:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.802 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_814_2  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.80>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:796]   --->   Operation 4 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_data_comp_hpos_0 = alloca i32 1"   --->   Operation 5 'alloca' 'out_data_comp_hpos_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_data_comp_vpos2_0 = alloca i32 1"   --->   Operation 6 'alloca' 'out_data_comp_vpos2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_data_comp_vpos12_0 = alloca i32 1"   --->   Operation 7 'alloca' 'out_data_comp_vpos12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_data_comp_vpos_0 = alloca i32 1"   --->   Operation 8 'alloca' 'out_data_comp_vpos_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %out_data_comp_hpos3_0_out"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %out_data_comp_hpos4_0_out"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln796 = store i2 0, i2 %i_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:796]   --->   Operation 11 'store' 'store_ln796' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc10"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i2 %i_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_data_comp_hpos_0_load = load i32 %out_data_comp_hpos_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 14 'load' 'out_data_comp_hpos_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_data_comp_vpos2_0_load = load i32 %out_data_comp_vpos2_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 15 'load' 'out_data_comp_vpos2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_data_comp_vpos12_0_load = load i32 %out_data_comp_vpos12_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 16 'load' 'out_data_comp_vpos12_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_data_comp_vpos_0_load = load i32 %out_data_comp_vpos_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 17 'load' 'out_data_comp_vpos_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln814 = trunc i32 %out_data_comp_hpos_0_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 18 'trunc' 'trunc_ln814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln814_1 = trunc i32 %out_data_comp_vpos2_0_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 19 'trunc' 'trunc_ln814_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln814_2 = trunc i32 %out_data_comp_vpos12_0_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 20 'trunc' 'trunc_ln814_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln814_3 = trunc i32 %out_data_comp_vpos_0_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 21 'trunc' 'trunc_ln814_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.62ns)   --->   "%icmp_ln814 = icmp_eq  i2 %i, i2 3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 22 'icmp' 'icmp_ln814' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.62ns)   --->   "%add_ln814 = add i2 %i, i2 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 23 'add' 'add_ln814' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln814 = br i1 %icmp_ln814, void %for.inc10.split, void %while.cond.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 24 'br' 'br_ln814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln796 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:796]   --->   Operation 25 'specpipeline' 'specpipeline_ln796' <Predicate = (!icmp_ln814)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln796 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:796]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln796' <Predicate = (!icmp_ln814)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln814 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 27 'specloopname' 'specloopname_ln814' <Predicate = (!icmp_ln814)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.88ns)   --->   "%switch_ln815 = switch i2 %i, void %branch2, i2 0, void %for.inc10.split.for.inc10.split1027_crit_edge, i2 1, void %for.inc10.split.for.inc10.split1027_crit_edge5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:815]   --->   Operation 28 'switch' 'switch_ln815' <Predicate = (!icmp_ln814)> <Delay = 0.88>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %out_data_comp_vpos12_0"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!icmp_ln814 & i == 1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %out_data_comp_hpos3_0_out"   --->   Operation 30 'store' 'store_ln0' <Predicate = (!icmp_ln814 & i == 1)> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln815 = br void %for.inc10.split1027" [benchmarks/chstone/jpeg/src/jpeg_decode.c:815]   --->   Operation 31 'br' 'br_ln815' <Predicate = (!icmp_ln814 & i == 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %out_data_comp_vpos_0"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!icmp_ln814 & i == 0)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %out_data_comp_hpos_0"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!icmp_ln814 & i == 0)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln815 = br void %for.inc10.split1027" [benchmarks/chstone/jpeg/src/jpeg_decode.c:815]   --->   Operation 34 'br' 'br_ln815' <Predicate = (!icmp_ln814 & i == 0)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %out_data_comp_vpos2_0"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!icmp_ln814 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %out_data_comp_hpos4_0_out"   --->   Operation 36 'store' 'store_ln0' <Predicate = (!icmp_ln814 & i != 0 & i != 1)> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc10.split1027"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln814 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln796 = store i2 %add_ln814, i2 %i_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:796]   --->   Operation 38 'store' 'store_ln796' <Predicate = (!icmp_ln814)> <Delay = 0.46>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln814 = br void %for.inc10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 39 'br' 'br_ln814' <Predicate = (!icmp_ln814)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln814 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %out_data_comp_vpos_0_out, i29 %trunc_ln814_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 40 'write' 'write_ln814' <Predicate = (icmp_ln814)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln814 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %out_data_comp_vpos12_0_out, i29 %trunc_ln814_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 41 'write' 'write_ln814' <Predicate = (icmp_ln814)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln814 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %out_data_comp_vpos2_0_out, i29 %trunc_ln814_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 42 'write' 'write_ln814' <Predicate = (icmp_ln814)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln814 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %out_data_comp_hpos_0_out, i29 %trunc_ln814" [benchmarks/chstone/jpeg/src/jpeg_decode.c:814]   --->   Operation 43 'write' 'write_ln814' <Predicate = (icmp_ln814)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln814)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.802ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln796', benchmarks/chstone/jpeg/src/jpeg_decode.c:796) of constant 0 on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:796 [14]  (0.460 ns)
	'load' operation 2 bit ('i', benchmarks/chstone/jpeg/src/jpeg_decode.c:814) on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:796 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln814', benchmarks/chstone/jpeg/src/jpeg_decode.c:814) [26]  (0.621 ns)
	'store' operation 0 bit ('store_ln796', benchmarks/chstone/jpeg/src/jpeg_decode.c:796) of variable 'add_ln814', benchmarks/chstone/jpeg/src/jpeg_decode.c:814 on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:796 [47]  (0.460 ns)
	blocking operation 0.26075 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
