 ==  Bambu executed with: bambu -O3 -falign-loops -fno-cprop-registers -fno-if-conversion -fno-peephole2 -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR/RECIPE_INT/lud/includes/values_95 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/RECIPE/lud/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    __divdi3
    lud
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 15
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 26624
    Internally allocated memory: 26624
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 15
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 26624
    Internally allocated memory: 26624
  Time to perform memory allocation: 0.01 seconds


  Module allocation information for function __divdi3:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.08 seconds


  Scheduling Information of function __divdi3:
    Number of control steps: 7
    Minimum slack: 0.025699997999998669
    Estimated max frequency (MHz): 201.03331113884025
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function __divdi3:
    Number of states: 6
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __divdi3:
    Bound operations:47/58
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __divdi3:
    Number of storage values inserted: 24
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __divdi3:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:13)
  Time to perform register binding: 0.00 seconds


  Register binding information for function __divdi3:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:13)
  Time to perform register binding: 0.00 seconds


  Module binding information for function __divdi3:
    Number of modules instantiated: 58
    Number of possible conflicts for possible false paths introduced by resource sharing: 4
    Estimated resources area (no Muxes and address logic): 773
    Estimated area of MUX21: 0
    Total estimated area: 773
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function __divdi3:
    Register allocation algorithm obtains a sub-optimal result: 19 registers(LB:13)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function __divdi3:
    Number of allocated multiplexers (2-to-1 equivalent): 6
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __divdi3: 588

  Module allocation information for function lud:
    Number of complex operations: 340
    Number of complex operations: 340
  Time to perform module allocation: 1.77 seconds


  Scheduling Information of function lud:
    Number of control steps: 481
    Minimum slack: 1.8873791418627661e-15
    Estimated max frequency (MHz): 200.00000000000009
  Time to perform scheduling: 1.32 seconds


  State Transition Graph Information of function lud:
    Number of states: 492
    Done port is registered
  Time to perform creation of STG: 0.07 seconds


  Easy binding information for function lud:
    Bound operations:1408/1896
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function lud:
    Number of storage values inserted: 1212
  Time to compute storage value information: 0.00 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1020 registers(LB:122)
  Time to perform register binding: 4.67 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1058 registers(LB:122)
  Time to perform register binding: 4.53 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1061 registers(LB:122)
  Time to perform register binding: 4.52 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1063 registers(LB:122)
  Time to perform register binding: 4.56 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1065 registers(LB:122)
  Time to perform register binding: 4.55 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1067 registers(LB:122)
  Time to perform register binding: 4.54 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1069 registers(LB:122)
  Time to perform register binding: 4.52 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1071 registers(LB:122)
  Time to perform register binding: 4.52 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1073 registers(LB:122)
  Time to perform register binding: 4.53 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1073 registers(LB:122)
  Time to perform register binding: 4.54 seconds


  Module binding information for function lud:
    Number of modules instantiated: 1672
    Number of possible conflicts for possible false paths introduced by resource sharing: 399
    Estimated resources area (no Muxes and address logic): 20026
    Estimated area of MUX21: 2097.1999999999998
    Total estimated area: 22123.200000000001
    Estimated number of DSPs: 130
    Slack computed in 0.03 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 4.77 seconds
    Clique covering computation completed in 41.96 seconds
  Time to perform module binding: 46.80 seconds


  Register binding information for function lud:
    Register allocation algorithm obtains a sub-optimal result: 1073 registers(LB:122)
  Time to perform register binding: 4.54 seconds


  Connection Binding Information for function lud:
    Number of allocated multiplexers (2-to-1 equivalent): 302
  Time to perform interconnection binding: 0.09 seconds

  Total number of flip-flops in function lud: 7945

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function main:
    Number of control steps: 4
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR/RECIPE_INT/lud/files/values_95/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 9 cycles
  Number of executions     : 1
  Average execution        : 9 cycles
