v {xschem version=3.4.2 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N -930 10 -930 30 {
lab=GND}
N -930 -90 -930 -50 {
lab=VDD}
N -850 10 -850 30 {
lab=GND}
N -850 -90 -850 -50 {
lab=VIN}
N -850 30 -850 50 {
lab=GND}
N -710 20 -710 40 {
lab=GND}
N -710 -80 -710 -40 {
lab=VB}
N -710 40 -710 60 {
lab=GND}
N 210 340 210 360 {
lab=VDD}
N 210 440 210 470 {
lab=GND}
N 480 460 480 480 {
lab=GND}
N 140 420 170 420 {
lab=VB}
N 130 320 130 380 {
lab=#net1}
N 130 380 170 380 {
lab=#net1}
N 130 230 130 260 {
lab=VIN}
N -50 460 -50 490 {
lab=GND}
N -50 380 -50 400 {
lab=VIN_tran}
N -50 380 30 380 {
lab=VIN_tran}
N 480 400 570 400 {
lab=VOUT+_tran}
N 400 400 480 400 {
lab=VOUT+_tran}
N 280 400 340 400 {
lab=VOUT+_tran}
N 30 380 40 380 {
lab=VIN_tran}
N 100 380 130 380 {
lab=#net1}
N 210 670 210 690 {
lab=GND}
N 210 560 210 590 {
lab=VDD}
N 130 550 130 610 {
lab=#net2}
N 130 610 170 610 {
lab=#net2}
N 130 460 130 490 {
lab=VIN}
N 100 610 130 610 {
lab=#net2}
N -40 690 -40 720 {
lab=GND}
N -40 610 -40 630 {
lab=#net3}
N -40 610 40 610 {
lab=#net3}
N 160 650 170 650 {
lab=VB}
N 480 690 480 710 {
lab=GND}
N 480 630 570 630 {
lab=VOUT+_ac}
N 400 630 480 630 {
lab=VOUT+_ac}
N 280 630 400 630 {
lab=VOUT+_ac}
N 480 710 480 720 {
lab=GND}
N 120 870 170 870 {
lab=VIN}
N 210 830 210 850 {
lab=#net4}
N 210 740 210 770 {
lab=VDD}
N 210 930 210 960 {
lab=GND}
N 160 910 170 910 {
lab=VB}
N 280 890 580 890 {
lab=VOUT+_a+}
N 480 950 480 970 {
lab=GND}
N 480 970 480 980 {
lab=GND}
N 120 910 160 910 {
lab=VB}
N 120 1150 170 1150 {
lab=VIN}
N 210 1110 210 1130 {
lab=VDD}
N 210 1210 210 1240 {
lab=#net5}
N 160 1190 170 1190 {
lab=VB}
N 120 1190 160 1190 {
lab=VB}
N 210 1090 210 1110 {
lab=VDD}
N 210 1300 210 1320 {
lab=GND}
N 280 1170 580 1170 {
lab=VOUT+_a-}
N 480 1230 480 1250 {
lab=GND}
N 480 1250 480 1260 {
lab=GND}
N 120 1430 170 1430 {
lab=#net6}
N 210 1390 210 1410 {
lab=VDD}
N 210 1490 210 1520 {
lab=GND}
N 160 1470 170 1470 {
lab=#net6}
N 120 1470 160 1470 {
lab=#net6}
N 210 1370 210 1390 {
lab=VDD}
N 210 1520 210 1540 {
lab=GND}
N 280 1450 580 1450 {
lab=VOUT+_CA}
N 50 1290 50 1310 {
lab=VB}
N 50 1370 50 1430 {
lab=#net6}
N 50 1430 120 1430 {
lab=#net6}
N 50 1470 120 1470 {
lab=#net6}
N 50 1430 50 1470 {
lab=#net6}
N -10 1450 50 1450 {
lab=#net6}
N -100 1510 -100 1540 {
lab=GND}
N -100 1450 -70 1450 {
lab=#net7}
N 480 480 480 490 {
lab=GND}
N 340 400 400 400 {
lab=VOUT+_tran}
N 170 -390 430 -390 {
lab=GND}
N 170 -360 170 -300 {
lab=#net8}
N 170 -300 430 -300 {
lab=#net8}
N 430 -360 430 -300 {
lab=#net8}
N 290 -300 290 -240 {
lab=#net8}
N 290 -210 300 -210 {
lab=GND}
N 300 -210 300 -180 {
lab=GND}
N 290 -180 300 -180 {
lab=GND}
N 290 -180 290 -160 {
lab=GND}
N 170 -550 170 -420 {
lab=VOUT+}
N 430 -550 430 -420 {
lab=VOUT-}
N 170 -610 430 -610 {
lab=#net9}
N 290 -650 290 -610 {
lab=#net9}
N 160 -580 170 -580 {
lab=#net9}
N 160 -610 160 -580 {
lab=#net9}
N 160 -610 170 -610 {
lab=#net9}
N 430 -580 440 -580 {
lab=#net9}
N 440 -610 440 -580 {
lab=#net9}
N 430 -610 440 -610 {
lab=#net9}
N 210 -580 250 -580 {
lab=VOUT-}
N 250 -580 430 -470 {
lab=VOUT-}
N 350 -580 390 -580 {
lab=VOUT+}
N 170 -470 350 -580 {
lab=VOUT+}
N 470 -390 500 -390 {
lab=VB}
N 100 -390 130 -390 {
lab=VIN}
N -80 -160 -80 -150 {
lab=GND}
N -80 -170 -80 -160 {
lab=GND}
N -90 -200 -80 -200 {
lab=GND}
N -90 -200 -90 -170 {
lab=GND}
N -90 -170 -80 -170 {
lab=GND}
N -80 -280 -80 -230 {
lab=VB1}
N -80 -390 -80 -340 {
lab=VDD}
N -40 -240 -40 -200 {
lab=VB1}
N -80 -240 -40 -240 {
lab=VB1}
N 230 -210 250 -210 {
lab=VB1}
C {devices/lab_pin.sym} 290 -710 0 0 {name=p1 sig_type=std_logic lab=VDD}
C {devices/ammeter.sym} 290 -680 0 0 {name=Vmeas}
C {devices/code.sym} -620 -460 0 0 {name=spice only_toplevel=false
format="tcleval( @value )"
value="	
**************************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
*LIBs*********************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
*.lib $::SKYWATER_MODELS/sky130.lib.spice tt
* chose the corners in the corner file
* tt_mm for mismatch
* ss ff sf fs standart corners
* ll hh lh hl capacitor and resistors corners
* mc for total process variation including corners
**************************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
*Corners/montecarlo options***********************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
.TEMP 27
**************************************************************
**************************************************************
**************************************************************
**************************************************************  
*SIMULATION and Plots*****************************************
**************************************************************
**************************************************************
**************************************************************
**************************************************************
.control
save all
dc V2 0 5 0.01 
*dc simulation
plot v(VOUT-) v(VIN) deriv(v(VOUT-)) v(VOUT+) deriv(v(VOUT+))
*ploting VIN VOUT and the voltage gain
plot i(Vmeas) 
plot -i(v1)
*ploting the current for curiosity
tran 1ns 20u 
*transient simulation
plot (v(VOUT+_tran)) 
*simple plot to exemplify the gain
fft v(VOUT+_tran) v(VIN_tran) 
*fast fourier transfor
plot mag(v(VOUT+_tran)) mag(v(VIN_tran)) 
ac dec 20 1 1000G 
*simple ac simulation
plot db(v(VOUT+_ac))
plot db(v(VOUT+_a+))
plot db(v(VOUT+_a-))
plot db(v(VOUT+_CA))
plot db((v(VOUT+_ac))/(v(VOUT+_CA)))
plot db((v(VOUT+_ac))/(v(VOUT+_a+)))
plot db((v(VOUT+_ac))/(v(VOUT+_a-)))
.endc
"}
C {sky130_fd_pr/corner.sym} -790 -460 0 0 {name=CORNER only_toplevel=true corner=tt}
C {devices/lab_pin.sym} -930 -80 0 0 {name=p6 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} -930 -20 0 0 {name=V1 value=5
}
C {devices/vsource.sym} -850 -20 0 0 {name=V2 value=2.5}
C {devices/gnd.sym} -930 30 0 0 {name=l3 lab=GND}
C {devices/lab_pin.sym} -850 -80 0 0 {name=p7 sig_type=std_logic lab=VIN
}
C {devices/gnd.sym} -850 50 0 0 {name=l5 lab=GND}
C {devices/vsource.sym} -710 -10 0 0 {name=V6 value=2.5}
C {devices/gnd.sym} -710 60 0 0 {name=l10 lab=GND}
C {devices/lab_pin.sym} -710 -80 0 0 {name=p10 sig_type=std_logic lab=VB
}
C {devices/lab_pin.sym} 210 340 0 0 {name=p13 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 210 460 0 0 {name=l6 lab=GND}
C {devices/res.sym} 480 430 0 0 {name=R5
value=10G
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} 480 490 0 0 {name=l9 lab=GND}
C {devices/lab_pin.sym} 140 420 0 0 {name=p14 sig_type=std_logic lab=VB
}
C {devices/res.sym} 130 290 0 0 {name=R2
value=10G
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} 130 230 0 0 {name=p15 sig_type=std_logic lab=VIN
}
C {devices/gnd.sym} -50 490 0 0 {name=l7 lab=GND}
C {devices/vsource.sym} -50 430 0 0 {name=V4 value="ac 1.0 sin (0 100u 100k)"}
C {devices/lab_pin.sym} 570 400 0 1 {name=p16 sig_type=std_logic lab=VOUT+_tran}
C {devices/lab_pin.sym} -10 380 3 1 {name=p17 sig_type=std_logic lab=VIN_tran}
C {devices/capa.sym} 70 380 3 0 {name=C1
m=1
value=1
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 210 690 0 0 {name=l8 lab=GND}
C {devices/lab_pin.sym} 210 560 0 0 {name=p18 sig_type=std_logic lab=VDD}
C {devices/res.sym} 130 520 0 0 {name=R3
value=10G
footprint=1206
device=resistor
m=1}
C {devices/lab_pin.sym} 130 460 0 0 {name=p19 sig_type=std_logic lab=VIN
}
C {devices/capa.sym} 70 610 3 0 {name=C3
m=1
value=1
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} -40 720 0 0 {name=l11 lab=GND}
C {devices/vsource.sym} -40 660 0 0 {name=V5 value="ac 1.0 sin (0 100u 100k)"}
C {devices/res.sym} 480 660 0 0 {name=R4
value=10G
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} 480 720 0 0 {name=l12 lab=GND}
C {devices/lab_pin.sym} 570 630 0 1 {name=p21 sig_type=std_logic lab=VOUT+_ac}
C {devices/lab_pin.sym} 120 870 0 0 {name=p22 sig_type=std_logic lab=VIN
}
C {devices/vsource.sym} 210 800 2 0 {name=V7 value="ac 1.0 sin (0 0u 100k)"}
C {devices/lab_pin.sym} 210 740 0 0 {name=p23 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 210 960 0 0 {name=l13 lab=GND}
C {devices/lab_pin.sym} 120 910 0 0 {name=p24 sig_type=std_logic lab=VB
}
C {devices/lab_pin.sym} 580 890 0 1 {name=p25 sig_type=std_logic lab=VOUT+_a+}
C {devices/res.sym} 480 920 0 0 {name=R7
value=10G
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} 480 980 0 0 {name=l14 lab=GND}
C {devices/lab_pin.sym} 120 1150 0 0 {name=p26 sig_type=std_logic lab=VIN
}
C {devices/lab_pin.sym} 210 1090 0 0 {name=p27 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 210 1320 0 0 {name=l15 lab=GND}
C {devices/lab_pin.sym} 120 1190 0 0 {name=p28 sig_type=std_logic lab=VB
}
C {devices/vsource.sym} 210 1270 0 0 {name=V8 value="ac 1.0 sin (0 0u 100k)"}
C {devices/lab_pin.sym} 580 1170 0 1 {name=p29 sig_type=std_logic lab=VOUT+_a-}
C {devices/res.sym} 480 1200 0 0 {name=R8
value=10G
footprint=1206
device=resistor
m=1}
C {devices/gnd.sym} 480 1260 0 0 {name=l16 lab=GND}
C {devices/lab_pin.sym} 210 1370 0 0 {name=p31 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 210 1540 0 0 {name=l17 lab=GND}
C {devices/lab_pin.sym} 580 1450 0 1 {name=p33 sig_type=std_logic lab=VOUT+_CA}
C {devices/lab_pin.sym} 50 1290 1 0 {name=p34 sig_type=std_logic lab=VB
}
C {devices/res.sym} 50 1340 0 0 {name=R9
value=10G
footprint=1206
device=resistor
m=1}
C {devices/capa.sym} -40 1450 3 0 {name=C4
m=1
value=1
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} -100 1540 0 0 {name=l18 lab=GND}
C {devices/vsource.sym} -100 1480 0 0 {name=V10 value="ac 1.0 sin (0 100u 100k)"}
C {devices/lab_pin.sym} 160 650 0 0 {name=p20 sig_type=std_logic lab=VB
}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/stange stages/folded_cascode/differential_stage.sym} 190 400 0 0 {name=x1}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/stange stages/folded_cascode/differential_stage.sym} 190 630 0 0 {name=x2}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/stange stages/folded_cascode/differential_stage.sym} 190 890 0 0 {name=x3}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/stange stages/folded_cascode/differential_stage.sym} 190 1170 0 0 {name=x4}
C {/home/vasco/Desktop/sky130A/amplifiers/differencial_stage_amps/stange stages/folded_cascode/differential_stage.sym} 190 1450 0 0 {name=x5}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} 150 -390 0 0 {name=M5
L=1
W=20
nf=1 mult=1
model=nfet_g5v0d10v5
spiceprefix=X
}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} 450 -390 0 1 {name=M1
L=1
W=20
nf=1 mult=1
model=nfet_g5v0d10v5
spiceprefix=X
}
C {devices/gnd.sym} 290 -390 0 0 {name=l1 lab=GND}
C {devices/gnd.sym} 290 -160 0 0 {name=l4 lab=GND}
C {sky130_fd_pr/pfet_g5v0d10v5.sym} 190 -580 0 1 {name=M4
L=1.5
W=50
nf=1 mult=1
model=pfet_g5v0d10v5
spiceprefix=X
}
C {devices/lab_pin.sym} 500 -390 0 1 {name=p4 sig_type=std_logic lab=VB
}
C {devices/lab_pin.sym} 100 -390 0 0 {name=p5 sig_type=std_logic lab=VIN
}
C {devices/isource.sym} -80 -310 0 0 {name=I1 value=300u}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} -60 -200 0 1 {name=M6
L=0.5
W=80
nf=1 mult=1
model=nfet_g5v0d10v5
spiceprefix=X
}
C {devices/gnd.sym} -80 -150 0 0 {name=l19 lab=GND}
C {devices/lab_pin.sym} -80 -390 0 0 {name=p8 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -40 -240 0 1 {name=p9 sig_type=std_logic lab=VB1}
C {devices/lab_pin.sym} 230 -210 0 0 {name=p11 sig_type=std_logic lab=VB1}
C {devices/lab_pin.sym} 170 -500 0 0 {name=p2 sig_type=std_logic lab=VOUT+}
C {devices/lab_pin.sym} 430 -500 0 1 {name=p3 sig_type=std_logic lab=VOUT-}
C {sky130_fd_pr/pfet_g5v0d10v5.sym} 410 -580 0 0 {name=M3
L=1.5
W=50
nf=1 mult=1
model=pfet_g5v0d10v5
spiceprefix=X
}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} 270 -210 0 0 {name=M2
L=0.5
W=80
nf=1 mult=1
model=nfet_g5v0d10v5
spiceprefix=X
}
