Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Wed Mar 12 18:13:33 2014
| Host         : andrew-dv4t running 64-bit Ubuntu 13.10
| Command      : report_timing_summary -file piano_timing_summary_routed.rpt -pb piano_timing_summary_routed.pb
| Design       : piano
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
----------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 18 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 5 input ports with no input delay specified.

Checking 'no_output_delay'.
 There is 1 port with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.064        0.000                      0                   35        0.228        0.000                      0                   35        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        4.064        0.000                      0                   35        0.228        0.000                      0                   35        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 freq_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.014ns (18.956%)  route 4.335ns (81.044%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.727     5.086    clk_IBUF_BUFG
    SLICE_X84Y61                                                      r  freq_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  freq_count_reg[11]/Q
                         net (fo=13, routed)          1.332     6.936    freq_count_reg[11]
    SLICE_X87Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.060 r  freq_count[0]_i_29/O
                         net (fo=1, routed)           0.819     7.879    n_0_freq_count[0]_i_29
    SLICE_X86Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.003 r  freq_count[0]_i_13/O
                         net (fo=2, routed)           0.589     8.592    n_0_freq_count[0]_i_13
    SLICE_X85Y59         LUT5 (Prop_lut5_I0_O)        0.124     8.716 r  freq_count[0]_i_3/O
                         net (fo=1, routed)           0.797     9.513    n_0_freq_count[0]_i_3
    SLICE_X82Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.637 r  freq_count[0]_i_1/O
                         net (fo=17, routed)          0.798    10.435    tc_en
    SLICE_X84Y63         FDRE                                         r  freq_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.605    14.791    clk_IBUF_BUFG
    SLICE_X84Y63                                                      r  freq_count_reg[16]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X84Y63         FDRE (Setup_fdre_C_R)       -0.524    14.499    freq_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 q_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.134%)  route 0.134ns (41.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.605     1.438    clk_IBUF_BUFG
    SLICE_X82Y59                                                      r  q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  q_reg/Q
                         net (fo=2, routed)           0.134     1.713    n_0_q_reg
    SLICE_X82Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  q_i_1/O
                         net (fo=1, routed)           0.000     1.758    n_0_q_i_1
    SLICE_X82Y59         FDRE                                         r  q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.877     1.946    clk_IBUF_BUFG
    SLICE_X82Y59                                                      r  q_reg/C
                         clock pessimism             -0.507     1.438    
    SLICE_X82Y59         FDRE (Hold_fdre_C_D)         0.092     1.530    q_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X84Y59    freq_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X84Y59    freq_count_reg[0]/C



