
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010b94  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  08010d34  08010d34  00011d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011068  08011068  0001309c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011068  08011068  00012068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011070  08011070  0001309c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011070  08011070  00012070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011074  08011074  00012074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08011078  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001674  2000009c  08011114  0001309c  2**2
                  ALLOC
 10 ._user_heap_stack 00002000  20001710  08011114  00013710  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001309c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028839  00000000  00000000  000130cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c4f  00000000  00000000  0003b905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c10  00000000  00000000  00041558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001706  00000000  00000000  00043168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f358  00000000  00000000  0004486e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024321  00000000  00000000  00063bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bb003  00000000  00000000  00087ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00142eea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c94  00000000  00000000  00142f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0014abc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000009c 	.word	0x2000009c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010d1c 	.word	0x08010d1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	08010d1c 	.word	0x08010d1c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <tud_hid_set_report_cb>:

#include <usb_class.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	4603      	mov	r3, r0
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	460b      	mov	r3, r1
 80005ca:	71bb      	strb	r3, [r7, #6]
 80005cc:	4613      	mov	r3, r2
 80005ce:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	4603      	mov	r3, r0
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	460b      	mov	r3, r1
 80005ea:	71bb      	strb	r3, [r7, #6]
 80005ec:	4613      	mov	r3, r2
 80005ee:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <hid_task>:
void hid_task(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af00      	add	r7, sp, #0
  // 1. 10ms마다 실행 (폴링 간격 준수)
  // HAL_GetTick()을 사용하여 넌블로킹 딜레이 구현
  static uint32_t start_ms = 0;
  if (HAL_GetTick() - start_ms < 10) return;
 8000606:	f001 f9dd 	bl	80019c4 <HAL_GetTick>
 800060a:	4602      	mov	r2, r0
 800060c:	4b3a      	ldr	r3, [pc, #232]	@ (80006f8 <hid_task+0xf8>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	2b09      	cmp	r3, #9
 8000614:	d969      	bls.n	80006ea <hid_task+0xea>
  start_ms += 10;
 8000616:	4b38      	ldr	r3, [pc, #224]	@ (80006f8 <hid_task+0xf8>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	330a      	adds	r3, #10
 800061c:	4a36      	ldr	r2, [pc, #216]	@ (80006f8 <hid_task+0xf8>)
 800061e:	6013      	str	r3, [r2, #0]

  // 2. USB가 연결되어 있고, HID가 준비되었는지 확인
  // (중요: 준비 안 됐는데 보내면 다운됨)
  if ( !tud_mounted() || !tud_hid_ready() ) return;
 8000620:	f00a fef8 	bl	800b414 <tud_mounted>
 8000624:	4603      	mov	r3, r0
 8000626:	f083 0301 	eor.w	r3, r3, #1
 800062a:	b2db      	uxtb	r3, r3
 800062c:	2b00      	cmp	r3, #0
 800062e:	d15e      	bne.n	80006ee <hid_task+0xee>

//--------------------------------------------------------------------+
// Application API (Single Port)
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline bool tud_hid_ready(void) {
  return tud_hid_n_ready(0);
 8000630:	2000      	movs	r0, #0
 8000632:	f007 fd05 	bl	8008040 <tud_hid_n_ready>
 8000636:	4603      	mov	r3, r0
 8000638:	f083 0301 	eor.w	r3, r3, #1
 800063c:	b2db      	uxtb	r3, r3
 800063e:	2b00      	cmp	r3, #0
 8000640:	d155      	bne.n	80006ee <hid_task+0xee>
  // ---------------------------------------------------------
  static uint32_t send_ms = 0;
  static bool is_typing = false;

  // 5초 주기 체크
  if (HAL_GetTick() - send_ms > 5000)
 8000642:	f001 f9bf 	bl	80019c4 <HAL_GetTick>
 8000646:	4602      	mov	r2, r0
 8000648:	4b2c      	ldr	r3, [pc, #176]	@ (80006fc <hid_task+0xfc>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000652:	4293      	cmp	r3, r2
 8000654:	d907      	bls.n	8000666 <hid_task+0x66>
  {
    send_ms = HAL_GetTick();
 8000656:	f001 f9b5 	bl	80019c4 <HAL_GetTick>
 800065a:	4603      	mov	r3, r0
 800065c:	4a27      	ldr	r2, [pc, #156]	@ (80006fc <hid_task+0xfc>)
 800065e:	6013      	str	r3, [r2, #0]
    is_typing = true; // 타이핑 시작 신호
 8000660:	4b27      	ldr	r3, [pc, #156]	@ (8000700 <hid_task+0x100>)
 8000662:	2201      	movs	r2, #1
 8000664:	701a      	strb	r2, [r3, #0]
  }

  if (is_typing)
 8000666:	4b26      	ldr	r3, [pc, #152]	@ (8000700 <hid_task+0x100>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d040      	beq.n	80006f0 <hid_task+0xf0>
      HID_KEY_H, HID_KEY_E, HID_KEY_L, HID_KEY_L, HID_KEY_O, HID_KEY_ENTER
    };
    static uint8_t seq_idx = 0;
    static bool key_pressed = false;

    if (key_pressed)
 800066e:	4b25      	ldr	r3, [pc, #148]	@ (8000704 <hid_task+0x104>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d01f      	beq.n	80006b6 <hid_task+0xb6>
 8000676:	2300      	movs	r3, #0
 8000678:	75fb      	strb	r3, [r7, #23]
 800067a:	2300      	movs	r3, #0
 800067c:	75bb      	strb	r3, [r7, #22]
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline bool tud_hid_report(uint8_t report_id, void const* report, uint16_t len) {
  return tud_hid_n_report(0, report_id, report, len);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_hid_keyboard_report(uint8_t report_id, uint8_t modifier, const uint8_t keycode[6]) {
  return tud_hid_n_keyboard_report(0, report_id, modifier, keycode);
 8000682:	7dba      	ldrb	r2, [r7, #22]
 8000684:	7df9      	ldrb	r1, [r7, #23]
 8000686:	693b      	ldr	r3, [r7, #16]
 8000688:	2000      	movs	r0, #0
 800068a:	f007 fdc9 	bl	8008220 <tud_hid_n_keyboard_report>
    {
      // [B] 키 떼기 (Release)
      // 키를 눌렀으면 반드시 "아무것도 안 누름(NULL)"을 보내야 함
      tud_hid_keyboard_report(0, 0, NULL);
      key_pressed = false;
 800068e:	4b1d      	ldr	r3, [pc, #116]	@ (8000704 <hid_task+0x104>)
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]

      seq_idx++; // 다음 글자로 이동
 8000694:	4b1c      	ldr	r3, [pc, #112]	@ (8000708 <hid_task+0x108>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	3301      	adds	r3, #1
 800069a:	b2da      	uxtb	r2, r3
 800069c:	4b1a      	ldr	r3, [pc, #104]	@ (8000708 <hid_task+0x108>)
 800069e:	701a      	strb	r2, [r3, #0]
      if (seq_idx >= sizeof(key_seq)) {
 80006a0:	4b19      	ldr	r3, [pc, #100]	@ (8000708 <hid_task+0x108>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b05      	cmp	r3, #5
 80006a6:	d923      	bls.n	80006f0 <hid_task+0xf0>
        seq_idx = 0;
 80006a8:	4b17      	ldr	r3, [pc, #92]	@ (8000708 <hid_task+0x108>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
        is_typing = false; // 타이핑 끝
 80006ae:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <hid_task+0x100>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	701a      	strb	r2, [r3, #0]
 80006b4:	e01c      	b.n	80006f0 <hid_task+0xf0>
      }
    }
    else
    {
      // [A] 키 누르기 (Press)
      uint8_t keycode[6] = { 0 };
 80006b6:	463b      	mov	r3, r7
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	809a      	strh	r2, [r3, #4]
      keycode[0] = key_seq[seq_idx];
 80006be:	4b12      	ldr	r3, [pc, #72]	@ (8000708 <hid_task+0x108>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <hid_task+0x10c>)
 80006c6:	5c9b      	ldrb	r3, [r3, r2]
 80006c8:	703b      	strb	r3, [r7, #0]
 80006ca:	2300      	movs	r3, #0
 80006cc:	73fb      	strb	r3, [r7, #15]
 80006ce:	2300      	movs	r3, #0
 80006d0:	73bb      	strb	r3, [r7, #14]
 80006d2:	463b      	mov	r3, r7
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	7bba      	ldrb	r2, [r7, #14]
 80006d8:	7bf9      	ldrb	r1, [r7, #15]
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	2000      	movs	r0, #0
 80006de:	f007 fd9f 	bl	8008220 <tud_hid_n_keyboard_report>

      // 리포트 전송 함수 (Interface 번호, Modifier, Keycode배열)
      tud_hid_keyboard_report(0, 0, keycode);
      key_pressed = true;
 80006e2:	4b08      	ldr	r3, [pc, #32]	@ (8000704 <hid_task+0x104>)
 80006e4:	2201      	movs	r2, #1
 80006e6:	701a      	strb	r2, [r3, #0]
 80006e8:	e002      	b.n	80006f0 <hid_task+0xf0>
  if (HAL_GetTick() - start_ms < 10) return;
 80006ea:	bf00      	nop
 80006ec:	e000      	b.n	80006f0 <hid_task+0xf0>
  if ( !tud_mounted() || !tud_hid_ready() ) return;
 80006ee:	bf00      	nop
    }
  }
}
 80006f0:	3718      	adds	r7, #24
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200000b8 	.word	0x200000b8
 80006fc:	200000bc 	.word	0x200000bc
 8000700:	200000c0 	.word	0x200000c0
 8000704:	200000c1 	.word	0x200000c1
 8000708:	200000c2 	.word	0x200000c2
 800070c:	08010e18 	.word	0x08010e18

08000710 <HAL_TIM_OC_DelayElapsedCallback>:

uint16_t window_arr = 5000-1;
uint16_t linux_arr = 1000-1;
uint16_t emerg_arr = 500-1;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
	if(is_ready){
 8000718:	4b05      	ldr	r3, [pc, #20]	@ (8000730 <HAL_TIM_OC_DelayElapsedCallback+0x20>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d003      	beq.n	8000728 <HAL_TIM_OC_DelayElapsedCallback+0x18>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000720:	2120      	movs	r1, #32
 8000722:	4804      	ldr	r0, [pc, #16]	@ (8000734 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8000724:	f002 f82f 	bl	8002786 <HAL_GPIO_TogglePin>
	}
}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20000001 	.word	0x20000001
 8000734:	40020000 	.word	0x40020000

08000738 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	80fb      	strh	r3, [r7, #6]
	is_ready = false;
 8000742:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <HAL_GPIO_EXTI_Callback+0x88>)
 8000744:	2200      	movs	r2, #0
 8000746:	701a      	strb	r2, [r3, #0]

	switch (g_usb_mode) {
 8000748:	4b1e      	ldr	r3, [pc, #120]	@ (80007c4 <HAL_GPIO_EXTI_Callback+0x8c>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b02      	cmp	r3, #2
 800074e:	d022      	beq.n	8000796 <HAL_GPIO_EXTI_Callback+0x5e>
 8000750:	2b02      	cmp	r3, #2
 8000752:	dc2e      	bgt.n	80007b2 <HAL_GPIO_EXTI_Callback+0x7a>
 8000754:	2b00      	cmp	r3, #0
 8000756:	d002      	beq.n	800075e <HAL_GPIO_EXTI_Callback+0x26>
 8000758:	2b01      	cmp	r3, #1
 800075a:	d00e      	beq.n	800077a <HAL_GPIO_EXTI_Callback+0x42>
		case USB_MODE_HID_MSC:
			__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
			g_usb_mode = USB_MODE_CDC;
			break;
	}
}
 800075c:	e029      	b.n	80007b2 <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_AUTORELOAD(&htim11, linux_arr);
 800075e:	4b1a      	ldr	r3, [pc, #104]	@ (80007c8 <HAL_GPIO_EXTI_Callback+0x90>)
 8000760:	881a      	ldrh	r2, [r3, #0]
 8000762:	4b1a      	ldr	r3, [pc, #104]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000768:	4b17      	ldr	r3, [pc, #92]	@ (80007c8 <HAL_GPIO_EXTI_Callback+0x90>)
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	461a      	mov	r2, r3
 800076e:	4b17      	ldr	r3, [pc, #92]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 8000770:	60da      	str	r2, [r3, #12]
			g_usb_mode = USB_MODE_MSC_VENDOR;
 8000772:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000774:	2201      	movs	r2, #1
 8000776:	701a      	strb	r2, [r3, #0]
			break;
 8000778:	e01b      	b.n	80007b2 <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_AUTORELOAD(&htim11, window_arr);
 800077a:	4b15      	ldr	r3, [pc, #84]	@ (80007d0 <HAL_GPIO_EXTI_Callback+0x98>)
 800077c:	881a      	ldrh	r2, [r3, #0]
 800077e:	4b13      	ldr	r3, [pc, #76]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000784:	4b12      	ldr	r3, [pc, #72]	@ (80007d0 <HAL_GPIO_EXTI_Callback+0x98>)
 8000786:	881b      	ldrh	r3, [r3, #0]
 8000788:	461a      	mov	r2, r3
 800078a:	4b10      	ldr	r3, [pc, #64]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 800078c:	60da      	str	r2, [r3, #12]
			g_usb_mode = USB_MODE_HID_MSC;
 800078e:	4b0d      	ldr	r3, [pc, #52]	@ (80007c4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000790:	2202      	movs	r2, #2
 8000792:	701a      	strb	r2, [r3, #0]
			break;
 8000794:	e00d      	b.n	80007b2 <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
 8000796:	4b0f      	ldr	r3, [pc, #60]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000798:	881a      	ldrh	r2, [r3, #0]
 800079a:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007a0:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <HAL_GPIO_EXTI_Callback+0x9c>)
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <HAL_GPIO_EXTI_Callback+0x94>)
 80007a8:	60da      	str	r2, [r3, #12]
			g_usb_mode = USB_MODE_CDC;
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_GPIO_EXTI_Callback+0x8c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
			break;
 80007b0:	bf00      	nop
}
 80007b2:	bf00      	nop
 80007b4:	370c      	adds	r7, #12
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000001 	.word	0x20000001
 80007c4:	20000000 	.word	0x20000000
 80007c8:	20000004 	.word	0x20000004
 80007cc:	20000208 	.word	0x20000208
 80007d0:	20000002 	.word	0x20000002
 80007d4:	20000006 	.word	0x20000006

080007d8 <mod_change_watchdog>:

void mod_change_watchdog(){
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	if(!is_ready){
 80007dc:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <mod_change_watchdog+0x2c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	f083 0301 	eor.w	r3, r3, #1
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d00a      	beq.n	8000800 <mod_change_watchdog+0x28>
		tud_disconnect();
 80007ea:	f00a fe39 	bl	800b460 <tud_disconnect>
		HAL_Delay(500);
 80007ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007f2:	f001 f8f3 	bl	80019dc <HAL_Delay>
		tud_connect();
 80007f6:	f00a fe3f 	bl	800b478 <tud_connect>

		is_ready = true;
 80007fa:	4b02      	ldr	r3, [pc, #8]	@ (8000804 <mod_change_watchdog+0x2c>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	701a      	strb	r2, [r3, #0]
	}
}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000001 	.word	0x20000001

08000808 <cdc_task>:

void cdc_task(void) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 800080e:	2000      	movs	r0, #0
 8000810:	f006 fe36 	bl	8007480 <tud_cdc_n_connected>
 8000814:	4603      	mov	r3, r0
    // 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
    if (tud_cdc_connected()) {
 8000816:	2b00      	cmp	r3, #0
 8000818:	d018      	beq.n	800084c <cdc_task+0x44>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 800081a:	2000      	movs	r0, #0
 800081c:	f006 fe76 	bl	800750c <tud_cdc_n_available>
 8000820:	4603      	mov	r3, r0
        // 3. 읽을 데이터가 있는지 확인
        if (tud_cdc_available()) {
 8000822:	2b00      	cmp	r3, #0
 8000824:	d012      	beq.n	800084c <cdc_task+0x44>
 8000826:	4b0b      	ldr	r3, [pc, #44]	@ (8000854 <cdc_task+0x4c>)
 8000828:	60bb      	str	r3, [r7, #8]
 800082a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800082e:	607b      	str	r3, [r7, #4]
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 8000830:	687a      	ldr	r2, [r7, #4]
 8000832:	68b9      	ldr	r1, [r7, #8]
 8000834:	2000      	movs	r0, #0
 8000836:	f006 feb1 	bl	800759c <tud_cdc_n_read>
 800083a:	4603      	mov	r3, r0
            // 데이터 읽기
            uint32_t count = tud_cdc_read(msg_dma, sizeof(msg_dma));
 800083c:	60fb      	str	r3, [r7, #12]

            HAL_UART_Transmit_DMA(&huart2, (uint8_t*) msg_dma, count);
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	b29b      	uxth	r3, r3
 8000842:	461a      	mov	r2, r3
 8000844:	4903      	ldr	r1, [pc, #12]	@ (8000854 <cdc_task+0x4c>)
 8000846:	4804      	ldr	r0, [pc, #16]	@ (8000858 <cdc_task+0x50>)
 8000848:	f004 fd54 	bl	80052f4 <HAL_UART_Transmit_DMA>
        }
    }
}
 800084c:	bf00      	nop
 800084e:	3710      	adds	r7, #16
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	20000a84 	.word	0x20000a84
 8000858:	20000250 	.word	0x20000250

0800085c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000860:	f001 f84a 	bl	80018f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000864:	f000 f84a 	bl	80008fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000868:	f000 f9c0 	bl	8000bec <MX_GPIO_Init>
  MX_DMA_Init();
 800086c:	f000 f978 	bl	8000b60 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000870:	f000 f91e 	bl	8000ab0 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000874:	f000 f946 	bl	8000b04 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM11_Init();
 8000878:	f000 f8ce 	bl	8000a18 <MX_TIM11_Init>
  MX_SDIO_SD_Init();
 800087c:	f000 f8a6 	bl	80009cc <MX_SDIO_SD_Init>
//        // 확실한 적용을 위해 잠시 대기
//        while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {}
//    } else {
//        printf("Wipe Failed!\r\n");
//    }
	tusb_init();
 8000880:	2100      	movs	r1, #0
 8000882:	2000      	movs	r0, #0
 8000884:	f00e ff4c 	bl	800f720 <tusb_rhport_init>

	// 타이머 시작 등...
	HAL_TIM_OC_Start_IT(&htim11, TIM_CHANNEL_1);
 8000888:	2100      	movs	r1, #0
 800088a:	4817      	ldr	r0, [pc, #92]	@ (80008e8 <main+0x8c>)
 800088c:	f004 f824 	bl	80048d8 <HAL_TIM_OC_Start_IT>
	g_usb_mode = USB_MODE_MSC_VENDOR;
 8000890:	4b16      	ldr	r3, [pc, #88]	@ (80008ec <main+0x90>)
 8000892:	2201      	movs	r2, #1
 8000894:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_AUTORELOAD(&htim11, linux_arr);
 8000896:	4b16      	ldr	r3, [pc, #88]	@ (80008f0 <main+0x94>)
 8000898:	881a      	ldrh	r2, [r3, #0]
 800089a:	4b13      	ldr	r3, [pc, #76]	@ (80008e8 <main+0x8c>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008a0:	4b13      	ldr	r3, [pc, #76]	@ (80008f0 <main+0x94>)
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	461a      	mov	r2, r3
 80008a6:	4b10      	ldr	r3, [pc, #64]	@ (80008e8 <main+0x8c>)
 80008a8:	60da      	str	r2, [r3, #12]
	HAL_UART_Transmit_DMA(&huart2, (uint8_t*)"UART OK\n", 9);
 80008aa:	2209      	movs	r2, #9
 80008ac:	4911      	ldr	r1, [pc, #68]	@ (80008f4 <main+0x98>)
 80008ae:	4812      	ldr	r0, [pc, #72]	@ (80008f8 <main+0x9c>)
 80008b0:	f004 fd20 	bl	80052f4 <HAL_UART_Transmit_DMA>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 80008b4:	2100      	movs	r1, #0
 80008b6:	f04f 30ff 	mov.w	r0, #4294967295
 80008ba:	f00a ff4b 	bl	800b754 <tud_task_ext>
}
 80008be:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		tud_task();
		mod_change_watchdog();
 80008c0:	f7ff ff8a 	bl	80007d8 <mod_change_watchdog>

		switch (g_usb_mode) {
 80008c4:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <main+0x90>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	2b02      	cmp	r3, #2
 80008ca:	d008      	beq.n	80008de <main+0x82>
 80008cc:	2b02      	cmp	r3, #2
 80008ce:	dcf1      	bgt.n	80008b4 <main+0x58>
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <main+0x7c>
 80008d4:	2b01      	cmp	r3, #1
			case USB_MODE_CDC:
				cdc_task();
				break;
			case USB_MODE_MSC_VENDOR:
//				check_usb_file_smart();
				break;
 80008d6:	e005      	b.n	80008e4 <main+0x88>
				cdc_task();
 80008d8:	f7ff ff96 	bl	8000808 <cdc_task>
				break;
 80008dc:	e002      	b.n	80008e4 <main+0x88>
			case USB_MODE_HID_MSC:
				hid_task();
 80008de:	f7ff fe8f 	bl	8000600 <hid_task>
				break;
 80008e2:	bf00      	nop
		tud_task();
 80008e4:	e7e6      	b.n	80008b4 <main+0x58>
 80008e6:	bf00      	nop
 80008e8:	20000208 	.word	0x20000208
 80008ec:	20000000 	.word	0x20000000
 80008f0:	20000004 	.word	0x20000004
 80008f4:	08010d34 	.word	0x08010d34
 80008f8:	20000250 	.word	0x20000250

080008fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b094      	sub	sp, #80	@ 0x50
 8000900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000902:	f107 0320 	add.w	r3, r7, #32
 8000906:	2230      	movs	r2, #48	@ 0x30
 8000908:	2100      	movs	r1, #0
 800090a:	4618      	mov	r0, r3
 800090c:	f00f fda2 	bl	8010454 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000910:	f107 030c 	add.w	r3, r7, #12
 8000914:	2200      	movs	r2, #0
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	605a      	str	r2, [r3, #4]
 800091a:	609a      	str	r2, [r3, #8]
 800091c:	60da      	str	r2, [r3, #12]
 800091e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000920:	2300      	movs	r3, #0
 8000922:	60bb      	str	r3, [r7, #8]
 8000924:	4b27      	ldr	r3, [pc, #156]	@ (80009c4 <SystemClock_Config+0xc8>)
 8000926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000928:	4a26      	ldr	r2, [pc, #152]	@ (80009c4 <SystemClock_Config+0xc8>)
 800092a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800092e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000930:	4b24      	ldr	r3, [pc, #144]	@ (80009c4 <SystemClock_Config+0xc8>)
 8000932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800093c:	2300      	movs	r3, #0
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	4b21      	ldr	r3, [pc, #132]	@ (80009c8 <SystemClock_Config+0xcc>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a20      	ldr	r2, [pc, #128]	@ (80009c8 <SystemClock_Config+0xcc>)
 8000946:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800094a:	6013      	str	r3, [r2, #0]
 800094c:	4b1e      	ldr	r3, [pc, #120]	@ (80009c8 <SystemClock_Config+0xcc>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000958:	2301      	movs	r3, #1
 800095a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800095c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000960:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000962:	2302      	movs	r3, #2
 8000964:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000966:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800096a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800096c:	2304      	movs	r3, #4
 800096e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000970:	2348      	movs	r3, #72	@ 0x48
 8000972:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000974:	2302      	movs	r3, #2
 8000976:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000978:	2303      	movs	r3, #3
 800097a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800097c:	f107 0320 	add.w	r3, r7, #32
 8000980:	4618      	mov	r0, r3
 8000982:	f002 f843 	bl	8002a0c <HAL_RCC_OscConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800098c:	f000 f9a4 	bl	8000cd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000990:	230f      	movs	r3, #15
 8000992:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000994:	2302      	movs	r3, #2
 8000996:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000998:	2300      	movs	r3, #0
 800099a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800099c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009a2:	2300      	movs	r3, #0
 80009a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009a6:	f107 030c 	add.w	r3, r7, #12
 80009aa:	2102      	movs	r1, #2
 80009ac:	4618      	mov	r0, r3
 80009ae:	f002 faa5 	bl	8002efc <HAL_RCC_ClockConfig>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80009b8:	f000 f98e 	bl	8000cd8 <Error_Handler>
  }
}
 80009bc:	bf00      	nop
 80009be:	3750      	adds	r7, #80	@ 0x50
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40007000 	.word	0x40007000

080009cc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <MX_SDIO_SD_Init+0x44>)
 80009d2:	4a10      	ldr	r2, [pc, #64]	@ (8000a14 <MX_SDIO_SD_Init+0x48>)
 80009d4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <MX_SDIO_SD_Init+0x44>)
 80009d8:	2200      	movs	r2, #0
 80009da:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80009dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <MX_SDIO_SD_Init+0x44>)
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <MX_SDIO_SD_Init+0x44>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80009e8:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_SDIO_SD_Init+0x44>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80009ee:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <MX_SDIO_SD_Init+0x44>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 8;
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <MX_SDIO_SD_Init+0x44>)
 80009f6:	2208      	movs	r2, #8
 80009f8:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 80009fa:	4805      	ldr	r0, [pc, #20]	@ (8000a10 <MX_SDIO_SD_Init+0x44>)
 80009fc:	f002 fc9e 	bl	800333c <HAL_SD_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 8000a06:	f000 f967 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200000c4 	.word	0x200000c4
 8000a14:	40012c00 	.word	0x40012c00

08000a18 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b088      	sub	sp, #32
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
 8000a2c:	615a      	str	r2, [r3, #20]
 8000a2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000a30:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa8 <MX_TIM11_Init+0x90>)
 8000a32:	4a1e      	ldr	r2, [pc, #120]	@ (8000aac <MX_TIM11_Init+0x94>)
 8000a34:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 8000a36:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa8 <MX_TIM11_Init+0x90>)
 8000a38:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000a3c:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa8 <MX_TIM11_Init+0x90>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 8000a44:	4b18      	ldr	r3, [pc, #96]	@ (8000aa8 <MX_TIM11_Init+0x90>)
 8000a46:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000a4a:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4c:	4b16      	ldr	r3, [pc, #88]	@ (8000aa8 <MX_TIM11_Init+0x90>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a52:	4b15      	ldr	r3, [pc, #84]	@ (8000aa8 <MX_TIM11_Init+0x90>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000a58:	4813      	ldr	r0, [pc, #76]	@ (8000aa8 <MX_TIM11_Init+0x90>)
 8000a5a:	f003 fe95 	bl	8004788 <HAL_TIM_Base_Init>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 8000a64:	f000 f938 	bl	8000cd8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8000a68:	480f      	ldr	r0, [pc, #60]	@ (8000aa8 <MX_TIM11_Init+0x90>)
 8000a6a:	f003 fedc 	bl	8004826 <HAL_TIM_OC_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 8000a74:	f000 f930 	bl	8000cd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a84:	2300      	movs	r3, #0
 8000a86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	4806      	ldr	r0, [pc, #24]	@ (8000aa8 <MX_TIM11_Init+0x90>)
 8000a90:	f004 f910 	bl	8004cb4 <HAL_TIM_OC_ConfigChannel>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 8000a9a:	f000 f91d 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000a9e:	bf00      	nop
 8000aa0:	3720      	adds	r7, #32
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000208 	.word	0x20000208
 8000aac:	40014800 	.word	0x40014800

08000ab0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	@ (8000afc <MX_USART2_UART_Init+0x4c>)
 8000ab6:	4a12      	ldr	r2, [pc, #72]	@ (8000b00 <MX_USART2_UART_Init+0x50>)
 8000ab8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aba:	4b10      	ldr	r3, [pc, #64]	@ (8000afc <MX_USART2_UART_Init+0x4c>)
 8000abc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ac0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8000afc <MX_USART2_UART_Init+0x4c>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8000afc <MX_USART2_UART_Init+0x4c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ace:	4b0b      	ldr	r3, [pc, #44]	@ (8000afc <MX_USART2_UART_Init+0x4c>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ad4:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <MX_USART2_UART_Init+0x4c>)
 8000ad6:	220c      	movs	r2, #12
 8000ad8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ada:	4b08      	ldr	r3, [pc, #32]	@ (8000afc <MX_USART2_UART_Init+0x4c>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <MX_USART2_UART_Init+0x4c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ae6:	4805      	ldr	r0, [pc, #20]	@ (8000afc <MX_USART2_UART_Init+0x4c>)
 8000ae8:	f004 fbb3 	bl	8005252 <HAL_UART_Init>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000af2:	f000 f8f1 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000250 	.word	0x20000250
 8000b00:	40004400 	.word	0x40004400

08000b04 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b08:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b0a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b0e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000b10:	4b12      	ldr	r3, [pc, #72]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b12:	2204      	movs	r2, #4
 8000b14:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b16:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b18:	2202      	movs	r2, #2
 8000b1a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b24:	2202      	movs	r2, #2
 8000b26:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b34:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000b3a:	4b08      	ldr	r3, [pc, #32]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b40:	4b06      	ldr	r3, [pc, #24]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b46:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b48:	f001 fe50 	bl	80027ec <HAL_PCD_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b52:	f000 f8c1 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b56:	bf00      	nop
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20000358 	.word	0x20000358

08000b60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000be8 <MX_DMA_Init+0x88>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	4a1e      	ldr	r2, [pc, #120]	@ (8000be8 <MX_DMA_Init+0x88>)
 8000b70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b76:	4b1c      	ldr	r3, [pc, #112]	@ (8000be8 <MX_DMA_Init+0x88>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	603b      	str	r3, [r7, #0]
 8000b86:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <MX_DMA_Init+0x88>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	4a17      	ldr	r2, [pc, #92]	@ (8000be8 <MX_DMA_Init+0x88>)
 8000b8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b92:	4b15      	ldr	r3, [pc, #84]	@ (8000be8 <MX_DMA_Init+0x88>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b9a:	603b      	str	r3, [r7, #0]
 8000b9c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2010      	movs	r0, #16
 8000ba4:	f001 f819 	bl	8001bda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000ba8:	2010      	movs	r0, #16
 8000baa:	f001 f832 	bl	8001c12 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2011      	movs	r0, #17
 8000bb4:	f001 f811 	bl	8001bda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000bb8:	2011      	movs	r0, #17
 8000bba:	f001 f82a 	bl	8001c12 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	203b      	movs	r0, #59	@ 0x3b
 8000bc4:	f001 f809 	bl	8001bda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000bc8:	203b      	movs	r0, #59	@ 0x3b
 8000bca:	f001 f822 	bl	8001c12 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2045      	movs	r0, #69	@ 0x45
 8000bd4:	f001 f801 	bl	8001bda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000bd8:	2045      	movs	r0, #69	@ 0x45
 8000bda:	f001 f81a 	bl	8001c12 <HAL_NVIC_EnableIRQ>

}
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40023800 	.word	0x40023800

08000bec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b08a      	sub	sp, #40	@ 0x28
 8000bf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf2:	f107 0314 	add.w	r3, r7, #20
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
 8000c00:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
 8000c06:	4b31      	ldr	r3, [pc, #196]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a30      	ldr	r2, [pc, #192]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c0c:	f043 0304 	orr.w	r3, r3, #4
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b2e      	ldr	r3, [pc, #184]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0304 	and.w	r3, r3, #4
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
 8000c22:	4b2a      	ldr	r3, [pc, #168]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	4a29      	ldr	r2, [pc, #164]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2e:	4b27      	ldr	r3, [pc, #156]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	4b23      	ldr	r3, [pc, #140]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a22      	ldr	r2, [pc, #136]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b20      	ldr	r3, [pc, #128]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	60bb      	str	r3, [r7, #8]
 8000c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	4a1b      	ldr	r2, [pc, #108]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c66:	4b19      	ldr	r3, [pc, #100]	@ (8000ccc <MX_GPIO_Init+0xe0>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2120      	movs	r1, #32
 8000c76:	4816      	ldr	r0, [pc, #88]	@ (8000cd0 <MX_GPIO_Init+0xe4>)
 8000c78:	f001 fd6c 	bl	8002754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c82:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	4619      	mov	r1, r3
 8000c92:	4810      	ldr	r0, [pc, #64]	@ (8000cd4 <MX_GPIO_Init+0xe8>)
 8000c94:	f001 fbda 	bl	800244c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c98:	2320      	movs	r3, #32
 8000c9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	4619      	mov	r1, r3
 8000cae:	4808      	ldr	r0, [pc, #32]	@ (8000cd0 <MX_GPIO_Init+0xe4>)
 8000cb0:	f001 fbcc 	bl	800244c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	2028      	movs	r0, #40	@ 0x28
 8000cba:	f000 ff8e 	bl	8001bda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000cbe:	2028      	movs	r0, #40	@ 0x28
 8000cc0:	f000 ffa7 	bl	8001c12 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cc4:	bf00      	nop
 8000cc6:	3728      	adds	r7, #40	@ 0x28
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40023800 	.word	0x40023800
 8000cd0:	40020000 	.word	0x40020000
 8000cd4:	40020800 	.word	0x40020800

08000cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cdc:	b672      	cpsid	i
}
 8000cde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <Error_Handler+0x8>

08000ce4 <wait_sd_ready>:
// 1 Block = 512 Byte
// 204800 Blocks = 100 MB (PC에게 보여줄 공간)
#define MSC_PUBLIC_SIZE_BLOCKS  204800

// --- [유틸리티] ---
static int32_t wait_sd_ready(void) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
  uint32_t start = HAL_GetTick();
 8000cea:	f000 fe6b 	bl	80019c4 <HAL_GetTick>
 8000cee:	6078      	str	r0, [r7, #4]
  while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {
 8000cf0:	e00a      	b.n	8000d08 <wait_sd_ready+0x24>
    if ((HAL_GetTick() - start) > 1000) return -1;
 8000cf2:	f000 fe67 	bl	80019c4 <HAL_GetTick>
 8000cf6:	4602      	mov	r2, r0
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	1ad3      	subs	r3, r2, r3
 8000cfc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d00:	d902      	bls.n	8000d08 <wait_sd_ready+0x24>
 8000d02:	f04f 33ff 	mov.w	r3, #4294967295
 8000d06:	e006      	b.n	8000d16 <wait_sd_ready+0x32>
  while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) {
 8000d08:	4805      	ldr	r0, [pc, #20]	@ (8000d20 <wait_sd_ready+0x3c>)
 8000d0a:	f003 fa85 	bl	8004218 <HAL_SD_GetCardState>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b04      	cmp	r3, #4
 8000d12:	d1ee      	bne.n	8000cf2 <wait_sd_ready+0xe>
  }
  return 0;
 8000d14:	2300      	movs	r3, #0
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	200000c4 	.word	0x200000c4

08000d24 <tud_msc_inquiry_cb>:

// 1. Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60b9      	str	r1, [r7, #8]
 8000d2c:	607a      	str	r2, [r7, #4]
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	4603      	mov	r3, r0
 8000d32:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8000d34:	2208      	movs	r2, #8
 8000d36:	4909      	ldr	r1, [pc, #36]	@ (8000d5c <tud_msc_inquiry_cb+0x38>)
 8000d38:	68b8      	ldr	r0, [r7, #8]
 8000d3a:	f00f fbbf 	bl	80104bc <memcpy>
  memcpy(product_id, "Hybrid Storage  ", 16);
 8000d3e:	2210      	movs	r2, #16
 8000d40:	4907      	ldr	r1, [pc, #28]	@ (8000d60 <tud_msc_inquiry_cb+0x3c>)
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f00f fbba 	bl	80104bc <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8000d48:	2204      	movs	r2, #4
 8000d4a:	4906      	ldr	r1, [pc, #24]	@ (8000d64 <tud_msc_inquiry_cb+0x40>)
 8000d4c:	6838      	ldr	r0, [r7, #0]
 8000d4e:	f00f fbb5 	bl	80104bc <memcpy>
}
 8000d52:	bf00      	nop
 8000d54:	3710      	adds	r7, #16
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	08010d40 	.word	0x08010d40
 8000d60:	08010d4c 	.word	0x08010d4c
 8000d64:	08010d60 	.word	0x08010d60

08000d68 <tud_msc_test_unit_ready_cb>:

// 2. Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER);
 8000d72:	4806      	ldr	r0, [pc, #24]	@ (8000d8c <tud_msc_test_unit_ready_cb+0x24>)
 8000d74:	f003 fa50 	bl	8004218 <HAL_SD_GetCardState>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b04      	cmp	r3, #4
 8000d7c:	bf0c      	ite	eq
 8000d7e:	2301      	moveq	r3, #1
 8000d80:	2300      	movne	r3, #0
 8000d82:	b2db      	uxtb	r3, r3
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	200000c4 	.word	0x200000c4

08000d90 <tud_msc_capacity_cb>:

// 3. Capacity (여기가 핵심!)
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
 8000d9c:	73fb      	strb	r3, [r7, #15]
  (void) lun;

  // 실제 SD 카드 용량이 얼마든 상관없이, 우리는 100MB라고 우깁니다.
  // 이렇게 하면 PC는 0 ~ 204799 번 섹터까지만 접근하고,
  // 204800 번 섹터 이후는 절대 건드리지 않습니다 (안전지대 확보).
  *block_count = MSC_PUBLIC_SIZE_BLOCKS;
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	f44f 3248 	mov.w	r2, #204800	@ 0x32000
 8000da4:	601a      	str	r2, [r3, #0]
  *block_size  = 512;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dac:	801a      	strh	r2, [r3, #0]
}
 8000dae:	bf00      	nop
 8000db0:	3714      	adds	r7, #20
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
	...

08000dbc <tud_msc_read10_cb>:

// 4. Read (PC 요청 처리)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b088      	sub	sp, #32
 8000dc0:	af02      	add	r7, sp, #8
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	4603      	mov	r3, r0
 8000dca:	73fb      	strb	r3, [r7, #15]
  // PC가 허용 범위를 넘으려 하면 차단
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	f5b3 3f48 	cmp.w	r3, #204800	@ 0x32000
 8000dd2:	d302      	bcc.n	8000dda <tud_msc_read10_cb+0x1e>
 8000dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd8:	e022      	b.n	8000e20 <tud_msc_read10_cb+0x64>

  uint32_t block_cnt = bufsize / 512;
 8000dda:	6a3b      	ldr	r3, [r7, #32]
 8000ddc:	0a5b      	lsrs	r3, r3, #9
 8000dde:	617b      	str	r3, [r7, #20]

  if (wait_sd_ready() != 0) return -1;
 8000de0:	f7ff ff80 	bl	8000ce4 <wait_sd_ready>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d002      	beq.n	8000df0 <tud_msc_read10_cb+0x34>
 8000dea:	f04f 33ff 	mov.w	r3, #4294967295
 8000dee:	e017      	b.n	8000e20 <tud_msc_read10_cb+0x64>
  if (HAL_SD_ReadBlocks(&hsd, (uint8_t*)buffer, lba, block_cnt, 1000) != HAL_OK) return -1;
 8000df0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	68ba      	ldr	r2, [r7, #8]
 8000dfa:	6839      	ldr	r1, [r7, #0]
 8000dfc:	480a      	ldr	r0, [pc, #40]	@ (8000e28 <tud_msc_read10_cb+0x6c>)
 8000dfe:	f002 fb45 	bl	800348c <HAL_SD_ReadBlocks>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d002      	beq.n	8000e0e <tud_msc_read10_cb+0x52>
 8000e08:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0c:	e008      	b.n	8000e20 <tud_msc_read10_cb+0x64>
  if (wait_sd_ready() != 0) return -1;
 8000e0e:	f7ff ff69 	bl	8000ce4 <wait_sd_ready>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d002      	beq.n	8000e1e <tud_msc_read10_cb+0x62>
 8000e18:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1c:	e000      	b.n	8000e20 <tud_msc_read10_cb+0x64>

  return bufsize;
 8000e1e:	6a3b      	ldr	r3, [r7, #32]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3718      	adds	r7, #24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200000c4 	.word	0x200000c4

08000e2c <tud_msc_write10_cb>:

// 5. Write (PC 요청 처리)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b088      	sub	sp, #32
 8000e30:	af02      	add	r7, sp, #8
 8000e32:	60b9      	str	r1, [r7, #8]
 8000e34:	607a      	str	r2, [r7, #4]
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	4603      	mov	r3, r0
 8000e3a:	73fb      	strb	r3, [r7, #15]
  // PC가 허용 범위를 넘으려 하면 차단
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	f5b3 3f48 	cmp.w	r3, #204800	@ 0x32000
 8000e42:	d302      	bcc.n	8000e4a <tud_msc_write10_cb+0x1e>
 8000e44:	f04f 33ff 	mov.w	r3, #4294967295
 8000e48:	e022      	b.n	8000e90 <tud_msc_write10_cb+0x64>

  uint32_t block_cnt = bufsize / 512;
 8000e4a:	6a3b      	ldr	r3, [r7, #32]
 8000e4c:	0a5b      	lsrs	r3, r3, #9
 8000e4e:	617b      	str	r3, [r7, #20]

  if (wait_sd_ready() != 0) return -1;
 8000e50:	f7ff ff48 	bl	8000ce4 <wait_sd_ready>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d002      	beq.n	8000e60 <tud_msc_write10_cb+0x34>
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e5e:	e017      	b.n	8000e90 <tud_msc_write10_cb+0x64>
  if (HAL_SD_WriteBlocks(&hsd, buffer, lba, block_cnt, 1000) != HAL_OK) return -1;
 8000e60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	68ba      	ldr	r2, [r7, #8]
 8000e6a:	6839      	ldr	r1, [r7, #0]
 8000e6c:	480a      	ldr	r0, [pc, #40]	@ (8000e98 <tud_msc_write10_cb+0x6c>)
 8000e6e:	f002 fcf3 	bl	8003858 <HAL_SD_WriteBlocks>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d002      	beq.n	8000e7e <tud_msc_write10_cb+0x52>
 8000e78:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7c:	e008      	b.n	8000e90 <tud_msc_write10_cb+0x64>
  if (wait_sd_ready() != 0) return -1;
 8000e7e:	f7ff ff31 	bl	8000ce4 <wait_sd_ready>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d002      	beq.n	8000e8e <tud_msc_write10_cb+0x62>
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	e000      	b.n	8000e90 <tud_msc_write10_cb+0x64>

  return bufsize;
 8000e8e:	6a3b      	ldr	r3, [r7, #32]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200000c4 	.word	0x200000c4

08000e9c <tud_msc_scsi_cb>:

// 6. SCSI (기존 유지)
int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize) {
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60b9      	str	r1, [r7, #8]
 8000ea4:	607a      	str	r2, [r7, #4]
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	73fb      	strb	r3, [r7, #15]
 8000eac:	4613      	mov	r3, r2
 8000eae:	81bb      	strh	r3, [r7, #12]
    void const* response = NULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	617b      	str	r3, [r7, #20]
    int32_t resplen = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	613b      	str	r3, [r7, #16]
    switch (scsi_cmd[0]) {
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ebe:	d00c      	beq.n	8000eda <tud_msc_scsi_cb+0x3e>
 8000ec0:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ec2:	dc0f      	bgt.n	8000ee4 <tud_msc_scsi_cb+0x48>
 8000ec4:	2b1a      	cmp	r3, #26
 8000ec6:	d003      	beq.n	8000ed0 <tud_msc_scsi_cb+0x34>
 8000ec8:	2b1e      	cmp	r3, #30
 8000eca:	d10b      	bne.n	8000ee4 <tud_msc_scsi_cb+0x48>
        case 0x1E: return 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	e01f      	b.n	8000f10 <tud_msc_scsi_cb+0x74>
        case 0x1A: { static uint8_t d[] = {0x03,0,0,0}; response = d; resplen=4; break; }
 8000ed0:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <tud_msc_scsi_cb+0x7c>)
 8000ed2:	617b      	str	r3, [r7, #20]
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	e007      	b.n	8000eea <tud_msc_scsi_cb+0x4e>
        case 0x5A: { static uint8_t d[] = {0,6,0,0,0,0,0,0}; response = d; resplen=8; break; }
 8000eda:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <tud_msc_scsi_cb+0x80>)
 8000edc:	617b      	str	r3, [r7, #20]
 8000ede:	2308      	movs	r3, #8
 8000ee0:	613b      	str	r3, [r7, #16]
 8000ee2:	e002      	b.n	8000eea <tud_msc_scsi_cb+0x4e>
        default: return -1;
 8000ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee8:	e012      	b.n	8000f10 <tud_msc_scsi_cb+0x74>
    }
    if (response && resplen > 0) {
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d00e      	beq.n	8000f0e <tud_msc_scsi_cb+0x72>
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	dd0b      	ble.n	8000f0e <tud_msc_scsi_cb+0x72>
        if (resplen > bufsize) resplen = bufsize;
 8000ef6:	89bb      	ldrh	r3, [r7, #12]
 8000ef8:	693a      	ldr	r2, [r7, #16]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	dd01      	ble.n	8000f02 <tud_msc_scsi_cb+0x66>
 8000efe:	89bb      	ldrh	r3, [r7, #12]
 8000f00:	613b      	str	r3, [r7, #16]
        memcpy(buffer, response, resplen);
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	461a      	mov	r2, r3
 8000f06:	6979      	ldr	r1, [r7, #20]
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f00f fad7 	bl	80104bc <memcpy>
    }
    return resplen;
 8000f0e:	693b      	ldr	r3, [r7, #16]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3718      	adds	r7, #24
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	2000000c 	.word	0x2000000c

08000f20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	607b      	str	r3, [r7, #4]
 8000f2a:	4b10      	ldr	r3, [pc, #64]	@ (8000f6c <HAL_MspInit+0x4c>)
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000f6c <HAL_MspInit+0x4c>)
 8000f30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f36:	4b0d      	ldr	r3, [pc, #52]	@ (8000f6c <HAL_MspInit+0x4c>)
 8000f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	603b      	str	r3, [r7, #0]
 8000f46:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <HAL_MspInit+0x4c>)
 8000f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4a:	4a08      	ldr	r2, [pc, #32]	@ (8000f6c <HAL_MspInit+0x4c>)
 8000f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f50:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f52:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <HAL_MspInit+0x4c>)
 8000f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f5a:	603b      	str	r3, [r7, #0]
 8000f5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f5e:	2007      	movs	r0, #7
 8000f60:	f000 fe30 	bl	8001bc4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40023800 	.word	0x40023800

08000f70 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08c      	sub	sp, #48	@ 0x30
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f78:	f107 031c 	add.w	r3, r7, #28
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a78      	ldr	r2, [pc, #480]	@ (8001170 <HAL_SD_MspInit+0x200>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	f040 80ea 	bne.w	8001168 <HAL_SD_MspInit+0x1f8>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000f94:	2300      	movs	r3, #0
 8000f96:	61bb      	str	r3, [r7, #24]
 8000f98:	4b76      	ldr	r3, [pc, #472]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9c:	4a75      	ldr	r2, [pc, #468]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000f9e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fa2:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fa4:	4b73      	ldr	r3, [pc, #460]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000fac:	61bb      	str	r3, [r7, #24]
 8000fae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
 8000fb4:	4b6f      	ldr	r3, [pc, #444]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb8:	4a6e      	ldr	r2, [pc, #440]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000fba:	f043 0301 	orr.w	r3, r3, #1
 8000fbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc0:	4b6c      	ldr	r3, [pc, #432]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc4:	f003 0301 	and.w	r3, r3, #1
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fcc:	2300      	movs	r3, #0
 8000fce:	613b      	str	r3, [r7, #16]
 8000fd0:	4b68      	ldr	r3, [pc, #416]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd4:	4a67      	ldr	r2, [pc, #412]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000fd6:	f043 0302 	orr.w	r3, r3, #2
 8000fda:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fdc:	4b65      	ldr	r3, [pc, #404]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe0:	f003 0302 	and.w	r3, r3, #2
 8000fe4:	613b      	str	r3, [r7, #16]
 8000fe6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	4b61      	ldr	r3, [pc, #388]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff0:	4a60      	ldr	r2, [pc, #384]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000ff2:	f043 0304 	orr.w	r3, r3, #4
 8000ff6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff8:	4b5e      	ldr	r3, [pc, #376]	@ (8001174 <HAL_SD_MspInit+0x204>)
 8000ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	60fb      	str	r3, [r7, #12]
 8001002:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PA6     ------> SDIO_CMD
    PB15     ------> SDIO_CK
    PC8     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001004:	2340      	movs	r3, #64	@ 0x40
 8001006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001008:	2302      	movs	r3, #2
 800100a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001010:	2303      	movs	r3, #3
 8001012:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001014:	230c      	movs	r3, #12
 8001016:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001018:	f107 031c 	add.w	r3, r7, #28
 800101c:	4619      	mov	r1, r3
 800101e:	4856      	ldr	r0, [pc, #344]	@ (8001178 <HAL_SD_MspInit+0x208>)
 8001020:	f001 fa14 	bl	800244c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001024:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102a:	2302      	movs	r3, #2
 800102c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001032:	2303      	movs	r3, #3
 8001034:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001036:	230c      	movs	r3, #12
 8001038:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103a:	f107 031c 	add.w	r3, r7, #28
 800103e:	4619      	mov	r1, r3
 8001040:	484e      	ldr	r0, [pc, #312]	@ (800117c <HAL_SD_MspInit+0x20c>)
 8001042:	f001 fa03 	bl	800244c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001046:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800104a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104c:	2302      	movs	r3, #2
 800104e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001054:	2303      	movs	r3, #3
 8001056:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001058:	230c      	movs	r3, #12
 800105a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800105c:	f107 031c 	add.w	r3, r7, #28
 8001060:	4619      	mov	r1, r3
 8001062:	4847      	ldr	r0, [pc, #284]	@ (8001180 <HAL_SD_MspInit+0x210>)
 8001064:	f001 f9f2 	bl	800244c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001068:	4b46      	ldr	r3, [pc, #280]	@ (8001184 <HAL_SD_MspInit+0x214>)
 800106a:	4a47      	ldr	r2, [pc, #284]	@ (8001188 <HAL_SD_MspInit+0x218>)
 800106c:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800106e:	4b45      	ldr	r3, [pc, #276]	@ (8001184 <HAL_SD_MspInit+0x214>)
 8001070:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001074:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001076:	4b43      	ldr	r3, [pc, #268]	@ (8001184 <HAL_SD_MspInit+0x214>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800107c:	4b41      	ldr	r3, [pc, #260]	@ (8001184 <HAL_SD_MspInit+0x214>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001082:	4b40      	ldr	r3, [pc, #256]	@ (8001184 <HAL_SD_MspInit+0x214>)
 8001084:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001088:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800108a:	4b3e      	ldr	r3, [pc, #248]	@ (8001184 <HAL_SD_MspInit+0x214>)
 800108c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001090:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001092:	4b3c      	ldr	r3, [pc, #240]	@ (8001184 <HAL_SD_MspInit+0x214>)
 8001094:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001098:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800109a:	4b3a      	ldr	r3, [pc, #232]	@ (8001184 <HAL_SD_MspInit+0x214>)
 800109c:	2220      	movs	r2, #32
 800109e:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80010a0:	4b38      	ldr	r3, [pc, #224]	@ (8001184 <HAL_SD_MspInit+0x214>)
 80010a2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80010a6:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80010a8:	4b36      	ldr	r3, [pc, #216]	@ (8001184 <HAL_SD_MspInit+0x214>)
 80010aa:	2204      	movs	r2, #4
 80010ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80010ae:	4b35      	ldr	r3, [pc, #212]	@ (8001184 <HAL_SD_MspInit+0x214>)
 80010b0:	2203      	movs	r2, #3
 80010b2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80010b4:	4b33      	ldr	r3, [pc, #204]	@ (8001184 <HAL_SD_MspInit+0x214>)
 80010b6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80010ba:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80010bc:	4b31      	ldr	r3, [pc, #196]	@ (8001184 <HAL_SD_MspInit+0x214>)
 80010be:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80010c2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80010c4:	482f      	ldr	r0, [pc, #188]	@ (8001184 <HAL_SD_MspInit+0x214>)
 80010c6:	f000 fdbf 	bl	8001c48 <HAL_DMA_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <HAL_SD_MspInit+0x164>
    {
      Error_Handler();
 80010d0:	f7ff fe02 	bl	8000cd8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	4a2b      	ldr	r2, [pc, #172]	@ (8001184 <HAL_SD_MspInit+0x214>)
 80010d8:	641a      	str	r2, [r3, #64]	@ 0x40
 80010da:	4a2a      	ldr	r2, [pc, #168]	@ (8001184 <HAL_SD_MspInit+0x214>)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80010e0:	4b2a      	ldr	r3, [pc, #168]	@ (800118c <HAL_SD_MspInit+0x21c>)
 80010e2:	4a2b      	ldr	r2, [pc, #172]	@ (8001190 <HAL_SD_MspInit+0x220>)
 80010e4:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80010e6:	4b29      	ldr	r3, [pc, #164]	@ (800118c <HAL_SD_MspInit+0x21c>)
 80010e8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80010ec:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010ee:	4b27      	ldr	r3, [pc, #156]	@ (800118c <HAL_SD_MspInit+0x21c>)
 80010f0:	2240      	movs	r2, #64	@ 0x40
 80010f2:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f4:	4b25      	ldr	r3, [pc, #148]	@ (800118c <HAL_SD_MspInit+0x21c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010fa:	4b24      	ldr	r3, [pc, #144]	@ (800118c <HAL_SD_MspInit+0x21c>)
 80010fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001100:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001102:	4b22      	ldr	r3, [pc, #136]	@ (800118c <HAL_SD_MspInit+0x21c>)
 8001104:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001108:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800110a:	4b20      	ldr	r3, [pc, #128]	@ (800118c <HAL_SD_MspInit+0x21c>)
 800110c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001110:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001112:	4b1e      	ldr	r3, [pc, #120]	@ (800118c <HAL_SD_MspInit+0x21c>)
 8001114:	2220      	movs	r2, #32
 8001116:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001118:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <HAL_SD_MspInit+0x21c>)
 800111a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800111e:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001120:	4b1a      	ldr	r3, [pc, #104]	@ (800118c <HAL_SD_MspInit+0x21c>)
 8001122:	2204      	movs	r2, #4
 8001124:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001126:	4b19      	ldr	r3, [pc, #100]	@ (800118c <HAL_SD_MspInit+0x21c>)
 8001128:	2203      	movs	r2, #3
 800112a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800112c:	4b17      	ldr	r3, [pc, #92]	@ (800118c <HAL_SD_MspInit+0x21c>)
 800112e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001132:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001134:	4b15      	ldr	r3, [pc, #84]	@ (800118c <HAL_SD_MspInit+0x21c>)
 8001136:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800113a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800113c:	4813      	ldr	r0, [pc, #76]	@ (800118c <HAL_SD_MspInit+0x21c>)
 800113e:	f000 fd83 	bl	8001c48 <HAL_DMA_Init>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <HAL_SD_MspInit+0x1dc>
    {
      Error_Handler();
 8001148:	f7ff fdc6 	bl	8000cd8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4a0f      	ldr	r2, [pc, #60]	@ (800118c <HAL_SD_MspInit+0x21c>)
 8001150:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001152:	4a0e      	ldr	r2, [pc, #56]	@ (800118c <HAL_SD_MspInit+0x21c>)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001158:	2200      	movs	r2, #0
 800115a:	2100      	movs	r1, #0
 800115c:	2031      	movs	r0, #49	@ 0x31
 800115e:	f000 fd3c 	bl	8001bda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001162:	2031      	movs	r0, #49	@ 0x31
 8001164:	f000 fd55 	bl	8001c12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001168:	bf00      	nop
 800116a:	3730      	adds	r7, #48	@ 0x30
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40012c00 	.word	0x40012c00
 8001174:	40023800 	.word	0x40023800
 8001178:	40020000 	.word	0x40020000
 800117c:	40020400 	.word	0x40020400
 8001180:	40020800 	.word	0x40020800
 8001184:	20000148 	.word	0x20000148
 8001188:	40026458 	.word	0x40026458
 800118c:	200001a8 	.word	0x200001a8
 8001190:	400264a0 	.word	0x400264a0

08001194 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0e      	ldr	r2, [pc, #56]	@ (80011dc <HAL_TIM_Base_MspInit+0x48>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d115      	bne.n	80011d2 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	4b0d      	ldr	r3, [pc, #52]	@ (80011e0 <HAL_TIM_Base_MspInit+0x4c>)
 80011ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ae:	4a0c      	ldr	r2, [pc, #48]	@ (80011e0 <HAL_TIM_Base_MspInit+0x4c>)
 80011b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011b6:	4b0a      	ldr	r3, [pc, #40]	@ (80011e0 <HAL_TIM_Base_MspInit+0x4c>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2100      	movs	r1, #0
 80011c6:	201a      	movs	r0, #26
 80011c8:	f000 fd07 	bl	8001bda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80011cc:	201a      	movs	r0, #26
 80011ce:	f000 fd20 	bl	8001c12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40014800 	.word	0x40014800
 80011e0:	40023800 	.word	0x40023800

080011e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08a      	sub	sp, #40	@ 0x28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a4c      	ldr	r2, [pc, #304]	@ (8001334 <HAL_UART_MspInit+0x150>)
 8001202:	4293      	cmp	r3, r2
 8001204:	f040 8091 	bne.w	800132a <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001208:	2300      	movs	r3, #0
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	4b4a      	ldr	r3, [pc, #296]	@ (8001338 <HAL_UART_MspInit+0x154>)
 800120e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001210:	4a49      	ldr	r2, [pc, #292]	@ (8001338 <HAL_UART_MspInit+0x154>)
 8001212:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001216:	6413      	str	r3, [r2, #64]	@ 0x40
 8001218:	4b47      	ldr	r3, [pc, #284]	@ (8001338 <HAL_UART_MspInit+0x154>)
 800121a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	2300      	movs	r3, #0
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	4b43      	ldr	r3, [pc, #268]	@ (8001338 <HAL_UART_MspInit+0x154>)
 800122a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122c:	4a42      	ldr	r2, [pc, #264]	@ (8001338 <HAL_UART_MspInit+0x154>)
 800122e:	f043 0301 	orr.w	r3, r3, #1
 8001232:	6313      	str	r3, [r2, #48]	@ 0x30
 8001234:	4b40      	ldr	r3, [pc, #256]	@ (8001338 <HAL_UART_MspInit+0x154>)
 8001236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001238:	f003 0301 	and.w	r3, r3, #1
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001240:	230c      	movs	r3, #12
 8001242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124c:	2303      	movs	r3, #3
 800124e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001250:	2307      	movs	r3, #7
 8001252:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4619      	mov	r1, r3
 800125a:	4838      	ldr	r0, [pc, #224]	@ (800133c <HAL_UART_MspInit+0x158>)
 800125c:	f001 f8f6 	bl	800244c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001260:	4b37      	ldr	r3, [pc, #220]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 8001262:	4a38      	ldr	r2, [pc, #224]	@ (8001344 <HAL_UART_MspInit+0x160>)
 8001264:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001266:	4b36      	ldr	r3, [pc, #216]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 8001268:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800126c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800126e:	4b34      	ldr	r3, [pc, #208]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001274:	4b32      	ldr	r3, [pc, #200]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800127a:	4b31      	ldr	r3, [pc, #196]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 800127c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001280:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001282:	4b2f      	ldr	r3, [pc, #188]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 8001284:	2200      	movs	r2, #0
 8001286:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001288:	4b2d      	ldr	r3, [pc, #180]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 800128a:	2200      	movs	r2, #0
 800128c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800128e:	4b2c      	ldr	r3, [pc, #176]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 8001290:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001294:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001296:	4b2a      	ldr	r3, [pc, #168]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 8001298:	2200      	movs	r2, #0
 800129a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800129c:	4b28      	ldr	r3, [pc, #160]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 800129e:	2200      	movs	r2, #0
 80012a0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80012a2:	4827      	ldr	r0, [pc, #156]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 80012a4:	f000 fcd0 	bl	8001c48 <HAL_DMA_Init>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80012ae:	f7ff fd13 	bl	8000cd8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a22      	ldr	r2, [pc, #136]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 80012b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012b8:	4a21      	ldr	r2, [pc, #132]	@ (8001340 <HAL_UART_MspInit+0x15c>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80012be:	4b22      	ldr	r3, [pc, #136]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012c0:	4a22      	ldr	r2, [pc, #136]	@ (800134c <HAL_UART_MspInit+0x168>)
 80012c2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80012c4:	4b20      	ldr	r3, [pc, #128]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012c6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80012ca:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012ce:	2240      	movs	r2, #64	@ 0x40
 80012d0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012de:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012e0:	4b19      	ldr	r3, [pc, #100]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012e6:	4b18      	ldr	r3, [pc, #96]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80012ec:	4b16      	ldr	r3, [pc, #88]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012f8:	4b13      	ldr	r3, [pc, #76]	@ (8001348 <HAL_UART_MspInit+0x164>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80012fe:	4812      	ldr	r0, [pc, #72]	@ (8001348 <HAL_UART_MspInit+0x164>)
 8001300:	f000 fca2 	bl	8001c48 <HAL_DMA_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800130a:	f7ff fce5 	bl	8000cd8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a0d      	ldr	r2, [pc, #52]	@ (8001348 <HAL_UART_MspInit+0x164>)
 8001312:	639a      	str	r2, [r3, #56]	@ 0x38
 8001314:	4a0c      	ldr	r2, [pc, #48]	@ (8001348 <HAL_UART_MspInit+0x164>)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	2100      	movs	r1, #0
 800131e:	2026      	movs	r0, #38	@ 0x26
 8001320:	f000 fc5b 	bl	8001bda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001324:	2026      	movs	r0, #38	@ 0x26
 8001326:	f000 fc74 	bl	8001c12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800132a:	bf00      	nop
 800132c:	3728      	adds	r7, #40	@ 0x28
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40004400 	.word	0x40004400
 8001338:	40023800 	.word	0x40023800
 800133c:	40020000 	.word	0x40020000
 8001340:	20000298 	.word	0x20000298
 8001344:	40026088 	.word	0x40026088
 8001348:	200002f8 	.word	0x200002f8
 800134c:	400260a0 	.word	0x400260a0

08001350 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	@ 0x28
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001370:	d13a      	bne.n	80013e8 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	613b      	str	r3, [r7, #16]
 8001376:	4b1e      	ldr	r3, [pc, #120]	@ (80013f0 <HAL_PCD_MspInit+0xa0>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	4a1d      	ldr	r2, [pc, #116]	@ (80013f0 <HAL_PCD_MspInit+0xa0>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6313      	str	r3, [r2, #48]	@ 0x30
 8001382:	4b1b      	ldr	r3, [pc, #108]	@ (80013f0 <HAL_PCD_MspInit+0xa0>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	613b      	str	r3, [r7, #16]
 800138c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800138e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001394:	2302      	movs	r3, #2
 8001396:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800139c:	2303      	movs	r3, #3
 800139e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80013a0:	230a      	movs	r3, #10
 80013a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	4619      	mov	r1, r3
 80013aa:	4812      	ldr	r0, [pc, #72]	@ (80013f4 <HAL_PCD_MspInit+0xa4>)
 80013ac:	f001 f84e 	bl	800244c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80013b0:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <HAL_PCD_MspInit+0xa0>)
 80013b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013b4:	4a0e      	ldr	r2, [pc, #56]	@ (80013f0 <HAL_PCD_MspInit+0xa0>)
 80013b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013ba:	6353      	str	r3, [r2, #52]	@ 0x34
 80013bc:	2300      	movs	r3, #0
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <HAL_PCD_MspInit+0xa0>)
 80013c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c4:	4a0a      	ldr	r2, [pc, #40]	@ (80013f0 <HAL_PCD_MspInit+0xa0>)
 80013c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80013cc:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <HAL_PCD_MspInit+0xa0>)
 80013ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80013d8:	2200      	movs	r2, #0
 80013da:	2100      	movs	r1, #0
 80013dc:	2043      	movs	r0, #67	@ 0x43
 80013de:	f000 fbfc 	bl	8001bda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80013e2:	2043      	movs	r0, #67	@ 0x43
 80013e4:	f000 fc15 	bl	8001c12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80013e8:	bf00      	nop
 80013ea:	3728      	adds	r7, #40	@ 0x28
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40020000 	.word	0x40020000

080013f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <NMI_Handler+0x4>

08001400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <HardFault_Handler+0x4>

08001408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <MemManage_Handler+0x4>

08001410 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <BusFault_Handler+0x4>

08001418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <UsageFault_Handler+0x4>

08001420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800144e:	f000 faa5 	bl	800199c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800145c:	4802      	ldr	r0, [pc, #8]	@ (8001468 <DMA1_Stream5_IRQHandler+0x10>)
 800145e:	f000 fd8b 	bl	8001f78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000298 	.word	0x20000298

0800146c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001470:	4802      	ldr	r0, [pc, #8]	@ (800147c <DMA1_Stream6_IRQHandler+0x10>)
 8001472:	f000 fd81 	bl	8001f78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	200002f8 	.word	0x200002f8

08001480 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001484:	4802      	ldr	r0, [pc, #8]	@ (8001490 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001486:	f003 fb25 	bl	8004ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000208 	.word	0x20000208

08001494 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001498:	4802      	ldr	r0, [pc, #8]	@ (80014a4 <USART2_IRQHandler+0x10>)
 800149a:	f003 ffa7 	bl	80053ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000250 	.word	0x20000250

080014a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80014ac:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80014b0:	f001 f984 	bl	80027bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80014bc:	4802      	ldr	r0, [pc, #8]	@ (80014c8 <SDIO_IRQHandler+0x10>)
 80014be:	f002 fb59 	bl	8003b74 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200000c4 	.word	0x200000c4

080014cc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80014d0:	4802      	ldr	r0, [pc, #8]	@ (80014dc <DMA2_Stream3_IRQHandler+0x10>)
 80014d2:	f000 fd51 	bl	8001f78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000148 	.word	0x20000148

080014e0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 80014e4:	2000      	movs	r0, #0
 80014e6:	f00d fcfd 	bl	800eee4 <dcd_int_handler>
	return;
 80014ea:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80014f4:	4802      	ldr	r0, [pc, #8]	@ (8001500 <DMA2_Stream6_IRQHandler+0x10>)
 80014f6:	f000 fd3f 	bl	8001f78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	200001a8 	.word	0x200001a8

08001504 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800150c:	4a14      	ldr	r2, [pc, #80]	@ (8001560 <_sbrk+0x5c>)
 800150e:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <_sbrk+0x60>)
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001518:	4b13      	ldr	r3, [pc, #76]	@ (8001568 <_sbrk+0x64>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d102      	bne.n	8001526 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001520:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <_sbrk+0x64>)
 8001522:	4a12      	ldr	r2, [pc, #72]	@ (800156c <_sbrk+0x68>)
 8001524:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001526:	4b10      	ldr	r3, [pc, #64]	@ (8001568 <_sbrk+0x64>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	429a      	cmp	r2, r3
 8001532:	d207      	bcs.n	8001544 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001534:	f00e ff96 	bl	8010464 <__errno>
 8001538:	4603      	mov	r3, r0
 800153a:	220c      	movs	r2, #12
 800153c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800153e:	f04f 33ff 	mov.w	r3, #4294967295
 8001542:	e009      	b.n	8001558 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001544:	4b08      	ldr	r3, [pc, #32]	@ (8001568 <_sbrk+0x64>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800154a:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <_sbrk+0x64>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	4a05      	ldr	r2, [pc, #20]	@ (8001568 <_sbrk+0x64>)
 8001554:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001556:	68fb      	ldr	r3, [r7, #12]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20020000 	.word	0x20020000
 8001564:	00001000 	.word	0x00001000
 8001568:	2000083c 	.word	0x2000083c
 800156c:	20001710 	.word	0x20001710

08001570 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <SystemInit+0x20>)
 8001576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800157a:	4a05      	ldr	r2, [pc, #20]	@ (8001590 <SystemInit+0x20>)
 800157c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001580:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <tud_descriptor_device_cb>:
    .idVendor = 0xCAFE, .idProduct = PID_HID_MSC, .bcdDevice = 0x0100,
    .iManufacturer = 1, .iProduct = 2, .iSerialNumber = 3, .bNumConfigurations = 1
};

// [콜백] 현재 모드에 맞는 Device Descriptor 반환
uint8_t const * tud_descriptor_device_cb(void) {
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
    switch (g_usb_mode) {
 8001598:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <tud_descriptor_device_cb+0x34>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b02      	cmp	r3, #2
 800159e:	d00a      	beq.n	80015b6 <tud_descriptor_device_cb+0x22>
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	dc0a      	bgt.n	80015ba <tud_descriptor_device_cb+0x26>
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d002      	beq.n	80015ae <tud_descriptor_device_cb+0x1a>
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d002      	beq.n	80015b2 <tud_descriptor_device_cb+0x1e>
 80015ac:	e005      	b.n	80015ba <tud_descriptor_device_cb+0x26>
        case USB_MODE_CDC:        return (uint8_t const *)&desc_device_cdc;
 80015ae:	4b07      	ldr	r3, [pc, #28]	@ (80015cc <tud_descriptor_device_cb+0x38>)
 80015b0:	e004      	b.n	80015bc <tud_descriptor_device_cb+0x28>
        case USB_MODE_MSC_VENDOR: return (uint8_t const *)&desc_device_msc_ven;
 80015b2:	4b07      	ldr	r3, [pc, #28]	@ (80015d0 <tud_descriptor_device_cb+0x3c>)
 80015b4:	e002      	b.n	80015bc <tud_descriptor_device_cb+0x28>
        case USB_MODE_HID_MSC:    return (uint8_t const *)&desc_device_hid_msc;
 80015b6:	4b07      	ldr	r3, [pc, #28]	@ (80015d4 <tud_descriptor_device_cb+0x40>)
 80015b8:	e000      	b.n	80015bc <tud_descriptor_device_cb+0x28>
        default:                  return (uint8_t const *)&desc_device_cdc; // 안전장치
 80015ba:	4b04      	ldr	r3, [pc, #16]	@ (80015cc <tud_descriptor_device_cb+0x38>)
    }
}
 80015bc:	4618      	mov	r0, r3
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	20000000 	.word	0x20000000
 80015cc:	08010e38 	.word	0x08010e38
 80015d0:	08010e4c 	.word	0x08010e4c
 80015d4:	08010e60 	.word	0x08010e60

080015d8 <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 80015e2:	4b03      	ldr	r3, [pc, #12]	@ (80015f0 <tud_hid_descriptor_report_cb+0x18>)
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	08010e74 	.word	0x08010e74

080015f4 <tud_descriptor_configuration_cb>:
    TUD_HID_DESCRIPTOR(1, 0, HID_ITF_PROTOCOL_KEYBOARD, sizeof(desc_hid_report), EPNUM_HID, 16, 10)
};


// [콜백] 현재 모드에 맞는 Configuration Descriptor 반환
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
    (void) index;
    switch (g_usb_mode) {
 80015fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001630 <tud_descriptor_configuration_cb+0x3c>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d00a      	beq.n	800161c <tud_descriptor_configuration_cb+0x28>
 8001606:	2b02      	cmp	r3, #2
 8001608:	dc0a      	bgt.n	8001620 <tud_descriptor_configuration_cb+0x2c>
 800160a:	2b00      	cmp	r3, #0
 800160c:	d002      	beq.n	8001614 <tud_descriptor_configuration_cb+0x20>
 800160e:	2b01      	cmp	r3, #1
 8001610:	d002      	beq.n	8001618 <tud_descriptor_configuration_cb+0x24>
 8001612:	e005      	b.n	8001620 <tud_descriptor_configuration_cb+0x2c>
        case USB_MODE_CDC:        return desc_configuration_cdc;
 8001614:	4b07      	ldr	r3, [pc, #28]	@ (8001634 <tud_descriptor_configuration_cb+0x40>)
 8001616:	e004      	b.n	8001622 <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_MSC_VENDOR: return desc_configuration_msc_ven;
 8001618:	4b07      	ldr	r3, [pc, #28]	@ (8001638 <tud_descriptor_configuration_cb+0x44>)
 800161a:	e002      	b.n	8001622 <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_HID_MSC:    return desc_configuration_hid_msc;
 800161c:	4b07      	ldr	r3, [pc, #28]	@ (800163c <tud_descriptor_configuration_cb+0x48>)
 800161e:	e000      	b.n	8001622 <tud_descriptor_configuration_cb+0x2e>
        default:                  return desc_configuration_cdc;
 8001620:	4b04      	ldr	r3, [pc, #16]	@ (8001634 <tud_descriptor_configuration_cb+0x40>)
    }
}
 8001622:	4618      	mov	r0, r3
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20000000 	.word	0x20000000
 8001634:	08010eb8 	.word	0x08010eb8
 8001638:	08010f04 	.word	0x08010f04
 800163c:	08010f3c 	.word	0x08010f3c

08001640 <tud_descriptor_string_cb>:
    "123456",                      // 3: Serials
};

static uint16_t _desc_str[32];

uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	460a      	mov	r2, r1
 800164a:	71fb      	strb	r3, [r7, #7]
 800164c:	4613      	mov	r3, r2
 800164e:	80bb      	strh	r3, [r7, #4]
    (void) langid;
    uint8_t chr_count;

    if ( index == 0) {
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d108      	bne.n	8001668 <tud_descriptor_string_cb+0x28>
        memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8001656:	4b21      	ldr	r3, [pc, #132]	@ (80016dc <tud_descriptor_string_cb+0x9c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	881b      	ldrh	r3, [r3, #0]
 800165c:	b29a      	uxth	r2, r3
 800165e:	4b20      	ldr	r3, [pc, #128]	@ (80016e0 <tud_descriptor_string_cb+0xa0>)
 8001660:	805a      	strh	r2, [r3, #2]
        chr_count = 1;
 8001662:	2301      	movs	r3, #1
 8001664:	73fb      	strb	r3, [r7, #15]
 8001666:	e027      	b.n	80016b8 <tud_descriptor_string_cb+0x78>
    } else {
        if ( !(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0])) ) return NULL;
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b03      	cmp	r3, #3
 800166c:	d901      	bls.n	8001672 <tud_descriptor_string_cb+0x32>
 800166e:	2300      	movs	r3, #0
 8001670:	e02f      	b.n	80016d2 <tud_descriptor_string_cb+0x92>

        const char* str = string_desc_arr[index];
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	4a19      	ldr	r2, [pc, #100]	@ (80016dc <tud_descriptor_string_cb+0x9c>)
 8001676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800167a:	60bb      	str	r3, [r7, #8]

        // Cap at max char
        chr_count = strlen(str);
 800167c:	68b8      	ldr	r0, [r7, #8]
 800167e:	f7fe fdaf 	bl	80001e0 <strlen>
 8001682:	4603      	mov	r3, r0
 8001684:	73fb      	strb	r3, [r7, #15]
        if ( chr_count > 31 ) chr_count = 31;
 8001686:	7bfb      	ldrb	r3, [r7, #15]
 8001688:	2b1f      	cmp	r3, #31
 800168a:	d901      	bls.n	8001690 <tud_descriptor_string_cb+0x50>
 800168c:	231f      	movs	r3, #31
 800168e:	73fb      	strb	r3, [r7, #15]

        for(uint8_t i=0; i<chr_count; i++) {
 8001690:	2300      	movs	r3, #0
 8001692:	73bb      	strb	r3, [r7, #14]
 8001694:	e00c      	b.n	80016b0 <tud_descriptor_string_cb+0x70>
            _desc_str[1+i] = str[i];
 8001696:	7bbb      	ldrb	r3, [r7, #14]
 8001698:	68ba      	ldr	r2, [r7, #8]
 800169a:	4413      	add	r3, r2
 800169c:	781a      	ldrb	r2, [r3, #0]
 800169e:	7bbb      	ldrb	r3, [r7, #14]
 80016a0:	3301      	adds	r3, #1
 80016a2:	4611      	mov	r1, r2
 80016a4:	4a0e      	ldr	r2, [pc, #56]	@ (80016e0 <tud_descriptor_string_cb+0xa0>)
 80016a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t i=0; i<chr_count; i++) {
 80016aa:	7bbb      	ldrb	r3, [r7, #14]
 80016ac:	3301      	adds	r3, #1
 80016ae:	73bb      	strb	r3, [r7, #14]
 80016b0:	7bba      	ldrb	r2, [r7, #14]
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d3ee      	bcc.n	8001696 <tud_descriptor_string_cb+0x56>
        }
    }

    // first byte is length (including header), second byte is string type
    _desc_str[0] = (TUSB_DESC_STRING << 8 ) | (2*chr_count + 2);
 80016b8:	7bfb      	ldrb	r3, [r7, #15]
 80016ba:	3301      	adds	r3, #1
 80016bc:	b29b      	uxth	r3, r3
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	4b04      	ldr	r3, [pc, #16]	@ (80016e0 <tud_descriptor_string_cb+0xa0>)
 80016ce:	801a      	strh	r2, [r3, #0]

    return _desc_str;
 80016d0:	4b03      	ldr	r3, [pc, #12]	@ (80016e0 <tud_descriptor_string_cb+0xa0>)
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	20000018 	.word	0x20000018
 80016e0:	20000840 	.word	0x20000840

080016e4 <tud_vendor_rx_cb>:

uint8_t msg_dma[512];

// Vendor 데이터 수신 콜백
void tud_vendor_rx_cb(uint8_t itf, uint8_t const* buffer, uint32_t bufsize)
{
 80016e4:	b5b0      	push	{r4, r5, r7, lr}
 80016e6:	b09c      	sub	sp, #112	@ 0x70
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
 80016f0:	73fb      	strb	r3, [r7, #15]
  return tud_vendor_n_mounted(0);
}

#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_available(void) {
  return tud_vendor_n_available(0);
 80016f2:	2000      	movs	r0, #0
 80016f4:	f008 fc5c 	bl	8009fb0 <tud_vendor_n_available>
 80016f8:	4603      	mov	r3, r0
	(void) itf;    // 사용 안 함
	(void) buffer; // [중요] 매개변수 무시! (믿지 않음)
	(void) bufsize;// [중요] 매개변수 무시! (믿지 않음)

	// 1. TinyUSB 내부에 진짜 쌓여있는 데이터 양을 확인
	uint32_t available = tud_vendor_available();
 80016fa:	66fb      	str	r3, [r7, #108]	@ 0x6c

	// 2. 데이터가 진짜 있다면?
	if (available == 0) return; // check 1: is available?
 80016fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 80b1 	beq.w	8001866 <tud_vendor_rx_cb+0x182>
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800170a:	2340      	movs	r3, #64	@ 0x40
 800170c:	65bb      	str	r3, [r7, #88]	@ 0x58
TU_ATTR_ALWAYS_INLINE static inline bool tud_vendor_peek(uint8_t *ui8) {
  return tud_vendor_n_peek(0, ui8);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_read(void *buffer, uint32_t bufsize) {
  return tud_vendor_n_read(0, buffer, bufsize);
 800170e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001710:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001712:	2000      	movs	r0, #0
 8001714:	f008 fc96 	bl	800a044 <tud_vendor_n_read>
 8001718:	4603      	mov	r3, r0

	uint8_t my_buffer[64]; // 우리가 직접 마련한 그릇

	// 3. 수동으로 읽어오기 (여기서 FIFO를 비웁니다)
	// 읽어온 바이트 수를 리턴받음
	uint32_t count = tud_vendor_read(my_buffer, sizeof(my_buffer));
 800171a:	66bb      	str	r3, [r7, #104]	@ 0x68

	// 읽어온 만큼만 처리
	if (count == 0) return; // check 2: data exist?
 800171c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800171e:	2b00      	cmp	r3, #0
 8001720:	f000 80a3 	beq.w	800186a <tud_vendor_rx_cb+0x186>

	// [디버깅] LED 토글 (데이터 진짜 읽음!)
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // LED BLINK
 8001724:	2120      	movs	r1, #32
 8001726:	4854      	ldr	r0, [pc, #336]	@ (8001878 <tud_vendor_rx_cb+0x194>)
 8001728:	f001 f82d 	bl	8002786 <HAL_GPIO_TogglePin>

	if (g_accum_cnt + count > sizeof(datapacket_t)){
 800172c:	4b53      	ldr	r3, [pc, #332]	@ (800187c <tud_vendor_rx_cb+0x198>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001732:	4413      	add	r3, r2
 8001734:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001738:	d902      	bls.n	8001740 <tud_vendor_rx_cb+0x5c>
		g_accum_cnt = 0; // 에러! 너무 많이 왔으면 초기화
 800173a:	4b50      	ldr	r3, [pc, #320]	@ (800187c <tud_vendor_rx_cb+0x198>)
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
	}

	memcpy(&g_accum_buf[g_accum_cnt], my_buffer, count);  // Attach
 8001740:	4b4e      	ldr	r3, [pc, #312]	@ (800187c <tud_vendor_rx_cb+0x198>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a4e      	ldr	r2, [pc, #312]	@ (8001880 <tud_vendor_rx_cb+0x19c>)
 8001746:	4413      	add	r3, r2
 8001748:	f107 0110 	add.w	r1, r7, #16
 800174c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800174e:	4618      	mov	r0, r3
 8001750:	f00e feb4 	bl	80104bc <memcpy>
	g_accum_cnt += count;
 8001754:	4b49      	ldr	r3, [pc, #292]	@ (800187c <tud_vendor_rx_cb+0x198>)
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800175a:	4413      	add	r3, r2
 800175c:	4a47      	ldr	r2, [pc, #284]	@ (800187c <tud_vendor_rx_cb+0x198>)
 800175e:	6013      	str	r3, [r2, #0]

	if (g_accum_cnt < sizeof(datapacket_t)) return; // check 3: is complete?
 8001760:	4b46      	ldr	r3, [pc, #280]	@ (800187c <tud_vendor_rx_cb+0x198>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2bff      	cmp	r3, #255	@ 0xff
 8001766:	f240 8082 	bls.w	800186e <tud_vendor_rx_cb+0x18a>

	// 구조체 포인터 연결
	datapacket_t *pkt = (datapacket_t*)g_accum_buf;
 800176a:	4b45      	ldr	r3, [pc, #276]	@ (8001880 <tud_vendor_rx_cb+0x19c>)
 800176c:	667b      	str	r3, [r7, #100]	@ 0x64

	//////////////////////////
	// UART 디버깅 메시지 출력
	//////////////////////////
	int len = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	663b      	str	r3, [r7, #96]	@ 0x60

	// [방법 1] 내용을 한 방에 모아서 한 번만 보내기 (가장 추천)
	// 이렇게 하면 끊김 없이 깔끔하게 나옵니다.
	len += sprintf((char*)msg_dma + len, "\r\n--- Packet Received ---\r\n");
 8001772:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001774:	4a43      	ldr	r2, [pc, #268]	@ (8001884 <tud_vendor_rx_cb+0x1a0>)
 8001776:	4413      	add	r3, r2
 8001778:	4943      	ldr	r1, [pc, #268]	@ (8001888 <tud_vendor_rx_cb+0x1a4>)
 800177a:	4618      	mov	r0, r3
 800177c:	f00e fe2e 	bl	80103dc <siprintf>
 8001780:	4602      	mov	r2, r0
 8001782:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001784:	4413      	add	r3, r2
 8001786:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "[RX] Magic: 0x%08lX\r\n", pkt->magic);
 8001788:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800178a:	4a3e      	ldr	r2, [pc, #248]	@ (8001884 <tud_vendor_rx_cb+0x1a0>)
 800178c:	1898      	adds	r0, r3, r2
 800178e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	461a      	mov	r2, r3
 8001794:	493d      	ldr	r1, [pc, #244]	@ (800188c <tud_vendor_rx_cb+0x1a8>)
 8001796:	f00e fe21 	bl	80103dc <siprintf>
 800179a:	4602      	mov	r2, r0
 800179c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800179e:	4413      	add	r3, r2
 80017a0:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "[RX] Info : 0x%02X\r\n", pkt->info);
 80017a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017a4:	4a37      	ldr	r2, [pc, #220]	@ (8001884 <tud_vendor_rx_cb+0x1a0>)
 80017a6:	1898      	adds	r0, r3, r2
 80017a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017aa:	791b      	ldrb	r3, [r3, #4]
 80017ac:	461a      	mov	r2, r3
 80017ae:	4938      	ldr	r1, [pc, #224]	@ (8001890 <tud_vendor_rx_cb+0x1ac>)
 80017b0:	f00e fe14 	bl	80103dc <siprintf>
 80017b4:	4602      	mov	r2, r0
 80017b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017b8:	4413      	add	r3, r2
 80017ba:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "[RX] Cmd  : %s\r\n", pkt->command);
 80017bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017be:	4a31      	ldr	r2, [pc, #196]	@ (8001884 <tud_vendor_rx_cb+0x1a0>)
 80017c0:	1898      	adds	r0, r3, r2
 80017c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017c4:	3307      	adds	r3, #7
 80017c6:	461a      	mov	r2, r3
 80017c8:	4932      	ldr	r1, [pc, #200]	@ (8001894 <tud_vendor_rx_cb+0x1b0>)
 80017ca:	f00e fe07 	bl	80103dc <siprintf>
 80017ce:	4602      	mov	r2, r0
 80017d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017d2:	4413      	add	r3, r2
 80017d4:	663b      	str	r3, [r7, #96]	@ 0x60
	len += sprintf((char*)msg_dma + len, "-----------------------\r\n");
 80017d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017d8:	4a2a      	ldr	r2, [pc, #168]	@ (8001884 <tud_vendor_rx_cb+0x1a0>)
 80017da:	4413      	add	r3, r2
 80017dc:	492e      	ldr	r1, [pc, #184]	@ (8001898 <tud_vendor_rx_cb+0x1b4>)
 80017de:	4618      	mov	r0, r3
 80017e0:	f00e fdfc 	bl	80103dc <siprintf>
 80017e4:	4602      	mov	r2, r0
 80017e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017e8:	4413      	add	r3, r2
 80017ea:	663b      	str	r3, [r7, #96]	@ 0x60

	// DMA 대신 일반 Transmit 사용 (Timeout: 100ms)
	// 이 함수는 다 보낼 때까지 여기서 기다립니다.
	HAL_UART_Transmit_DMA(&huart2, msg_dma, len);
 80017ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	461a      	mov	r2, r3
 80017f2:	4924      	ldr	r1, [pc, #144]	@ (8001884 <tud_vendor_rx_cb+0x1a0>)
 80017f4:	4829      	ldr	r0, [pc, #164]	@ (800189c <tud_vendor_rx_cb+0x1b8>)
 80017f6:	f003 fd7d 	bl	80052f4 <HAL_UART_Transmit_DMA>

	strcpy(pkt->command, "ECHO: Message Received");
 80017fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017fc:	3307      	adds	r3, #7
 80017fe:	4a28      	ldr	r2, [pc, #160]	@ (80018a0 <tud_vendor_rx_cb+0x1bc>)
 8001800:	461c      	mov	r4, r3
 8001802:	4615      	mov	r5, r2
 8001804:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001806:	6020      	str	r0, [r4, #0]
 8001808:	6061      	str	r1, [r4, #4]
 800180a:	60a2      	str	r2, [r4, #8]
 800180c:	60e3      	str	r3, [r4, #12]
 800180e:	6828      	ldr	r0, [r5, #0]
 8001810:	6120      	str	r0, [r4, #16]
 8001812:	88ab      	ldrh	r3, [r5, #4]
 8001814:	79aa      	ldrb	r2, [r5, #6]
 8001816:	82a3      	strh	r3, [r4, #20]
 8001818:	4613      	mov	r3, r2
 800181a:	75a3      	strb	r3, [r4, #22]

	// 길이 정보 갱신
	pkt->cmd_len = strlen(pkt->command);
 800181c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800181e:	3307      	adds	r3, #7
 8001820:	4618      	mov	r0, r3
 8001822:	f7fe fcdd 	bl	80001e0 <strlen>
 8001826:	4603      	mov	r3, r0
 8001828:	b29a      	uxth	r2, r3
 800182a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800182c:	f8a3 2005 	strh.w	r2, [r3, #5]
	pkt->info = 0x10|TYPE|IS_END; // TYPE이 애매함
 8001830:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001832:	221c      	movs	r2, #28
 8001834:	711a      	strb	r2, [r3, #4]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_available(void) {
  return tud_vendor_n_write_available(0);
 8001836:	2000      	movs	r0, #0
 8001838:	f008 fc6e 	bl	800a118 <tud_vendor_n_write_available>
 800183c:	4603      	mov	r3, r0

	// (3) PC로 다시 보내기 (Echo)
	// 쓰기 버퍼 공간이 충분한지 확인
	if (tud_vendor_write_available() > sizeof(datapacket_t))
 800183e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001842:	d90c      	bls.n	800185e <tud_vendor_rx_cb+0x17a>
 8001844:	4b0e      	ldr	r3, [pc, #56]	@ (8001880 <tud_vendor_rx_cb+0x19c>)
 8001846:	657b      	str	r3, [r7, #84]	@ 0x54
 8001848:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800184c:	653b      	str	r3, [r7, #80]	@ 0x50
  return tud_vendor_n_write(0, buffer, bufsize);
 800184e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001850:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001852:	2000      	movs	r0, #0
 8001854:	f008 fc1a 	bl	800a08c <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 8001858:	2000      	movs	r0, #0
 800185a:	f008 fc3b 	bl	800a0d4 <tud_vendor_n_write_flush>
		tud_vendor_write(g_accum_buf, sizeof(datapacket_t));
		tud_vendor_write_flush(); // 즉시 전송
	}

	// (4) 다음 패킷을 위해 카운터 초기화 [필수!]
	g_accum_cnt = 0;
 800185e:	4b07      	ldr	r3, [pc, #28]	@ (800187c <tud_vendor_rx_cb+0x198>)
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	e004      	b.n	8001870 <tud_vendor_rx_cb+0x18c>
	if (available == 0) return; // check 1: is available?
 8001866:	bf00      	nop
 8001868:	e002      	b.n	8001870 <tud_vendor_rx_cb+0x18c>
	if (count == 0) return; // check 2: data exist?
 800186a:	bf00      	nop
 800186c:	e000      	b.n	8001870 <tud_vendor_rx_cb+0x18c>
	if (g_accum_cnt < sizeof(datapacket_t)) return; // check 3: is complete?
 800186e:	bf00      	nop
}
 8001870:	3770      	adds	r7, #112	@ 0x70
 8001872:	46bd      	mov	sp, r7
 8001874:	bdb0      	pop	{r4, r5, r7, pc}
 8001876:	bf00      	nop
 8001878:	40020000 	.word	0x40020000
 800187c:	20000a80 	.word	0x20000a80
 8001880:	20000880 	.word	0x20000880
 8001884:	20000a84 	.word	0x20000a84
 8001888:	08010d84 	.word	0x08010d84
 800188c:	08010da0 	.word	0x08010da0
 8001890:	08010db8 	.word	0x08010db8
 8001894:	08010dd0 	.word	0x08010dd0
 8001898:	08010de4 	.word	0x08010de4
 800189c:	20000250 	.word	0x20000250
 80018a0:	08010e00 	.word	0x08010e00

080018a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018a8:	f7ff fe62 	bl	8001570 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018ac:	480c      	ldr	r0, [pc, #48]	@ (80018e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018ae:	490d      	ldr	r1, [pc, #52]	@ (80018e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018b0:	4a0d      	ldr	r2, [pc, #52]	@ (80018e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018b4:	e002      	b.n	80018bc <LoopCopyDataInit>

080018b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ba:	3304      	adds	r3, #4

080018bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018c0:	d3f9      	bcc.n	80018b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018c2:	4a0a      	ldr	r2, [pc, #40]	@ (80018ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018c4:	4c0a      	ldr	r4, [pc, #40]	@ (80018f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018c8:	e001      	b.n	80018ce <LoopFillZerobss>

080018ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018cc:	3204      	adds	r2, #4

080018ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018d0:	d3fb      	bcc.n	80018ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018d2:	f00e fdcd 	bl	8010470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018d6:	f7fe ffc1 	bl	800085c <main>
  bx  lr    
 80018da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018e4:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80018e8:	08011078 	.word	0x08011078
  ldr r2, =_sbss
 80018ec:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80018f0:	20001710 	.word	0x20001710

080018f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018f4:	e7fe      	b.n	80018f4 <ADC_IRQHandler>
	...

080018f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <HAL_Init+0x40>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a0d      	ldr	r2, [pc, #52]	@ (8001938 <HAL_Init+0x40>)
 8001902:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001906:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001908:	4b0b      	ldr	r3, [pc, #44]	@ (8001938 <HAL_Init+0x40>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a0a      	ldr	r2, [pc, #40]	@ (8001938 <HAL_Init+0x40>)
 800190e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001912:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001914:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <HAL_Init+0x40>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a07      	ldr	r2, [pc, #28]	@ (8001938 <HAL_Init+0x40>)
 800191a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800191e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001920:	2003      	movs	r0, #3
 8001922:	f000 f94f 	bl	8001bc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001926:	2000      	movs	r0, #0
 8001928:	f000 f808 	bl	800193c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800192c:	f7ff faf8 	bl	8000f20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40023c00 	.word	0x40023c00

0800193c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001944:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <HAL_InitTick+0x54>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <HAL_InitTick+0x58>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4619      	mov	r1, r3
 800194e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001952:	fbb3 f3f1 	udiv	r3, r3, r1
 8001956:	fbb2 f3f3 	udiv	r3, r2, r3
 800195a:	4618      	mov	r0, r3
 800195c:	f000 f967 	bl	8001c2e <HAL_SYSTICK_Config>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e00e      	b.n	8001988 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2b0f      	cmp	r3, #15
 800196e:	d80a      	bhi.n	8001986 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001970:	2200      	movs	r2, #0
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	f04f 30ff 	mov.w	r0, #4294967295
 8001978:	f000 f92f 	bl	8001bda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800197c:	4a06      	ldr	r2, [pc, #24]	@ (8001998 <HAL_InitTick+0x5c>)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001982:	2300      	movs	r3, #0
 8001984:	e000      	b.n	8001988 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
}
 8001988:	4618      	mov	r0, r3
 800198a:	3708      	adds	r7, #8
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	20000014 	.word	0x20000014
 8001994:	2000002c 	.word	0x2000002c
 8001998:	20000028 	.word	0x20000028

0800199c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019a0:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <HAL_IncTick+0x20>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <HAL_IncTick+0x24>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4413      	add	r3, r2
 80019ac:	4a04      	ldr	r2, [pc, #16]	@ (80019c0 <HAL_IncTick+0x24>)
 80019ae:	6013      	str	r3, [r2, #0]
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	2000002c 	.word	0x2000002c
 80019c0:	20000c84 	.word	0x20000c84

080019c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  return uwTick;
 80019c8:	4b03      	ldr	r3, [pc, #12]	@ (80019d8 <HAL_GetTick+0x14>)
 80019ca:	681b      	ldr	r3, [r3, #0]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	20000c84 	.word	0x20000c84

080019dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019e4:	f7ff ffee 	bl	80019c4 <HAL_GetTick>
 80019e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019f4:	d005      	beq.n	8001a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a20 <HAL_Delay+0x44>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	461a      	mov	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	4413      	add	r3, r2
 8001a00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a02:	bf00      	nop
 8001a04:	f7ff ffde 	bl	80019c4 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	68fa      	ldr	r2, [r7, #12]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d8f7      	bhi.n	8001a04 <HAL_Delay+0x28>
  {
  }
}
 8001a14:	bf00      	nop
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	2000002c 	.word	0x2000002c

08001a24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f003 0307 	and.w	r3, r3, #7
 8001a32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a34:	4b0c      	ldr	r3, [pc, #48]	@ (8001a68 <__NVIC_SetPriorityGrouping+0x44>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a3a:	68ba      	ldr	r2, [r7, #8]
 8001a3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a40:	4013      	ands	r3, r2
 8001a42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a56:	4a04      	ldr	r2, [pc, #16]	@ (8001a68 <__NVIC_SetPriorityGrouping+0x44>)
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	60d3      	str	r3, [r2, #12]
}
 8001a5c:	bf00      	nop
 8001a5e:	3714      	adds	r7, #20
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a70:	4b04      	ldr	r3, [pc, #16]	@ (8001a84 <__NVIC_GetPriorityGrouping+0x18>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	0a1b      	lsrs	r3, r3, #8
 8001a76:	f003 0307 	and.w	r3, r3, #7
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	e000ed00 	.word	0xe000ed00

08001a88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	db0b      	blt.n	8001ab2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a9a:	79fb      	ldrb	r3, [r7, #7]
 8001a9c:	f003 021f 	and.w	r2, r3, #31
 8001aa0:	4907      	ldr	r1, [pc, #28]	@ (8001ac0 <__NVIC_EnableIRQ+0x38>)
 8001aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa6:	095b      	lsrs	r3, r3, #5
 8001aa8:	2001      	movs	r0, #1
 8001aaa:	fa00 f202 	lsl.w	r2, r0, r2
 8001aae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	e000e100 	.word	0xe000e100

08001ac4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	6039      	str	r1, [r7, #0]
 8001ace:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	db0a      	blt.n	8001aee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	490c      	ldr	r1, [pc, #48]	@ (8001b10 <__NVIC_SetPriority+0x4c>)
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	0112      	lsls	r2, r2, #4
 8001ae4:	b2d2      	uxtb	r2, r2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aec:	e00a      	b.n	8001b04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	4908      	ldr	r1, [pc, #32]	@ (8001b14 <__NVIC_SetPriority+0x50>)
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	f003 030f 	and.w	r3, r3, #15
 8001afa:	3b04      	subs	r3, #4
 8001afc:	0112      	lsls	r2, r2, #4
 8001afe:	b2d2      	uxtb	r2, r2
 8001b00:	440b      	add	r3, r1
 8001b02:	761a      	strb	r2, [r3, #24]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000e100 	.word	0xe000e100
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b089      	sub	sp, #36	@ 0x24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	f1c3 0307 	rsb	r3, r3, #7
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	bf28      	it	cs
 8001b36:	2304      	movcs	r3, #4
 8001b38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	3304      	adds	r3, #4
 8001b3e:	2b06      	cmp	r3, #6
 8001b40:	d902      	bls.n	8001b48 <NVIC_EncodePriority+0x30>
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3b03      	subs	r3, #3
 8001b46:	e000      	b.n	8001b4a <NVIC_EncodePriority+0x32>
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43da      	mvns	r2, r3
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	401a      	ands	r2, r3
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b60:	f04f 31ff 	mov.w	r1, #4294967295
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6a:	43d9      	mvns	r1, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b70:	4313      	orrs	r3, r2
         );
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3724      	adds	r7, #36	@ 0x24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
	...

08001b80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b90:	d301      	bcc.n	8001b96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b92:	2301      	movs	r3, #1
 8001b94:	e00f      	b.n	8001bb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <SysTick_Config+0x40>)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b9e:	210f      	movs	r1, #15
 8001ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba4:	f7ff ff8e 	bl	8001ac4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <SysTick_Config+0x40>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bae:	4b04      	ldr	r3, [pc, #16]	@ (8001bc0 <SysTick_Config+0x40>)
 8001bb0:	2207      	movs	r2, #7
 8001bb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	e000e010 	.word	0xe000e010

08001bc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff ff29 	bl	8001a24 <__NVIC_SetPriorityGrouping>
}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b086      	sub	sp, #24
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	4603      	mov	r3, r0
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
 8001be6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001be8:	2300      	movs	r3, #0
 8001bea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bec:	f7ff ff3e 	bl	8001a6c <__NVIC_GetPriorityGrouping>
 8001bf0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	68b9      	ldr	r1, [r7, #8]
 8001bf6:	6978      	ldr	r0, [r7, #20]
 8001bf8:	f7ff ff8e 	bl	8001b18 <NVIC_EncodePriority>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c02:	4611      	mov	r1, r2
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff ff5d 	bl	8001ac4 <__NVIC_SetPriority>
}
 8001c0a:	bf00      	nop
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b082      	sub	sp, #8
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	4603      	mov	r3, r0
 8001c1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff ff31 	bl	8001a88 <__NVIC_EnableIRQ>
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b082      	sub	sp, #8
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f7ff ffa2 	bl	8001b80 <SysTick_Config>
 8001c3c:	4603      	mov	r3, r0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c54:	f7ff feb6 	bl	80019c4 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d101      	bne.n	8001c64 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e099      	b.n	8001d98 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2202      	movs	r2, #2
 8001c68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f022 0201 	bic.w	r2, r2, #1
 8001c82:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c84:	e00f      	b.n	8001ca6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c86:	f7ff fe9d 	bl	80019c4 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b05      	cmp	r3, #5
 8001c92:	d908      	bls.n	8001ca6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2220      	movs	r2, #32
 8001c98:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2203      	movs	r2, #3
 8001c9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e078      	b.n	8001d98 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1e8      	bne.n	8001c86 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	4b38      	ldr	r3, [pc, #224]	@ (8001da0 <HAL_DMA_Init+0x158>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cde:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a1b      	ldr	r3, [r3, #32]
 8001cf0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfc:	2b04      	cmp	r3, #4
 8001cfe:	d107      	bne.n	8001d10 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	695b      	ldr	r3, [r3, #20]
 8001d1e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	f023 0307 	bic.w	r3, r3, #7
 8001d26:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2c:	697a      	ldr	r2, [r7, #20]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d117      	bne.n	8001d6a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d00e      	beq.n	8001d6a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f000 fb01 	bl	8002354 <DMA_CheckFifoParam>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d008      	beq.n	8001d6a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2240      	movs	r2, #64	@ 0x40
 8001d5c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2201      	movs	r2, #1
 8001d62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001d66:	2301      	movs	r3, #1
 8001d68:	e016      	b.n	8001d98 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	697a      	ldr	r2, [r7, #20]
 8001d70:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f000 fab8 	bl	80022e8 <DMA_CalcBaseAndBitshift>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d80:	223f      	movs	r2, #63	@ 0x3f
 8001d82:	409a      	lsls	r2, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3718      	adds	r7, #24
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	f010803f 	.word	0xf010803f

08001da4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
 8001db0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001db2:	2300      	movs	r3, #0
 8001db4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d101      	bne.n	8001dca <HAL_DMA_Start_IT+0x26>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	e040      	b.n	8001e4c <HAL_DMA_Start_IT+0xa8>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d12f      	bne.n	8001e3e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2202      	movs	r2, #2
 8001de2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	68b9      	ldr	r1, [r7, #8]
 8001df2:	68f8      	ldr	r0, [r7, #12]
 8001df4:	f000 fa4a 	bl	800228c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dfc:	223f      	movs	r2, #63	@ 0x3f
 8001dfe:	409a      	lsls	r2, r3
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f042 0216 	orr.w	r2, r2, #22
 8001e12:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d007      	beq.n	8001e2c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 0208 	orr.w	r2, r2, #8
 8001e2a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f042 0201 	orr.w	r2, r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	e005      	b.n	8001e4a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e46:	2302      	movs	r3, #2
 8001e48:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3718      	adds	r7, #24
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e60:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e62:	f7ff fdaf 	bl	80019c4 <HAL_GetTick>
 8001e66:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d008      	beq.n	8001e86 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2280      	movs	r2, #128	@ 0x80
 8001e78:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e052      	b.n	8001f2c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 0216 	bic.w	r2, r2, #22
 8001e94:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	695a      	ldr	r2, [r3, #20]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ea4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d103      	bne.n	8001eb6 <HAL_DMA_Abort+0x62>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d007      	beq.n	8001ec6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f022 0208 	bic.w	r2, r2, #8
 8001ec4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 0201 	bic.w	r2, r2, #1
 8001ed4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ed6:	e013      	b.n	8001f00 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ed8:	f7ff fd74 	bl	80019c4 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b05      	cmp	r3, #5
 8001ee4:	d90c      	bls.n	8001f00 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2220      	movs	r2, #32
 8001eea:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2203      	movs	r2, #3
 8001ef0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e015      	b.n	8001f2c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1e4      	bne.n	8001ed8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f12:	223f      	movs	r2, #63	@ 0x3f
 8001f14:	409a      	lsls	r2, r3
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d004      	beq.n	8001f52 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2280      	movs	r2, #128	@ 0x80
 8001f4c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e00c      	b.n	8001f6c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2205      	movs	r2, #5
 8001f56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f022 0201 	bic.w	r2, r2, #1
 8001f68:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f84:	4b8e      	ldr	r3, [pc, #568]	@ (80021c0 <HAL_DMA_IRQHandler+0x248>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a8e      	ldr	r2, [pc, #568]	@ (80021c4 <HAL_DMA_IRQHandler+0x24c>)
 8001f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f8e:	0a9b      	lsrs	r3, r3, #10
 8001f90:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f96:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa2:	2208      	movs	r2, #8
 8001fa4:	409a      	lsls	r2, r3
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d01a      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d013      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f022 0204 	bic.w	r2, r2, #4
 8001fca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fd0:	2208      	movs	r2, #8
 8001fd2:	409a      	lsls	r2, r3
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fdc:	f043 0201 	orr.w	r2, r3, #1
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fe8:	2201      	movs	r2, #1
 8001fea:	409a      	lsls	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d012      	beq.n	800201a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	695b      	ldr	r3, [r3, #20]
 8001ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00b      	beq.n	800201a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002006:	2201      	movs	r2, #1
 8002008:	409a      	lsls	r2, r3
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002012:	f043 0202 	orr.w	r2, r3, #2
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800201e:	2204      	movs	r2, #4
 8002020:	409a      	lsls	r2, r3
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	4013      	ands	r3, r2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d012      	beq.n	8002050 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00b      	beq.n	8002050 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800203c:	2204      	movs	r2, #4
 800203e:	409a      	lsls	r2, r3
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002048:	f043 0204 	orr.w	r2, r3, #4
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002054:	2210      	movs	r2, #16
 8002056:	409a      	lsls	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	4013      	ands	r3, r2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d043      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0308 	and.w	r3, r3, #8
 800206a:	2b00      	cmp	r3, #0
 800206c:	d03c      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002072:	2210      	movs	r2, #16
 8002074:	409a      	lsls	r2, r3
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d018      	beq.n	80020ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d108      	bne.n	80020a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209a:	2b00      	cmp	r3, #0
 800209c:	d024      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	4798      	blx	r3
 80020a6:	e01f      	b.n	80020e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d01b      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	4798      	blx	r3
 80020b8:	e016      	b.n	80020e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d107      	bne.n	80020d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0208 	bic.w	r2, r2, #8
 80020d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d003      	beq.n	80020e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ec:	2220      	movs	r2, #32
 80020ee:	409a      	lsls	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4013      	ands	r3, r2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f000 808f 	beq.w	8002218 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0310 	and.w	r3, r3, #16
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 8087 	beq.w	8002218 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800210e:	2220      	movs	r2, #32
 8002110:	409a      	lsls	r2, r3
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b05      	cmp	r3, #5
 8002120:	d136      	bne.n	8002190 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0216 	bic.w	r2, r2, #22
 8002130:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	695a      	ldr	r2, [r3, #20]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002140:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	2b00      	cmp	r3, #0
 8002148:	d103      	bne.n	8002152 <HAL_DMA_IRQHandler+0x1da>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800214e:	2b00      	cmp	r3, #0
 8002150:	d007      	beq.n	8002162 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f022 0208 	bic.w	r2, r2, #8
 8002160:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002166:	223f      	movs	r2, #63	@ 0x3f
 8002168:	409a      	lsls	r2, r3
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2201      	movs	r2, #1
 8002172:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002182:	2b00      	cmp	r3, #0
 8002184:	d07e      	beq.n	8002284 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	4798      	blx	r3
        }
        return;
 800218e:	e079      	b.n	8002284 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d01d      	beq.n	80021da <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10d      	bne.n	80021c8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d031      	beq.n	8002218 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	4798      	blx	r3
 80021bc:	e02c      	b.n	8002218 <HAL_DMA_IRQHandler+0x2a0>
 80021be:	bf00      	nop
 80021c0:	20000014 	.word	0x20000014
 80021c4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d023      	beq.n	8002218 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	4798      	blx	r3
 80021d8:	e01e      	b.n	8002218 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10f      	bne.n	8002208 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0210 	bic.w	r2, r2, #16
 80021f6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800220c:	2b00      	cmp	r3, #0
 800220e:	d003      	beq.n	8002218 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800221c:	2b00      	cmp	r3, #0
 800221e:	d032      	beq.n	8002286 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	2b00      	cmp	r3, #0
 800222a:	d022      	beq.n	8002272 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2205      	movs	r2, #5
 8002230:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f022 0201 	bic.w	r2, r2, #1
 8002242:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	3301      	adds	r3, #1
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	429a      	cmp	r2, r3
 800224e:	d307      	bcc.n	8002260 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1f2      	bne.n	8002244 <HAL_DMA_IRQHandler+0x2cc>
 800225e:	e000      	b.n	8002262 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002260:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002276:	2b00      	cmp	r3, #0
 8002278:	d005      	beq.n	8002286 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	4798      	blx	r3
 8002282:	e000      	b.n	8002286 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002284:	bf00      	nop
    }
  }
}
 8002286:	3718      	adds	r7, #24
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
 8002298:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80022a8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	2b40      	cmp	r3, #64	@ 0x40
 80022b8:	d108      	bne.n	80022cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80022ca:	e007      	b.n	80022dc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68ba      	ldr	r2, [r7, #8]
 80022d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	60da      	str	r2, [r3, #12]
}
 80022dc:	bf00      	nop
 80022de:	3714      	adds	r7, #20
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	3b10      	subs	r3, #16
 80022f8:	4a14      	ldr	r2, [pc, #80]	@ (800234c <DMA_CalcBaseAndBitshift+0x64>)
 80022fa:	fba2 2303 	umull	r2, r3, r2, r3
 80022fe:	091b      	lsrs	r3, r3, #4
 8002300:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002302:	4a13      	ldr	r2, [pc, #76]	@ (8002350 <DMA_CalcBaseAndBitshift+0x68>)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4413      	add	r3, r2
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2b03      	cmp	r3, #3
 8002314:	d909      	bls.n	800232a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800231e:	f023 0303 	bic.w	r3, r3, #3
 8002322:	1d1a      	adds	r2, r3, #4
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	659a      	str	r2, [r3, #88]	@ 0x58
 8002328:	e007      	b.n	800233a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002332:	f023 0303 	bic.w	r3, r3, #3
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800233e:	4618      	mov	r0, r3
 8002340:	3714      	adds	r7, #20
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	aaaaaaab 	.word	0xaaaaaaab
 8002350:	08010f7c 	.word	0x08010f7c

08002354 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800235c:	2300      	movs	r3, #0
 800235e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002364:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d11f      	bne.n	80023ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	2b03      	cmp	r3, #3
 8002372:	d856      	bhi.n	8002422 <DMA_CheckFifoParam+0xce>
 8002374:	a201      	add	r2, pc, #4	@ (adr r2, 800237c <DMA_CheckFifoParam+0x28>)
 8002376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237a:	bf00      	nop
 800237c:	0800238d 	.word	0x0800238d
 8002380:	0800239f 	.word	0x0800239f
 8002384:	0800238d 	.word	0x0800238d
 8002388:	08002423 	.word	0x08002423
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002390:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d046      	beq.n	8002426 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800239c:	e043      	b.n	8002426 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80023a6:	d140      	bne.n	800242a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023ac:	e03d      	b.n	800242a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023b6:	d121      	bne.n	80023fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	2b03      	cmp	r3, #3
 80023bc:	d837      	bhi.n	800242e <DMA_CheckFifoParam+0xda>
 80023be:	a201      	add	r2, pc, #4	@ (adr r2, 80023c4 <DMA_CheckFifoParam+0x70>)
 80023c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023c4:	080023d5 	.word	0x080023d5
 80023c8:	080023db 	.word	0x080023db
 80023cc:	080023d5 	.word	0x080023d5
 80023d0:	080023ed 	.word	0x080023ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
      break;
 80023d8:	e030      	b.n	800243c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d025      	beq.n	8002432 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023ea:	e022      	b.n	8002432 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80023f4:	d11f      	bne.n	8002436 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80023fa:	e01c      	b.n	8002436 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d903      	bls.n	800240a <DMA_CheckFifoParam+0xb6>
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	2b03      	cmp	r3, #3
 8002406:	d003      	beq.n	8002410 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002408:	e018      	b.n	800243c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	73fb      	strb	r3, [r7, #15]
      break;
 800240e:	e015      	b.n	800243c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00e      	beq.n	800243a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	73fb      	strb	r3, [r7, #15]
      break;
 8002420:	e00b      	b.n	800243a <DMA_CheckFifoParam+0xe6>
      break;
 8002422:	bf00      	nop
 8002424:	e00a      	b.n	800243c <DMA_CheckFifoParam+0xe8>
      break;
 8002426:	bf00      	nop
 8002428:	e008      	b.n	800243c <DMA_CheckFifoParam+0xe8>
      break;
 800242a:	bf00      	nop
 800242c:	e006      	b.n	800243c <DMA_CheckFifoParam+0xe8>
      break;
 800242e:	bf00      	nop
 8002430:	e004      	b.n	800243c <DMA_CheckFifoParam+0xe8>
      break;
 8002432:	bf00      	nop
 8002434:	e002      	b.n	800243c <DMA_CheckFifoParam+0xe8>
      break;   
 8002436:	bf00      	nop
 8002438:	e000      	b.n	800243c <DMA_CheckFifoParam+0xe8>
      break;
 800243a:	bf00      	nop
    }
  } 
  
  return status; 
 800243c:	7bfb      	ldrb	r3, [r7, #15]
}
 800243e:	4618      	mov	r0, r3
 8002440:	3714      	adds	r7, #20
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop

0800244c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800244c:	b480      	push	{r7}
 800244e:	b089      	sub	sp, #36	@ 0x24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800245e:	2300      	movs	r3, #0
 8002460:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002462:	2300      	movs	r3, #0
 8002464:	61fb      	str	r3, [r7, #28]
 8002466:	e159      	b.n	800271c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002468:	2201      	movs	r2, #1
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	429a      	cmp	r2, r3
 8002482:	f040 8148 	bne.w	8002716 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f003 0303 	and.w	r3, r3, #3
 800248e:	2b01      	cmp	r3, #1
 8002490:	d005      	beq.n	800249e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800249a:	2b02      	cmp	r3, #2
 800249c:	d130      	bne.n	8002500 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	2203      	movs	r2, #3
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	43db      	mvns	r3, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	68da      	ldr	r2, [r3, #12]
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024d4:	2201      	movs	r2, #1
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4013      	ands	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	091b      	lsrs	r3, r3, #4
 80024ea:	f003 0201 	and.w	r2, r3, #1
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 0303 	and.w	r3, r3, #3
 8002508:	2b03      	cmp	r3, #3
 800250a:	d017      	beq.n	800253c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	2203      	movs	r2, #3
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	43db      	mvns	r3, r3
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4013      	ands	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	4313      	orrs	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 0303 	and.w	r3, r3, #3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d123      	bne.n	8002590 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	08da      	lsrs	r2, r3, #3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3208      	adds	r2, #8
 8002550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002554:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	220f      	movs	r2, #15
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	691a      	ldr	r2, [r3, #16]
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	4313      	orrs	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	08da      	lsrs	r2, r3, #3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3208      	adds	r2, #8
 800258a:	69b9      	ldr	r1, [r7, #24]
 800258c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	2203      	movs	r2, #3
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43db      	mvns	r3, r3
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	4013      	ands	r3, r2
 80025a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 0203 	and.w	r2, r3, #3
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 80a2 	beq.w	8002716 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	60fb      	str	r3, [r7, #12]
 80025d6:	4b57      	ldr	r3, [pc, #348]	@ (8002734 <HAL_GPIO_Init+0x2e8>)
 80025d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025da:	4a56      	ldr	r2, [pc, #344]	@ (8002734 <HAL_GPIO_Init+0x2e8>)
 80025dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80025e2:	4b54      	ldr	r3, [pc, #336]	@ (8002734 <HAL_GPIO_Init+0x2e8>)
 80025e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025ee:	4a52      	ldr	r2, [pc, #328]	@ (8002738 <HAL_GPIO_Init+0x2ec>)
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	089b      	lsrs	r3, r3, #2
 80025f4:	3302      	adds	r3, #2
 80025f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	f003 0303 	and.w	r3, r3, #3
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	220f      	movs	r2, #15
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	43db      	mvns	r3, r3
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	4013      	ands	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a49      	ldr	r2, [pc, #292]	@ (800273c <HAL_GPIO_Init+0x2f0>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d019      	beq.n	800264e <HAL_GPIO_Init+0x202>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a48      	ldr	r2, [pc, #288]	@ (8002740 <HAL_GPIO_Init+0x2f4>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d013      	beq.n	800264a <HAL_GPIO_Init+0x1fe>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a47      	ldr	r2, [pc, #284]	@ (8002744 <HAL_GPIO_Init+0x2f8>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d00d      	beq.n	8002646 <HAL_GPIO_Init+0x1fa>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a46      	ldr	r2, [pc, #280]	@ (8002748 <HAL_GPIO_Init+0x2fc>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d007      	beq.n	8002642 <HAL_GPIO_Init+0x1f6>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a45      	ldr	r2, [pc, #276]	@ (800274c <HAL_GPIO_Init+0x300>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d101      	bne.n	800263e <HAL_GPIO_Init+0x1f2>
 800263a:	2304      	movs	r3, #4
 800263c:	e008      	b.n	8002650 <HAL_GPIO_Init+0x204>
 800263e:	2307      	movs	r3, #7
 8002640:	e006      	b.n	8002650 <HAL_GPIO_Init+0x204>
 8002642:	2303      	movs	r3, #3
 8002644:	e004      	b.n	8002650 <HAL_GPIO_Init+0x204>
 8002646:	2302      	movs	r3, #2
 8002648:	e002      	b.n	8002650 <HAL_GPIO_Init+0x204>
 800264a:	2301      	movs	r3, #1
 800264c:	e000      	b.n	8002650 <HAL_GPIO_Init+0x204>
 800264e:	2300      	movs	r3, #0
 8002650:	69fa      	ldr	r2, [r7, #28]
 8002652:	f002 0203 	and.w	r2, r2, #3
 8002656:	0092      	lsls	r2, r2, #2
 8002658:	4093      	lsls	r3, r2
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4313      	orrs	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002660:	4935      	ldr	r1, [pc, #212]	@ (8002738 <HAL_GPIO_Init+0x2ec>)
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	089b      	lsrs	r3, r3, #2
 8002666:	3302      	adds	r3, #2
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800266e:	4b38      	ldr	r3, [pc, #224]	@ (8002750 <HAL_GPIO_Init+0x304>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	43db      	mvns	r3, r3
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	4013      	ands	r3, r2
 800267c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	4313      	orrs	r3, r2
 8002690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002692:	4a2f      	ldr	r2, [pc, #188]	@ (8002750 <HAL_GPIO_Init+0x304>)
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002698:	4b2d      	ldr	r3, [pc, #180]	@ (8002750 <HAL_GPIO_Init+0x304>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	43db      	mvns	r3, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4013      	ands	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026bc:	4a24      	ldr	r2, [pc, #144]	@ (8002750 <HAL_GPIO_Init+0x304>)
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026c2:	4b23      	ldr	r3, [pc, #140]	@ (8002750 <HAL_GPIO_Init+0x304>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	43db      	mvns	r3, r3
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	4013      	ands	r3, r2
 80026d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026e6:	4a1a      	ldr	r2, [pc, #104]	@ (8002750 <HAL_GPIO_Init+0x304>)
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026ec:	4b18      	ldr	r3, [pc, #96]	@ (8002750 <HAL_GPIO_Init+0x304>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	43db      	mvns	r3, r3
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	4013      	ands	r3, r2
 80026fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d003      	beq.n	8002710 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	4313      	orrs	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002710:	4a0f      	ldr	r2, [pc, #60]	@ (8002750 <HAL_GPIO_Init+0x304>)
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	3301      	adds	r3, #1
 800271a:	61fb      	str	r3, [r7, #28]
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	2b0f      	cmp	r3, #15
 8002720:	f67f aea2 	bls.w	8002468 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002724:	bf00      	nop
 8002726:	bf00      	nop
 8002728:	3724      	adds	r7, #36	@ 0x24
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	40023800 	.word	0x40023800
 8002738:	40013800 	.word	0x40013800
 800273c:	40020000 	.word	0x40020000
 8002740:	40020400 	.word	0x40020400
 8002744:	40020800 	.word	0x40020800
 8002748:	40020c00 	.word	0x40020c00
 800274c:	40021000 	.word	0x40021000
 8002750:	40013c00 	.word	0x40013c00

08002754 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	807b      	strh	r3, [r7, #2]
 8002760:	4613      	mov	r3, r2
 8002762:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002764:	787b      	ldrb	r3, [r7, #1]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800276a:	887a      	ldrh	r2, [r7, #2]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002770:	e003      	b.n	800277a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002772:	887b      	ldrh	r3, [r7, #2]
 8002774:	041a      	lsls	r2, r3, #16
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	619a      	str	r2, [r3, #24]
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002786:	b480      	push	{r7}
 8002788:	b085      	sub	sp, #20
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
 800278e:	460b      	mov	r3, r1
 8002790:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002798:	887a      	ldrh	r2, [r7, #2]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	4013      	ands	r3, r2
 800279e:	041a      	lsls	r2, r3, #16
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	43d9      	mvns	r1, r3
 80027a4:	887b      	ldrh	r3, [r7, #2]
 80027a6:	400b      	ands	r3, r1
 80027a8:	431a      	orrs	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	619a      	str	r2, [r3, #24]
}
 80027ae:	bf00      	nop
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
	...

080027bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4603      	mov	r3, r0
 80027c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80027c6:	4b08      	ldr	r3, [pc, #32]	@ (80027e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027c8:	695a      	ldr	r2, [r3, #20]
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	4013      	ands	r3, r2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d006      	beq.n	80027e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027d2:	4a05      	ldr	r2, [pc, #20]	@ (80027e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027d4:	88fb      	ldrh	r3, [r7, #6]
 80027d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027d8:	88fb      	ldrh	r3, [r7, #6]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7fd ffac 	bl	8000738 <HAL_GPIO_EXTI_Callback>
  }
}
 80027e0:	bf00      	nop
 80027e2:	3708      	adds	r7, #8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40013c00 	.word	0x40013c00

080027ec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e101      	b.n	8002a02 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b00      	cmp	r3, #0
 800280e:	d106      	bne.n	800281e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7fe fd99 	bl	8001350 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2203      	movs	r2, #3
 8002822:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800282c:	d102      	bne.n	8002834 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f004 fb27 	bl	8006e8c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6818      	ldr	r0, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	7c1a      	ldrb	r2, [r3, #16]
 8002846:	f88d 2000 	strb.w	r2, [sp]
 800284a:	3304      	adds	r3, #4
 800284c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800284e:	f004 fab9 	bl	8006dc4 <USB_CoreInit>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d005      	beq.n	8002864 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2202      	movs	r2, #2
 800285c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e0ce      	b.n	8002a02 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2100      	movs	r1, #0
 800286a:	4618      	mov	r0, r3
 800286c:	f004 fb1f 	bl	8006eae <USB_SetCurrentMode>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d005      	beq.n	8002882 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2202      	movs	r2, #2
 800287a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e0bf      	b.n	8002a02 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]
 8002886:	e04a      	b.n	800291e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002888:	7bfa      	ldrb	r2, [r7, #15]
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	4613      	mov	r3, r2
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	4413      	add	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	440b      	add	r3, r1
 8002896:	3315      	adds	r3, #21
 8002898:	2201      	movs	r2, #1
 800289a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800289c:	7bfa      	ldrb	r2, [r7, #15]
 800289e:	6879      	ldr	r1, [r7, #4]
 80028a0:	4613      	mov	r3, r2
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	4413      	add	r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	440b      	add	r3, r1
 80028aa:	3314      	adds	r3, #20
 80028ac:	7bfa      	ldrb	r2, [r7, #15]
 80028ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80028b0:	7bfa      	ldrb	r2, [r7, #15]
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
 80028b4:	b298      	uxth	r0, r3
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4413      	add	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	440b      	add	r3, r1
 80028c2:	332e      	adds	r3, #46	@ 0x2e
 80028c4:	4602      	mov	r2, r0
 80028c6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80028c8:	7bfa      	ldrb	r2, [r7, #15]
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	4613      	mov	r3, r2
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	4413      	add	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	440b      	add	r3, r1
 80028d6:	3318      	adds	r3, #24
 80028d8:	2200      	movs	r2, #0
 80028da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028dc:	7bfa      	ldrb	r2, [r7, #15]
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	4613      	mov	r3, r2
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	4413      	add	r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	331c      	adds	r3, #28
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028f0:	7bfa      	ldrb	r2, [r7, #15]
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	4613      	mov	r3, r2
 80028f6:	00db      	lsls	r3, r3, #3
 80028f8:	4413      	add	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	440b      	add	r3, r1
 80028fe:	3320      	adds	r3, #32
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002904:	7bfa      	ldrb	r2, [r7, #15]
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	4613      	mov	r3, r2
 800290a:	00db      	lsls	r3, r3, #3
 800290c:	4413      	add	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	3324      	adds	r3, #36	@ 0x24
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002918:	7bfb      	ldrb	r3, [r7, #15]
 800291a:	3301      	adds	r3, #1
 800291c:	73fb      	strb	r3, [r7, #15]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	791b      	ldrb	r3, [r3, #4]
 8002922:	7bfa      	ldrb	r2, [r7, #15]
 8002924:	429a      	cmp	r2, r3
 8002926:	d3af      	bcc.n	8002888 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002928:	2300      	movs	r3, #0
 800292a:	73fb      	strb	r3, [r7, #15]
 800292c:	e044      	b.n	80029b8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800292e:	7bfa      	ldrb	r2, [r7, #15]
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	4413      	add	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	440b      	add	r3, r1
 800293c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002940:	2200      	movs	r2, #0
 8002942:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002944:	7bfa      	ldrb	r2, [r7, #15]
 8002946:	6879      	ldr	r1, [r7, #4]
 8002948:	4613      	mov	r3, r2
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	440b      	add	r3, r1
 8002952:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002956:	7bfa      	ldrb	r2, [r7, #15]
 8002958:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800295a:	7bfa      	ldrb	r2, [r7, #15]
 800295c:	6879      	ldr	r1, [r7, #4]
 800295e:	4613      	mov	r3, r2
 8002960:	00db      	lsls	r3, r3, #3
 8002962:	4413      	add	r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	440b      	add	r3, r1
 8002968:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800296c:	2200      	movs	r2, #0
 800296e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002970:	7bfa      	ldrb	r2, [r7, #15]
 8002972:	6879      	ldr	r1, [r7, #4]
 8002974:	4613      	mov	r3, r2
 8002976:	00db      	lsls	r3, r3, #3
 8002978:	4413      	add	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	440b      	add	r3, r1
 800297e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002986:	7bfa      	ldrb	r2, [r7, #15]
 8002988:	6879      	ldr	r1, [r7, #4]
 800298a:	4613      	mov	r3, r2
 800298c:	00db      	lsls	r3, r3, #3
 800298e:	4413      	add	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	440b      	add	r3, r1
 8002994:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800299c:	7bfa      	ldrb	r2, [r7, #15]
 800299e:	6879      	ldr	r1, [r7, #4]
 80029a0:	4613      	mov	r3, r2
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	4413      	add	r3, r2
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	440b      	add	r3, r1
 80029aa:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
 80029b4:	3301      	adds	r3, #1
 80029b6:	73fb      	strb	r3, [r7, #15]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	791b      	ldrb	r3, [r3, #4]
 80029bc:	7bfa      	ldrb	r2, [r7, #15]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d3b5      	bcc.n	800292e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6818      	ldr	r0, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	7c1a      	ldrb	r2, [r3, #16]
 80029ca:	f88d 2000 	strb.w	r2, [sp]
 80029ce:	3304      	adds	r3, #4
 80029d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029d2:	f004 fab9 	bl	8006f48 <USB_DevInit>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d005      	beq.n	80029e8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e00c      	b.n	8002a02 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2201      	movs	r2, #1
 80029f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f004 fc81 	bl	8007302 <USB_DevDisconnect>

  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e267      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d075      	beq.n	8002b16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a2a:	4b88      	ldr	r3, [pc, #544]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 030c 	and.w	r3, r3, #12
 8002a32:	2b04      	cmp	r3, #4
 8002a34:	d00c      	beq.n	8002a50 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a36:	4b85      	ldr	r3, [pc, #532]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a3e:	2b08      	cmp	r3, #8
 8002a40:	d112      	bne.n	8002a68 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a42:	4b82      	ldr	r3, [pc, #520]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a4e:	d10b      	bne.n	8002a68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a50:	4b7e      	ldr	r3, [pc, #504]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d05b      	beq.n	8002b14 <HAL_RCC_OscConfig+0x108>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d157      	bne.n	8002b14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e242      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a70:	d106      	bne.n	8002a80 <HAL_RCC_OscConfig+0x74>
 8002a72:	4b76      	ldr	r3, [pc, #472]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a75      	ldr	r2, [pc, #468]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	e01d      	b.n	8002abc <HAL_RCC_OscConfig+0xb0>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a88:	d10c      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x98>
 8002a8a:	4b70      	ldr	r3, [pc, #448]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a6f      	ldr	r2, [pc, #444]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a94:	6013      	str	r3, [r2, #0]
 8002a96:	4b6d      	ldr	r3, [pc, #436]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a6c      	ldr	r2, [pc, #432]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002a9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aa0:	6013      	str	r3, [r2, #0]
 8002aa2:	e00b      	b.n	8002abc <HAL_RCC_OscConfig+0xb0>
 8002aa4:	4b69      	ldr	r3, [pc, #420]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a68      	ldr	r2, [pc, #416]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002aaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	4b66      	ldr	r3, [pc, #408]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a65      	ldr	r2, [pc, #404]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002ab6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d013      	beq.n	8002aec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac4:	f7fe ff7e 	bl	80019c4 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002acc:	f7fe ff7a 	bl	80019c4 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b64      	cmp	r3, #100	@ 0x64
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e207      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ade:	4b5b      	ldr	r3, [pc, #364]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0f0      	beq.n	8002acc <HAL_RCC_OscConfig+0xc0>
 8002aea:	e014      	b.n	8002b16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aec:	f7fe ff6a 	bl	80019c4 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af4:	f7fe ff66 	bl	80019c4 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b64      	cmp	r3, #100	@ 0x64
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e1f3      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b06:	4b51      	ldr	r3, [pc, #324]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f0      	bne.n	8002af4 <HAL_RCC_OscConfig+0xe8>
 8002b12:	e000      	b.n	8002b16 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d063      	beq.n	8002bea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b22:	4b4a      	ldr	r3, [pc, #296]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 030c 	and.w	r3, r3, #12
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00b      	beq.n	8002b46 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b2e:	4b47      	ldr	r3, [pc, #284]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b36:	2b08      	cmp	r3, #8
 8002b38:	d11c      	bne.n	8002b74 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b3a:	4b44      	ldr	r3, [pc, #272]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d116      	bne.n	8002b74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b46:	4b41      	ldr	r3, [pc, #260]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d005      	beq.n	8002b5e <HAL_RCC_OscConfig+0x152>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d001      	beq.n	8002b5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e1c7      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b5e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	4937      	ldr	r1, [pc, #220]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b72:	e03a      	b.n	8002bea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d020      	beq.n	8002bbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b7c:	4b34      	ldr	r3, [pc, #208]	@ (8002c50 <HAL_RCC_OscConfig+0x244>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b82:	f7fe ff1f 	bl	80019c4 <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b88:	e008      	b.n	8002b9c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b8a:	f7fe ff1b 	bl	80019c4 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e1a8      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b9c:	4b2b      	ldr	r3, [pc, #172]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d0f0      	beq.n	8002b8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba8:	4b28      	ldr	r3, [pc, #160]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	4925      	ldr	r1, [pc, #148]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	600b      	str	r3, [r1, #0]
 8002bbc:	e015      	b.n	8002bea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bbe:	4b24      	ldr	r3, [pc, #144]	@ (8002c50 <HAL_RCC_OscConfig+0x244>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc4:	f7fe fefe 	bl	80019c4 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bcc:	f7fe fefa 	bl	80019c4 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e187      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bde:	4b1b      	ldr	r3, [pc, #108]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f0      	bne.n	8002bcc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d036      	beq.n	8002c64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d016      	beq.n	8002c2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bfe:	4b15      	ldr	r3, [pc, #84]	@ (8002c54 <HAL_RCC_OscConfig+0x248>)
 8002c00:	2201      	movs	r2, #1
 8002c02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c04:	f7fe fede 	bl	80019c4 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c0c:	f7fe feda 	bl	80019c4 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e167      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c4c <HAL_RCC_OscConfig+0x240>)
 8002c20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d0f0      	beq.n	8002c0c <HAL_RCC_OscConfig+0x200>
 8002c2a:	e01b      	b.n	8002c64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c2c:	4b09      	ldr	r3, [pc, #36]	@ (8002c54 <HAL_RCC_OscConfig+0x248>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c32:	f7fe fec7 	bl	80019c4 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c38:	e00e      	b.n	8002c58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c3a:	f7fe fec3 	bl	80019c4 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d907      	bls.n	8002c58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e150      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	42470000 	.word	0x42470000
 8002c54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c58:	4b88      	ldr	r3, [pc, #544]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1ea      	bne.n	8002c3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 8097 	beq.w	8002da0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c72:	2300      	movs	r3, #0
 8002c74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c76:	4b81      	ldr	r3, [pc, #516]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10f      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
 8002c86:	4b7d      	ldr	r3, [pc, #500]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	4a7c      	ldr	r2, [pc, #496]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c92:	4b7a      	ldr	r3, [pc, #488]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca2:	4b77      	ldr	r3, [pc, #476]	@ (8002e80 <HAL_RCC_OscConfig+0x474>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d118      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cae:	4b74      	ldr	r3, [pc, #464]	@ (8002e80 <HAL_RCC_OscConfig+0x474>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a73      	ldr	r2, [pc, #460]	@ (8002e80 <HAL_RCC_OscConfig+0x474>)
 8002cb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cba:	f7fe fe83 	bl	80019c4 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc2:	f7fe fe7f 	bl	80019c4 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e10c      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd4:	4b6a      	ldr	r3, [pc, #424]	@ (8002e80 <HAL_RCC_OscConfig+0x474>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0f0      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d106      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x2ea>
 8002ce8:	4b64      	ldr	r3, [pc, #400]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cec:	4a63      	ldr	r2, [pc, #396]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cf4:	e01c      	b.n	8002d30 <HAL_RCC_OscConfig+0x324>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2b05      	cmp	r3, #5
 8002cfc:	d10c      	bne.n	8002d18 <HAL_RCC_OscConfig+0x30c>
 8002cfe:	4b5f      	ldr	r3, [pc, #380]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d02:	4a5e      	ldr	r2, [pc, #376]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d04:	f043 0304 	orr.w	r3, r3, #4
 8002d08:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d0a:	4b5c      	ldr	r3, [pc, #368]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0e:	4a5b      	ldr	r2, [pc, #364]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d16:	e00b      	b.n	8002d30 <HAL_RCC_OscConfig+0x324>
 8002d18:	4b58      	ldr	r3, [pc, #352]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1c:	4a57      	ldr	r2, [pc, #348]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d24:	4b55      	ldr	r3, [pc, #340]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d28:	4a54      	ldr	r2, [pc, #336]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d2a:	f023 0304 	bic.w	r3, r3, #4
 8002d2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d015      	beq.n	8002d64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d38:	f7fe fe44 	bl	80019c4 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d3e:	e00a      	b.n	8002d56 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d40:	f7fe fe40 	bl	80019c4 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e0cb      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d56:	4b49      	ldr	r3, [pc, #292]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d0ee      	beq.n	8002d40 <HAL_RCC_OscConfig+0x334>
 8002d62:	e014      	b.n	8002d8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d64:	f7fe fe2e 	bl	80019c4 <HAL_GetTick>
 8002d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d6a:	e00a      	b.n	8002d82 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d6c:	f7fe fe2a 	bl	80019c4 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e0b5      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d82:	4b3e      	ldr	r3, [pc, #248]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1ee      	bne.n	8002d6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d8e:	7dfb      	ldrb	r3, [r7, #23]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d105      	bne.n	8002da0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d94:	4b39      	ldr	r3, [pc, #228]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d98:	4a38      	ldr	r2, [pc, #224]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002d9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d9e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 80a1 	beq.w	8002eec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002daa:	4b34      	ldr	r3, [pc, #208]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 030c 	and.w	r3, r3, #12
 8002db2:	2b08      	cmp	r3, #8
 8002db4:	d05c      	beq.n	8002e70 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d141      	bne.n	8002e42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dbe:	4b31      	ldr	r3, [pc, #196]	@ (8002e84 <HAL_RCC_OscConfig+0x478>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc4:	f7fe fdfe 	bl	80019c4 <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dcc:	f7fe fdfa 	bl	80019c4 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e087      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dde:	4b27      	ldr	r3, [pc, #156]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1f0      	bne.n	8002dcc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69da      	ldr	r2, [r3, #28]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df8:	019b      	lsls	r3, r3, #6
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	085b      	lsrs	r3, r3, #1
 8002e02:	3b01      	subs	r3, #1
 8002e04:	041b      	lsls	r3, r3, #16
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0c:	061b      	lsls	r3, r3, #24
 8002e0e:	491b      	ldr	r1, [pc, #108]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e14:	4b1b      	ldr	r3, [pc, #108]	@ (8002e84 <HAL_RCC_OscConfig+0x478>)
 8002e16:	2201      	movs	r2, #1
 8002e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1a:	f7fe fdd3 	bl	80019c4 <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e22:	f7fe fdcf 	bl	80019c4 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e05c      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e34:	4b11      	ldr	r3, [pc, #68]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0f0      	beq.n	8002e22 <HAL_RCC_OscConfig+0x416>
 8002e40:	e054      	b.n	8002eec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e42:	4b10      	ldr	r3, [pc, #64]	@ (8002e84 <HAL_RCC_OscConfig+0x478>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e48:	f7fe fdbc 	bl	80019c4 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e50:	f7fe fdb8 	bl	80019c4 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e045      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e62:	4b06      	ldr	r3, [pc, #24]	@ (8002e7c <HAL_RCC_OscConfig+0x470>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x444>
 8002e6e:	e03d      	b.n	8002eec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d107      	bne.n	8002e88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e038      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	40007000 	.word	0x40007000
 8002e84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e88:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef8 <HAL_RCC_OscConfig+0x4ec>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d028      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d121      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d11a      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002eb8:	4013      	ands	r3, r2
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ebe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d111      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ece:	085b      	lsrs	r3, r3, #1
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d107      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d001      	beq.n	8002eec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e000      	b.n	8002eee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	40023800 	.word	0x40023800

08002efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0cc      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f10:	4b68      	ldr	r3, [pc, #416]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d90c      	bls.n	8002f38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1e:	4b65      	ldr	r3, [pc, #404]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	b2d2      	uxtb	r2, r2
 8002f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f26:	4b63      	ldr	r3, [pc, #396]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d001      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0b8      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d020      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d005      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f50:	4b59      	ldr	r3, [pc, #356]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	4a58      	ldr	r2, [pc, #352]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0308 	and.w	r3, r3, #8
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f68:	4b53      	ldr	r3, [pc, #332]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	4a52      	ldr	r2, [pc, #328]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f74:	4b50      	ldr	r3, [pc, #320]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	494d      	ldr	r1, [pc, #308]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d044      	beq.n	800301c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d107      	bne.n	8002faa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9a:	4b47      	ldr	r3, [pc, #284]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d119      	bne.n	8002fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e07f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d003      	beq.n	8002fba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fb6:	2b03      	cmp	r3, #3
 8002fb8:	d107      	bne.n	8002fca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fba:	4b3f      	ldr	r3, [pc, #252]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d109      	bne.n	8002fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e06f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fca:	4b3b      	ldr	r3, [pc, #236]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e067      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fda:	4b37      	ldr	r3, [pc, #220]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f023 0203 	bic.w	r2, r3, #3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	4934      	ldr	r1, [pc, #208]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fec:	f7fe fcea 	bl	80019c4 <HAL_GetTick>
 8002ff0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ff2:	e00a      	b.n	800300a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ff4:	f7fe fce6 	bl	80019c4 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003002:	4293      	cmp	r3, r2
 8003004:	d901      	bls.n	800300a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e04f      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800300a:	4b2b      	ldr	r3, [pc, #172]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f003 020c 	and.w	r2, r3, #12
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	429a      	cmp	r2, r3
 800301a:	d1eb      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800301c:	4b25      	ldr	r3, [pc, #148]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d20c      	bcs.n	8003044 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b22      	ldr	r3, [pc, #136]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003032:	4b20      	ldr	r3, [pc, #128]	@ (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d001      	beq.n	8003044 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e032      	b.n	80030aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	d008      	beq.n	8003062 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003050:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	4916      	ldr	r1, [pc, #88]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800305e:	4313      	orrs	r3, r2
 8003060:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	d009      	beq.n	8003082 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800306e:	4b12      	ldr	r3, [pc, #72]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	490e      	ldr	r1, [pc, #56]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800307e:	4313      	orrs	r3, r2
 8003080:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003082:	f000 f821 	bl	80030c8 <HAL_RCC_GetSysClockFreq>
 8003086:	4602      	mov	r2, r0
 8003088:	4b0b      	ldr	r3, [pc, #44]	@ (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	091b      	lsrs	r3, r3, #4
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	490a      	ldr	r1, [pc, #40]	@ (80030bc <HAL_RCC_ClockConfig+0x1c0>)
 8003094:	5ccb      	ldrb	r3, [r1, r3]
 8003096:	fa22 f303 	lsr.w	r3, r2, r3
 800309a:	4a09      	ldr	r2, [pc, #36]	@ (80030c0 <HAL_RCC_ClockConfig+0x1c4>)
 800309c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800309e:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <HAL_RCC_ClockConfig+0x1c8>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe fc4a 	bl	800193c <HAL_InitTick>

  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40023c00 	.word	0x40023c00
 80030b8:	40023800 	.word	0x40023800
 80030bc:	08010e20 	.word	0x08010e20
 80030c0:	20000014 	.word	0x20000014
 80030c4:	20000028 	.word	0x20000028

080030c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030cc:	b094      	sub	sp, #80	@ 0x50
 80030ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80030d8:	2300      	movs	r3, #0
 80030da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80030dc:	2300      	movs	r3, #0
 80030de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030e0:	4b79      	ldr	r3, [pc, #484]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 030c 	and.w	r3, r3, #12
 80030e8:	2b08      	cmp	r3, #8
 80030ea:	d00d      	beq.n	8003108 <HAL_RCC_GetSysClockFreq+0x40>
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	f200 80e1 	bhi.w	80032b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d002      	beq.n	80030fc <HAL_RCC_GetSysClockFreq+0x34>
 80030f6:	2b04      	cmp	r3, #4
 80030f8:	d003      	beq.n	8003102 <HAL_RCC_GetSysClockFreq+0x3a>
 80030fa:	e0db      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030fc:	4b73      	ldr	r3, [pc, #460]	@ (80032cc <HAL_RCC_GetSysClockFreq+0x204>)
 80030fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003100:	e0db      	b.n	80032ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003102:	4b73      	ldr	r3, [pc, #460]	@ (80032d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003104:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003106:	e0d8      	b.n	80032ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003108:	4b6f      	ldr	r3, [pc, #444]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003110:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003112:	4b6d      	ldr	r3, [pc, #436]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d063      	beq.n	80031e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800311e:	4b6a      	ldr	r3, [pc, #424]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	099b      	lsrs	r3, r3, #6
 8003124:	2200      	movs	r2, #0
 8003126:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003128:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800312a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800312c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003130:	633b      	str	r3, [r7, #48]	@ 0x30
 8003132:	2300      	movs	r3, #0
 8003134:	637b      	str	r3, [r7, #52]	@ 0x34
 8003136:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800313a:	4622      	mov	r2, r4
 800313c:	462b      	mov	r3, r5
 800313e:	f04f 0000 	mov.w	r0, #0
 8003142:	f04f 0100 	mov.w	r1, #0
 8003146:	0159      	lsls	r1, r3, #5
 8003148:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800314c:	0150      	lsls	r0, r2, #5
 800314e:	4602      	mov	r2, r0
 8003150:	460b      	mov	r3, r1
 8003152:	4621      	mov	r1, r4
 8003154:	1a51      	subs	r1, r2, r1
 8003156:	6139      	str	r1, [r7, #16]
 8003158:	4629      	mov	r1, r5
 800315a:	eb63 0301 	sbc.w	r3, r3, r1
 800315e:	617b      	str	r3, [r7, #20]
 8003160:	f04f 0200 	mov.w	r2, #0
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800316c:	4659      	mov	r1, fp
 800316e:	018b      	lsls	r3, r1, #6
 8003170:	4651      	mov	r1, sl
 8003172:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003176:	4651      	mov	r1, sl
 8003178:	018a      	lsls	r2, r1, #6
 800317a:	4651      	mov	r1, sl
 800317c:	ebb2 0801 	subs.w	r8, r2, r1
 8003180:	4659      	mov	r1, fp
 8003182:	eb63 0901 	sbc.w	r9, r3, r1
 8003186:	f04f 0200 	mov.w	r2, #0
 800318a:	f04f 0300 	mov.w	r3, #0
 800318e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003192:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003196:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800319a:	4690      	mov	r8, r2
 800319c:	4699      	mov	r9, r3
 800319e:	4623      	mov	r3, r4
 80031a0:	eb18 0303 	adds.w	r3, r8, r3
 80031a4:	60bb      	str	r3, [r7, #8]
 80031a6:	462b      	mov	r3, r5
 80031a8:	eb49 0303 	adc.w	r3, r9, r3
 80031ac:	60fb      	str	r3, [r7, #12]
 80031ae:	f04f 0200 	mov.w	r2, #0
 80031b2:	f04f 0300 	mov.w	r3, #0
 80031b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80031ba:	4629      	mov	r1, r5
 80031bc:	024b      	lsls	r3, r1, #9
 80031be:	4621      	mov	r1, r4
 80031c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80031c4:	4621      	mov	r1, r4
 80031c6:	024a      	lsls	r2, r1, #9
 80031c8:	4610      	mov	r0, r2
 80031ca:	4619      	mov	r1, r3
 80031cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031ce:	2200      	movs	r2, #0
 80031d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031d8:	f7fd f85a 	bl	8000290 <__aeabi_uldivmod>
 80031dc:	4602      	mov	r2, r0
 80031de:	460b      	mov	r3, r1
 80031e0:	4613      	mov	r3, r2
 80031e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031e4:	e058      	b.n	8003298 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031e6:	4b38      	ldr	r3, [pc, #224]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	099b      	lsrs	r3, r3, #6
 80031ec:	2200      	movs	r2, #0
 80031ee:	4618      	mov	r0, r3
 80031f0:	4611      	mov	r1, r2
 80031f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031f6:	623b      	str	r3, [r7, #32]
 80031f8:	2300      	movs	r3, #0
 80031fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80031fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003200:	4642      	mov	r2, r8
 8003202:	464b      	mov	r3, r9
 8003204:	f04f 0000 	mov.w	r0, #0
 8003208:	f04f 0100 	mov.w	r1, #0
 800320c:	0159      	lsls	r1, r3, #5
 800320e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003212:	0150      	lsls	r0, r2, #5
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	4641      	mov	r1, r8
 800321a:	ebb2 0a01 	subs.w	sl, r2, r1
 800321e:	4649      	mov	r1, r9
 8003220:	eb63 0b01 	sbc.w	fp, r3, r1
 8003224:	f04f 0200 	mov.w	r2, #0
 8003228:	f04f 0300 	mov.w	r3, #0
 800322c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003230:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003234:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003238:	ebb2 040a 	subs.w	r4, r2, sl
 800323c:	eb63 050b 	sbc.w	r5, r3, fp
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	00eb      	lsls	r3, r5, #3
 800324a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800324e:	00e2      	lsls	r2, r4, #3
 8003250:	4614      	mov	r4, r2
 8003252:	461d      	mov	r5, r3
 8003254:	4643      	mov	r3, r8
 8003256:	18e3      	adds	r3, r4, r3
 8003258:	603b      	str	r3, [r7, #0]
 800325a:	464b      	mov	r3, r9
 800325c:	eb45 0303 	adc.w	r3, r5, r3
 8003260:	607b      	str	r3, [r7, #4]
 8003262:	f04f 0200 	mov.w	r2, #0
 8003266:	f04f 0300 	mov.w	r3, #0
 800326a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800326e:	4629      	mov	r1, r5
 8003270:	028b      	lsls	r3, r1, #10
 8003272:	4621      	mov	r1, r4
 8003274:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003278:	4621      	mov	r1, r4
 800327a:	028a      	lsls	r2, r1, #10
 800327c:	4610      	mov	r0, r2
 800327e:	4619      	mov	r1, r3
 8003280:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003282:	2200      	movs	r2, #0
 8003284:	61bb      	str	r3, [r7, #24]
 8003286:	61fa      	str	r2, [r7, #28]
 8003288:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800328c:	f7fd f800 	bl	8000290 <__aeabi_uldivmod>
 8003290:	4602      	mov	r2, r0
 8003292:	460b      	mov	r3, r1
 8003294:	4613      	mov	r3, r2
 8003296:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003298:	4b0b      	ldr	r3, [pc, #44]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	0c1b      	lsrs	r3, r3, #16
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	3301      	adds	r3, #1
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80032a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032b2:	e002      	b.n	80032ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032b4:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <HAL_RCC_GetSysClockFreq+0x204>)
 80032b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3750      	adds	r7, #80	@ 0x50
 80032c0:	46bd      	mov	sp, r7
 80032c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032c6:	bf00      	nop
 80032c8:	40023800 	.word	0x40023800
 80032cc:	00f42400 	.word	0x00f42400
 80032d0:	007a1200 	.word	0x007a1200

080032d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032d8:	4b03      	ldr	r3, [pc, #12]	@ (80032e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80032da:	681b      	ldr	r3, [r3, #0]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	20000014 	.word	0x20000014

080032ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032f0:	f7ff fff0 	bl	80032d4 <HAL_RCC_GetHCLKFreq>
 80032f4:	4602      	mov	r2, r0
 80032f6:	4b05      	ldr	r3, [pc, #20]	@ (800330c <HAL_RCC_GetPCLK1Freq+0x20>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	0a9b      	lsrs	r3, r3, #10
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	4903      	ldr	r1, [pc, #12]	@ (8003310 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003302:	5ccb      	ldrb	r3, [r1, r3]
 8003304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003308:	4618      	mov	r0, r3
 800330a:	bd80      	pop	{r7, pc}
 800330c:	40023800 	.word	0x40023800
 8003310:	08010e30 	.word	0x08010e30

08003314 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003318:	f7ff ffdc 	bl	80032d4 <HAL_RCC_GetHCLKFreq>
 800331c:	4602      	mov	r2, r0
 800331e:	4b05      	ldr	r3, [pc, #20]	@ (8003334 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	0b5b      	lsrs	r3, r3, #13
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	4903      	ldr	r1, [pc, #12]	@ (8003338 <HAL_RCC_GetPCLK2Freq+0x24>)
 800332a:	5ccb      	ldrb	r3, [r1, r3]
 800332c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003330:	4618      	mov	r0, r3
 8003332:	bd80      	pop	{r7, pc}
 8003334:	40023800 	.word	0x40023800
 8003338:	08010e30 	.word	0x08010e30

0800333c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e022      	b.n	8003394 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d105      	bne.n	8003366 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f7fd fe05 	bl	8000f70 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2203      	movs	r2, #3
 800336a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 f814 	bl	800339c <HAL_SD_InitCard>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e00a      	b.n	8003394 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003392:	2300      	movs	r3, #0
}
 8003394:	4618      	mov	r0, r3
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800339c:	b5b0      	push	{r4, r5, r7, lr}
 800339e:	b08e      	sub	sp, #56	@ 0x38
 80033a0:	af04      	add	r7, sp, #16
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80033a4:	2300      	movs	r3, #0
 80033a6:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80033a8:	2300      	movs	r3, #0
 80033aa:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80033b0:	2300      	movs	r3, #0
 80033b2:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80033b4:	2300      	movs	r3, #0
 80033b6:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80033b8:	2376      	movs	r3, #118	@ 0x76
 80033ba:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681d      	ldr	r5, [r3, #0]
 80033c0:	466c      	mov	r4, sp
 80033c2:	f107 0318 	add.w	r3, r7, #24
 80033c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80033ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80033ce:	f107 030c 	add.w	r3, r7, #12
 80033d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033d4:	4628      	mov	r0, r5
 80033d6:	f002 ffc3 	bl	8006360 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80033da:	4b2a      	ldr	r3, [pc, #168]	@ (8003484 <HAL_SD_InitCard+0xe8>)
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f003 f804 	bl	80063f2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80033ea:	4b26      	ldr	r3, [pc, #152]	@ (8003484 <HAL_SD_InitCard+0xe8>)
 80033ec:	2201      	movs	r2, #1
 80033ee:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80033f0:	2002      	movs	r0, #2
 80033f2:	f7fe faf3 	bl	80019dc <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f001 f86a 	bl	80044d0 <SD_PowerON>
 80033fc:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80033fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003400:	2b00      	cmp	r3, #0
 8003402:	d00b      	beq.n	800341c <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e02e      	b.n	800347a <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 ff89 	bl	8004334 <SD_InitCard>
 8003422:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00b      	beq.n	8003442 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003438:	431a      	orrs	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e01b      	b.n	800347a <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800344a:	4618      	mov	r0, r3
 800344c:	f003 f863 	bl	8006516 <SDMMC_CmdBlockLength>
 8003450:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00f      	beq.n	8003478 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a0a      	ldr	r2, [pc, #40]	@ (8003488 <HAL_SD_InitCard+0xec>)
 800345e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003466:	431a      	orrs	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e000      	b.n	800347a <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3728      	adds	r7, #40	@ 0x28
 800347e:	46bd      	mov	sp, r7
 8003480:	bdb0      	pop	{r4, r5, r7, pc}
 8003482:	bf00      	nop
 8003484:	422580a0 	.word	0x422580a0
 8003488:	004005ff 	.word	0x004005ff

0800348c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b092      	sub	sp, #72	@ 0x48
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
 8003498:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800349a:	f7fe fa93 	bl	80019c4 <HAL_GetTick>
 800349e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d107      	bne.n	80034be <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e1c5      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	f040 81b8 	bne.w	800383c <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80034d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	441a      	add	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034dc:	429a      	cmp	r2, r3
 80034de:	d907      	bls.n	80034f0 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e1ac      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2203      	movs	r2, #3
 80034f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2200      	movs	r2, #0
 80034fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003504:	2b01      	cmp	r3, #1
 8003506:	d002      	beq.n	800350e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8003508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800350a:	025b      	lsls	r3, r3, #9
 800350c:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800350e:	f04f 33ff 	mov.w	r3, #4294967295
 8003512:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	025b      	lsls	r3, r3, #9
 8003518:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800351a:	2390      	movs	r3, #144	@ 0x90
 800351c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800351e:	2302      	movs	r3, #2
 8003520:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003522:	2300      	movs	r3, #0
 8003524:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003526:	2301      	movs	r3, #1
 8003528:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f107 0214 	add.w	r2, r7, #20
 8003532:	4611      	mov	r1, r2
 8003534:	4618      	mov	r0, r3
 8003536:	f002 ffc2 	bl	80064be <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d90a      	bls.n	8003556 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2202      	movs	r2, #2
 8003544:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800354c:	4618      	mov	r0, r3
 800354e:	f003 f826 	bl	800659e <SDMMC_CmdReadMultiBlock>
 8003552:	6478      	str	r0, [r7, #68]	@ 0x44
 8003554:	e009      	b.n	800356a <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2201      	movs	r2, #1
 800355a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003562:	4618      	mov	r0, r3
 8003564:	f002 fff9 	bl	800655a <SDMMC_CmdReadSingleBlock>
 8003568:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800356a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800356c:	2b00      	cmp	r3, #0
 800356e:	d012      	beq.n	8003596 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a7e      	ldr	r2, [pc, #504]	@ (8003770 <HAL_SD_ReadBlocks+0x2e4>)
 8003576:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800357c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800357e:	431a      	orrs	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e159      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800359a:	e061      	b.n	8003660 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d03c      	beq.n	8003624 <HAL_SD_ReadBlocks+0x198>
 80035aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d039      	beq.n	8003624 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80035b0:	2300      	movs	r3, #0
 80035b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80035b4:	e033      	b.n	800361e <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f002 fefb 	bl	80063b6 <SDIO_ReadFIFO>
 80035c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80035c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035c8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80035ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035cc:	3301      	adds	r3, #1
 80035ce:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80035d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035d2:	3b01      	subs	r3, #1
 80035d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80035d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035d8:	0a1b      	lsrs	r3, r3, #8
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035de:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80035e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035e2:	3301      	adds	r3, #1
 80035e4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80035e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035e8:	3b01      	subs	r3, #1
 80035ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80035ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035ee:	0c1b      	lsrs	r3, r3, #16
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035f4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80035f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035f8:	3301      	adds	r3, #1
 80035fa:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80035fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035fe:	3b01      	subs	r3, #1
 8003600:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003604:	0e1b      	lsrs	r3, r3, #24
 8003606:	b2da      	uxtb	r2, r3
 8003608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800360a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800360c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800360e:	3301      	adds	r3, #1
 8003610:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003614:	3b01      	subs	r3, #1
 8003616:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8003618:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800361a:	3301      	adds	r3, #1
 800361c:	643b      	str	r3, [r7, #64]	@ 0x40
 800361e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003620:	2b07      	cmp	r3, #7
 8003622:	d9c8      	bls.n	80035b6 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003624:	f7fe f9ce 	bl	80019c4 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003630:	429a      	cmp	r2, r3
 8003632:	d902      	bls.n	800363a <HAL_SD_ReadBlocks+0x1ae>
 8003634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003636:	2b00      	cmp	r3, #0
 8003638:	d112      	bne.n	8003660 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a4c      	ldr	r2, [pc, #304]	@ (8003770 <HAL_SD_ReadBlocks+0x2e4>)
 8003640:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003646:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e0f4      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003666:	f240 332a 	movw	r3, #810	@ 0x32a
 800366a:	4013      	ands	r3, r2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d095      	beq.n	800359c <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367a:	2b00      	cmp	r3, #0
 800367c:	d022      	beq.n	80036c4 <HAL_SD_ReadBlocks+0x238>
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d91f      	bls.n	80036c4 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003688:	2b03      	cmp	r3, #3
 800368a:	d01b      	beq.n	80036c4 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f002 ffeb 	bl	800666c <SDMMC_CmdStopTransfer>
 8003696:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800369a:	2b00      	cmp	r3, #0
 800369c:	d012      	beq.n	80036c4 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a33      	ldr	r2, [pc, #204]	@ (8003770 <HAL_SD_ReadBlocks+0x2e4>)
 80036a4:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036ac:	431a      	orrs	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e0c2      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ca:	f003 0308 	and.w	r3, r3, #8
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d106      	bne.n	80036e0 <HAL_SD_ReadBlocks+0x254>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d012      	beq.n	8003706 <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a22      	ldr	r2, [pc, #136]	@ (8003770 <HAL_SD_ReadBlocks+0x2e4>)
 80036e6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ec:	f043 0208 	orr.w	r2, r3, #8
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e0a1      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d012      	beq.n	800373a <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a15      	ldr	r2, [pc, #84]	@ (8003770 <HAL_SD_ReadBlocks+0x2e4>)
 800371a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003720:	f043 0202 	orr.w	r2, r3, #2
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e087      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003740:	f003 0320 	and.w	r3, r3, #32
 8003744:	2b00      	cmp	r3, #0
 8003746:	d064      	beq.n	8003812 <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a08      	ldr	r2, [pc, #32]	@ (8003770 <HAL_SD_ReadBlocks+0x2e4>)
 800374e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003754:	f043 0220 	orr.w	r2, r3, #32
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e06d      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
 800376e:	bf00      	nop
 8003770:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4618      	mov	r0, r3
 800377a:	f002 fe1c 	bl	80063b6 <SDIO_ReadFIFO>
 800377e:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8003780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003782:	b2da      	uxtb	r2, r3
 8003784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003786:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800378a:	3301      	adds	r3, #1
 800378c:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800378e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003790:	3b01      	subs	r3, #1
 8003792:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003796:	0a1b      	lsrs	r3, r3, #8
 8003798:	b2da      	uxtb	r2, r3
 800379a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800379c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800379e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a0:	3301      	adds	r3, #1
 80037a2:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80037a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037a6:	3b01      	subs	r3, #1
 80037a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80037aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ac:	0c1b      	lsrs	r3, r3, #16
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80037b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b6:	3301      	adds	r3, #1
 80037b8:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80037ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037bc:	3b01      	subs	r3, #1
 80037be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80037c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c2:	0e1b      	lsrs	r3, r3, #24
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80037ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037cc:	3301      	adds	r3, #1
 80037ce:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80037d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037d2:	3b01      	subs	r3, #1
 80037d4:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80037d6:	f7fe f8f5 	bl	80019c4 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d902      	bls.n	80037ec <HAL_SD_ReadBlocks+0x360>
 80037e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d112      	bne.n	8003812 <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a18      	ldr	r2, [pc, #96]	@ (8003854 <HAL_SD_ReadBlocks+0x3c8>)
 80037f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e01b      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003818:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d002      	beq.n	8003826 <HAL_SD_ReadBlocks+0x39a>
 8003820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1a6      	bne.n	8003774 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800382e:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8003838:	2300      	movs	r3, #0
 800383a:	e006      	b.n	800384a <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003840:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
  }
}
 800384a:	4618      	mov	r0, r3
 800384c:	3748      	adds	r7, #72	@ 0x48
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	004005ff 	.word	0x004005ff

08003858 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b092      	sub	sp, #72	@ 0x48
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
 8003864:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003866:	f7fe f8ad 	bl	80019c4 <HAL_GetTick>
 800386a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d107      	bne.n	800388a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800387e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e16d      	b.n	8003b66 <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b01      	cmp	r3, #1
 8003894:	f040 8160 	bne.w	8003b58 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800389e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	441a      	add	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d907      	bls.n	80038bc <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e154      	b.n	8003b66 <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2203      	movs	r2, #3
 80038c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2200      	movs	r2, #0
 80038ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d002      	beq.n	80038da <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80038d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038d6:	025b      	lsls	r3, r3, #9
 80038d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80038da:	f04f 33ff 	mov.w	r3, #4294967295
 80038de:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	025b      	lsls	r3, r3, #9
 80038e4:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80038e6:	2390      	movs	r3, #144	@ 0x90
 80038e8:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80038ea:	2300      	movs	r3, #0
 80038ec:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80038ee:	2300      	movs	r3, #0
 80038f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80038f2:	2301      	movs	r3, #1
 80038f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f107 0218 	add.w	r2, r7, #24
 80038fe:	4611      	mov	r1, r2
 8003900:	4618      	mov	r0, r3
 8003902:	f002 fddc 	bl	80064be <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d90a      	bls.n	8003922 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003918:	4618      	mov	r0, r3
 800391a:	f002 fe84 	bl	8006626 <SDMMC_CmdWriteMultiBlock>
 800391e:	6478      	str	r0, [r7, #68]	@ 0x44
 8003920:	e009      	b.n	8003936 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2210      	movs	r2, #16
 8003926:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800392e:	4618      	mov	r0, r3
 8003930:	f002 fe57 	bl	80065e2 <SDMMC_CmdWriteSingleBlock>
 8003934:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003936:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003938:	2b00      	cmp	r3, #0
 800393a:	d012      	beq.n	8003962 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a8b      	ldr	r2, [pc, #556]	@ (8003b70 <HAL_SD_WriteBlocks+0x318>)
 8003942:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003948:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800394a:	431a      	orrs	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e101      	b.n	8003b66 <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003966:	e065      	b.n	8003a34 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800396e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d040      	beq.n	80039f8 <HAL_SD_WriteBlocks+0x1a0>
 8003976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003978:	2b00      	cmp	r3, #0
 800397a:	d03d      	beq.n	80039f8 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800397c:	2300      	movs	r3, #0
 800397e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003980:	e037      	b.n	80039f2 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8003982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800398a:	3301      	adds	r3, #1
 800398c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800398e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003990:	3b01      	subs	r3, #1
 8003992:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8003994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	021a      	lsls	r2, r3, #8
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	4313      	orrs	r3, r2
 800399e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80039a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a2:	3301      	adds	r3, #1
 80039a4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80039a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039a8:	3b01      	subs	r3, #1
 80039aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80039ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	041a      	lsls	r2, r3, #16
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80039b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ba:	3301      	adds	r3, #1
 80039bc:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80039be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039c0:	3b01      	subs	r3, #1
 80039c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80039c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	061a      	lsls	r2, r3, #24
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80039d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d2:	3301      	adds	r3, #1
 80039d4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80039d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039d8:	3b01      	subs	r3, #1
 80039da:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f107 0214 	add.w	r2, r7, #20
 80039e4:	4611      	mov	r1, r2
 80039e6:	4618      	mov	r0, r3
 80039e8:	f002 fcf2 	bl	80063d0 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80039ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039ee:	3301      	adds	r3, #1
 80039f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80039f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f4:	2b07      	cmp	r3, #7
 80039f6:	d9c4      	bls.n	8003982 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80039f8:	f7fd ffe4 	bl	80019c4 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d902      	bls.n	8003a0e <HAL_SD_WriteBlocks+0x1b6>
 8003a08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d112      	bne.n	8003a34 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a57      	ldr	r2, [pc, #348]	@ (8003b70 <HAL_SD_WriteBlocks+0x318>)
 8003a14:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e098      	b.n	8003b66 <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a3a:	f240 331a 	movw	r3, #794	@ 0x31a
 8003a3e:	4013      	ands	r3, r2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d091      	beq.n	8003968 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d022      	beq.n	8003a98 <HAL_SD_WriteBlocks+0x240>
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d91f      	bls.n	8003a98 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a5c:	2b03      	cmp	r3, #3
 8003a5e:	d01b      	beq.n	8003a98 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f002 fe01 	bl	800666c <SDMMC_CmdStopTransfer>
 8003a6a:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003a6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d012      	beq.n	8003a98 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a3e      	ldr	r2, [pc, #248]	@ (8003b70 <HAL_SD_WriteBlocks+0x318>)
 8003a78:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a80:	431a      	orrs	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e066      	b.n	8003b66 <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a9e:	f003 0308 	and.w	r3, r3, #8
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d106      	bne.n	8003ab4 <HAL_SD_WriteBlocks+0x25c>
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d012      	beq.n	8003ada <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a2d      	ldr	r2, [pc, #180]	@ (8003b70 <HAL_SD_WriteBlocks+0x318>)
 8003aba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac0:	f043 0208 	orr.w	r2, r3, #8
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e045      	b.n	8003b66 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae0:	f003 0302 	and.w	r3, r3, #2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d012      	beq.n	8003b0e <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a20      	ldr	r2, [pc, #128]	@ (8003b70 <HAL_SD_WriteBlocks+0x318>)
 8003aee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af4:	f043 0202 	orr.w	r2, r3, #2
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e02b      	b.n	8003b66 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b14:	f003 0310 	and.w	r3, r3, #16
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d012      	beq.n	8003b42 <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a13      	ldr	r2, [pc, #76]	@ (8003b70 <HAL_SD_WriteBlocks+0x318>)
 8003b22:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b28:	f043 0210 	orr.w	r2, r3, #16
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e011      	b.n	8003b66 <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003b4a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8003b54:	2300      	movs	r3, #0
 8003b56:	e006      	b.n	8003b66 <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b5c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
  }
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3748      	adds	r7, #72	@ 0x48
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	004005ff 	.word	0x004005ff

08003b74 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b80:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d008      	beq.n	8003ba2 <HAL_SD_IRQHandler+0x2e>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f003 0308 	and.w	r3, r3, #8
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 fd4e 	bl	800463c <SD_Read_IT>
 8003ba0:	e165      	b.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 808f 	beq.w	8003cd0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003bba:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6812      	ldr	r2, [r2, #0]
 8003bc6:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8003bca:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8003bce:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 0201 	bic.w	r2, r2, #1
 8003bde:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f003 0308 	and.w	r3, r3, #8
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d039      	beq.n	8003c5e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d104      	bne.n	8003bfe <HAL_SD_IRQHandler+0x8a>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f003 0320 	and.w	r3, r3, #32
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d011      	beq.n	8003c22 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f002 fd32 	bl	800666c <SDMMC_CmdStopTransfer>
 8003c08:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d008      	beq.n	8003c22 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 f943 	bl	8003ea8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003c2a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d104      	bne.n	8003c4e <HAL_SD_IRQHandler+0xda>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f920 	bl	8003e94 <HAL_SD_RxCpltCallback>
 8003c54:	e10b      	b.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f912 	bl	8003e80 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003c5c:	e107      	b.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f000 8102 	beq.w	8003e6e <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f003 0320 	and.w	r3, r3, #32
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d011      	beq.n	8003c98 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f002 fcf7 	bl	800666c <SDMMC_CmdStopTransfer>
 8003c7e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d008      	beq.n	8003c98 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 f908 	bl	8003ea8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	f040 80e5 	bne.w	8003e6e <HAL_SD_IRQHandler+0x2fa>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f040 80df 	bne.w	8003e6e <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0208 	bic.w	r2, r2, #8
 8003cbe:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 f8d9 	bl	8003e80 <HAL_SD_TxCpltCallback>
}
 8003cce:	e0ce      	b.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d008      	beq.n	8003cf0 <HAL_SD_IRQHandler+0x17c>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f003 0308 	and.w	r3, r3, #8
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d003      	beq.n	8003cf0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 fcf8 	bl	80046de <SD_Write_IT>
 8003cee:	e0be      	b.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cf6:	f240 233a 	movw	r3, #570	@ 0x23a
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 80b6 	beq.w	8003e6e <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d005      	beq.n	8003d1c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d14:	f043 0202 	orr.w	r2, r3, #2
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d22:	f003 0308 	and.w	r3, r3, #8
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d005      	beq.n	8003d36 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2e:	f043 0208 	orr.w	r2, r3, #8
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d3c:	f003 0320 	and.w	r3, r3, #32
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d005      	beq.n	8003d50 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d48:	f043 0220 	orr.w	r2, r3, #32
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d56:	f003 0310 	and.w	r3, r3, #16
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d005      	beq.n	8003d6a <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d62:	f043 0210 	orr.w	r2, r3, #16
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d005      	beq.n	8003d84 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d7c:	f043 0208 	orr.w	r2, r3, #8
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f240 723a 	movw	r2, #1850	@ 0x73a
 8003d8c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	6812      	ldr	r2, [r2, #0]
 8003d98:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8003d9c:	f023 0302 	bic.w	r3, r3, #2
 8003da0:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f002 fc60 	bl	800666c <SDMMC_CmdStopTransfer>
 8003dac:	4602      	mov	r2, r0
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db2:	431a      	orrs	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f003 0308 	and.w	r3, r3, #8
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00a      	beq.n	8003dd8 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 f869 	bl	8003ea8 <HAL_SD_ErrorCallback>
}
 8003dd6:	e04a      	b.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d045      	beq.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d104      	bne.n	8003df6 <HAL_SD_IRQHandler+0x282>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f003 0320 	and.w	r3, r3, #32
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d011      	beq.n	8003e1a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8003e78 <HAL_SD_IRQHandler+0x304>)
 8003dfc:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7fe f896 	bl	8001f34 <HAL_DMA_Abort_IT>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d02f      	beq.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e12:	4618      	mov	r0, r3
 8003e14:	f000 fa20 	bl	8004258 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003e18:	e029      	b.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d104      	bne.n	8003e2e <HAL_SD_IRQHandler+0x2ba>
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d011      	beq.n	8003e52 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e32:	4a12      	ldr	r2, [pc, #72]	@ (8003e7c <HAL_SD_IRQHandler+0x308>)
 8003e34:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7fe f87a 	bl	8001f34 <HAL_DMA_Abort_IT>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d013      	beq.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f000 fa3b 	bl	80042c6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003e50:	e00d      	b.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f828 	bl	8003ebc <HAL_SD_AbortCallback>
}
 8003e6c:	e7ff      	b.n	8003e6e <HAL_SD_IRQHandler+0x2fa>
 8003e6e:	bf00      	nop
 8003e70:	3710      	adds	r7, #16
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	08004259 	.word	0x08004259
 8003e7c:	080042c7 	.word	0x080042c7

08003e80 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: Pointer to SD handle
  * @retval None
  */
__weak void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_TxCpltCallback can be implemented in the user file
   */
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_RxCpltCallback can be implemented in the user file
   */
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ede:	0f9b      	lsrs	r3, r3, #30
 8003ee0:	b2da      	uxtb	r2, r3
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003eea:	0e9b      	lsrs	r3, r3, #26
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	f003 030f 	and.w	r3, r3, #15
 8003ef2:	b2da      	uxtb	r2, r3
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003efc:	0e1b      	lsrs	r3, r3, #24
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	f003 0303 	and.w	r3, r3, #3
 8003f04:	b2da      	uxtb	r2, r3
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f0e:	0c1b      	lsrs	r3, r3, #16
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f1a:	0a1b      	lsrs	r3, r3, #8
 8003f1c:	b2da      	uxtb	r2, r3
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f26:	b2da      	uxtb	r2, r3
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f30:	0d1b      	lsrs	r3, r3, #20
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f3c:	0c1b      	lsrs	r3, r3, #16
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	f003 030f 	and.w	r3, r3, #15
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f4e:	0bdb      	lsrs	r3, r3, #15
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	b2da      	uxtb	r2, r3
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f60:	0b9b      	lsrs	r3, r3, #14
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	f003 0301 	and.w	r3, r3, #1
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f72:	0b5b      	lsrs	r3, r3, #13
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f84:	0b1b      	lsrs	r3, r3, #12
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	2200      	movs	r2, #0
 8003f96:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d163      	bne.n	8004068 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fa4:	009a      	lsls	r2, r3, #2
 8003fa6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003faa:	4013      	ands	r3, r2
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8003fb0:	0f92      	lsrs	r2, r2, #30
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fbc:	0edb      	lsrs	r3, r3, #27
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	f003 0307 	and.w	r3, r3, #7
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fce:	0e1b      	lsrs	r3, r3, #24
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fe0:	0d5b      	lsrs	r3, r3, #21
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ff2:	0c9b      	lsrs	r3, r3, #18
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	b2da      	uxtb	r2, r3
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004004:	0bdb      	lsrs	r3, r3, #15
 8004006:	b2db      	uxtb	r3, r3
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	b2da      	uxtb	r2, r3
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	7e1b      	ldrb	r3, [r3, #24]
 8004020:	b2db      	uxtb	r3, r3
 8004022:	f003 0307 	and.w	r3, r3, #7
 8004026:	3302      	adds	r3, #2
 8004028:	2201      	movs	r2, #1
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004032:	fb03 f202 	mul.w	r2, r3, r2
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	7a1b      	ldrb	r3, [r3, #8]
 800403e:	b2db      	uxtb	r3, r3
 8004040:	f003 030f 	and.w	r3, r3, #15
 8004044:	2201      	movs	r2, #1
 8004046:	409a      	lsls	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004054:	0a52      	lsrs	r2, r2, #9
 8004056:	fb03 f202 	mul.w	r2, r3, r2
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004064:	661a      	str	r2, [r3, #96]	@ 0x60
 8004066:	e031      	b.n	80040cc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800406c:	2b01      	cmp	r3, #1
 800406e:	d11d      	bne.n	80040ac <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004074:	041b      	lsls	r3, r3, #16
 8004076:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800407e:	0c1b      	lsrs	r3, r3, #16
 8004080:	431a      	orrs	r2, r3
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	3301      	adds	r3, #1
 800408c:	029a      	lsls	r2, r3, #10
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040a0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	661a      	str	r2, [r3, #96]	@ 0x60
 80040aa:	e00f      	b.n	80040cc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a58      	ldr	r2, [pc, #352]	@ (8004214 <HAL_SD_GetCardCSD+0x344>)
 80040b2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e09d      	b.n	8004208 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040d0:	0b9b      	lsrs	r3, r3, #14
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040e2:	09db      	lsrs	r3, r3, #7
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040fa:	b2da      	uxtb	r2, r3
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004104:	0fdb      	lsrs	r3, r3, #31
 8004106:	b2da      	uxtb	r2, r3
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004110:	0f5b      	lsrs	r3, r3, #29
 8004112:	b2db      	uxtb	r3, r3
 8004114:	f003 0303 	and.w	r3, r3, #3
 8004118:	b2da      	uxtb	r2, r3
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004122:	0e9b      	lsrs	r3, r3, #26
 8004124:	b2db      	uxtb	r3, r3
 8004126:	f003 0307 	and.w	r3, r3, #7
 800412a:	b2da      	uxtb	r2, r3
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004134:	0d9b      	lsrs	r3, r3, #22
 8004136:	b2db      	uxtb	r3, r3
 8004138:	f003 030f 	and.w	r3, r3, #15
 800413c:	b2da      	uxtb	r2, r3
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004146:	0d5b      	lsrs	r3, r3, #21
 8004148:	b2db      	uxtb	r3, r3
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	b2da      	uxtb	r2, r3
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004162:	0c1b      	lsrs	r3, r3, #16
 8004164:	b2db      	uxtb	r3, r3
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	b2da      	uxtb	r2, r3
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004176:	0bdb      	lsrs	r3, r3, #15
 8004178:	b2db      	uxtb	r3, r3
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	b2da      	uxtb	r2, r3
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800418a:	0b9b      	lsrs	r3, r3, #14
 800418c:	b2db      	uxtb	r3, r3
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	b2da      	uxtb	r2, r3
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800419e:	0b5b      	lsrs	r3, r3, #13
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b2:	0b1b      	lsrs	r3, r3, #12
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c6:	0a9b      	lsrs	r3, r3, #10
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	f003 0303 	and.w	r3, r3, #3
 80041ce:	b2da      	uxtb	r2, r3
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041da:	0a1b      	lsrs	r3, r3, #8
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	f003 0303 	and.w	r3, r3, #3
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ee:	085b      	lsrs	r3, r3, #1
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041f6:	b2da      	uxtb	r2, r3
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	004005ff 	.word	0x004005ff

08004218 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004220:	2300      	movs	r3, #0
 8004222:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004224:	f107 030c 	add.w	r3, r7, #12
 8004228:	4619      	mov	r1, r3
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f9de 	bl	80045ec <SD_SendStatus>
 8004230:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	431a      	orrs	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	0a5b      	lsrs	r3, r3, #9
 8004248:	f003 030f 	and.w	r3, r3, #15
 800424c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800424e:	693b      	ldr	r3, [r7, #16]
}
 8004250:	4618      	mov	r0, r3
 8004252:	3718      	adds	r7, #24
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004264:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800426e:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f7ff ffd1 	bl	8004218 <HAL_SD_GetCardState>
 8004276:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2200      	movs	r2, #0
 8004284:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	2b06      	cmp	r3, #6
 800428a:	d002      	beq.n	8004292 <SD_DMATxAbort+0x3a>
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	2b05      	cmp	r3, #5
 8004290:	d10a      	bne.n	80042a8 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4618      	mov	r0, r3
 8004298:	f002 f9e8 	bl	800666c <SDMMC_CmdStopTransfer>
 800429c:	4602      	mov	r2, r0
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a2:	431a      	orrs	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d103      	bne.n	80042b8 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80042b0:	68f8      	ldr	r0, [r7, #12]
 80042b2:	f7ff fe03 	bl	8003ebc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80042b6:	e002      	b.n	80042be <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80042b8:	68f8      	ldr	r0, [r7, #12]
 80042ba:	f7ff fdf5 	bl	8003ea8 <HAL_SD_ErrorCallback>
}
 80042be:	bf00      	nop
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b084      	sub	sp, #16
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f240 523a 	movw	r2, #1338	@ 0x53a
 80042dc:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f7ff ff9a 	bl	8004218 <HAL_SD_GetCardState>
 80042e4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	2b06      	cmp	r3, #6
 80042f8:	d002      	beq.n	8004300 <SD_DMARxAbort+0x3a>
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	2b05      	cmp	r3, #5
 80042fe:	d10a      	bne.n	8004316 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4618      	mov	r0, r3
 8004306:	f002 f9b1 	bl	800666c <SDMMC_CmdStopTransfer>
 800430a:	4602      	mov	r2, r0
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004310:	431a      	orrs	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800431a:	2b00      	cmp	r3, #0
 800431c:	d103      	bne.n	8004326 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f7ff fdcc 	bl	8003ebc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004324:	e002      	b.n	800432c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f7ff fdbe 	bl	8003ea8 <HAL_SD_ErrorCallback>
}
 800432c:	bf00      	nop
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004334:	b5b0      	push	{r4, r5, r7, lr}
 8004336:	b094      	sub	sp, #80	@ 0x50
 8004338:	af04      	add	r7, sp, #16
 800433a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800433c:	2301      	movs	r3, #1
 800433e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4618      	mov	r0, r3
 8004346:	f002 f862 	bl	800640e <SDIO_GetPowerState>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d102      	bne.n	8004356 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004350:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004354:	e0b8      	b.n	80044c8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800435a:	2b03      	cmp	r3, #3
 800435c:	d02f      	beq.n	80043be <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f002 fa49 	bl	80067fa <SDMMC_CmdSendCID>
 8004368:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800436a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <SD_InitCard+0x40>
    {
      return errorstate;
 8004370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004372:	e0a9      	b.n	80044c8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2100      	movs	r1, #0
 800437a:	4618      	mov	r0, r3
 800437c:	f002 f88c 	bl	8006498 <SDIO_GetResponse>
 8004380:	4602      	mov	r2, r0
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2104      	movs	r1, #4
 800438c:	4618      	mov	r0, r3
 800438e:	f002 f883 	bl	8006498 <SDIO_GetResponse>
 8004392:	4602      	mov	r2, r0
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2108      	movs	r1, #8
 800439e:	4618      	mov	r0, r3
 80043a0:	f002 f87a 	bl	8006498 <SDIO_GetResponse>
 80043a4:	4602      	mov	r2, r0
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	210c      	movs	r1, #12
 80043b0:	4618      	mov	r0, r3
 80043b2:	f002 f871 	bl	8006498 <SDIO_GetResponse>
 80043b6:	4602      	mov	r2, r0
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c2:	2b03      	cmp	r3, #3
 80043c4:	d00d      	beq.n	80043e2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f107 020e 	add.w	r2, r7, #14
 80043ce:	4611      	mov	r1, r2
 80043d0:	4618      	mov	r0, r3
 80043d2:	f002 fa4f 	bl	8006874 <SDMMC_CmdSetRelAdd>
 80043d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80043d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <SD_InitCard+0xae>
    {
      return errorstate;
 80043de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043e0:	e072      	b.n	80044c8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e6:	2b03      	cmp	r3, #3
 80043e8:	d036      	beq.n	8004458 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80043ea:	89fb      	ldrh	r3, [r7, #14]
 80043ec:	461a      	mov	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043fa:	041b      	lsls	r3, r3, #16
 80043fc:	4619      	mov	r1, r3
 80043fe:	4610      	mov	r0, r2
 8004400:	f002 fa19 	bl	8006836 <SDMMC_CmdSendCSD>
 8004404:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <SD_InitCard+0xdc>
    {
      return errorstate;
 800440c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800440e:	e05b      	b.n	80044c8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2100      	movs	r1, #0
 8004416:	4618      	mov	r0, r3
 8004418:	f002 f83e 	bl	8006498 <SDIO_GetResponse>
 800441c:	4602      	mov	r2, r0
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2104      	movs	r1, #4
 8004428:	4618      	mov	r0, r3
 800442a:	f002 f835 	bl	8006498 <SDIO_GetResponse>
 800442e:	4602      	mov	r2, r0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2108      	movs	r1, #8
 800443a:	4618      	mov	r0, r3
 800443c:	f002 f82c 	bl	8006498 <SDIO_GetResponse>
 8004440:	4602      	mov	r2, r0
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	210c      	movs	r1, #12
 800444c:	4618      	mov	r0, r3
 800444e:	f002 f823 	bl	8006498 <SDIO_GetResponse>
 8004452:	4602      	mov	r2, r0
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2104      	movs	r1, #4
 800445e:	4618      	mov	r0, r3
 8004460:	f002 f81a 	bl	8006498 <SDIO_GetResponse>
 8004464:	4603      	mov	r3, r0
 8004466:	0d1a      	lsrs	r2, r3, #20
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800446c:	f107 0310 	add.w	r3, r7, #16
 8004470:	4619      	mov	r1, r3
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7ff fd2c 	bl	8003ed0 <HAL_SD_GetCardCSD>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d002      	beq.n	8004484 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800447e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004482:	e021      	b.n	80044c8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6819      	ldr	r1, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800448c:	041b      	lsls	r3, r3, #16
 800448e:	2200      	movs	r2, #0
 8004490:	461c      	mov	r4, r3
 8004492:	4615      	mov	r5, r2
 8004494:	4622      	mov	r2, r4
 8004496:	462b      	mov	r3, r5
 8004498:	4608      	mov	r0, r1
 800449a:	f002 f909 	bl	80066b0 <SDMMC_CmdSelDesel>
 800449e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80044a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d001      	beq.n	80044aa <SD_InitCard+0x176>
  {
    return errorstate;
 80044a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044a8:	e00e      	b.n	80044c8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681d      	ldr	r5, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	466c      	mov	r4, sp
 80044b2:	f103 0210 	add.w	r2, r3, #16
 80044b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80044b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80044bc:	3304      	adds	r3, #4
 80044be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80044c0:	4628      	mov	r0, r5
 80044c2:	f001 ff4d 	bl	8006360 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3740      	adds	r7, #64	@ 0x40
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bdb0      	pop	{r4, r5, r7, pc}

080044d0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80044d8:	2300      	movs	r3, #0
 80044da:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80044dc:	2300      	movs	r3, #0
 80044de:	617b      	str	r3, [r7, #20]
 80044e0:	2300      	movs	r3, #0
 80044e2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f002 f904 	bl	80066f6 <SDMMC_CmdGoIdleState>
 80044ee:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <SD_PowerON+0x2a>
  {
    return errorstate;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	e072      	b.n	80045e0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4618      	mov	r0, r3
 8004500:	f002 f917 	bl	8006732 <SDMMC_CmdOperCond>
 8004504:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00d      	beq.n	8004528 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4618      	mov	r0, r3
 8004518:	f002 f8ed 	bl	80066f6 <SDMMC_CmdGoIdleState>
 800451c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d004      	beq.n	800452e <SD_PowerON+0x5e>
    {
      return errorstate;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	e05b      	b.n	80045e0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004532:	2b01      	cmp	r3, #1
 8004534:	d137      	bne.n	80045a6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2100      	movs	r1, #0
 800453c:	4618      	mov	r0, r3
 800453e:	f002 f917 	bl	8006770 <SDMMC_CmdAppCommand>
 8004542:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d02d      	beq.n	80045a6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800454a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800454e:	e047      	b.n	80045e0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2100      	movs	r1, #0
 8004556:	4618      	mov	r0, r3
 8004558:	f002 f90a 	bl	8006770 <SDMMC_CmdAppCommand>
 800455c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <SD_PowerON+0x98>
    {
      return errorstate;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	e03b      	b.n	80045e0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	491e      	ldr	r1, [pc, #120]	@ (80045e8 <SD_PowerON+0x118>)
 800456e:	4618      	mov	r0, r3
 8004570:	f002 f920 	bl	80067b4 <SDMMC_CmdAppOperCommand>
 8004574:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d002      	beq.n	8004582 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800457c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004580:	e02e      	b.n	80045e0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2100      	movs	r1, #0
 8004588:	4618      	mov	r0, r3
 800458a:	f001 ff85 	bl	8006498 <SDIO_GetResponse>
 800458e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	0fdb      	lsrs	r3, r3, #31
 8004594:	2b01      	cmp	r3, #1
 8004596:	d101      	bne.n	800459c <SD_PowerON+0xcc>
 8004598:	2301      	movs	r3, #1
 800459a:	e000      	b.n	800459e <SD_PowerON+0xce>
 800459c:	2300      	movs	r3, #0
 800459e:	613b      	str	r3, [r7, #16]

    count++;
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	3301      	adds	r3, #1
 80045a4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d802      	bhi.n	80045b6 <SD_PowerON+0xe6>
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d0cc      	beq.n	8004550 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80045bc:	4293      	cmp	r3, r2
 80045be:	d902      	bls.n	80045c6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80045c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045c4:	e00c      	b.n	80045e0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	645a      	str	r2, [r3, #68]	@ 0x44
 80045d6:	e002      	b.n	80045de <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3718      	adds	r7, #24
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	c1100000 	.word	0xc1100000

080045ec <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d102      	bne.n	8004602 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80045fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004600:	e018      	b.n	8004634 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800460a:	041b      	lsls	r3, r3, #16
 800460c:	4619      	mov	r1, r3
 800460e:	4610      	mov	r0, r2
 8004610:	f002 f951 	bl	80068b6 <SDMMC_CmdSendStatus>
 8004614:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <SD_SendStatus+0x34>
  {
    return errorstate;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	e009      	b.n	8004634 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2100      	movs	r1, #0
 8004626:	4618      	mov	r0, r3
 8004628:	f001 ff36 	bl	8006498 <SDIO_GetResponse>
 800462c:	4602      	mov	r2, r0
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004648:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d03f      	beq.n	80046d6 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004656:	2300      	movs	r3, #0
 8004658:	617b      	str	r3, [r7, #20]
 800465a:	e033      	b.n	80046c4 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4618      	mov	r0, r3
 8004662:	f001 fea8 	bl	80063b6 <SDIO_ReadFIFO>
 8004666:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	b2da      	uxtb	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	3301      	adds	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	3b01      	subs	r3, #1
 800467a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	0a1b      	lsrs	r3, r3, #8
 8004680:	b2da      	uxtb	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	3301      	adds	r3, #1
 800468a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	3b01      	subs	r3, #1
 8004690:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	0c1b      	lsrs	r3, r3, #16
 8004696:	b2da      	uxtb	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	3301      	adds	r3, #1
 80046a0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	3b01      	subs	r3, #1
 80046a6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	0e1b      	lsrs	r3, r3, #24
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	3301      	adds	r3, #1
 80046b6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	3b01      	subs	r3, #1
 80046bc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	3301      	adds	r3, #1
 80046c2:	617b      	str	r3, [r7, #20]
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	2b07      	cmp	r3, #7
 80046c8:	d9c8      	bls.n	800465c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 80046d6:	bf00      	nop
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b086      	sub	sp, #24
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a1b      	ldr	r3, [r3, #32]
 80046ea:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f0:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d043      	beq.n	8004780 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80046f8:	2300      	movs	r3, #0
 80046fa:	617b      	str	r3, [r7, #20]
 80046fc:	e037      	b.n	800476e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	3301      	adds	r3, #1
 8004708:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	3b01      	subs	r3, #1
 800470e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	021a      	lsls	r2, r3, #8
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	4313      	orrs	r3, r2
 800471a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	3301      	adds	r3, #1
 8004720:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	3b01      	subs	r3, #1
 8004726:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	041a      	lsls	r2, r3, #16
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	4313      	orrs	r3, r2
 8004732:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	3301      	adds	r3, #1
 8004738:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	3b01      	subs	r3, #1
 800473e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	061a      	lsls	r2, r3, #24
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	4313      	orrs	r3, r2
 800474a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	3301      	adds	r3, #1
 8004750:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	3b01      	subs	r3, #1
 8004756:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f107 0208 	add.w	r2, r7, #8
 8004760:	4611      	mov	r1, r2
 8004762:	4618      	mov	r0, r3
 8004764:	f001 fe34 	bl	80063d0 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	3301      	adds	r3, #1
 800476c:	617b      	str	r3, [r7, #20]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2b07      	cmp	r3, #7
 8004772:	d9c4      	bls.n	80046fe <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	693a      	ldr	r2, [r7, #16]
 800477e:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8004780:	bf00      	nop
 8004782:	3718      	adds	r7, #24
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e041      	b.n	800481e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d106      	bne.n	80047b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7fc fcf0 	bl	8001194 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	3304      	adds	r3, #4
 80047c4:	4619      	mov	r1, r3
 80047c6:	4610      	mov	r0, r2
 80047c8:	f000 faf8 	bl	8004dbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3708      	adds	r7, #8
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}

08004826 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004826:	b580      	push	{r7, lr}
 8004828:	b082      	sub	sp, #8
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d101      	bne.n	8004838 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e041      	b.n	80048bc <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b00      	cmp	r3, #0
 8004842:	d106      	bne.n	8004852 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 f839 	bl	80048c4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2202      	movs	r2, #2
 8004856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	3304      	adds	r3, #4
 8004862:	4619      	mov	r1, r3
 8004864:	4610      	mov	r0, r2
 8004866:	f000 faa9 	bl	8004dbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048e2:	2300      	movs	r3, #0
 80048e4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d109      	bne.n	8004900 <HAL_TIM_OC_Start_IT+0x28>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	bf14      	ite	ne
 80048f8:	2301      	movne	r3, #1
 80048fa:	2300      	moveq	r3, #0
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	e022      	b.n	8004946 <HAL_TIM_OC_Start_IT+0x6e>
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	2b04      	cmp	r3, #4
 8004904:	d109      	bne.n	800491a <HAL_TIM_OC_Start_IT+0x42>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b01      	cmp	r3, #1
 8004910:	bf14      	ite	ne
 8004912:	2301      	movne	r3, #1
 8004914:	2300      	moveq	r3, #0
 8004916:	b2db      	uxtb	r3, r3
 8004918:	e015      	b.n	8004946 <HAL_TIM_OC_Start_IT+0x6e>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	2b08      	cmp	r3, #8
 800491e:	d109      	bne.n	8004934 <HAL_TIM_OC_Start_IT+0x5c>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b01      	cmp	r3, #1
 800492a:	bf14      	ite	ne
 800492c:	2301      	movne	r3, #1
 800492e:	2300      	moveq	r3, #0
 8004930:	b2db      	uxtb	r3, r3
 8004932:	e008      	b.n	8004946 <HAL_TIM_OC_Start_IT+0x6e>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b01      	cmp	r3, #1
 800493e:	bf14      	ite	ne
 8004940:	2301      	movne	r3, #1
 8004942:	2300      	moveq	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d001      	beq.n	800494e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e0b3      	b.n	8004ab6 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d104      	bne.n	800495e <HAL_TIM_OC_Start_IT+0x86>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800495c:	e013      	b.n	8004986 <HAL_TIM_OC_Start_IT+0xae>
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b04      	cmp	r3, #4
 8004962:	d104      	bne.n	800496e <HAL_TIM_OC_Start_IT+0x96>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800496c:	e00b      	b.n	8004986 <HAL_TIM_OC_Start_IT+0xae>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b08      	cmp	r3, #8
 8004972:	d104      	bne.n	800497e <HAL_TIM_OC_Start_IT+0xa6>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800497c:	e003      	b.n	8004986 <HAL_TIM_OC_Start_IT+0xae>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2202      	movs	r2, #2
 8004982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b0c      	cmp	r3, #12
 800498a:	d841      	bhi.n	8004a10 <HAL_TIM_OC_Start_IT+0x138>
 800498c:	a201      	add	r2, pc, #4	@ (adr r2, 8004994 <HAL_TIM_OC_Start_IT+0xbc>)
 800498e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004992:	bf00      	nop
 8004994:	080049c9 	.word	0x080049c9
 8004998:	08004a11 	.word	0x08004a11
 800499c:	08004a11 	.word	0x08004a11
 80049a0:	08004a11 	.word	0x08004a11
 80049a4:	080049db 	.word	0x080049db
 80049a8:	08004a11 	.word	0x08004a11
 80049ac:	08004a11 	.word	0x08004a11
 80049b0:	08004a11 	.word	0x08004a11
 80049b4:	080049ed 	.word	0x080049ed
 80049b8:	08004a11 	.word	0x08004a11
 80049bc:	08004a11 	.word	0x08004a11
 80049c0:	08004a11 	.word	0x08004a11
 80049c4:	080049ff 	.word	0x080049ff
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68da      	ldr	r2, [r3, #12]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0202 	orr.w	r2, r2, #2
 80049d6:	60da      	str	r2, [r3, #12]
      break;
 80049d8:	e01d      	b.n	8004a16 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68da      	ldr	r2, [r3, #12]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f042 0204 	orr.w	r2, r2, #4
 80049e8:	60da      	str	r2, [r3, #12]
      break;
 80049ea:	e014      	b.n	8004a16 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0208 	orr.w	r2, r2, #8
 80049fa:	60da      	str	r2, [r3, #12]
      break;
 80049fc:	e00b      	b.n	8004a16 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	68da      	ldr	r2, [r3, #12]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f042 0210 	orr.w	r2, r2, #16
 8004a0c:	60da      	str	r2, [r3, #12]
      break;
 8004a0e:	e002      	b.n	8004a16 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	73fb      	strb	r3, [r7, #15]
      break;
 8004a14:	bf00      	nop
  }

  if (status == HAL_OK)
 8004a16:	7bfb      	ldrb	r3, [r7, #15]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d14b      	bne.n	8004ab4 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2201      	movs	r2, #1
 8004a22:	6839      	ldr	r1, [r7, #0]
 8004a24:	4618      	mov	r0, r3
 8004a26:	f000 fbdb 	bl	80051e0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a24      	ldr	r2, [pc, #144]	@ (8004ac0 <HAL_TIM_OC_Start_IT+0x1e8>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d107      	bne.n	8004a44 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a42:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a1d      	ldr	r2, [pc, #116]	@ (8004ac0 <HAL_TIM_OC_Start_IT+0x1e8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d018      	beq.n	8004a80 <HAL_TIM_OC_Start_IT+0x1a8>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a56:	d013      	beq.n	8004a80 <HAL_TIM_OC_Start_IT+0x1a8>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a19      	ldr	r2, [pc, #100]	@ (8004ac4 <HAL_TIM_OC_Start_IT+0x1ec>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d00e      	beq.n	8004a80 <HAL_TIM_OC_Start_IT+0x1a8>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a18      	ldr	r2, [pc, #96]	@ (8004ac8 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d009      	beq.n	8004a80 <HAL_TIM_OC_Start_IT+0x1a8>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a16      	ldr	r2, [pc, #88]	@ (8004acc <HAL_TIM_OC_Start_IT+0x1f4>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d004      	beq.n	8004a80 <HAL_TIM_OC_Start_IT+0x1a8>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a15      	ldr	r2, [pc, #84]	@ (8004ad0 <HAL_TIM_OC_Start_IT+0x1f8>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d111      	bne.n	8004aa4 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	2b06      	cmp	r3, #6
 8004a90:	d010      	beq.n	8004ab4 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f042 0201 	orr.w	r2, r2, #1
 8004aa0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aa2:	e007      	b.n	8004ab4 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f042 0201 	orr.w	r2, r2, #1
 8004ab2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3710      	adds	r7, #16
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	40010000 	.word	0x40010000
 8004ac4:	40000400 	.word	0x40000400
 8004ac8:	40000800 	.word	0x40000800
 8004acc:	40000c00 	.word	0x40000c00
 8004ad0:	40014000 	.word	0x40014000

08004ad4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d020      	beq.n	8004b38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d01b      	beq.n	8004b38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f06f 0202 	mvn.w	r2, #2
 8004b08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	f003 0303 	and.w	r3, r3, #3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f92e 	bl	8004d80 <HAL_TIM_IC_CaptureCallback>
 8004b24:	e005      	b.n	8004b32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f7fb fdf2 	bl	8000710 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f000 f931 	bl	8004d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d020      	beq.n	8004b84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f003 0304 	and.w	r3, r3, #4
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d01b      	beq.n	8004b84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f06f 0204 	mvn.w	r2, #4
 8004b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2202      	movs	r2, #2
 8004b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f908 	bl	8004d80 <HAL_TIM_IC_CaptureCallback>
 8004b70:	e005      	b.n	8004b7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7fb fdcc 	bl	8000710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f90b 	bl	8004d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f003 0308 	and.w	r3, r3, #8
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d020      	beq.n	8004bd0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f003 0308 	and.w	r3, r3, #8
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d01b      	beq.n	8004bd0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f06f 0208 	mvn.w	r2, #8
 8004ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2204      	movs	r2, #4
 8004ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d003      	beq.n	8004bbe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f8e2 	bl	8004d80 <HAL_TIM_IC_CaptureCallback>
 8004bbc:	e005      	b.n	8004bca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7fb fda6 	bl	8000710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 f8e5 	bl	8004d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	f003 0310 	and.w	r3, r3, #16
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d020      	beq.n	8004c1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f003 0310 	and.w	r3, r3, #16
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d01b      	beq.n	8004c1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f06f 0210 	mvn.w	r2, #16
 8004bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2208      	movs	r2, #8
 8004bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d003      	beq.n	8004c0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f8bc 	bl	8004d80 <HAL_TIM_IC_CaptureCallback>
 8004c08:	e005      	b.n	8004c16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f7fb fd80 	bl	8000710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 f8bf 	bl	8004d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00c      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f003 0301 	and.w	r3, r3, #1
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d007      	beq.n	8004c40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f06f 0201 	mvn.w	r2, #1
 8004c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f896 	bl	8004d6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00c      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d007      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 faed 	bl	800523e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00c      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d007      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 f890 	bl	8004da8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 0320 	and.w	r3, r3, #32
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00c      	beq.n	8004cac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f003 0320 	and.w	r3, r3, #32
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d007      	beq.n	8004cac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f06f 0220 	mvn.w	r2, #32
 8004ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 fabf 	bl	800522a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cac:	bf00      	nop
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d101      	bne.n	8004cd2 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004cce:	2302      	movs	r3, #2
 8004cd0:	e048      	b.n	8004d64 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b0c      	cmp	r3, #12
 8004cde:	d839      	bhi.n	8004d54 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ce8 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce6:	bf00      	nop
 8004ce8:	08004d1d 	.word	0x08004d1d
 8004cec:	08004d55 	.word	0x08004d55
 8004cf0:	08004d55 	.word	0x08004d55
 8004cf4:	08004d55 	.word	0x08004d55
 8004cf8:	08004d2b 	.word	0x08004d2b
 8004cfc:	08004d55 	.word	0x08004d55
 8004d00:	08004d55 	.word	0x08004d55
 8004d04:	08004d55 	.word	0x08004d55
 8004d08:	08004d39 	.word	0x08004d39
 8004d0c:	08004d55 	.word	0x08004d55
 8004d10:	08004d55 	.word	0x08004d55
 8004d14:	08004d55 	.word	0x08004d55
 8004d18:	08004d47 	.word	0x08004d47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68b9      	ldr	r1, [r7, #8]
 8004d22:	4618      	mov	r0, r3
 8004d24:	f000 f8d0 	bl	8004ec8 <TIM_OC1_SetConfig>
      break;
 8004d28:	e017      	b.n	8004d5a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68b9      	ldr	r1, [r7, #8]
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 f92f 	bl	8004f94 <TIM_OC2_SetConfig>
      break;
 8004d36:	e010      	b.n	8004d5a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68b9      	ldr	r1, [r7, #8]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f000 f994 	bl	800506c <TIM_OC3_SetConfig>
      break;
 8004d44:	e009      	b.n	8004d5a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68b9      	ldr	r1, [r7, #8]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f000 f9f7 	bl	8005140 <TIM_OC4_SetConfig>
      break;
 8004d52:	e002      	b.n	8004d5a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	75fb      	strb	r3, [r7, #23]
      break;
 8004d58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d62:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d88:	bf00      	nop
 8004d8a:	370c      	adds	r7, #12
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004db0:	bf00      	nop
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a37      	ldr	r2, [pc, #220]	@ (8004eac <TIM_Base_SetConfig+0xf0>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d00f      	beq.n	8004df4 <TIM_Base_SetConfig+0x38>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dda:	d00b      	beq.n	8004df4 <TIM_Base_SetConfig+0x38>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a34      	ldr	r2, [pc, #208]	@ (8004eb0 <TIM_Base_SetConfig+0xf4>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d007      	beq.n	8004df4 <TIM_Base_SetConfig+0x38>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a33      	ldr	r2, [pc, #204]	@ (8004eb4 <TIM_Base_SetConfig+0xf8>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d003      	beq.n	8004df4 <TIM_Base_SetConfig+0x38>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a32      	ldr	r2, [pc, #200]	@ (8004eb8 <TIM_Base_SetConfig+0xfc>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d108      	bne.n	8004e06 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a28      	ldr	r2, [pc, #160]	@ (8004eac <TIM_Base_SetConfig+0xf0>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d01b      	beq.n	8004e46 <TIM_Base_SetConfig+0x8a>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e14:	d017      	beq.n	8004e46 <TIM_Base_SetConfig+0x8a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a25      	ldr	r2, [pc, #148]	@ (8004eb0 <TIM_Base_SetConfig+0xf4>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d013      	beq.n	8004e46 <TIM_Base_SetConfig+0x8a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a24      	ldr	r2, [pc, #144]	@ (8004eb4 <TIM_Base_SetConfig+0xf8>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d00f      	beq.n	8004e46 <TIM_Base_SetConfig+0x8a>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a23      	ldr	r2, [pc, #140]	@ (8004eb8 <TIM_Base_SetConfig+0xfc>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00b      	beq.n	8004e46 <TIM_Base_SetConfig+0x8a>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a22      	ldr	r2, [pc, #136]	@ (8004ebc <TIM_Base_SetConfig+0x100>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d007      	beq.n	8004e46 <TIM_Base_SetConfig+0x8a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a21      	ldr	r2, [pc, #132]	@ (8004ec0 <TIM_Base_SetConfig+0x104>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d003      	beq.n	8004e46 <TIM_Base_SetConfig+0x8a>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a20      	ldr	r2, [pc, #128]	@ (8004ec4 <TIM_Base_SetConfig+0x108>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d108      	bne.n	8004e58 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	689a      	ldr	r2, [r3, #8]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a0c      	ldr	r2, [pc, #48]	@ (8004eac <TIM_Base_SetConfig+0xf0>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d103      	bne.n	8004e86 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	691a      	ldr	r2, [r3, #16]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f043 0204 	orr.w	r2, r3, #4
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	601a      	str	r2, [r3, #0]
}
 8004e9e:	bf00      	nop
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	40010000 	.word	0x40010000
 8004eb0:	40000400 	.word	0x40000400
 8004eb4:	40000800 	.word	0x40000800
 8004eb8:	40000c00 	.word	0x40000c00
 8004ebc:	40014000 	.word	0x40014000
 8004ec0:	40014400 	.word	0x40014400
 8004ec4:	40014800 	.word	0x40014800

08004ec8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b087      	sub	sp, #28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a1b      	ldr	r3, [r3, #32]
 8004ed6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	f023 0201 	bic.w	r2, r3, #1
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ef6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f023 0303 	bic.w	r3, r3, #3
 8004efe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f023 0302 	bic.w	r3, r3, #2
 8004f10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8004f90 <TIM_OC1_SetConfig+0xc8>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d10c      	bne.n	8004f3e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f023 0308 	bic.w	r3, r3, #8
 8004f2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f023 0304 	bic.w	r3, r3, #4
 8004f3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a13      	ldr	r2, [pc, #76]	@ (8004f90 <TIM_OC1_SetConfig+0xc8>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d111      	bne.n	8004f6a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	695b      	ldr	r3, [r3, #20]
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	697a      	ldr	r2, [r7, #20]
 8004f82:	621a      	str	r2, [r3, #32]
}
 8004f84:	bf00      	nop
 8004f86:	371c      	adds	r7, #28
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	40010000 	.word	0x40010000

08004f94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	f023 0210 	bic.w	r2, r3, #16
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	021b      	lsls	r3, r3, #8
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f023 0320 	bic.w	r3, r3, #32
 8004fde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	011b      	lsls	r3, r3, #4
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a1e      	ldr	r2, [pc, #120]	@ (8005068 <TIM_OC2_SetConfig+0xd4>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d10d      	bne.n	8005010 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ffa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	011b      	lsls	r3, r3, #4
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	4313      	orrs	r3, r2
 8005006:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800500e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a15      	ldr	r2, [pc, #84]	@ (8005068 <TIM_OC2_SetConfig+0xd4>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d113      	bne.n	8005040 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800501e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005026:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	695b      	ldr	r3, [r3, #20]
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	4313      	orrs	r3, r2
 8005032:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	4313      	orrs	r3, r2
 800503e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685a      	ldr	r2, [r3, #4]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	621a      	str	r2, [r3, #32]
}
 800505a:	bf00      	nop
 800505c:	371c      	adds	r7, #28
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	40010000 	.word	0x40010000

0800506c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800506c:	b480      	push	{r7}
 800506e:	b087      	sub	sp, #28
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a1b      	ldr	r3, [r3, #32]
 800507a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a1b      	ldr	r3, [r3, #32]
 8005080:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800509a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f023 0303 	bic.w	r3, r3, #3
 80050a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	021b      	lsls	r3, r3, #8
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a1d      	ldr	r2, [pc, #116]	@ (800513c <TIM_OC3_SetConfig+0xd0>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d10d      	bne.n	80050e6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	68db      	ldr	r3, [r3, #12]
 80050d6:	021b      	lsls	r3, r3, #8
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	4313      	orrs	r3, r2
 80050dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a14      	ldr	r2, [pc, #80]	@ (800513c <TIM_OC3_SetConfig+0xd0>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d113      	bne.n	8005116 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80050f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	695b      	ldr	r3, [r3, #20]
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4313      	orrs	r3, r2
 8005108:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	699b      	ldr	r3, [r3, #24]
 800510e:	011b      	lsls	r3, r3, #4
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	4313      	orrs	r3, r2
 8005114:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	685a      	ldr	r2, [r3, #4]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	697a      	ldr	r2, [r7, #20]
 800512e:	621a      	str	r2, [r3, #32]
}
 8005130:	bf00      	nop
 8005132:	371c      	adds	r7, #28
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr
 800513c:	40010000 	.word	0x40010000

08005140 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005140:	b480      	push	{r7}
 8005142:	b087      	sub	sp, #28
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800516e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005176:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	021b      	lsls	r3, r3, #8
 800517e:	68fa      	ldr	r2, [r7, #12]
 8005180:	4313      	orrs	r3, r2
 8005182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800518a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	031b      	lsls	r3, r3, #12
 8005192:	693a      	ldr	r2, [r7, #16]
 8005194:	4313      	orrs	r3, r2
 8005196:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a10      	ldr	r2, [pc, #64]	@ (80051dc <TIM_OC4_SetConfig+0x9c>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d109      	bne.n	80051b4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	019b      	lsls	r3, r3, #6
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68fa      	ldr	r2, [r7, #12]
 80051be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	621a      	str	r2, [r3, #32]
}
 80051ce:	bf00      	nop
 80051d0:	371c      	adds	r7, #28
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	40010000 	.word	0x40010000

080051e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b087      	sub	sp, #28
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	f003 031f 	and.w	r3, r3, #31
 80051f2:	2201      	movs	r2, #1
 80051f4:	fa02 f303 	lsl.w	r3, r2, r3
 80051f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a1a      	ldr	r2, [r3, #32]
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	43db      	mvns	r3, r3
 8005202:	401a      	ands	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6a1a      	ldr	r2, [r3, #32]
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	f003 031f 	and.w	r3, r3, #31
 8005212:	6879      	ldr	r1, [r7, #4]
 8005214:	fa01 f303 	lsl.w	r3, r1, r3
 8005218:	431a      	orrs	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	621a      	str	r2, [r3, #32]
}
 800521e:	bf00      	nop
 8005220:	371c      	adds	r7, #28
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800522a:	b480      	push	{r7}
 800522c:	b083      	sub	sp, #12
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr

0800523e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800523e:	b480      	push	{r7}
 8005240:	b083      	sub	sp, #12
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b082      	sub	sp, #8
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e042      	b.n	80052ea <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b00      	cmp	r3, #0
 800526e:	d106      	bne.n	800527e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f7fb ffb3 	bl	80011e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2224      	movs	r2, #36	@ 0x24
 8005282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68da      	ldr	r2, [r3, #12]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005294:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 fdee 	bl	8005e78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	691a      	ldr	r2, [r3, #16]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80052aa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	695a      	ldr	r2, [r3, #20]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052ba:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80052ca:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2220      	movs	r2, #32
 80052de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3708      	adds	r7, #8
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
	...

080052f4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b08c      	sub	sp, #48	@ 0x30
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	4613      	mov	r3, r2
 8005300:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005308:	b2db      	uxtb	r3, r3
 800530a:	2b20      	cmp	r3, #32
 800530c:	d162      	bne.n	80053d4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <HAL_UART_Transmit_DMA+0x26>
 8005314:	88fb      	ldrh	r3, [r7, #6]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d101      	bne.n	800531e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e05b      	b.n	80053d6 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	88fa      	ldrh	r2, [r7, #6]
 8005328:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	88fa      	ldrh	r2, [r7, #6]
 800532e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2221      	movs	r2, #33	@ 0x21
 800533a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005342:	4a27      	ldr	r2, [pc, #156]	@ (80053e0 <HAL_UART_Transmit_DMA+0xec>)
 8005344:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534a:	4a26      	ldr	r2, [pc, #152]	@ (80053e4 <HAL_UART_Transmit_DMA+0xf0>)
 800534c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005352:	4a25      	ldr	r2, [pc, #148]	@ (80053e8 <HAL_UART_Transmit_DMA+0xf4>)
 8005354:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535a:	2200      	movs	r2, #0
 800535c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800535e:	f107 0308 	add.w	r3, r7, #8
 8005362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800536a:	6819      	ldr	r1, [r3, #0]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	3304      	adds	r3, #4
 8005372:	461a      	mov	r2, r3
 8005374:	88fb      	ldrh	r3, [r7, #6]
 8005376:	f7fc fd15 	bl	8001da4 <HAL_DMA_Start_IT>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d008      	beq.n	8005392 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2210      	movs	r2, #16
 8005384:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e021      	b.n	80053d6 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800539a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	3314      	adds	r3, #20
 80053a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	e853 3f00 	ldrex	r3, [r3]
 80053aa:	617b      	str	r3, [r7, #20]
   return(result);
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	3314      	adds	r3, #20
 80053ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80053be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c0:	6a39      	ldr	r1, [r7, #32]
 80053c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053c4:	e841 2300 	strex	r3, r2, [r1]
 80053c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1e5      	bne.n	800539c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80053d0:	2300      	movs	r3, #0
 80053d2:	e000      	b.n	80053d6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80053d4:	2302      	movs	r3, #2
  }
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3730      	adds	r7, #48	@ 0x30
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	080059a9 	.word	0x080059a9
 80053e4:	08005a43 	.word	0x08005a43
 80053e8:	08005a5f 	.word	0x08005a5f

080053ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b0ba      	sub	sp, #232	@ 0xe8
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005412:	2300      	movs	r3, #0
 8005414:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005418:	2300      	movs	r3, #0
 800541a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800541e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005422:	f003 030f 	and.w	r3, r3, #15
 8005426:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800542a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10f      	bne.n	8005452 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005436:	f003 0320 	and.w	r3, r3, #32
 800543a:	2b00      	cmp	r3, #0
 800543c:	d009      	beq.n	8005452 <HAL_UART_IRQHandler+0x66>
 800543e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005442:	f003 0320 	and.w	r3, r3, #32
 8005446:	2b00      	cmp	r3, #0
 8005448:	d003      	beq.n	8005452 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 fc55 	bl	8005cfa <UART_Receive_IT>
      return;
 8005450:	e273      	b.n	800593a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005452:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005456:	2b00      	cmp	r3, #0
 8005458:	f000 80de 	beq.w	8005618 <HAL_UART_IRQHandler+0x22c>
 800545c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005460:	f003 0301 	and.w	r3, r3, #1
 8005464:	2b00      	cmp	r3, #0
 8005466:	d106      	bne.n	8005476 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005468:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800546c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005470:	2b00      	cmp	r3, #0
 8005472:	f000 80d1 	beq.w	8005618 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00b      	beq.n	800549a <HAL_UART_IRQHandler+0xae>
 8005482:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005486:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800548a:	2b00      	cmp	r3, #0
 800548c:	d005      	beq.n	800549a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005492:	f043 0201 	orr.w	r2, r3, #1
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800549a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800549e:	f003 0304 	and.w	r3, r3, #4
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00b      	beq.n	80054be <HAL_UART_IRQHandler+0xd2>
 80054a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d005      	beq.n	80054be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b6:	f043 0202 	orr.w	r2, r3, #2
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c2:	f003 0302 	and.w	r3, r3, #2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00b      	beq.n	80054e2 <HAL_UART_IRQHandler+0xf6>
 80054ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d005      	beq.n	80054e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054da:	f043 0204 	orr.w	r2, r3, #4
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e6:	f003 0308 	and.w	r3, r3, #8
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d011      	beq.n	8005512 <HAL_UART_IRQHandler+0x126>
 80054ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054f2:	f003 0320 	and.w	r3, r3, #32
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d105      	bne.n	8005506 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d005      	beq.n	8005512 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800550a:	f043 0208 	orr.w	r2, r3, #8
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005516:	2b00      	cmp	r3, #0
 8005518:	f000 820a 	beq.w	8005930 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800551c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005520:	f003 0320 	and.w	r3, r3, #32
 8005524:	2b00      	cmp	r3, #0
 8005526:	d008      	beq.n	800553a <HAL_UART_IRQHandler+0x14e>
 8005528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800552c:	f003 0320 	and.w	r3, r3, #32
 8005530:	2b00      	cmp	r3, #0
 8005532:	d002      	beq.n	800553a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 fbe0 	bl	8005cfa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005544:	2b40      	cmp	r3, #64	@ 0x40
 8005546:	bf0c      	ite	eq
 8005548:	2301      	moveq	r3, #1
 800554a:	2300      	movne	r3, #0
 800554c:	b2db      	uxtb	r3, r3
 800554e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005556:	f003 0308 	and.w	r3, r3, #8
 800555a:	2b00      	cmp	r3, #0
 800555c:	d103      	bne.n	8005566 <HAL_UART_IRQHandler+0x17a>
 800555e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005562:	2b00      	cmp	r3, #0
 8005564:	d04f      	beq.n	8005606 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 faeb 	bl	8005b42 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005576:	2b40      	cmp	r3, #64	@ 0x40
 8005578:	d141      	bne.n	80055fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	3314      	adds	r3, #20
 8005580:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005584:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005588:	e853 3f00 	ldrex	r3, [r3]
 800558c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005590:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005594:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005598:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	3314      	adds	r3, #20
 80055a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055b6:	e841 2300 	strex	r3, r2, [r1]
 80055ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1d9      	bne.n	800557a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d013      	beq.n	80055f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d2:	4a8a      	ldr	r2, [pc, #552]	@ (80057fc <HAL_UART_IRQHandler+0x410>)
 80055d4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055da:	4618      	mov	r0, r3
 80055dc:	f7fc fcaa 	bl	8001f34 <HAL_DMA_Abort_IT>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d016      	beq.n	8005614 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055f0:	4610      	mov	r0, r2
 80055f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055f4:	e00e      	b.n	8005614 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f9c0 	bl	800597c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055fc:	e00a      	b.n	8005614 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f9bc 	bl	800597c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005604:	e006      	b.n	8005614 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f9b8 	bl	800597c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005612:	e18d      	b.n	8005930 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005614:	bf00      	nop
    return;
 8005616:	e18b      	b.n	8005930 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561c:	2b01      	cmp	r3, #1
 800561e:	f040 8167 	bne.w	80058f0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005622:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005626:	f003 0310 	and.w	r3, r3, #16
 800562a:	2b00      	cmp	r3, #0
 800562c:	f000 8160 	beq.w	80058f0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005634:	f003 0310 	and.w	r3, r3, #16
 8005638:	2b00      	cmp	r3, #0
 800563a:	f000 8159 	beq.w	80058f0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800563e:	2300      	movs	r3, #0
 8005640:	60bb      	str	r3, [r7, #8]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	60bb      	str	r3, [r7, #8]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	60bb      	str	r3, [r7, #8]
 8005652:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	695b      	ldr	r3, [r3, #20]
 800565a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800565e:	2b40      	cmp	r3, #64	@ 0x40
 8005660:	f040 80ce 	bne.w	8005800 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005670:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005674:	2b00      	cmp	r3, #0
 8005676:	f000 80a9 	beq.w	80057cc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800567e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005682:	429a      	cmp	r2, r3
 8005684:	f080 80a2 	bcs.w	80057cc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800568e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800569a:	f000 8088 	beq.w	80057ae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	330c      	adds	r3, #12
 80056a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	330c      	adds	r3, #12
 80056c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80056ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056da:	e841 2300 	strex	r3, r2, [r1]
 80056de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1d9      	bne.n	800569e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3314      	adds	r3, #20
 80056f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056fc:	f023 0301 	bic.w	r3, r3, #1
 8005700:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3314      	adds	r3, #20
 800570a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800570e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005712:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005714:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005716:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800571a:	e841 2300 	strex	r3, r2, [r1]
 800571e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005720:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1e1      	bne.n	80056ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3314      	adds	r3, #20
 800572c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005730:	e853 3f00 	ldrex	r3, [r3]
 8005734:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800573c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3314      	adds	r3, #20
 8005746:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800574a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800574c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005750:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005758:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1e3      	bne.n	8005726 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2220      	movs	r2, #32
 8005762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	330c      	adds	r3, #12
 8005772:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005774:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005776:	e853 3f00 	ldrex	r3, [r3]
 800577a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800577c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800577e:	f023 0310 	bic.w	r3, r3, #16
 8005782:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	330c      	adds	r3, #12
 800578c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005790:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005792:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005794:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005796:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005798:	e841 2300 	strex	r3, r2, [r1]
 800579c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800579e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1e3      	bne.n	800576c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7fc fb53 	bl	8001e54 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2202      	movs	r2, #2
 80057b2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057bc:	b29b      	uxth	r3, r3
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	4619      	mov	r1, r3
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f8e3 	bl	8005990 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80057ca:	e0b3      	b.n	8005934 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057d4:	429a      	cmp	r2, r3
 80057d6:	f040 80ad 	bne.w	8005934 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057de:	69db      	ldr	r3, [r3, #28]
 80057e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057e4:	f040 80a6 	bne.w	8005934 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057f2:	4619      	mov	r1, r3
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f8cb 	bl	8005990 <HAL_UARTEx_RxEventCallback>
      return;
 80057fa:	e09b      	b.n	8005934 <HAL_UART_IRQHandler+0x548>
 80057fc:	08005c09 	.word	0x08005c09
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005808:	b29b      	uxth	r3, r3
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	f000 808e 	beq.w	8005938 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800581c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 8089 	beq.w	8005938 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	330c      	adds	r3, #12
 800582c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005830:	e853 3f00 	ldrex	r3, [r3]
 8005834:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005838:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800583c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	330c      	adds	r3, #12
 8005846:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800584a:	647a      	str	r2, [r7, #68]	@ 0x44
 800584c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005850:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005852:	e841 2300 	strex	r3, r2, [r1]
 8005856:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1e3      	bne.n	8005826 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	3314      	adds	r3, #20
 8005864:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005868:	e853 3f00 	ldrex	r3, [r3]
 800586c:	623b      	str	r3, [r7, #32]
   return(result);
 800586e:	6a3b      	ldr	r3, [r7, #32]
 8005870:	f023 0301 	bic.w	r3, r3, #1
 8005874:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	3314      	adds	r3, #20
 800587e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005882:	633a      	str	r2, [r7, #48]	@ 0x30
 8005884:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005886:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005888:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800588a:	e841 2300 	strex	r3, r2, [r1]
 800588e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1e3      	bne.n	800585e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2220      	movs	r2, #32
 800589a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	330c      	adds	r3, #12
 80058aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	e853 3f00 	ldrex	r3, [r3]
 80058b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f023 0310 	bic.w	r3, r3, #16
 80058ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	330c      	adds	r3, #12
 80058c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80058c8:	61fa      	str	r2, [r7, #28]
 80058ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058cc:	69b9      	ldr	r1, [r7, #24]
 80058ce:	69fa      	ldr	r2, [r7, #28]
 80058d0:	e841 2300 	strex	r3, r2, [r1]
 80058d4:	617b      	str	r3, [r7, #20]
   return(result);
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d1e3      	bne.n	80058a4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2202      	movs	r2, #2
 80058e0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058e6:	4619      	mov	r1, r3
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f851 	bl	8005990 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058ee:	e023      	b.n	8005938 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d009      	beq.n	8005910 <HAL_UART_IRQHandler+0x524>
 80058fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005904:	2b00      	cmp	r3, #0
 8005906:	d003      	beq.n	8005910 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 f98e 	bl	8005c2a <UART_Transmit_IT>
    return;
 800590e:	e014      	b.n	800593a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00e      	beq.n	800593a <HAL_UART_IRQHandler+0x54e>
 800591c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005924:	2b00      	cmp	r3, #0
 8005926:	d008      	beq.n	800593a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f9ce 	bl	8005cca <UART_EndTransmit_IT>
    return;
 800592e:	e004      	b.n	800593a <HAL_UART_IRQHandler+0x54e>
    return;
 8005930:	bf00      	nop
 8005932:	e002      	b.n	800593a <HAL_UART_IRQHandler+0x54e>
      return;
 8005934:	bf00      	nop
 8005936:	e000      	b.n	800593a <HAL_UART_IRQHandler+0x54e>
      return;
 8005938:	bf00      	nop
  }
}
 800593a:	37e8      	adds	r7, #232	@ 0xe8
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005948:	bf00      	nop
 800594a:	370c      	adds	r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005970:	bf00      	nop
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005984:	bf00      	nop
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	460b      	mov	r3, r1
 800599a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b090      	sub	sp, #64	@ 0x40
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d137      	bne.n	8005a34 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80059c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059c6:	2200      	movs	r2, #0
 80059c8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80059ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	3314      	adds	r3, #20
 80059d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d4:	e853 3f00 	ldrex	r3, [r3]
 80059d8:	623b      	str	r3, [r7, #32]
   return(result);
 80059da:	6a3b      	ldr	r3, [r7, #32]
 80059dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	3314      	adds	r3, #20
 80059e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80059ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059f2:	e841 2300 	strex	r3, r2, [r1]
 80059f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1e5      	bne.n	80059ca <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80059fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	330c      	adds	r3, #12
 8005a04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	e853 3f00 	ldrex	r3, [r3]
 8005a0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a14:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	330c      	adds	r3, #12
 8005a1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a1e:	61fa      	str	r2, [r7, #28]
 8005a20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a22:	69b9      	ldr	r1, [r7, #24]
 8005a24:	69fa      	ldr	r2, [r7, #28]
 8005a26:	e841 2300 	strex	r3, r2, [r1]
 8005a2a:	617b      	str	r3, [r7, #20]
   return(result);
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1e5      	bne.n	80059fe <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a32:	e002      	b.n	8005a3a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005a34:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005a36:	f7ff ff83 	bl	8005940 <HAL_UART_TxCpltCallback>
}
 8005a3a:	bf00      	nop
 8005a3c:	3740      	adds	r7, #64	@ 0x40
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b084      	sub	sp, #16
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a4e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005a50:	68f8      	ldr	r0, [r7, #12]
 8005a52:	f7ff ff7f 	bl	8005954 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a56:	bf00      	nop
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b084      	sub	sp, #16
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a6e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a7a:	2b80      	cmp	r3, #128	@ 0x80
 8005a7c:	bf0c      	ite	eq
 8005a7e:	2301      	moveq	r3, #1
 8005a80:	2300      	movne	r3, #0
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	2b21      	cmp	r3, #33	@ 0x21
 8005a90:	d108      	bne.n	8005aa4 <UART_DMAError+0x46>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d005      	beq.n	8005aa4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005a9e:	68b8      	ldr	r0, [r7, #8]
 8005aa0:	f000 f827 	bl	8005af2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aae:	2b40      	cmp	r3, #64	@ 0x40
 8005ab0:	bf0c      	ite	eq
 8005ab2:	2301      	moveq	r3, #1
 8005ab4:	2300      	movne	r3, #0
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	2b22      	cmp	r3, #34	@ 0x22
 8005ac4:	d108      	bne.n	8005ad8 <UART_DMAError+0x7a>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d005      	beq.n	8005ad8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005ad2:	68b8      	ldr	r0, [r7, #8]
 8005ad4:	f000 f835 	bl	8005b42 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005adc:	f043 0210 	orr.w	r2, r3, #16
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ae4:	68b8      	ldr	r0, [r7, #8]
 8005ae6:	f7ff ff49 	bl	800597c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aea:	bf00      	nop
 8005aec:	3710      	adds	r7, #16
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}

08005af2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005af2:	b480      	push	{r7}
 8005af4:	b089      	sub	sp, #36	@ 0x24
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	330c      	adds	r3, #12
 8005b00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	e853 3f00 	ldrex	r3, [r3]
 8005b08:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005b10:	61fb      	str	r3, [r7, #28]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	330c      	adds	r3, #12
 8005b18:	69fa      	ldr	r2, [r7, #28]
 8005b1a:	61ba      	str	r2, [r7, #24]
 8005b1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	6979      	ldr	r1, [r7, #20]
 8005b20:	69ba      	ldr	r2, [r7, #24]
 8005b22:	e841 2300 	strex	r3, r2, [r1]
 8005b26:	613b      	str	r3, [r7, #16]
   return(result);
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1e5      	bne.n	8005afa <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2220      	movs	r2, #32
 8005b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005b36:	bf00      	nop
 8005b38:	3724      	adds	r7, #36	@ 0x24
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr

08005b42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b42:	b480      	push	{r7}
 8005b44:	b095      	sub	sp, #84	@ 0x54
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	330c      	adds	r3, #12
 8005b50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b54:	e853 3f00 	ldrex	r3, [r3]
 8005b58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	330c      	adds	r3, #12
 8005b68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b6a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e5      	bne.n	8005b4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	3314      	adds	r3, #20
 8005b84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	6a3b      	ldr	r3, [r7, #32]
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	f023 0301 	bic.w	r3, r3, #1
 8005b94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	3314      	adds	r3, #20
 8005b9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ba4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e5      	bne.n	8005b7e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d119      	bne.n	8005bee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	330c      	adds	r3, #12
 8005bc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	e853 3f00 	ldrex	r3, [r3]
 8005bc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	f023 0310 	bic.w	r3, r3, #16
 8005bd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	330c      	adds	r3, #12
 8005bd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bda:	61ba      	str	r2, [r7, #24]
 8005bdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bde:	6979      	ldr	r1, [r7, #20]
 8005be0:	69ba      	ldr	r2, [r7, #24]
 8005be2:	e841 2300 	strex	r3, r2, [r1]
 8005be6:	613b      	str	r3, [r7, #16]
   return(result);
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1e5      	bne.n	8005bba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005bfc:	bf00      	nop
 8005bfe:	3754      	adds	r7, #84	@ 0x54
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c14:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f7ff fead 	bl	800597c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c22:	bf00      	nop
 8005c24:	3710      	adds	r7, #16
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c2a:	b480      	push	{r7}
 8005c2c:	b085      	sub	sp, #20
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	2b21      	cmp	r3, #33	@ 0x21
 8005c3c:	d13e      	bne.n	8005cbc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c46:	d114      	bne.n	8005c72 <UART_Transmit_IT+0x48>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d110      	bne.n	8005c72 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a1b      	ldr	r3, [r3, #32]
 8005c54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	881b      	ldrh	r3, [r3, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	1c9a      	adds	r2, r3, #2
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	621a      	str	r2, [r3, #32]
 8005c70:	e008      	b.n	8005c84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	1c59      	adds	r1, r3, #1
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	6211      	str	r1, [r2, #32]
 8005c7c:	781a      	ldrb	r2, [r3, #0]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	4619      	mov	r1, r3
 8005c92:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d10f      	bne.n	8005cb8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68da      	ldr	r2, [r3, #12]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ca6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68da      	ldr	r2, [r3, #12]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cb6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	e000      	b.n	8005cbe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005cbc:	2302      	movs	r3, #2
  }
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b082      	sub	sp, #8
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68da      	ldr	r2, [r3, #12]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ce0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2220      	movs	r2, #32
 8005ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f7ff fe28 	bl	8005940 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3708      	adds	r7, #8
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b08c      	sub	sp, #48	@ 0x30
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005d02:	2300      	movs	r3, #0
 8005d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	2b22      	cmp	r3, #34	@ 0x22
 8005d14:	f040 80aa 	bne.w	8005e6c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d20:	d115      	bne.n	8005d4e <UART_Receive_IT+0x54>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d111      	bne.n	8005d4e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d3c:	b29a      	uxth	r2, r3
 8005d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d46:	1c9a      	adds	r2, r3, #2
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d4c:	e024      	b.n	8005d98 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d5c:	d007      	beq.n	8005d6e <UART_Receive_IT+0x74>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d10a      	bne.n	8005d7c <UART_Receive_IT+0x82>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d106      	bne.n	8005d7c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d78:	701a      	strb	r2, [r3, #0]
 8005d7a:	e008      	b.n	8005d8e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d88:	b2da      	uxtb	r2, r3
 8005d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d92:	1c5a      	adds	r2, r3, #1
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	4619      	mov	r1, r3
 8005da6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d15d      	bne.n	8005e68 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68da      	ldr	r2, [r3, #12]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f022 0220 	bic.w	r2, r2, #32
 8005dba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005dca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	695a      	ldr	r2, [r3, #20]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f022 0201 	bic.w	r2, r2, #1
 8005dda:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2220      	movs	r2, #32
 8005de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d135      	bne.n	8005e5e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	330c      	adds	r3, #12
 8005dfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	e853 3f00 	ldrex	r3, [r3]
 8005e06:	613b      	str	r3, [r7, #16]
   return(result);
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	f023 0310 	bic.w	r3, r3, #16
 8005e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	330c      	adds	r3, #12
 8005e16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e18:	623a      	str	r2, [r7, #32]
 8005e1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1c:	69f9      	ldr	r1, [r7, #28]
 8005e1e:	6a3a      	ldr	r2, [r7, #32]
 8005e20:	e841 2300 	strex	r3, r2, [r1]
 8005e24:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1e5      	bne.n	8005df8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0310 	and.w	r3, r3, #16
 8005e36:	2b10      	cmp	r3, #16
 8005e38:	d10a      	bne.n	8005e50 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	60fb      	str	r3, [r7, #12]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	60fb      	str	r3, [r7, #12]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e54:	4619      	mov	r1, r3
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7ff fd9a 	bl	8005990 <HAL_UARTEx_RxEventCallback>
 8005e5c:	e002      	b.n	8005e64 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f7ff fd82 	bl	8005968 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e64:	2300      	movs	r3, #0
 8005e66:	e002      	b.n	8005e6e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	e000      	b.n	8005e6e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005e6c:	2302      	movs	r3, #2
  }
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3730      	adds	r7, #48	@ 0x30
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
	...

08005e78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e7c:	b0c0      	sub	sp, #256	@ 0x100
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	691b      	ldr	r3, [r3, #16]
 8005e8c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e94:	68d9      	ldr	r1, [r3, #12]
 8005e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	ea40 0301 	orr.w	r3, r0, r1
 8005ea0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea6:	689a      	ldr	r2, [r3, #8]
 8005ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	431a      	orrs	r2, r3
 8005eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	431a      	orrs	r2, r3
 8005eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ebc:	69db      	ldr	r3, [r3, #28]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005ed0:	f021 010c 	bic.w	r1, r1, #12
 8005ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ede:	430b      	orrs	r3, r1
 8005ee0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef2:	6999      	ldr	r1, [r3, #24]
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	ea40 0301 	orr.w	r3, r0, r1
 8005efe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	4b8f      	ldr	r3, [pc, #572]	@ (8006144 <UART_SetConfig+0x2cc>)
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d005      	beq.n	8005f18 <UART_SetConfig+0xa0>
 8005f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	4b8d      	ldr	r3, [pc, #564]	@ (8006148 <UART_SetConfig+0x2d0>)
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d104      	bne.n	8005f22 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f18:	f7fd f9fc 	bl	8003314 <HAL_RCC_GetPCLK2Freq>
 8005f1c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005f20:	e003      	b.n	8005f2a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f22:	f7fd f9e3 	bl	80032ec <HAL_RCC_GetPCLK1Freq>
 8005f26:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f2e:	69db      	ldr	r3, [r3, #28]
 8005f30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f34:	f040 810c 	bne.w	8006150 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f42:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005f46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005f4a:	4622      	mov	r2, r4
 8005f4c:	462b      	mov	r3, r5
 8005f4e:	1891      	adds	r1, r2, r2
 8005f50:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005f52:	415b      	adcs	r3, r3
 8005f54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f56:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005f5a:	4621      	mov	r1, r4
 8005f5c:	eb12 0801 	adds.w	r8, r2, r1
 8005f60:	4629      	mov	r1, r5
 8005f62:	eb43 0901 	adc.w	r9, r3, r1
 8005f66:	f04f 0200 	mov.w	r2, #0
 8005f6a:	f04f 0300 	mov.w	r3, #0
 8005f6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f7a:	4690      	mov	r8, r2
 8005f7c:	4699      	mov	r9, r3
 8005f7e:	4623      	mov	r3, r4
 8005f80:	eb18 0303 	adds.w	r3, r8, r3
 8005f84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f88:	462b      	mov	r3, r5
 8005f8a:	eb49 0303 	adc.w	r3, r9, r3
 8005f8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f9e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005fa2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	18db      	adds	r3, r3, r3
 8005faa:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fac:	4613      	mov	r3, r2
 8005fae:	eb42 0303 	adc.w	r3, r2, r3
 8005fb2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005fb4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005fb8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005fbc:	f7fa f968 	bl	8000290 <__aeabi_uldivmod>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4b61      	ldr	r3, [pc, #388]	@ (800614c <UART_SetConfig+0x2d4>)
 8005fc6:	fba3 2302 	umull	r2, r3, r3, r2
 8005fca:	095b      	lsrs	r3, r3, #5
 8005fcc:	011c      	lsls	r4, r3, #4
 8005fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fd8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005fdc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005fe0:	4642      	mov	r2, r8
 8005fe2:	464b      	mov	r3, r9
 8005fe4:	1891      	adds	r1, r2, r2
 8005fe6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005fe8:	415b      	adcs	r3, r3
 8005fea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ff0:	4641      	mov	r1, r8
 8005ff2:	eb12 0a01 	adds.w	sl, r2, r1
 8005ff6:	4649      	mov	r1, r9
 8005ff8:	eb43 0b01 	adc.w	fp, r3, r1
 8005ffc:	f04f 0200 	mov.w	r2, #0
 8006000:	f04f 0300 	mov.w	r3, #0
 8006004:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006008:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800600c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006010:	4692      	mov	sl, r2
 8006012:	469b      	mov	fp, r3
 8006014:	4643      	mov	r3, r8
 8006016:	eb1a 0303 	adds.w	r3, sl, r3
 800601a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800601e:	464b      	mov	r3, r9
 8006020:	eb4b 0303 	adc.w	r3, fp, r3
 8006024:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006034:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006038:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800603c:	460b      	mov	r3, r1
 800603e:	18db      	adds	r3, r3, r3
 8006040:	643b      	str	r3, [r7, #64]	@ 0x40
 8006042:	4613      	mov	r3, r2
 8006044:	eb42 0303 	adc.w	r3, r2, r3
 8006048:	647b      	str	r3, [r7, #68]	@ 0x44
 800604a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800604e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006052:	f7fa f91d 	bl	8000290 <__aeabi_uldivmod>
 8006056:	4602      	mov	r2, r0
 8006058:	460b      	mov	r3, r1
 800605a:	4611      	mov	r1, r2
 800605c:	4b3b      	ldr	r3, [pc, #236]	@ (800614c <UART_SetConfig+0x2d4>)
 800605e:	fba3 2301 	umull	r2, r3, r3, r1
 8006062:	095b      	lsrs	r3, r3, #5
 8006064:	2264      	movs	r2, #100	@ 0x64
 8006066:	fb02 f303 	mul.w	r3, r2, r3
 800606a:	1acb      	subs	r3, r1, r3
 800606c:	00db      	lsls	r3, r3, #3
 800606e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006072:	4b36      	ldr	r3, [pc, #216]	@ (800614c <UART_SetConfig+0x2d4>)
 8006074:	fba3 2302 	umull	r2, r3, r3, r2
 8006078:	095b      	lsrs	r3, r3, #5
 800607a:	005b      	lsls	r3, r3, #1
 800607c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006080:	441c      	add	r4, r3
 8006082:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006086:	2200      	movs	r2, #0
 8006088:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800608c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006090:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006094:	4642      	mov	r2, r8
 8006096:	464b      	mov	r3, r9
 8006098:	1891      	adds	r1, r2, r2
 800609a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800609c:	415b      	adcs	r3, r3
 800609e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80060a4:	4641      	mov	r1, r8
 80060a6:	1851      	adds	r1, r2, r1
 80060a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80060aa:	4649      	mov	r1, r9
 80060ac:	414b      	adcs	r3, r1
 80060ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80060b0:	f04f 0200 	mov.w	r2, #0
 80060b4:	f04f 0300 	mov.w	r3, #0
 80060b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80060bc:	4659      	mov	r1, fp
 80060be:	00cb      	lsls	r3, r1, #3
 80060c0:	4651      	mov	r1, sl
 80060c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060c6:	4651      	mov	r1, sl
 80060c8:	00ca      	lsls	r2, r1, #3
 80060ca:	4610      	mov	r0, r2
 80060cc:	4619      	mov	r1, r3
 80060ce:	4603      	mov	r3, r0
 80060d0:	4642      	mov	r2, r8
 80060d2:	189b      	adds	r3, r3, r2
 80060d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80060d8:	464b      	mov	r3, r9
 80060da:	460a      	mov	r2, r1
 80060dc:	eb42 0303 	adc.w	r3, r2, r3
 80060e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80060e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80060f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80060f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80060f8:	460b      	mov	r3, r1
 80060fa:	18db      	adds	r3, r3, r3
 80060fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060fe:	4613      	mov	r3, r2
 8006100:	eb42 0303 	adc.w	r3, r2, r3
 8006104:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006106:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800610a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800610e:	f7fa f8bf 	bl	8000290 <__aeabi_uldivmod>
 8006112:	4602      	mov	r2, r0
 8006114:	460b      	mov	r3, r1
 8006116:	4b0d      	ldr	r3, [pc, #52]	@ (800614c <UART_SetConfig+0x2d4>)
 8006118:	fba3 1302 	umull	r1, r3, r3, r2
 800611c:	095b      	lsrs	r3, r3, #5
 800611e:	2164      	movs	r1, #100	@ 0x64
 8006120:	fb01 f303 	mul.w	r3, r1, r3
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	00db      	lsls	r3, r3, #3
 8006128:	3332      	adds	r3, #50	@ 0x32
 800612a:	4a08      	ldr	r2, [pc, #32]	@ (800614c <UART_SetConfig+0x2d4>)
 800612c:	fba2 2303 	umull	r2, r3, r2, r3
 8006130:	095b      	lsrs	r3, r3, #5
 8006132:	f003 0207 	and.w	r2, r3, #7
 8006136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4422      	add	r2, r4
 800613e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006140:	e106      	b.n	8006350 <UART_SetConfig+0x4d8>
 8006142:	bf00      	nop
 8006144:	40011000 	.word	0x40011000
 8006148:	40011400 	.word	0x40011400
 800614c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006150:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006154:	2200      	movs	r2, #0
 8006156:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800615a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800615e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006162:	4642      	mov	r2, r8
 8006164:	464b      	mov	r3, r9
 8006166:	1891      	adds	r1, r2, r2
 8006168:	6239      	str	r1, [r7, #32]
 800616a:	415b      	adcs	r3, r3
 800616c:	627b      	str	r3, [r7, #36]	@ 0x24
 800616e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006172:	4641      	mov	r1, r8
 8006174:	1854      	adds	r4, r2, r1
 8006176:	4649      	mov	r1, r9
 8006178:	eb43 0501 	adc.w	r5, r3, r1
 800617c:	f04f 0200 	mov.w	r2, #0
 8006180:	f04f 0300 	mov.w	r3, #0
 8006184:	00eb      	lsls	r3, r5, #3
 8006186:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800618a:	00e2      	lsls	r2, r4, #3
 800618c:	4614      	mov	r4, r2
 800618e:	461d      	mov	r5, r3
 8006190:	4643      	mov	r3, r8
 8006192:	18e3      	adds	r3, r4, r3
 8006194:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006198:	464b      	mov	r3, r9
 800619a:	eb45 0303 	adc.w	r3, r5, r3
 800619e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80061a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80061ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061b2:	f04f 0200 	mov.w	r2, #0
 80061b6:	f04f 0300 	mov.w	r3, #0
 80061ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80061be:	4629      	mov	r1, r5
 80061c0:	008b      	lsls	r3, r1, #2
 80061c2:	4621      	mov	r1, r4
 80061c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061c8:	4621      	mov	r1, r4
 80061ca:	008a      	lsls	r2, r1, #2
 80061cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80061d0:	f7fa f85e 	bl	8000290 <__aeabi_uldivmod>
 80061d4:	4602      	mov	r2, r0
 80061d6:	460b      	mov	r3, r1
 80061d8:	4b60      	ldr	r3, [pc, #384]	@ (800635c <UART_SetConfig+0x4e4>)
 80061da:	fba3 2302 	umull	r2, r3, r3, r2
 80061de:	095b      	lsrs	r3, r3, #5
 80061e0:	011c      	lsls	r4, r3, #4
 80061e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061e6:	2200      	movs	r2, #0
 80061e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80061ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80061f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80061f4:	4642      	mov	r2, r8
 80061f6:	464b      	mov	r3, r9
 80061f8:	1891      	adds	r1, r2, r2
 80061fa:	61b9      	str	r1, [r7, #24]
 80061fc:	415b      	adcs	r3, r3
 80061fe:	61fb      	str	r3, [r7, #28]
 8006200:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006204:	4641      	mov	r1, r8
 8006206:	1851      	adds	r1, r2, r1
 8006208:	6139      	str	r1, [r7, #16]
 800620a:	4649      	mov	r1, r9
 800620c:	414b      	adcs	r3, r1
 800620e:	617b      	str	r3, [r7, #20]
 8006210:	f04f 0200 	mov.w	r2, #0
 8006214:	f04f 0300 	mov.w	r3, #0
 8006218:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800621c:	4659      	mov	r1, fp
 800621e:	00cb      	lsls	r3, r1, #3
 8006220:	4651      	mov	r1, sl
 8006222:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006226:	4651      	mov	r1, sl
 8006228:	00ca      	lsls	r2, r1, #3
 800622a:	4610      	mov	r0, r2
 800622c:	4619      	mov	r1, r3
 800622e:	4603      	mov	r3, r0
 8006230:	4642      	mov	r2, r8
 8006232:	189b      	adds	r3, r3, r2
 8006234:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006238:	464b      	mov	r3, r9
 800623a:	460a      	mov	r2, r1
 800623c:	eb42 0303 	adc.w	r3, r2, r3
 8006240:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800624e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006250:	f04f 0200 	mov.w	r2, #0
 8006254:	f04f 0300 	mov.w	r3, #0
 8006258:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800625c:	4649      	mov	r1, r9
 800625e:	008b      	lsls	r3, r1, #2
 8006260:	4641      	mov	r1, r8
 8006262:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006266:	4641      	mov	r1, r8
 8006268:	008a      	lsls	r2, r1, #2
 800626a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800626e:	f7fa f80f 	bl	8000290 <__aeabi_uldivmod>
 8006272:	4602      	mov	r2, r0
 8006274:	460b      	mov	r3, r1
 8006276:	4611      	mov	r1, r2
 8006278:	4b38      	ldr	r3, [pc, #224]	@ (800635c <UART_SetConfig+0x4e4>)
 800627a:	fba3 2301 	umull	r2, r3, r3, r1
 800627e:	095b      	lsrs	r3, r3, #5
 8006280:	2264      	movs	r2, #100	@ 0x64
 8006282:	fb02 f303 	mul.w	r3, r2, r3
 8006286:	1acb      	subs	r3, r1, r3
 8006288:	011b      	lsls	r3, r3, #4
 800628a:	3332      	adds	r3, #50	@ 0x32
 800628c:	4a33      	ldr	r2, [pc, #204]	@ (800635c <UART_SetConfig+0x4e4>)
 800628e:	fba2 2303 	umull	r2, r3, r2, r3
 8006292:	095b      	lsrs	r3, r3, #5
 8006294:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006298:	441c      	add	r4, r3
 800629a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800629e:	2200      	movs	r2, #0
 80062a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80062a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80062a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80062a8:	4642      	mov	r2, r8
 80062aa:	464b      	mov	r3, r9
 80062ac:	1891      	adds	r1, r2, r2
 80062ae:	60b9      	str	r1, [r7, #8]
 80062b0:	415b      	adcs	r3, r3
 80062b2:	60fb      	str	r3, [r7, #12]
 80062b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062b8:	4641      	mov	r1, r8
 80062ba:	1851      	adds	r1, r2, r1
 80062bc:	6039      	str	r1, [r7, #0]
 80062be:	4649      	mov	r1, r9
 80062c0:	414b      	adcs	r3, r1
 80062c2:	607b      	str	r3, [r7, #4]
 80062c4:	f04f 0200 	mov.w	r2, #0
 80062c8:	f04f 0300 	mov.w	r3, #0
 80062cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80062d0:	4659      	mov	r1, fp
 80062d2:	00cb      	lsls	r3, r1, #3
 80062d4:	4651      	mov	r1, sl
 80062d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062da:	4651      	mov	r1, sl
 80062dc:	00ca      	lsls	r2, r1, #3
 80062de:	4610      	mov	r0, r2
 80062e0:	4619      	mov	r1, r3
 80062e2:	4603      	mov	r3, r0
 80062e4:	4642      	mov	r2, r8
 80062e6:	189b      	adds	r3, r3, r2
 80062e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062ea:	464b      	mov	r3, r9
 80062ec:	460a      	mov	r2, r1
 80062ee:	eb42 0303 	adc.w	r3, r2, r3
 80062f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80062fe:	667a      	str	r2, [r7, #100]	@ 0x64
 8006300:	f04f 0200 	mov.w	r2, #0
 8006304:	f04f 0300 	mov.w	r3, #0
 8006308:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800630c:	4649      	mov	r1, r9
 800630e:	008b      	lsls	r3, r1, #2
 8006310:	4641      	mov	r1, r8
 8006312:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006316:	4641      	mov	r1, r8
 8006318:	008a      	lsls	r2, r1, #2
 800631a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800631e:	f7f9 ffb7 	bl	8000290 <__aeabi_uldivmod>
 8006322:	4602      	mov	r2, r0
 8006324:	460b      	mov	r3, r1
 8006326:	4b0d      	ldr	r3, [pc, #52]	@ (800635c <UART_SetConfig+0x4e4>)
 8006328:	fba3 1302 	umull	r1, r3, r3, r2
 800632c:	095b      	lsrs	r3, r3, #5
 800632e:	2164      	movs	r1, #100	@ 0x64
 8006330:	fb01 f303 	mul.w	r3, r1, r3
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	011b      	lsls	r3, r3, #4
 8006338:	3332      	adds	r3, #50	@ 0x32
 800633a:	4a08      	ldr	r2, [pc, #32]	@ (800635c <UART_SetConfig+0x4e4>)
 800633c:	fba2 2303 	umull	r2, r3, r2, r3
 8006340:	095b      	lsrs	r3, r3, #5
 8006342:	f003 020f 	and.w	r2, r3, #15
 8006346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4422      	add	r2, r4
 800634e:	609a      	str	r2, [r3, #8]
}
 8006350:	bf00      	nop
 8006352:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006356:	46bd      	mov	sp, r7
 8006358:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800635c:	51eb851f 	.word	0x51eb851f

08006360 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006360:	b084      	sub	sp, #16
 8006362:	b480      	push	{r7}
 8006364:	b085      	sub	sp, #20
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
 800636a:	f107 001c 	add.w	r0, r7, #28
 800636e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8006372:	2300      	movs	r3, #0
 8006374:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006376:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006378:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800637a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800637c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800637e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8006382:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8006386:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800638a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800638c:	68fa      	ldr	r2, [r7, #12]
 800638e:	4313      	orrs	r3, r2
 8006390:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800639a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	431a      	orrs	r2, r3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3714      	adds	r7, #20
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	b004      	add	sp, #16
 80063b4:	4770      	bx	lr

080063b6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b083      	sub	sp, #12
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	370c      	adds	r7, #12
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr

080063f2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80063f2:	b480      	push	{r7}
 80063f4:	b083      	sub	sp, #12
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2203      	movs	r2, #3
 80063fe:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	370c      	adds	r7, #12
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr

0800640e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800640e:	b480      	push	{r7}
 8006410:	b083      	sub	sp, #12
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0303 	and.w	r3, r3, #3
}
 800641e:	4618      	mov	r0, r3
 8006420:	370c      	adds	r7, #12
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800642a:	b480      	push	{r7}
 800642c:	b085      	sub	sp, #20
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
 8006432:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006434:	2300      	movs	r3, #0
 8006436:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006448:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800644e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006454:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006456:	68fa      	ldr	r2, [r7, #12]
 8006458:	4313      	orrs	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8006464:	f023 030f 	bic.w	r3, r3, #15
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	431a      	orrs	r2, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800647e:	b480      	push	{r7}
 8006480:	b083      	sub	sp, #12
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	691b      	ldr	r3, [r3, #16]
 800648a:	b2db      	uxtb	r3, r3
}
 800648c:	4618      	mov	r0, r3
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	3314      	adds	r3, #20
 80064a6:	461a      	mov	r2, r3
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	4413      	add	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
}  
 80064b2:	4618      	mov	r0, r3
 80064b4:	3714      	adds	r7, #20
 80064b6:	46bd      	mov	sp, r7
 80064b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064bc:	4770      	bx	lr

080064be <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80064be:	b480      	push	{r7}
 80064c0:	b085      	sub	sp, #20
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
 80064c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80064c8:	2300      	movs	r3, #0
 80064ca:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	685a      	ldr	r2, [r3, #4]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80064e4:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80064ea:	431a      	orrs	r2, r3
                       Data->DPSM);
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80064f0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064fc:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	431a      	orrs	r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8006508:	2300      	movs	r3, #0

}
 800650a:	4618      	mov	r0, r3
 800650c:	3714      	adds	r7, #20
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr

08006516 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006516:	b580      	push	{r7, lr}
 8006518:	b088      	sub	sp, #32
 800651a:	af00      	add	r7, sp, #0
 800651c:	6078      	str	r0, [r7, #4]
 800651e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006524:	2310      	movs	r3, #16
 8006526:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006528:	2340      	movs	r3, #64	@ 0x40
 800652a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800652c:	2300      	movs	r3, #0
 800652e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006530:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006534:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006536:	f107 0308 	add.w	r3, r7, #8
 800653a:	4619      	mov	r1, r3
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f7ff ff74 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006542:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006546:	2110      	movs	r1, #16
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f9d7 	bl	80068fc <SDMMC_GetCmdResp1>
 800654e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006550:	69fb      	ldr	r3, [r7, #28]
}
 8006552:	4618      	mov	r0, r3
 8006554:	3720      	adds	r7, #32
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}

0800655a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800655a:	b580      	push	{r7, lr}
 800655c:	b088      	sub	sp, #32
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
 8006562:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006568:	2311      	movs	r3, #17
 800656a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800656c:	2340      	movs	r3, #64	@ 0x40
 800656e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006570:	2300      	movs	r3, #0
 8006572:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006574:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006578:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800657a:	f107 0308 	add.w	r3, r7, #8
 800657e:	4619      	mov	r1, r3
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff ff52 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006586:	f241 3288 	movw	r2, #5000	@ 0x1388
 800658a:	2111      	movs	r1, #17
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 f9b5 	bl	80068fc <SDMMC_GetCmdResp1>
 8006592:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006594:	69fb      	ldr	r3, [r7, #28]
}
 8006596:	4618      	mov	r0, r3
 8006598:	3720      	adds	r7, #32
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b088      	sub	sp, #32
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
 80065a6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80065ac:	2312      	movs	r3, #18
 80065ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80065b0:	2340      	movs	r3, #64	@ 0x40
 80065b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80065b4:	2300      	movs	r3, #0
 80065b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80065b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80065bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80065be:	f107 0308 	add.w	r3, r7, #8
 80065c2:	4619      	mov	r1, r3
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7ff ff30 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80065ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065ce:	2112      	movs	r1, #18
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 f993 	bl	80068fc <SDMMC_GetCmdResp1>
 80065d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80065d8:	69fb      	ldr	r3, [r7, #28]
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3720      	adds	r7, #32
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b088      	sub	sp, #32
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
 80065ea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80065f0:	2318      	movs	r3, #24
 80065f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80065f4:	2340      	movs	r3, #64	@ 0x40
 80065f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80065f8:	2300      	movs	r3, #0
 80065fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80065fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006600:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006602:	f107 0308 	add.w	r3, r7, #8
 8006606:	4619      	mov	r1, r3
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f7ff ff0e 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800660e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006612:	2118      	movs	r1, #24
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 f971 	bl	80068fc <SDMMC_GetCmdResp1>
 800661a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800661c:	69fb      	ldr	r3, [r7, #28]
}
 800661e:	4618      	mov	r0, r3
 8006620:	3720      	adds	r7, #32
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006626:	b580      	push	{r7, lr}
 8006628:	b088      	sub	sp, #32
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
 800662e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006634:	2319      	movs	r3, #25
 8006636:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006638:	2340      	movs	r3, #64	@ 0x40
 800663a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800663c:	2300      	movs	r3, #0
 800663e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006640:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006644:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006646:	f107 0308 	add.w	r3, r7, #8
 800664a:	4619      	mov	r1, r3
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f7ff feec 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006656:	2119      	movs	r1, #25
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 f94f 	bl	80068fc <SDMMC_GetCmdResp1>
 800665e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006660:	69fb      	ldr	r3, [r7, #28]
}
 8006662:	4618      	mov	r0, r3
 8006664:	3720      	adds	r7, #32
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
	...

0800666c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b088      	sub	sp, #32
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006674:	2300      	movs	r3, #0
 8006676:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006678:	230c      	movs	r3, #12
 800667a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800667c:	2340      	movs	r3, #64	@ 0x40
 800667e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006680:	2300      	movs	r3, #0
 8006682:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006684:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006688:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800668a:	f107 0308 	add.w	r3, r7, #8
 800668e:	4619      	mov	r1, r3
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f7ff feca 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8006696:	4a05      	ldr	r2, [pc, #20]	@ (80066ac <SDMMC_CmdStopTransfer+0x40>)
 8006698:	210c      	movs	r1, #12
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 f92e 	bl	80068fc <SDMMC_GetCmdResp1>
 80066a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80066a2:	69fb      	ldr	r3, [r7, #28]
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3720      	adds	r7, #32
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}
 80066ac:	05f5e100 	.word	0x05f5e100

080066b0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b08a      	sub	sp, #40	@ 0x28
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80066c0:	2307      	movs	r3, #7
 80066c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80066c4:	2340      	movs	r3, #64	@ 0x40
 80066c6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80066c8:	2300      	movs	r3, #0
 80066ca:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80066cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80066d0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80066d2:	f107 0310 	add.w	r3, r7, #16
 80066d6:	4619      	mov	r1, r3
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f7ff fea6 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80066de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066e2:	2107      	movs	r1, #7
 80066e4:	68f8      	ldr	r0, [r7, #12]
 80066e6:	f000 f909 	bl	80068fc <SDMMC_GetCmdResp1>
 80066ea:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 80066ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3728      	adds	r7, #40	@ 0x28
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80066f6:	b580      	push	{r7, lr}
 80066f8:	b088      	sub	sp, #32
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80066fe:	2300      	movs	r3, #0
 8006700:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006702:	2300      	movs	r3, #0
 8006704:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006706:	2300      	movs	r3, #0
 8006708:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800670a:	2300      	movs	r3, #0
 800670c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800670e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006712:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006714:	f107 0308 	add.w	r3, r7, #8
 8006718:	4619      	mov	r1, r3
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7ff fe85 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 fb23 	bl	8006d6c <SDMMC_GetCmdError>
 8006726:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006728:	69fb      	ldr	r3, [r7, #28]
}
 800672a:	4618      	mov	r0, r3
 800672c:	3720      	adds	r7, #32
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b088      	sub	sp, #32
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800673a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800673e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006740:	2308      	movs	r3, #8
 8006742:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006744:	2340      	movs	r3, #64	@ 0x40
 8006746:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006748:	2300      	movs	r3, #0
 800674a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800674c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006750:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006752:	f107 0308 	add.w	r3, r7, #8
 8006756:	4619      	mov	r1, r3
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f7ff fe66 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 fab6 	bl	8006cd0 <SDMMC_GetCmdResp7>
 8006764:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006766:	69fb      	ldr	r3, [r7, #28]
}
 8006768:	4618      	mov	r0, r3
 800676a:	3720      	adds	r7, #32
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b088      	sub	sp, #32
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800677e:	2337      	movs	r3, #55	@ 0x37
 8006780:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006782:	2340      	movs	r3, #64	@ 0x40
 8006784:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006786:	2300      	movs	r3, #0
 8006788:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800678a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800678e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006790:	f107 0308 	add.w	r3, r7, #8
 8006794:	4619      	mov	r1, r3
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f7ff fe47 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800679c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067a0:	2137      	movs	r1, #55	@ 0x37
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 f8aa 	bl	80068fc <SDMMC_GetCmdResp1>
 80067a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80067aa:	69fb      	ldr	r3, [r7, #28]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3720      	adds	r7, #32
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b088      	sub	sp, #32
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80067c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80067ca:	2329      	movs	r3, #41	@ 0x29
 80067cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80067ce:	2340      	movs	r3, #64	@ 0x40
 80067d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80067d2:	2300      	movs	r3, #0
 80067d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80067d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80067da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80067dc:	f107 0308 	add.w	r3, r7, #8
 80067e0:	4619      	mov	r1, r3
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f7ff fe21 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f9bd 	bl	8006b68 <SDMMC_GetCmdResp3>
 80067ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80067f0:	69fb      	ldr	r3, [r7, #28]
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3720      	adds	r7, #32
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}

080067fa <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80067fa:	b580      	push	{r7, lr}
 80067fc:	b088      	sub	sp, #32
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006802:	2300      	movs	r3, #0
 8006804:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006806:	2302      	movs	r3, #2
 8006808:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800680a:	23c0      	movs	r3, #192	@ 0xc0
 800680c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800680e:	2300      	movs	r3, #0
 8006810:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006812:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006816:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006818:	f107 0308 	add.w	r3, r7, #8
 800681c:	4619      	mov	r1, r3
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f7ff fe03 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f000 f957 	bl	8006ad8 <SDMMC_GetCmdResp2>
 800682a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800682c:	69fb      	ldr	r3, [r7, #28]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3720      	adds	r7, #32
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006836:	b580      	push	{r7, lr}
 8006838:	b088      	sub	sp, #32
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006844:	2309      	movs	r3, #9
 8006846:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006848:	23c0      	movs	r3, #192	@ 0xc0
 800684a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800684c:	2300      	movs	r3, #0
 800684e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006850:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006854:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006856:	f107 0308 	add.w	r3, r7, #8
 800685a:	4619      	mov	r1, r3
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f7ff fde4 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 f938 	bl	8006ad8 <SDMMC_GetCmdResp2>
 8006868:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800686a:	69fb      	ldr	r3, [r7, #28]
}
 800686c:	4618      	mov	r0, r3
 800686e:	3720      	adds	r7, #32
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b088      	sub	sp, #32
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800687e:	2300      	movs	r3, #0
 8006880:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006882:	2303      	movs	r3, #3
 8006884:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006886:	2340      	movs	r3, #64	@ 0x40
 8006888:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800688a:	2300      	movs	r3, #0
 800688c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800688e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006892:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006894:	f107 0308 	add.w	r3, r7, #8
 8006898:	4619      	mov	r1, r3
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f7ff fdc5 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	2103      	movs	r1, #3
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 f99d 	bl	8006be4 <SDMMC_GetCmdResp6>
 80068aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80068ac:	69fb      	ldr	r3, [r7, #28]
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3720      	adds	r7, #32
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}

080068b6 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80068b6:	b580      	push	{r7, lr}
 80068b8:	b088      	sub	sp, #32
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
 80068be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80068c4:	230d      	movs	r3, #13
 80068c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80068c8:	2340      	movs	r3, #64	@ 0x40
 80068ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80068cc:	2300      	movs	r3, #0
 80068ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80068d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80068d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80068d6:	f107 0308 	add.w	r3, r7, #8
 80068da:	4619      	mov	r1, r3
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f7ff fda4 	bl	800642a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80068e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068e6:	210d      	movs	r1, #13
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 f807 	bl	80068fc <SDMMC_GetCmdResp1>
 80068ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80068f0:	69fb      	ldr	r3, [r7, #28]
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3720      	adds	r7, #32
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
	...

080068fc <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b088      	sub	sp, #32
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	460b      	mov	r3, r1
 8006906:	607a      	str	r2, [r7, #4]
 8006908:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800690a:	4b70      	ldr	r3, [pc, #448]	@ (8006acc <SDMMC_GetCmdResp1+0x1d0>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a70      	ldr	r2, [pc, #448]	@ (8006ad0 <SDMMC_GetCmdResp1+0x1d4>)
 8006910:	fba2 2303 	umull	r2, r3, r2, r3
 8006914:	0a5a      	lsrs	r2, r3, #9
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	fb02 f303 	mul.w	r3, r2, r3
 800691c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	1e5a      	subs	r2, r3, #1
 8006922:	61fa      	str	r2, [r7, #28]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d102      	bne.n	800692e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006928:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800692c:	e0c9      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006932:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800693a:	2b00      	cmp	r3, #0
 800693c:	d0ef      	beq.n	800691e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006944:	2b00      	cmp	r3, #0
 8006946:	d1ea      	bne.n	800691e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800694c:	f003 0304 	and.w	r3, r3, #4
 8006950:	2b00      	cmp	r3, #0
 8006952:	d004      	beq.n	800695e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2204      	movs	r2, #4
 8006958:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800695a:	2304      	movs	r3, #4
 800695c:	e0b1      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d004      	beq.n	8006974 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2201      	movs	r2, #1
 800696e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006970:	2301      	movs	r3, #1
 8006972:	e0a6      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	22c5      	movs	r2, #197	@ 0xc5
 8006978:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f7ff fd7f 	bl	800647e <SDIO_GetCommandResponse>
 8006980:	4603      	mov	r3, r0
 8006982:	461a      	mov	r2, r3
 8006984:	7afb      	ldrb	r3, [r7, #11]
 8006986:	4293      	cmp	r3, r2
 8006988:	d001      	beq.n	800698e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800698a:	2301      	movs	r3, #1
 800698c:	e099      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800698e:	2100      	movs	r1, #0
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f7ff fd81 	bl	8006498 <SDIO_GetResponse>
 8006996:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	4b4e      	ldr	r3, [pc, #312]	@ (8006ad4 <SDMMC_GetCmdResp1+0x1d8>)
 800699c:	4013      	ands	r3, r2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d101      	bne.n	80069a6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80069a2:	2300      	movs	r3, #0
 80069a4:	e08d      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	da02      	bge.n	80069b2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80069ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80069b0:	e087      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d001      	beq.n	80069c0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80069bc:	2340      	movs	r3, #64	@ 0x40
 80069be:	e080      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d001      	beq.n	80069ce <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80069ca:	2380      	movs	r3, #128	@ 0x80
 80069cc:	e079      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d002      	beq.n	80069de <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80069d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80069dc:	e071      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d002      	beq.n	80069ee <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80069e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069ec:	e069      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d002      	beq.n	80069fe <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80069f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80069fc:	e061      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d002      	beq.n	8006a0e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006a08:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006a0c:	e059      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d002      	beq.n	8006a1e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006a18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006a1c:	e051      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d002      	beq.n	8006a2e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006a28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006a2c:	e049      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d002      	beq.n	8006a3e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006a38:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006a3c:	e041      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d002      	beq.n	8006a4e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8006a48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a4c:	e039      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d002      	beq.n	8006a5e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006a58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006a5c:	e031      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d002      	beq.n	8006a6e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006a68:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8006a6c:	e029      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d002      	beq.n	8006a7e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006a78:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006a7c:	e021      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d002      	beq.n	8006a8e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006a88:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006a8c:	e019      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d002      	beq.n	8006a9e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006a98:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8006a9c:	e011      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d002      	beq.n	8006aae <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006aa8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006aac:	e009      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	f003 0308 	and.w	r3, r3, #8
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d002      	beq.n	8006abe <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006ab8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8006abc:	e001      	b.n	8006ac2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006abe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3720      	adds	r7, #32
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	20000014 	.word	0x20000014
 8006ad0:	10624dd3 	.word	0x10624dd3
 8006ad4:	fdffe008 	.word	0xfdffe008

08006ad8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8006b60 <SDMMC_GetCmdResp2+0x88>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8006b64 <SDMMC_GetCmdResp2+0x8c>)
 8006ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aea:	0a5b      	lsrs	r3, r3, #9
 8006aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006af0:	fb02 f303 	mul.w	r3, r2, r3
 8006af4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	1e5a      	subs	r2, r3, #1
 8006afa:	60fa      	str	r2, [r7, #12]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d102      	bne.n	8006b06 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006b00:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006b04:	e026      	b.n	8006b54 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b0a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d0ef      	beq.n	8006af6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d1ea      	bne.n	8006af6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b24:	f003 0304 	and.w	r3, r3, #4
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d004      	beq.n	8006b36 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2204      	movs	r2, #4
 8006b30:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006b32:	2304      	movs	r3, #4
 8006b34:	e00e      	b.n	8006b54 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d004      	beq.n	8006b4c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2201      	movs	r2, #1
 8006b46:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e003      	b.n	8006b54 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	22c5      	movs	r2, #197	@ 0xc5
 8006b50:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3714      	adds	r7, #20
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	20000014 	.word	0x20000014
 8006b64:	10624dd3 	.word	0x10624dd3

08006b68 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b70:	4b1a      	ldr	r3, [pc, #104]	@ (8006bdc <SDMMC_GetCmdResp3+0x74>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a1a      	ldr	r2, [pc, #104]	@ (8006be0 <SDMMC_GetCmdResp3+0x78>)
 8006b76:	fba2 2303 	umull	r2, r3, r2, r3
 8006b7a:	0a5b      	lsrs	r3, r3, #9
 8006b7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b80:	fb02 f303 	mul.w	r3, r2, r3
 8006b84:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	1e5a      	subs	r2, r3, #1
 8006b8a:	60fa      	str	r2, [r7, #12]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d102      	bne.n	8006b96 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006b90:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006b94:	e01b      	b.n	8006bce <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b9a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d0ef      	beq.n	8006b86 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1ea      	bne.n	8006b86 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bb4:	f003 0304 	and.w	r3, r3, #4
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d004      	beq.n	8006bc6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2204      	movs	r2, #4
 8006bc0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006bc2:	2304      	movs	r3, #4
 8006bc4:	e003      	b.n	8006bce <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	22c5      	movs	r2, #197	@ 0xc5
 8006bca:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3714      	adds	r7, #20
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	20000014 	.word	0x20000014
 8006be0:	10624dd3 	.word	0x10624dd3

08006be4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b088      	sub	sp, #32
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	460b      	mov	r3, r1
 8006bee:	607a      	str	r2, [r7, #4]
 8006bf0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006bf2:	4b35      	ldr	r3, [pc, #212]	@ (8006cc8 <SDMMC_GetCmdResp6+0xe4>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a35      	ldr	r2, [pc, #212]	@ (8006ccc <SDMMC_GetCmdResp6+0xe8>)
 8006bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bfc:	0a5b      	lsrs	r3, r3, #9
 8006bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c02:	fb02 f303 	mul.w	r3, r2, r3
 8006c06:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	1e5a      	subs	r2, r3, #1
 8006c0c:	61fa      	str	r2, [r7, #28]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d102      	bne.n	8006c18 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006c12:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006c16:	e052      	b.n	8006cbe <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c1c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d0ef      	beq.n	8006c08 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006c28:	69bb      	ldr	r3, [r7, #24]
 8006c2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1ea      	bne.n	8006c08 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c36:	f003 0304 	and.w	r3, r3, #4
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d004      	beq.n	8006c48 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2204      	movs	r2, #4
 8006c42:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006c44:	2304      	movs	r3, #4
 8006c46:	e03a      	b.n	8006cbe <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c4c:	f003 0301 	and.w	r3, r3, #1
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d004      	beq.n	8006c5e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2201      	movs	r2, #1
 8006c58:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e02f      	b.n	8006cbe <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006c5e:	68f8      	ldr	r0, [r7, #12]
 8006c60:	f7ff fc0d 	bl	800647e <SDIO_GetCommandResponse>
 8006c64:	4603      	mov	r3, r0
 8006c66:	461a      	mov	r2, r3
 8006c68:	7afb      	ldrb	r3, [r7, #11]
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d001      	beq.n	8006c72 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e025      	b.n	8006cbe <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	22c5      	movs	r2, #197	@ 0xc5
 8006c76:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006c78:	2100      	movs	r1, #0
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f7ff fc0c 	bl	8006498 <SDIO_GetResponse>
 8006c80:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d106      	bne.n	8006c9a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	0c1b      	lsrs	r3, r3, #16
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8006c96:	2300      	movs	r3, #0
 8006c98:	e011      	b.n	8006cbe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d002      	beq.n	8006caa <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006ca4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006ca8:	e009      	b.n	8006cbe <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d002      	beq.n	8006cba <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006cb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006cb8:	e001      	b.n	8006cbe <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006cba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3720      	adds	r7, #32
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	20000014 	.word	0x20000014
 8006ccc:	10624dd3 	.word	0x10624dd3

08006cd0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006cd8:	4b22      	ldr	r3, [pc, #136]	@ (8006d64 <SDMMC_GetCmdResp7+0x94>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a22      	ldr	r2, [pc, #136]	@ (8006d68 <SDMMC_GetCmdResp7+0x98>)
 8006cde:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce2:	0a5b      	lsrs	r3, r3, #9
 8006ce4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ce8:	fb02 f303 	mul.w	r3, r2, r3
 8006cec:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	1e5a      	subs	r2, r3, #1
 8006cf2:	60fa      	str	r2, [r7, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d102      	bne.n	8006cfe <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006cf8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006cfc:	e02c      	b.n	8006d58 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d02:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d0ef      	beq.n	8006cee <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1ea      	bne.n	8006cee <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d1c:	f003 0304 	and.w	r3, r3, #4
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d004      	beq.n	8006d2e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2204      	movs	r2, #4
 8006d28:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006d2a:	2304      	movs	r3, #4
 8006d2c:	e014      	b.n	8006d58 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d32:	f003 0301 	and.w	r3, r3, #1
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d004      	beq.n	8006d44 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e009      	b.n	8006d58 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d002      	beq.n	8006d56 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2240      	movs	r2, #64	@ 0x40
 8006d54:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006d56:	2300      	movs	r3, #0
  
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3714      	adds	r7, #20
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr
 8006d64:	20000014 	.word	0x20000014
 8006d68:	10624dd3 	.word	0x10624dd3

08006d6c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006d74:	4b11      	ldr	r3, [pc, #68]	@ (8006dbc <SDMMC_GetCmdError+0x50>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a11      	ldr	r2, [pc, #68]	@ (8006dc0 <SDMMC_GetCmdError+0x54>)
 8006d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d7e:	0a5b      	lsrs	r3, r3, #9
 8006d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d84:	fb02 f303 	mul.w	r3, r2, r3
 8006d88:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	1e5a      	subs	r2, r3, #1
 8006d8e:	60fa      	str	r2, [r7, #12]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d102      	bne.n	8006d9a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006d94:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006d98:	e009      	b.n	8006dae <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d0f1      	beq.n	8006d8a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	22c5      	movs	r2, #197	@ 0xc5
 8006daa:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8006dac:	2300      	movs	r3, #0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3714      	adds	r7, #20
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop
 8006dbc:	20000014 	.word	0x20000014
 8006dc0:	10624dd3 	.word	0x10624dd3

08006dc4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006dc4:	b084      	sub	sp, #16
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b084      	sub	sp, #16
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
 8006dce:	f107 001c 	add.w	r0, r7, #28
 8006dd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006dd6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d123      	bne.n	8006e26 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	68db      	ldr	r3, [r3, #12]
 8006dee:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006df2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d105      	bne.n	8006e1a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 faa0 	bl	8007360 <USB_CoreReset>
 8006e20:	4603      	mov	r3, r0
 8006e22:	73fb      	strb	r3, [r7, #15]
 8006e24:	e01b      	b.n	8006e5e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f000 fa94 	bl	8007360 <USB_CoreReset>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006e3c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d106      	bne.n	8006e52 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e48:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006e50:	e005      	b.n	8006e5e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e56:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006e5e:	7fbb      	ldrb	r3, [r7, #30]
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d10b      	bne.n	8006e7c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	f043 0206 	orr.w	r2, r3, #6
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f043 0220 	orr.w	r2, r3, #32
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3710      	adds	r7, #16
 8006e82:	46bd      	mov	sp, r7
 8006e84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e88:	b004      	add	sp, #16
 8006e8a:	4770      	bx	lr

08006e8c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	f023 0201 	bic.w	r2, r3, #1
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	370c      	adds	r7, #12
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr

08006eae <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b084      	sub	sp, #16
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	68db      	ldr	r3, [r3, #12]
 8006ec2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006eca:	78fb      	ldrb	r3, [r7, #3]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d115      	bne.n	8006efc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006edc:	200a      	movs	r0, #10
 8006ede:	f7fa fd7d 	bl	80019dc <HAL_Delay>
      ms += 10U;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	330a      	adds	r3, #10
 8006ee6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 fa2b 	bl	8007344 <USB_GetMode>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d01e      	beq.n	8006f32 <USB_SetCurrentMode+0x84>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ef8:	d9f0      	bls.n	8006edc <USB_SetCurrentMode+0x2e>
 8006efa:	e01a      	b.n	8006f32 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006efc:	78fb      	ldrb	r3, [r7, #3]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d115      	bne.n	8006f2e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f0e:	200a      	movs	r0, #10
 8006f10:	f7fa fd64 	bl	80019dc <HAL_Delay>
      ms += 10U;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	330a      	adds	r3, #10
 8006f18:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 fa12 	bl	8007344 <USB_GetMode>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d005      	beq.n	8006f32 <USB_SetCurrentMode+0x84>
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2bc7      	cmp	r3, #199	@ 0xc7
 8006f2a:	d9f0      	bls.n	8006f0e <USB_SetCurrentMode+0x60>
 8006f2c:	e001      	b.n	8006f32 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e005      	b.n	8006f3e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2bc8      	cmp	r3, #200	@ 0xc8
 8006f36:	d101      	bne.n	8006f3c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e000      	b.n	8006f3e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3710      	adds	r7, #16
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
	...

08006f48 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f48:	b084      	sub	sp, #16
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	b086      	sub	sp, #24
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	6078      	str	r0, [r7, #4]
 8006f52:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006f56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006f62:	2300      	movs	r3, #0
 8006f64:	613b      	str	r3, [r7, #16]
 8006f66:	e009      	b.n	8006f7c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	3340      	adds	r3, #64	@ 0x40
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	4413      	add	r3, r2
 8006f72:	2200      	movs	r2, #0
 8006f74:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	3301      	adds	r3, #1
 8006f7a:	613b      	str	r3, [r7, #16]
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	2b0e      	cmp	r3, #14
 8006f80:	d9f2      	bls.n	8006f68 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006f82:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d11c      	bne.n	8006fc4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f98:	f043 0302 	orr.w	r3, r3, #2
 8006f9c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fae:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fba:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	639a      	str	r2, [r3, #56]	@ 0x38
 8006fc2:	e00b      	b.n	8006fdc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006fe8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d10d      	bne.n	800700c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006ff0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d104      	bne.n	8007002 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006ff8:	2100      	movs	r1, #0
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f968 	bl	80072d0 <USB_SetDevSpeed>
 8007000:	e008      	b.n	8007014 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007002:	2101      	movs	r1, #1
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 f963 	bl	80072d0 <USB_SetDevSpeed>
 800700a:	e003      	b.n	8007014 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800700c:	2103      	movs	r1, #3
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 f95e 	bl	80072d0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007014:	2110      	movs	r1, #16
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 f8fa 	bl	8007210 <USB_FlushTxFifo>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d001      	beq.n	8007026 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 f924 	bl	8007274 <USB_FlushRxFifo>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d001      	beq.n	8007036 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800703c:	461a      	mov	r2, r3
 800703e:	2300      	movs	r3, #0
 8007040:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007048:	461a      	mov	r2, r3
 800704a:	2300      	movs	r3, #0
 800704c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007054:	461a      	mov	r2, r3
 8007056:	2300      	movs	r3, #0
 8007058:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800705a:	2300      	movs	r3, #0
 800705c:	613b      	str	r3, [r7, #16]
 800705e:	e043      	b.n	80070e8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	015a      	lsls	r2, r3, #5
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	4413      	add	r3, r2
 8007068:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007072:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007076:	d118      	bne.n	80070aa <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d10a      	bne.n	8007094 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	015a      	lsls	r2, r3, #5
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	4413      	add	r3, r2
 8007086:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800708a:	461a      	mov	r2, r3
 800708c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007090:	6013      	str	r3, [r2, #0]
 8007092:	e013      	b.n	80070bc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	015a      	lsls	r2, r3, #5
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4413      	add	r3, r2
 800709c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070a0:	461a      	mov	r2, r3
 80070a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80070a6:	6013      	str	r3, [r2, #0]
 80070a8:	e008      	b.n	80070bc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	015a      	lsls	r2, r3, #5
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	4413      	add	r3, r2
 80070b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070b6:	461a      	mov	r2, r3
 80070b8:	2300      	movs	r3, #0
 80070ba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	015a      	lsls	r2, r3, #5
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	4413      	add	r3, r2
 80070c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070c8:	461a      	mov	r2, r3
 80070ca:	2300      	movs	r3, #0
 80070cc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	015a      	lsls	r2, r3, #5
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	4413      	add	r3, r2
 80070d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070da:	461a      	mov	r2, r3
 80070dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80070e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	3301      	adds	r3, #1
 80070e6:	613b      	str	r3, [r7, #16]
 80070e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80070ec:	461a      	mov	r2, r3
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d3b5      	bcc.n	8007060 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070f4:	2300      	movs	r3, #0
 80070f6:	613b      	str	r3, [r7, #16]
 80070f8:	e043      	b.n	8007182 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	015a      	lsls	r2, r3, #5
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	4413      	add	r3, r2
 8007102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800710c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007110:	d118      	bne.n	8007144 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d10a      	bne.n	800712e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	015a      	lsls	r2, r3, #5
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	4413      	add	r3, r2
 8007120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007124:	461a      	mov	r2, r3
 8007126:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800712a:	6013      	str	r3, [r2, #0]
 800712c:	e013      	b.n	8007156 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	015a      	lsls	r2, r3, #5
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	4413      	add	r3, r2
 8007136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800713a:	461a      	mov	r2, r3
 800713c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007140:	6013      	str	r3, [r2, #0]
 8007142:	e008      	b.n	8007156 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	015a      	lsls	r2, r3, #5
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	4413      	add	r3, r2
 800714c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007150:	461a      	mov	r2, r3
 8007152:	2300      	movs	r3, #0
 8007154:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	015a      	lsls	r2, r3, #5
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	4413      	add	r3, r2
 800715e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007162:	461a      	mov	r2, r3
 8007164:	2300      	movs	r3, #0
 8007166:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	015a      	lsls	r2, r3, #5
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	4413      	add	r3, r2
 8007170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007174:	461a      	mov	r2, r3
 8007176:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800717a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	3301      	adds	r3, #1
 8007180:	613b      	str	r3, [r7, #16]
 8007182:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007186:	461a      	mov	r2, r3
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	4293      	cmp	r3, r2
 800718c:	d3b5      	bcc.n	80070fa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800719c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071a0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2200      	movs	r2, #0
 80071a6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80071ae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80071b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d105      	bne.n	80071c4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	699b      	ldr	r3, [r3, #24]
 80071bc:	f043 0210 	orr.w	r2, r3, #16
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	699a      	ldr	r2, [r3, #24]
 80071c8:	4b10      	ldr	r3, [pc, #64]	@ (800720c <USB_DevInit+0x2c4>)
 80071ca:	4313      	orrs	r3, r2
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80071d0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d005      	beq.n	80071e4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	699b      	ldr	r3, [r3, #24]
 80071dc:	f043 0208 	orr.w	r2, r3, #8
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80071e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d107      	bne.n	80071fc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	699b      	ldr	r3, [r3, #24]
 80071f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071f4:	f043 0304 	orr.w	r3, r3, #4
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80071fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3718      	adds	r7, #24
 8007202:	46bd      	mov	sp, r7
 8007204:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007208:	b004      	add	sp, #16
 800720a:	4770      	bx	lr
 800720c:	803c3800 	.word	0x803c3800

08007210 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800721a:	2300      	movs	r3, #0
 800721c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	3301      	adds	r3, #1
 8007222:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800722a:	d901      	bls.n	8007230 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800722c:	2303      	movs	r3, #3
 800722e:	e01b      	b.n	8007268 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	2b00      	cmp	r3, #0
 8007236:	daf2      	bge.n	800721e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007238:	2300      	movs	r3, #0
 800723a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	019b      	lsls	r3, r3, #6
 8007240:	f043 0220 	orr.w	r2, r3, #32
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	3301      	adds	r3, #1
 800724c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007254:	d901      	bls.n	800725a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007256:	2303      	movs	r3, #3
 8007258:	e006      	b.n	8007268 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	f003 0320 	and.w	r3, r3, #32
 8007262:	2b20      	cmp	r3, #32
 8007264:	d0f0      	beq.n	8007248 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	3714      	adds	r7, #20
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	3301      	adds	r3, #1
 8007284:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800728c:	d901      	bls.n	8007292 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800728e:	2303      	movs	r3, #3
 8007290:	e018      	b.n	80072c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	691b      	ldr	r3, [r3, #16]
 8007296:	2b00      	cmp	r3, #0
 8007298:	daf2      	bge.n	8007280 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800729a:	2300      	movs	r3, #0
 800729c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2210      	movs	r2, #16
 80072a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	3301      	adds	r3, #1
 80072a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072b0:	d901      	bls.n	80072b6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e006      	b.n	80072c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	691b      	ldr	r3, [r3, #16]
 80072ba:	f003 0310 	and.w	r3, r3, #16
 80072be:	2b10      	cmp	r3, #16
 80072c0:	d0f0      	beq.n	80072a4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80072c2:	2300      	movs	r3, #0
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3714      	adds	r7, #20
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b085      	sub	sp, #20
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	460b      	mov	r3, r1
 80072da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	78fb      	ldrb	r3, [r7, #3]
 80072ea:	68f9      	ldr	r1, [r7, #12]
 80072ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072f0:	4313      	orrs	r3, r2
 80072f2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007302:	b480      	push	{r7}
 8007304:	b085      	sub	sp, #20
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68fa      	ldr	r2, [r7, #12]
 8007318:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800731c:	f023 0303 	bic.w	r3, r3, #3
 8007320:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007330:	f043 0302 	orr.w	r3, r3, #2
 8007334:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007336:	2300      	movs	r3, #0
}
 8007338:	4618      	mov	r0, r3
 800733a:	3714      	adds	r7, #20
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007344:	b480      	push	{r7}
 8007346:	b083      	sub	sp, #12
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	695b      	ldr	r3, [r3, #20]
 8007350:	f003 0301 	and.w	r3, r3, #1
}
 8007354:	4618      	mov	r0, r3
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007360:	b480      	push	{r7}
 8007362:	b085      	sub	sp, #20
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007368:	2300      	movs	r3, #0
 800736a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	3301      	adds	r3, #1
 8007370:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007378:	d901      	bls.n	800737e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800737a:	2303      	movs	r3, #3
 800737c:	e022      	b.n	80073c4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	2b00      	cmp	r3, #0
 8007384:	daf2      	bge.n	800736c <USB_CoreReset+0xc>

  count = 10U;
 8007386:	230a      	movs	r3, #10
 8007388:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800738a:	e002      	b.n	8007392 <USB_CoreReset+0x32>
  {
    count--;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	3b01      	subs	r3, #1
 8007390:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1f9      	bne.n	800738c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	691b      	ldr	r3, [r3, #16]
 800739c:	f043 0201 	orr.w	r2, r3, #1
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	3301      	adds	r3, #1
 80073a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073b0:	d901      	bls.n	80073b6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e006      	b.n	80073c4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d0f0      	beq.n	80073a4 <USB_CoreReset+0x44>

  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3714      	adds	r7, #20
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	4603      	mov	r3, r0
 80073d8:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80073da:	bf00      	nop
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 80073e6:	b480      	push	{r7}
 80073e8:	b083      	sub	sp, #12
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	4603      	mov	r3, r0
 80073ee:	460a      	mov	r2, r1
 80073f0:	71fb      	strb	r3, [r7, #7]
 80073f2:	4613      	mov	r3, r2
 80073f4:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 80073f6:	bf00      	nop
 80073f8:	370c      	adds	r7, #12
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr

08007402 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 8007402:	b480      	push	{r7}
 8007404:	b083      	sub	sp, #12
 8007406:	af00      	add	r7, sp, #0
 8007408:	4603      	mov	r3, r0
 800740a:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
 800741e:	4603      	mov	r3, r0
 8007420:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8007422:	bf00      	nop
 8007424:	370c      	adds	r7, #12
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr

0800742e <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 800742e:	b480      	push	{r7}
 8007430:	b083      	sub	sp, #12
 8007432:	af00      	add	r7, sp, #0
 8007434:	4603      	mov	r3, r0
 8007436:	71fb      	strb	r3, [r7, #7]
 8007438:	460b      	mov	r3, r1
 800743a:	71bb      	strb	r3, [r7, #6]
 800743c:	4613      	mov	r3, r2
 800743e:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 8007440:	bf00      	nop
 8007442:	370c      	adds	r7, #12
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 800744c:	b480      	push	{r7}
 800744e:	b083      	sub	sp, #12
 8007450:	af00      	add	r7, sp, #0
 8007452:	4603      	mov	r3, r0
 8007454:	6039      	str	r1, [r7, #0]
 8007456:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	4603      	mov	r3, r0
 800746c:	460a      	mov	r2, r1
 800746e:	71fb      	strb	r3, [r7, #7]
 8007470:	4613      	mov	r3, r2
 8007472:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 8007474:	bf00      	nop
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
 8007486:	4603      	mov	r3, r0
 8007488:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 800748a:	79fb      	ldrb	r3, [r7, #7]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <tud_cdc_n_connected+0x14>
 8007490:	2300      	movs	r3, #0
 8007492:	e034      	b.n	80074fe <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8007494:	f003 ffbe 	bl	800b414 <tud_mounted>
 8007498:	4603      	mov	r3, r0
 800749a:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 800749c:	f003 ffcc 	bl	800b438 <tud_suspended>
 80074a0:	4603      	mov	r3, r0
 80074a2:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 80074a4:	7dfb      	ldrb	r3, [r7, #23]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d007      	beq.n	80074ba <tud_cdc_n_connected+0x3a>
 80074aa:	7dbb      	ldrb	r3, [r7, #22]
 80074ac:	f083 0301 	eor.w	r3, r3, #1
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d001      	beq.n	80074ba <tud_cdc_n_connected+0x3a>
 80074b6:	2301      	movs	r3, #1
 80074b8:	e000      	b.n	80074bc <tud_cdc_n_connected+0x3c>
 80074ba:	2300      	movs	r3, #0
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 80074c2:	f083 0301 	eor.w	r3, r3, #1
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d001      	beq.n	80074d0 <tud_cdc_n_connected+0x50>
 80074cc:	2300      	movs	r3, #0
 80074ce:	e016      	b.n	80074fe <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 80074d0:	79fb      	ldrb	r3, [r7, #7]
 80074d2:	4a0d      	ldr	r2, [pc, #52]	@ (8007508 <tud_cdc_n_connected+0x88>)
 80074d4:	21b4      	movs	r1, #180	@ 0xb4
 80074d6:	fb01 f303 	mul.w	r3, r1, r3
 80074da:	4413      	add	r3, r2
 80074dc:	3303      	adds	r3, #3
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	613b      	str	r3, [r7, #16]
 80074e2:	2300      	movs	r3, #0
 80074e4:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80074e6:	7bfb      	ldrb	r3, [r7, #15]
 80074e8:	693a      	ldr	r2, [r7, #16]
 80074ea:	fa22 f303 	lsr.w	r3, r2, r3
 80074ee:	f003 0301 	and.w	r3, r3, #1
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	bf14      	ite	ne
 80074f6:	2301      	movne	r3, #1
 80074f8:	2300      	moveq	r3, #0
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	bf00      	nop
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3718      	adds	r7, #24
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	20000c88 	.word	0x20000c88

0800750c <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 800750c:	b480      	push	{r7}
 800750e:	b089      	sub	sp, #36	@ 0x24
 8007510:	af00      	add	r7, sp, #0
 8007512:	4603      	mov	r3, r0
 8007514:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8007516:	79fb      	ldrb	r3, [r7, #7]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d001      	beq.n	8007520 <tud_cdc_n_available+0x14>
 800751c:	2300      	movs	r3, #0
 800751e:	e034      	b.n	800758a <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 8007520:	79fb      	ldrb	r3, [r7, #7]
 8007522:	22b4      	movs	r2, #180	@ 0xb4
 8007524:	fb02 f303 	mul.w	r3, r2, r3
 8007528:	3318      	adds	r3, #24
 800752a:	4a1b      	ldr	r2, [pc, #108]	@ (8007598 <tud_cdc_n_available+0x8c>)
 800752c:	4413      	add	r3, r2
 800752e:	3308      	adds	r3, #8
 8007530:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 8007532:	69fb      	ldr	r3, [r7, #28]
 8007534:	3308      	adds	r3, #8
 8007536:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	8899      	ldrh	r1, [r3, #4]
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	891b      	ldrh	r3, [r3, #8]
 8007540:	b29a      	uxth	r2, r3
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	895b      	ldrh	r3, [r3, #10]
 8007546:	b29b      	uxth	r3, r3
 8007548:	82f9      	strh	r1, [r7, #22]
 800754a:	82ba      	strh	r2, [r7, #20]
 800754c:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 800754e:	8aba      	ldrh	r2, [r7, #20]
 8007550:	8a7b      	ldrh	r3, [r7, #18]
 8007552:	429a      	cmp	r2, r3
 8007554:	d304      	bcc.n	8007560 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8007556:	8aba      	ldrh	r2, [r7, #20]
 8007558:	8a7b      	ldrh	r3, [r7, #18]
 800755a:	1ad3      	subs	r3, r2, r3
 800755c:	b29b      	uxth	r3, r3
 800755e:	e008      	b.n	8007572 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007560:	8afb      	ldrh	r3, [r7, #22]
 8007562:	005b      	lsls	r3, r3, #1
 8007564:	b29a      	uxth	r2, r3
 8007566:	8ab9      	ldrh	r1, [r7, #20]
 8007568:	8a7b      	ldrh	r3, [r7, #18]
 800756a:	1acb      	subs	r3, r1, r3
 800756c:	b29b      	uxth	r3, r3
 800756e:	4413      	add	r3, r2
 8007570:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8007572:	69ba      	ldr	r2, [r7, #24]
 8007574:	8892      	ldrh	r2, [r2, #4]
 8007576:	823b      	strh	r3, [r7, #16]
 8007578:	4613      	mov	r3, r2
 800757a:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800757c:	8a3a      	ldrh	r2, [r7, #16]
 800757e:	89fb      	ldrh	r3, [r7, #14]
 8007580:	4293      	cmp	r3, r2
 8007582:	bf28      	it	cs
 8007584:	4613      	movcs	r3, r2
 8007586:	b29b      	uxth	r3, r3
 8007588:	bf00      	nop
}
 800758a:	4618      	mov	r0, r3
 800758c:	3724      	adds	r7, #36	@ 0x24
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr
 8007596:	bf00      	nop
 8007598:	20000c88 	.word	0x20000c88

0800759c <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 800759c:	b580      	push	{r7, lr}
 800759e:	b086      	sub	sp, #24
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	4603      	mov	r3, r0
 80075a4:	60b9      	str	r1, [r7, #8]
 80075a6:	607a      	str	r2, [r7, #4]
 80075a8:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80075aa:	7bfb      	ldrb	r3, [r7, #15]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d001      	beq.n	80075b4 <tud_cdc_n_read+0x18>
 80075b0:	2300      	movs	r3, #0
 80075b2:	e010      	b.n	80075d6 <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 80075b4:	7bfb      	ldrb	r3, [r7, #15]
 80075b6:	22b4      	movs	r2, #180	@ 0xb4
 80075b8:	fb02 f303 	mul.w	r3, r2, r3
 80075bc:	4a08      	ldr	r2, [pc, #32]	@ (80075e0 <tud_cdc_n_read+0x44>)
 80075be:	4413      	add	r3, r2
 80075c0:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	7818      	ldrb	r0, [r3, #0]
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	f103 0120 	add.w	r1, r3, #32
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	68ba      	ldr	r2, [r7, #8]
 80075d0:	f008 fee0 	bl	8010394 <tu_edpt_stream_read>
 80075d4:	4603      	mov	r3, r0
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3718      	adds	r7, #24
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	20000c88 	.word	0x20000c88

080075e4 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b088      	sub	sp, #32
 80075e8:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 80075ea:	22b4      	movs	r2, #180	@ 0xb4
 80075ec:	2100      	movs	r1, #0
 80075ee:	4829      	ldr	r0, [pc, #164]	@ (8007694 <cdcd_init+0xb0>)
 80075f0:	f008 ff30 	bl	8010454 <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80075f4:	2300      	movs	r3, #0
 80075f6:	73fb      	strb	r3, [r7, #15]
 80075f8:	e044      	b.n	8007684 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 80075fa:	7bfb      	ldrb	r3, [r7, #15]
 80075fc:	22b4      	movs	r2, #180	@ 0xb4
 80075fe:	fb02 f303 	mul.w	r3, r2, r3
 8007602:	4a24      	ldr	r2, [pc, #144]	@ (8007694 <cdcd_init+0xb0>)
 8007604:	4413      	add	r3, r2
 8007606:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	22ff      	movs	r2, #255	@ 0xff
 800760c:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007614:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	2200      	movs	r2, #0
 800761a:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	2200      	movs	r2, #0
 8007620:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	2208      	movs	r2, #8
 8007626:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 8007628:	2300      	movs	r3, #0
 800762a:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 800762c:	2300      	movs	r3, #0
 800762e:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	f103 0020 	add.w	r0, r3, #32
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	3374      	adds	r3, #116	@ 0x74
 800763a:	2240      	movs	r2, #64	@ 0x40
 800763c:	9203      	str	r2, [sp, #12]
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	9202      	str	r2, [sp, #8]
 8007642:	2240      	movs	r2, #64	@ 0x40
 8007644:	9201      	str	r2, [sp, #4]
 8007646:	9300      	str	r3, [sp, #0]
 8007648:	2300      	movs	r3, #0
 800764a:	2200      	movs	r2, #0
 800764c:	2100      	movs	r1, #0
 800764e:	f008 fa10 	bl	800fa72 <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	f103 000c 	add.w	r0, r3, #12
 8007658:	4b0f      	ldr	r3, [pc, #60]	@ (8007698 <cdcd_init+0xb4>)
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007660:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8007666:	2240      	movs	r2, #64	@ 0x40
 8007668:	9203      	str	r2, [sp, #12]
 800766a:	683a      	ldr	r2, [r7, #0]
 800766c:	9202      	str	r2, [sp, #8]
 800766e:	2240      	movs	r2, #64	@ 0x40
 8007670:	9201      	str	r2, [sp, #4]
 8007672:	9300      	str	r3, [sp, #0]
 8007674:	460b      	mov	r3, r1
 8007676:	2201      	movs	r2, #1
 8007678:	2100      	movs	r1, #0
 800767a:	f008 f9fa 	bl	800fa72 <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800767e:	7bfb      	ldrb	r3, [r7, #15]
 8007680:	3301      	adds	r3, #1
 8007682:	73fb      	strb	r3, [r7, #15]
 8007684:	7bfb      	ldrb	r3, [r7, #15]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d0b7      	beq.n	80075fa <cdcd_init+0x16>
  }
}
 800768a:	bf00      	nop
 800768c:	bf00      	nop
 800768e:	3710      	adds	r7, #16
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}
 8007694:	20000c88 	.word	0x20000c88
 8007698:	20000030 	.word	0x20000030

0800769c <cdcd_deinit>:

bool cdcd_deinit(void) {
 800769c:	b580      	push	{r7, lr}
 800769e:	b082      	sub	sp, #8
 80076a0:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80076a2:	2300      	movs	r3, #0
 80076a4:	71fb      	strb	r3, [r7, #7]
 80076a6:	e013      	b.n	80076d0 <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 80076a8:	79fb      	ldrb	r3, [r7, #7]
 80076aa:	22b4      	movs	r2, #180	@ 0xb4
 80076ac:	fb02 f303 	mul.w	r3, r2, r3
 80076b0:	4a0b      	ldr	r2, [pc, #44]	@ (80076e0 <cdcd_deinit+0x44>)
 80076b2:	4413      	add	r3, r2
 80076b4:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	3320      	adds	r3, #32
 80076ba:	4618      	mov	r0, r3
 80076bc:	f008 fa01 	bl	800fac2 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	330c      	adds	r3, #12
 80076c4:	4618      	mov	r0, r3
 80076c6:	f008 f9fc 	bl	800fac2 <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80076ca:	79fb      	ldrb	r3, [r7, #7]
 80076cc:	3301      	adds	r3, #1
 80076ce:	71fb      	strb	r3, [r7, #7]
 80076d0:	79fb      	ldrb	r3, [r7, #7]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d0e8      	beq.n	80076a8 <cdcd_deinit+0xc>
  }
  return true;
 80076d6:	2301      	movs	r3, #1
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3708      	adds	r7, #8
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}
 80076e0:	20000c88 	.word	0x20000c88

080076e4 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b086      	sub	sp, #24
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	4603      	mov	r3, r0
 80076ec:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80076ee:	2300      	movs	r3, #0
 80076f0:	75fb      	strb	r3, [r7, #23]
 80076f2:	e028      	b.n	8007746 <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 80076f4:	7dfb      	ldrb	r3, [r7, #23]
 80076f6:	22b4      	movs	r2, #180	@ 0xb4
 80076f8:	fb02 f303 	mul.w	r3, r2, r3
 80076fc:	4a16      	ldr	r2, [pc, #88]	@ (8007758 <cdcd_reset+0x74>)
 80076fe:	4413      	add	r3, r2
 8007700:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 8007702:	2204      	movs	r2, #4
 8007704:	2100      	movs	r1, #0
 8007706:	6938      	ldr	r0, [r7, #16]
 8007708:	f008 fea4 	bl	8010454 <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	f103 0214 	add.w	r2, r3, #20
 8007712:	4b12      	ldr	r3, [pc, #72]	@ (800775c <cdcd_reset+0x78>)
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800771a:	b2db      	uxtb	r3, r3
 800771c:	4619      	mov	r1, r3
 800771e:	4610      	mov	r0, r2
 8007720:	f002 ffd6 	bl	800a6d0 <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	3320      	adds	r3, #32
 8007728:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	2200      	movs	r2, #0
 800772e:	705a      	strb	r2, [r3, #1]
}
 8007730:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	330c      	adds	r3, #12
 8007736:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2200      	movs	r2, #0
 800773c:	705a      	strb	r2, [r3, #1]
}
 800773e:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8007740:	7dfb      	ldrb	r3, [r7, #23]
 8007742:	3301      	adds	r3, #1
 8007744:	75fb      	strb	r3, [r7, #23]
 8007746:	7dfb      	ldrb	r3, [r7, #23]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d0d3      	beq.n	80076f4 <cdcd_reset+0x10>
  }
}
 800774c:	bf00      	nop
 800774e:	bf00      	nop
 8007750:	3718      	adds	r7, #24
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
 8007756:	bf00      	nop
 8007758:	20000c88 	.word	0x20000c88
 800775c:	20000030 	.word	0x20000030

08007760 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8007760:	b580      	push	{r7, lr}
 8007762:	b0b0      	sub	sp, #192	@ 0xc0
 8007764:	af00      	add	r7, sp, #0
 8007766:	4603      	mov	r3, r0
 8007768:	6039      	str	r1, [r7, #0]
 800776a:	71fb      	strb	r3, [r7, #7]
 800776c:	4613      	mov	r3, r2
 800776e:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	795b      	ldrb	r3, [r3, #5]
 8007774:	2b02      	cmp	r3, #2
 8007776:	d103      	bne.n	8007780 <cdcd_open+0x20>
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	799b      	ldrb	r3, [r3, #6]
 800777c:	2b02      	cmp	r3, #2
 800777e:	d001      	beq.n	8007784 <cdcd_open+0x24>
 8007780:	2300      	movs	r3, #0
 8007782:	e207      	b.n	8007b94 <cdcd_open+0x434>
 8007784:	2300      	movs	r3, #0
 8007786:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800778a:	2300      	movs	r3, #0
 800778c:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8007790:	e02a      	b.n	80077e8 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8007792:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8007796:	22b4      	movs	r2, #180	@ 0xb4
 8007798:	fb02 f303 	mul.w	r3, r2, r3
 800779c:	4aa3      	ldr	r2, [pc, #652]	@ (8007a2c <cdcd_open+0x2cc>)
 800779e:	4413      	add	r3, r2
 80077a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 80077a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80077a8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80077ac:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d011      	beq.n	80077d8 <cdcd_open+0x78>
 80077b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80077b8:	7b5b      	ldrb	r3, [r3, #13]
 80077ba:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80077be:	429a      	cmp	r2, r3
 80077c0:	d00a      	beq.n	80077d8 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 80077c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80077c6:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 80077c8:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d106      	bne.n	80077de <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 80077d0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d002      	beq.n	80077de <cdcd_open+0x7e>
      return idx;
 80077d8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80077dc:	e009      	b.n	80077f2 <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 80077de:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80077e2:	3301      	adds	r3, #1
 80077e4:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80077e8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d0d0      	beq.n	8007792 <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 80077f0:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 80077f2:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 80077f6:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d00c      	beq.n	8007818 <cdcd_open+0xb8>
 80077fe:	4b8c      	ldr	r3, [pc, #560]	@ (8007a30 <cdcd_open+0x2d0>)
 8007800:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007804:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	2b00      	cmp	r3, #0
 8007810:	d000      	beq.n	8007814 <cdcd_open+0xb4>
 8007812:	be00      	bkpt	0x0000
 8007814:	2300      	movs	r3, #0
 8007816:	e1bd      	b.n	8007b94 <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 8007818:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 800781c:	22b4      	movs	r2, #180	@ 0xb4
 800781e:	fb02 f303 	mul.w	r3, r2, r3
 8007822:	4a82      	ldr	r2, [pc, #520]	@ (8007a2c <cdcd_open+0x2cc>)
 8007824:	4413      	add	r3, r2
 8007826:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 800782a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800782e:	79fa      	ldrb	r2, [r7, #7]
 8007830:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	789a      	ldrb	r2, [r3, #2]
 8007836:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800783a:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 8007842:	88bb      	ldrh	r3, [r7, #4]
 8007844:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8007848:	4413      	add	r3, r2
 800784a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8007852:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007854:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 8007856:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	461a      	mov	r2, r3
 800785c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800785e:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8007860:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8007864:	e00b      	b.n	800787e <cdcd_open+0x11e>
 8007866:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800786a:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 800786c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800786e:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8007870:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	461a      	mov	r2, r3
 8007876:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007878:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 800787a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800787e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007882:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007884:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007888:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 800788a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800788c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800788e:	429a      	cmp	r2, r3
 8007890:	d301      	bcc.n	8007896 <cdcd_open+0x136>
    return false;
 8007892:	2300      	movs	r3, #0
 8007894:	e00e      	b.n	80078b4 <cdcd_open+0x154>
 8007896:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007898:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 800789a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800789c:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 800789e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078a0:	781b      	ldrb	r3, [r3, #0]
 80078a2:	461a      	mov	r2, r3
 80078a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078a6:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 80078a8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80078aa:	429a      	cmp	r2, r3
 80078ac:	bf2c      	ite	cs
 80078ae:	2301      	movcs	r3, #1
 80078b0:	2300      	movcc	r3, #0
 80078b2:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d007      	beq.n	80078c8 <cdcd_open+0x168>
 80078b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80078bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80078be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078c0:	3301      	adds	r3, #1
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	2b24      	cmp	r3, #36	@ 0x24
 80078c6:	d0ce      	beq.n	8007866 <cdcd_open+0x106>
 80078c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80078cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80078ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80078d0:	3301      	adds	r3, #1
 80078d2:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 80078d4:	2b05      	cmp	r3, #5
 80078d6:	d12e      	bne.n	8007936 <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 80078d8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80078dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80078e0:	79fb      	ldrb	r3, [r7, #7]
 80078e2:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 80078e6:	4618      	mov	r0, r3
 80078e8:	f005 f986 	bl	800cbf8 <usbd_edpt_open>
 80078ec:	4603      	mov	r3, r0
 80078ee:	f083 0301 	eor.w	r3, r3, #1
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00c      	beq.n	8007912 <cdcd_open+0x1b2>
 80078f8:	4b4d      	ldr	r3, [pc, #308]	@ (8007a30 <cdcd_open+0x2d0>)
 80078fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80078fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 0301 	and.w	r3, r3, #1
 8007908:	2b00      	cmp	r3, #0
 800790a:	d000      	beq.n	800790e <cdcd_open+0x1ae>
 800790c:	be00      	bkpt	0x0000
 800790e:	2300      	movs	r3, #0
 8007910:	e140      	b.n	8007b94 <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 8007912:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007916:	789a      	ldrb	r2, [r3, #2]
 8007918:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800791c:	709a      	strb	r2, [r3, #2]
 800791e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007922:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 8007924:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007926:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 8007928:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800792a:	781b      	ldrb	r3, [r3, #0]
 800792c:	461a      	mov	r2, r3
 800792e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007930:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 8007932:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007936:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800793a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800793c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800793e:	3301      	adds	r3, #1
 8007940:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 8007942:	2b04      	cmp	r3, #4
 8007944:	f040 8121 	bne.w	8007b8a <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8007948:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800794c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8007950:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007954:	795b      	ldrb	r3, [r3, #5]
 8007956:	2b0a      	cmp	r3, #10
 8007958:	f040 8117 	bne.w	8007b8a <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 800795c:	2300      	movs	r3, #0
 800795e:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8007962:	e0fc      	b.n	8007b5e <cdcd_open+0x3fe>
 8007964:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007968:	64bb      	str	r3, [r7, #72]	@ 0x48
 800796a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800796e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8007970:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007974:	429a      	cmp	r2, r3
 8007976:	d301      	bcc.n	800797c <cdcd_open+0x21c>
    return false;
 8007978:	2300      	movs	r3, #0
 800797a:	e00e      	b.n	800799a <cdcd_open+0x23a>
 800797c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800797e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8007980:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007982:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8007984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	461a      	mov	r2, r3
 800798a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800798c:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 800798e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007990:	429a      	cmp	r2, r3
 8007992:	bf2c      	ite	cs
 8007994:	2301      	movcs	r3, #1
 8007996:	2300      	movcc	r3, #0
 8007998:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 800799a:	f083 0301 	eor.w	r3, r3, #1
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f040 80e5 	bne.w	8007b70 <cdcd_open+0x410>
 80079a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80079aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 80079ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ae:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 80079b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	461a      	mov	r2, r3
 80079b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079b8:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 80079ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 80079be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80079c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 80079c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80079ca:	785b      	ldrb	r3, [r3, #1]
 80079cc:	2b05      	cmp	r3, #5
 80079ce:	d107      	bne.n	80079e0 <cdcd_open+0x280>
 80079d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80079d4:	78db      	ldrb	r3, [r3, #3]
 80079d6:	f003 0303 	and.w	r3, r3, #3
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	2b02      	cmp	r3, #2
 80079de:	d00c      	beq.n	80079fa <cdcd_open+0x29a>
 80079e0:	4b13      	ldr	r3, [pc, #76]	@ (8007a30 <cdcd_open+0x2d0>)
 80079e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80079e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 0301 	and.w	r3, r3, #1
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d000      	beq.n	80079f6 <cdcd_open+0x296>
 80079f4:	be00      	bkpt	0x0000
 80079f6:	2300      	movs	r3, #0
 80079f8:	e0cc      	b.n	8007b94 <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80079fa:	79fb      	ldrb	r3, [r7, #7]
 80079fc:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8007a00:	4618      	mov	r0, r3
 8007a02:	f005 f8f9 	bl	800cbf8 <usbd_edpt_open>
 8007a06:	4603      	mov	r3, r0
 8007a08:	f083 0301 	eor.w	r3, r3, #1
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d010      	beq.n	8007a34 <cdcd_open+0x2d4>
 8007a12:	4b07      	ldr	r3, [pc, #28]	@ (8007a30 <cdcd_open+0x2d0>)
 8007a14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007a18:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 0301 	and.w	r3, r3, #1
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d000      	beq.n	8007a28 <cdcd_open+0x2c8>
 8007a26:	be00      	bkpt	0x0000
 8007a28:	2300      	movs	r3, #0
 8007a2a:	e0b3      	b.n	8007b94 <cdcd_open+0x434>
 8007a2c:	20000c88 	.word	0x20000c88
 8007a30:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8007a34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a38:	789b      	ldrb	r3, [r3, #2]
 8007a3a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007a3e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007a42:	09db      	lsrs	r3, r3, #7
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d139      	bne.n	8007abe <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8007a4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a4e:	330c      	adds	r3, #12
 8007a50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8007a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a62:	789a      	ldrb	r2, [r3, #2]
 8007a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a66:	705a      	strb	r2, [r3, #1]
 8007a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6a:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8007a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a6e:	889b      	ldrh	r3, [r3, #4]
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007a76:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8007a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a7c:	bf0c      	ite	eq
 8007a7e:	2301      	moveq	r3, #1
 8007a80:	2300      	movne	r3, #0
 8007a82:	b2d9      	uxtb	r1, r3
 8007a84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a86:	7813      	ldrb	r3, [r2, #0]
 8007a88:	f361 0341 	bfi	r3, r1, #1, #1
 8007a8c:	7013      	strb	r3, [r2, #0]
}
 8007a8e:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8007a90:	4b42      	ldr	r3, [pc, #264]	@ (8007b9c <cdcd_open+0x43c>)
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	f003 0302 	and.w	r3, r3, #2
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d006      	beq.n	8007aac <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8007a9e:	79fb      	ldrb	r3, [r7, #7]
 8007aa0:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f008 f8b1 	bl	800fc0c <tu_edpt_stream_write_xfer>
 8007aaa:	e053      	b.n	8007b54 <cdcd_open+0x3f4>
 8007aac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007ab0:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 8007ab2:	6a3b      	ldr	r3, [r7, #32]
 8007ab4:	3308      	adds	r3, #8
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f002 fdf9 	bl	800a6ae <tu_fifo_clear>
 8007abc:	e04a      	b.n	8007b54 <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8007abe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007ac2:	3320      	adds	r3, #32
 8007ac4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ac8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007acc:	61fb      	str	r3, [r7, #28]
 8007ace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007ad2:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	789a      	ldrb	r2, [r3, #2]
 8007ad8:	69fb      	ldr	r3, [r7, #28]
 8007ada:	705a      	strb	r2, [r3, #1]
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	617b      	str	r3, [r7, #20]
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	889b      	ldrh	r3, [r3, #4]
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007aea:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8007aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007af0:	bf0c      	ite	eq
 8007af2:	2301      	moveq	r3, #1
 8007af4:	2300      	movne	r3, #0
 8007af6:	b2d9      	uxtb	r1, r3
 8007af8:	69fa      	ldr	r2, [r7, #28]
 8007afa:	7813      	ldrb	r3, [r2, #0]
 8007afc:	f361 0341 	bfi	r3, r1, #1, #1
 8007b00:	7013      	strb	r3, [r2, #0]
}
 8007b02:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 8007b04:	4b25      	ldr	r3, [pc, #148]	@ (8007b9c <cdcd_open+0x43c>)
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	f083 0301 	eor.w	r3, r3, #1
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d007      	beq.n	8007b28 <cdcd_open+0x3c8>
 8007b18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007b1c:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	3308      	adds	r3, #8
 8007b22:	4618      	mov	r0, r3
 8007b24:	f002 fdc3 	bl	800a6ae <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8007b28:	79fb      	ldrb	r3, [r7, #7]
 8007b2a:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f008 fa94 	bl	801005c <tu_edpt_stream_read_xfer>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10c      	bne.n	8007b54 <cdcd_open+0x3f4>
 8007b3a:	4b19      	ldr	r3, [pc, #100]	@ (8007ba0 <cdcd_open+0x440>)
 8007b3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 0301 	and.w	r3, r3, #1
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d000      	beq.n	8007b50 <cdcd_open+0x3f0>
 8007b4e:	be00      	bkpt	0x0000
 8007b50:	2300      	movs	r3, #0
 8007b52:	e01f      	b.n	8007b94 <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8007b54:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8007b58:	3301      	adds	r3, #1
 8007b5a:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8007b5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b62:	791b      	ldrb	r3, [r3, #4]
 8007b64:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	f4ff aefb 	bcc.w	8007964 <cdcd_open+0x204>
 8007b6e:	e000      	b.n	8007b72 <cdcd_open+0x412>
          break;
 8007b70:	bf00      	nop
 8007b72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007b76:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	781b      	ldrb	r3, [r3, #0]
 8007b80:	461a      	mov	r2, r3
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8007b86:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8007b8a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	1ad3      	subs	r3, r2, r3
 8007b92:	b29b      	uxth	r3, r3
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	37c0      	adds	r7, #192	@ 0xc0
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}
 8007b9c:	20000030 	.word	0x20000030
 8007ba0:	e000edf0 	.word	0xe000edf0

08007ba4 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b08a      	sub	sp, #40	@ 0x28
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	4603      	mov	r3, r0
 8007bac:	603a      	str	r2, [r7, #0]
 8007bae:	71fb      	strb	r3, [r7, #7]
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	2b20      	cmp	r3, #32
 8007bc0:	d001      	beq.n	8007bc6 <cdcd_control_xfer_cb+0x22>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	e0d9      	b.n	8007d7a <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007bcc:	e014      	b.n	8007bf8 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8007bce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007bd2:	22b4      	movs	r2, #180	@ 0xb4
 8007bd4:	fb02 f303 	mul.w	r3, r2, r3
 8007bd8:	4a6a      	ldr	r2, [pc, #424]	@ (8007d84 <cdcd_control_xfer_cb+0x1e0>)
 8007bda:	4413      	add	r3, r2
 8007bdc:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8007bde:	6a3b      	ldr	r3, [r7, #32]
 8007be0:	785b      	ldrb	r3, [r3, #1]
 8007be2:	461a      	mov	r2, r3
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	889b      	ldrh	r3, [r3, #4]
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d009      	beq.n	8007c02 <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8007bee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007bf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d0e6      	beq.n	8007bce <cdcd_control_xfer_cb+0x2a>
 8007c00:	e000      	b.n	8007c04 <cdcd_control_xfer_cb+0x60>
      break;
 8007c02:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8007c04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d001      	beq.n	8007c10 <cdcd_control_xfer_cb+0x6c>
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	e0b4      	b.n	8007d7a <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	785b      	ldrb	r3, [r3, #1]
 8007c14:	3b20      	subs	r3, #32
 8007c16:	2b03      	cmp	r3, #3
 8007c18:	f200 80a5 	bhi.w	8007d66 <cdcd_control_xfer_cb+0x1c2>
 8007c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c24 <cdcd_control_xfer_cb+0x80>)
 8007c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c22:	bf00      	nop
 8007c24:	08007c35 	.word	0x08007c35
 8007c28:	08007c65 	.word	0x08007c65
 8007c2c:	08007c7d 	.word	0x08007c7d
 8007c30:	08007d3b 	.word	0x08007d3b
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8007c34:	79bb      	ldrb	r3, [r7, #6]
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d107      	bne.n	8007c4a <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8007c3a:	6a3b      	ldr	r3, [r7, #32]
 8007c3c:	1d1a      	adds	r2, r3, #4
 8007c3e:	79f8      	ldrb	r0, [r7, #7]
 8007c40:	2307      	movs	r3, #7
 8007c42:	6839      	ldr	r1, [r7, #0]
 8007c44:	f005 fae8 	bl	800d218 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8007c48:	e08f      	b.n	8007d6a <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8007c4a:	79bb      	ldrb	r3, [r7, #6]
 8007c4c:	2b03      	cmp	r3, #3
 8007c4e:	f040 808c 	bne.w	8007d6a <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8007c52:	6a3b      	ldr	r3, [r7, #32]
 8007c54:	1d1a      	adds	r2, r3, #4
 8007c56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c5a:	4611      	mov	r1, r2
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7ff fbf5 	bl	800744c <tud_cdc_line_coding_cb>
      break;
 8007c62:	e082      	b.n	8007d6a <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8007c64:	79bb      	ldrb	r3, [r7, #6]
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	f040 8081 	bne.w	8007d6e <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8007c6c:	6a3b      	ldr	r3, [r7, #32]
 8007c6e:	1d1a      	adds	r2, r3, #4
 8007c70:	79f8      	ldrb	r0, [r7, #7]
 8007c72:	2307      	movs	r3, #7
 8007c74:	6839      	ldr	r1, [r7, #0]
 8007c76:	f005 facf 	bl	800d218 <tud_control_xfer>
      }
      break;
 8007c7a:	e078      	b.n	8007d6e <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 8007c7c:	79bb      	ldrb	r3, [r7, #6]
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	d105      	bne.n	8007c8e <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 8007c82:	79fb      	ldrb	r3, [r7, #7]
 8007c84:	6839      	ldr	r1, [r7, #0]
 8007c86:	4618      	mov	r0, r3
 8007c88:	f005 fa42 	bl	800d110 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 8007c8c:	e071      	b.n	8007d72 <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 8007c8e:	79bb      	ldrb	r3, [r7, #6]
 8007c90:	2b03      	cmp	r3, #3
 8007c92:	d16e      	bne.n	8007d72 <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	885b      	ldrh	r3, [r3, #2]
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	613b      	str	r3, [r7, #16]
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8007ca0:	7bfb      	ldrb	r3, [r7, #15]
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	bf14      	ite	ne
 8007cb0:	2301      	movne	r3, #1
 8007cb2:	2300      	moveq	r3, #0
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	885b      	ldrh	r3, [r3, #2]
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	61bb      	str	r3, [r7, #24]
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	75fb      	strb	r3, [r7, #23]
 8007cc4:	7dfb      	ldrb	r3, [r7, #23]
 8007cc6:	69ba      	ldr	r2, [r7, #24]
 8007cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8007ccc:	f003 0301 	and.w	r3, r3, #1
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	bf14      	ite	ne
 8007cd4:	2301      	movne	r3, #1
 8007cd6:	2300      	moveq	r3, #0
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	885b      	ldrh	r3, [r3, #2]
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	b2da      	uxtb	r2, r3
 8007ce4:	6a3b      	ldr	r3, [r7, #32]
 8007ce6:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8007ce8:	4b27      	ldr	r3, [pc, #156]	@ (8007d88 <cdcd_control_xfer_cb+0x1e4>)
 8007cea:	781b      	ldrb	r3, [r3, #0]
 8007cec:	f003 0304 	and.w	r3, r3, #4
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d013      	beq.n	8007d1e <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 8007cf6:	6a3b      	ldr	r3, [r7, #32]
 8007cf8:	f103 0214 	add.w	r2, r3, #20
 8007cfc:	7ffb      	ldrb	r3, [r7, #31]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	bf14      	ite	ne
 8007d02:	2301      	movne	r3, #1
 8007d04:	2300      	moveq	r3, #0
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	f083 0301 	eor.w	r3, r3, #1
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	f003 0301 	and.w	r3, r3, #1
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	4619      	mov	r1, r3
 8007d16:	4610      	mov	r0, r2
 8007d18:	f002 fcda 	bl	800a6d0 <tu_fifo_set_overwritable>
 8007d1c:	e005      	b.n	8007d2a <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 8007d1e:	6a3b      	ldr	r3, [r7, #32]
 8007d20:	3314      	adds	r3, #20
 8007d22:	2100      	movs	r1, #0
 8007d24:	4618      	mov	r0, r3
 8007d26:	f002 fcd3 	bl	800a6d0 <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8007d2a:	7fba      	ldrb	r2, [r7, #30]
 8007d2c:	7ff9      	ldrb	r1, [r7, #31]
 8007d2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7ff fb7b 	bl	800742e <tud_cdc_line_state_cb>
      break;
 8007d38:	e01b      	b.n	8007d72 <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8007d3a:	79bb      	ldrb	r3, [r7, #6]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d105      	bne.n	8007d4c <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 8007d40:	79fb      	ldrb	r3, [r7, #7]
 8007d42:	6839      	ldr	r1, [r7, #0]
 8007d44:	4618      	mov	r0, r3
 8007d46:	f005 f9e3 	bl	800d110 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8007d4a:	e014      	b.n	8007d76 <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8007d4c:	79bb      	ldrb	r3, [r7, #6]
 8007d4e:	2b03      	cmp	r3, #3
 8007d50:	d111      	bne.n	8007d76 <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	885b      	ldrh	r3, [r3, #2]
 8007d56:	b29a      	uxth	r2, r3
 8007d58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d5c:	4611      	mov	r1, r2
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f7ff fb80 	bl	8007464 <tud_cdc_send_break_cb>
      break;
 8007d64:	e007      	b.n	8007d76 <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 8007d66:	2300      	movs	r3, #0
 8007d68:	e007      	b.n	8007d7a <cdcd_control_xfer_cb+0x1d6>
      break;
 8007d6a:	bf00      	nop
 8007d6c:	e004      	b.n	8007d78 <cdcd_control_xfer_cb+0x1d4>
      break;
 8007d6e:	bf00      	nop
 8007d70:	e002      	b.n	8007d78 <cdcd_control_xfer_cb+0x1d4>
      break;
 8007d72:	bf00      	nop
 8007d74:	e000      	b.n	8007d78 <cdcd_control_xfer_cb+0x1d4>
      break;
 8007d76:	bf00      	nop
  }

  return true;
 8007d78:	2301      	movs	r3, #1
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3728      	adds	r7, #40	@ 0x28
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}
 8007d82:	bf00      	nop
 8007d84:	20000c88 	.word	0x20000c88
 8007d88:	20000030 	.word	0x20000030

08007d8c <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b098      	sub	sp, #96	@ 0x60
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	603b      	str	r3, [r7, #0]
 8007d94:	4603      	mov	r3, r0
 8007d96:	71fb      	strb	r3, [r7, #7]
 8007d98:	460b      	mov	r3, r1
 8007d9a:	71bb      	strb	r3, [r7, #6]
 8007d9c:	4613      	mov	r3, r2
 8007d9e:	717b      	strb	r3, [r7, #5]
 8007da0:	79bb      	ldrb	r3, [r7, #6]
 8007da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8007da6:	2300      	movs	r3, #0
 8007da8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007dac:	e026      	b.n	8007dfc <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8007dae:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8007db2:	22b4      	movs	r2, #180	@ 0xb4
 8007db4:	fb02 f303 	mul.w	r3, r2, r3
 8007db8:	4a81      	ldr	r2, [pc, #516]	@ (8007fc0 <cdcd_xfer_cb+0x234>)
 8007dba:	4413      	add	r3, r2
 8007dbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8007dbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dc0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007dc4:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d00f      	beq.n	8007dec <cdcd_xfer_cb+0x60>
 8007dcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dce:	7b5b      	ldrb	r3, [r3, #13]
 8007dd0:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d009      	beq.n	8007dec <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8007dd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dda:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8007ddc:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d106      	bne.n	8007df2 <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8007de4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d002      	beq.n	8007df2 <cdcd_xfer_cb+0x66>
      return idx;
 8007dec:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8007df0:	e009      	b.n	8007e06 <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8007df2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8007df6:	3301      	adds	r3, #1
 8007df8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007dfc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d0d4      	beq.n	8007dae <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8007e04:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8007e06:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8007e0a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00a      	beq.n	8007e28 <cdcd_xfer_cb+0x9c>
 8007e12:	4b6c      	ldr	r3, [pc, #432]	@ (8007fc4 <cdcd_xfer_cb+0x238>)
 8007e14:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0301 	and.w	r3, r3, #1
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d000      	beq.n	8007e24 <cdcd_xfer_cb+0x98>
 8007e22:	be00      	bkpt	0x0000
 8007e24:	2300      	movs	r3, #0
 8007e26:	e0c7      	b.n	8007fb8 <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8007e28:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007e2c:	22b4      	movs	r2, #180	@ 0xb4
 8007e2e:	fb02 f303 	mul.w	r3, r2, r3
 8007e32:	4a63      	ldr	r2, [pc, #396]	@ (8007fc0 <cdcd_xfer_cb+0x234>)
 8007e34:	4413      	add	r3, r2
 8007e36:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8007e38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e3a:	3320      	adds	r3, #32
 8007e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8007e3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e40:	330c      	adds	r3, #12
 8007e42:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8007e44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e46:	785b      	ldrb	r3, [r3, #1]
 8007e48:	79ba      	ldrb	r2, [r7, #6]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	f040 8091 	bne.w	8007f72 <cdcd_xfer_cb+0x1e6>
 8007e50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8007e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e5a:	3308      	adds	r3, #8
 8007e5c:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 8007e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e60:	889b      	ldrh	r3, [r3, #4]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d014      	beq.n	8007e90 <cdcd_xfer_cb+0x104>
 8007e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d010      	beq.n	8007e90 <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8007e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e70:	f103 0208 	add.w	r2, r3, #8
 8007e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007e7a:	b289      	uxth	r1, r1
 8007e7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e80:	460b      	mov	r3, r1
 8007e82:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8007e84:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007e86:	2300      	movs	r3, #0
 8007e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e8a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007e8c:	f002 ff5c 	bl	800ad48 <tu_fifo_write_n_access_mode>
}
 8007e90:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 8007e92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e94:	7adb      	ldrb	r3, [r3, #11]
 8007e96:	2bff      	cmp	r3, #255	@ 0xff
 8007e98:	d04a      	beq.n	8007f30 <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 8007e9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e9c:	3308      	adds	r3, #8
 8007e9e:	f107 0208 	add.w	r2, r7, #8
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f003 f996 	bl	800b1d6 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 8007eaa:	8a3b      	ldrh	r3, [r7, #16]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d005      	beq.n	8007ebc <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	8a3b      	ldrh	r3, [r7, #16]
 8007eb4:	3b01      	subs	r3, #1
 8007eb6:	4413      	add	r3, r2
 8007eb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007eba:	e00a      	b.n	8007ed2 <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 8007ebc:	893b      	ldrh	r3, [r7, #8]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d005      	beq.n	8007ece <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 8007ec2:	68fa      	ldr	r2, [r7, #12]
 8007ec4:	893b      	ldrh	r3, [r7, #8]
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	4413      	add	r3, r2
 8007eca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ecc:	e001      	b.n	8007ed2 <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 8007ece:	2300      	movs	r3, #0
 8007ed0:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 8007ed2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d02b      	beq.n	8007f30 <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8007ed8:	2300      	movs	r3, #0
 8007eda:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007edc:	e022      	b.n	8007f24 <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 8007ede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ee0:	7ada      	ldrb	r2, [r3, #11]
 8007ee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d108      	bne.n	8007efc <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8007eea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007eec:	7ada      	ldrb	r2, [r3, #11]
 8007eee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007ef2:	4611      	mov	r1, r2
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f7ff fa76 	bl	80073e6 <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8007efa:	e019      	b.n	8007f30 <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d105      	bne.n	8007f10 <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	893b      	ldrh	r3, [r7, #8]
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	4413      	add	r3, r2
 8007f0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f0e:	e006      	b.n	8007f1e <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d00a      	beq.n	8007f2e <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 8007f18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8007f1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007f20:	3301      	adds	r3, #1
 8007f22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d3d8      	bcc.n	8007ede <cdcd_xfer_cb+0x152>
 8007f2c:	e000      	b.n	8007f30 <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 8007f2e:	bf00      	nop
 8007f30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f32:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 8007f34:	6a3b      	ldr	r3, [r7, #32]
 8007f36:	3308      	adds	r3, #8
 8007f38:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	891b      	ldrh	r3, [r3, #8]
 8007f3e:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	895b      	ldrh	r3, [r3, #10]
 8007f44:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 8007f46:	8b7a      	ldrh	r2, [r7, #26]
 8007f48:	8b3b      	ldrh	r3, [r7, #24]
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	bf0c      	ite	eq
 8007f4e:	2301      	moveq	r3, #1
 8007f50:	2300      	movne	r3, #0
 8007f52:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 8007f54:	f083 0301 	eor.w	r3, r3, #1
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d004      	beq.n	8007f68 <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 8007f5e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7ff fa34 	bl	80073d0 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 8007f68:	79fb      	ldrb	r3, [r7, #7]
 8007f6a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f008 f875 	bl	801005c <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 8007f72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f74:	785b      	ldrb	r3, [r3, #1]
 8007f76:	79ba      	ldrb	r2, [r7, #6]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d112      	bne.n	8007fa2 <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 8007f7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007f80:	4618      	mov	r0, r3
 8007f82:	f7ff fa3e 	bl	8007402 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 8007f86:	79fb      	ldrb	r3, [r7, #7]
 8007f88:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f007 fe3e 	bl	800fc0c <tu_edpt_stream_write_xfer>
 8007f90:	4603      	mov	r3, r0
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d105      	bne.n	8007fa2 <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 8007f96:	79fb      	ldrb	r3, [r7, #7]
 8007f98:	683a      	ldr	r2, [r7, #0]
 8007f9a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f007 fd9b 	bl	800fad8 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 8007fa2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fa4:	789b      	ldrb	r3, [r3, #2]
 8007fa6:	79ba      	ldrb	r2, [r7, #6]
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d104      	bne.n	8007fb6 <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 8007fac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f7ff fa31 	bl	8007418 <tud_cdc_notify_complete_cb>
  }

  return true;
 8007fb6:	2301      	movs	r3, #1
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3760      	adds	r7, #96	@ 0x60
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}
 8007fc0:	20000c88 	.word	0x20000c88
 8007fc4:	e000edf0 	.word	0xe000edf0

08007fc8 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	4603      	mov	r3, r0
 8007fd0:	460a      	mov	r2, r1
 8007fd2:	71fb      	strb	r3, [r7, #7]
 8007fd4:	4613      	mov	r3, r2
 8007fd6:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 8007fd8:	bf00      	nop
 8007fda:	370c      	adds	r7, #12
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	4603      	mov	r3, r0
 8007fec:	460a      	mov	r2, r1
 8007fee:	71fb      	strb	r3, [r7, #7]
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 8007ff4:	2301      	movs	r3, #1
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	370c      	adds	r7, #12
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr

08008002 <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 8008002:	b480      	push	{r7}
 8008004:	b083      	sub	sp, #12
 8008006:	af00      	add	r7, sp, #0
 8008008:	4603      	mov	r3, r0
 800800a:	6039      	str	r1, [r7, #0]
 800800c:	71fb      	strb	r3, [r7, #7]
 800800e:	4613      	mov	r3, r2
 8008010:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 8008012:	bf00      	nop
 8008014:	370c      	adds	r7, #12
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr

0800801e <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 800801e:	b480      	push	{r7}
 8008020:	b083      	sub	sp, #12
 8008022:	af00      	add	r7, sp, #0
 8008024:	603a      	str	r2, [r7, #0]
 8008026:	461a      	mov	r2, r3
 8008028:	4603      	mov	r3, r0
 800802a:	71fb      	strb	r3, [r7, #7]
 800802c:	460b      	mov	r3, r1
 800802e:	71bb      	strb	r3, [r7, #6]
 8008030:	4613      	mov	r3, r2
 8008032:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 8008034:	bf00      	nop
 8008036:	370c      	adds	r7, #12
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <tud_hid_n_ready>:

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_hid_n_ready(uint8_t instance) {
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	4603      	mov	r3, r0
 8008048:	71fb      	strb	r3, [r7, #7]
  uint8_t const rhport = 0;
 800804a:	2300      	movs	r3, #0
 800804c:	73fb      	strb	r3, [r7, #15]
  uint8_t const ep_in = _hidd_itf[instance].ep_in;
 800804e:	79fa      	ldrb	r2, [r7, #7]
 8008050:	491d      	ldr	r1, [pc, #116]	@ (80080c8 <tud_hid_n_ready+0x88>)
 8008052:	4613      	mov	r3, r2
 8008054:	005b      	lsls	r3, r3, #1
 8008056:	4413      	add	r3, r2
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	440b      	add	r3, r1
 800805c:	3301      	adds	r3, #1
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	73bb      	strb	r3, [r7, #14]
  const bool is_mounted = tud_mounted();
 8008062:	f003 f9d7 	bl	800b414 <tud_mounted>
 8008066:	4603      	mov	r3, r0
 8008068:	737b      	strb	r3, [r7, #13]
  const bool is_suspended = tud_suspended();
 800806a:	f003 f9e5 	bl	800b438 <tud_suspended>
 800806e:	4603      	mov	r3, r0
 8008070:	733b      	strb	r3, [r7, #12]
  return is_mounted && !is_suspended;
 8008072:	7b7b      	ldrb	r3, [r7, #13]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d007      	beq.n	8008088 <tud_hid_n_ready+0x48>
 8008078:	7b3b      	ldrb	r3, [r7, #12]
 800807a:	f083 0301 	eor.w	r3, r3, #1
 800807e:	b2db      	uxtb	r3, r3
 8008080:	2b00      	cmp	r3, #0
 8008082:	d001      	beq.n	8008088 <tud_hid_n_ready+0x48>
 8008084:	2301      	movs	r3, #1
 8008086:	e000      	b.n	800808a <tud_hid_n_ready+0x4a>
 8008088:	2300      	movs	r3, #0
 800808a:	f003 0301 	and.w	r3, r3, #1
 800808e:	b2db      	uxtb	r3, r3
  return tud_ready() && (ep_in != 0) && !usbd_edpt_busy(rhport, ep_in);
 8008090:	2b00      	cmp	r3, #0
 8008092:	d010      	beq.n	80080b6 <tud_hid_n_ready+0x76>
 8008094:	7bbb      	ldrb	r3, [r7, #14]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00d      	beq.n	80080b6 <tud_hid_n_ready+0x76>
 800809a:	7bba      	ldrb	r2, [r7, #14]
 800809c:	7bfb      	ldrb	r3, [r7, #15]
 800809e:	4611      	mov	r1, r2
 80080a0:	4618      	mov	r0, r3
 80080a2:	f004 ff33 	bl	800cf0c <usbd_edpt_busy>
 80080a6:	4603      	mov	r3, r0
 80080a8:	f083 0301 	eor.w	r3, r3, #1
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d001      	beq.n	80080b6 <tud_hid_n_ready+0x76>
 80080b2:	2301      	movs	r3, #1
 80080b4:	e000      	b.n	80080b8 <tud_hid_n_ready+0x78>
 80080b6:	2300      	movs	r3, #0
 80080b8:	f003 0301 	and.w	r3, r3, #1
 80080bc:	b2db      	uxtb	r3, r3
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3710      	adds	r7, #16
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	20000d3c 	.word	0x20000d3c

080080cc <tud_hid_n_report>:

bool tud_hid_n_report(uint8_t instance, uint8_t report_id, void const *report, uint16_t len) {
 80080cc:	b590      	push	{r4, r7, lr}
 80080ce:	b091      	sub	sp, #68	@ 0x44
 80080d0:	af02      	add	r7, sp, #8
 80080d2:	603a      	str	r2, [r7, #0]
 80080d4:	461a      	mov	r2, r3
 80080d6:	4603      	mov	r3, r0
 80080d8:	71fb      	strb	r3, [r7, #7]
 80080da:	460b      	mov	r3, r1
 80080dc:	71bb      	strb	r3, [r7, #6]
 80080de:	4613      	mov	r3, r2
 80080e0:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(instance < CFG_TUD_HID);
 80080e2:	79fb      	ldrb	r3, [r7, #7]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d001      	beq.n	80080ec <tud_hid_n_report+0x20>
 80080e8:	2300      	movs	r3, #0
 80080ea:	e091      	b.n	8008210 <tud_hid_n_report+0x144>
  const uint8_t rhport = 0;
 80080ec:	2300      	movs	r3, #0
 80080ee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  hidd_interface_t *p_hid = &_hidd_itf[instance];
 80080f2:	79fa      	ldrb	r2, [r7, #7]
 80080f4:	4613      	mov	r3, r2
 80080f6:	005b      	lsls	r3, r3, #1
 80080f8:	4413      	add	r3, r2
 80080fa:	009b      	lsls	r3, r3, #2
 80080fc:	4a46      	ldr	r2, [pc, #280]	@ (8008218 <tud_hid_n_report+0x14c>)
 80080fe:	4413      	add	r3, r2
 8008100:	633b      	str	r3, [r7, #48]	@ 0x30
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 8008102:	79fa      	ldrb	r2, [r7, #7]
 8008104:	4613      	mov	r3, r2
 8008106:	005b      	lsls	r3, r3, #1
 8008108:	4413      	add	r3, r2
 800810a:	011b      	lsls	r3, r3, #4
 800810c:	4a43      	ldr	r2, [pc, #268]	@ (800821c <tud_hid_n_report+0x150>)
 800810e:	4413      	add	r3, r2
 8008110:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // claim endpoint
  TU_VERIFY(usbd_edpt_claim(rhport, p_hid->ep_in));
 8008112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008114:	785a      	ldrb	r2, [r3, #1]
 8008116:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800811a:	4611      	mov	r1, r2
 800811c:	4618      	mov	r0, r3
 800811e:	f004 fdb1 	bl	800cc84 <usbd_edpt_claim>
 8008122:	4603      	mov	r3, r0
 8008124:	f083 0301 	eor.w	r3, r3, #1
 8008128:	b2db      	uxtb	r3, r3
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <tud_hid_n_report+0x66>
 800812e:	2300      	movs	r3, #0
 8008130:	e06e      	b.n	8008210 <tud_hid_n_report+0x144>

  // prepare data
  if (report_id) {
 8008132:	79bb      	ldrb	r3, [r7, #6]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d032      	beq.n	800819e <tud_hid_n_report+0xd2>
    p_epbuf->epin[0] = report_id;
 8008138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800813a:	79ba      	ldrb	r2, [r7, #6]
 800813c:	741a      	strb	r2, [r3, #16]
    TU_VERIFY(0 == tu_memcpy_s(p_epbuf->epin + 1, CFG_TUD_HID_EP_BUFSIZE - 1, report, len));
 800813e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008140:	3310      	adds	r3, #16
 8008142:	1c5a      	adds	r2, r3, #1
 8008144:	88bb      	ldrh	r3, [r7, #4]
 8008146:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008148:	220f      	movs	r2, #15
 800814a:	627a      	str	r2, [r7, #36]	@ 0x24
 800814c:	683a      	ldr	r2, [r7, #0]
 800814e:	623a      	str	r2, [r7, #32]
 8008150:	61fb      	str	r3, [r7, #28]
  if (dest == NULL) {
 8008152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008154:	2b00      	cmp	r3, #0
 8008156:	d102      	bne.n	800815e <tud_hid_n_report+0x92>
    return -1;
 8008158:	f04f 33ff 	mov.w	r3, #4294967295
 800815c:	e017      	b.n	800818e <tud_hid_n_report+0xc2>
  if (count == 0u) {
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d101      	bne.n	8008168 <tud_hid_n_report+0x9c>
    return 0;
 8008164:	2300      	movs	r3, #0
 8008166:	e012      	b.n	800818e <tud_hid_n_report+0xc2>
  if (src == NULL) {
 8008168:	6a3b      	ldr	r3, [r7, #32]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d102      	bne.n	8008174 <tud_hid_n_report+0xa8>
    return -1;
 800816e:	f04f 33ff 	mov.w	r3, #4294967295
 8008172:	e00c      	b.n	800818e <tud_hid_n_report+0xc2>
  if (count > destsz) {
 8008174:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008176:	69fb      	ldr	r3, [r7, #28]
 8008178:	429a      	cmp	r2, r3
 800817a:	d202      	bcs.n	8008182 <tud_hid_n_report+0xb6>
    return -1;
 800817c:	f04f 33ff 	mov.w	r3, #4294967295
 8008180:	e005      	b.n	800818e <tud_hid_n_report+0xc2>
  (void) memcpy(dest, src, count);
 8008182:	69fa      	ldr	r2, [r7, #28]
 8008184:	6a39      	ldr	r1, [r7, #32]
 8008186:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008188:	f008 f998 	bl	80104bc <memcpy>
  return 0;
 800818c:	2300      	movs	r3, #0
 800818e:	2b00      	cmp	r3, #0
 8008190:	d001      	beq.n	8008196 <tud_hid_n_report+0xca>
 8008192:	2300      	movs	r3, #0
 8008194:	e03c      	b.n	8008210 <tud_hid_n_report+0x144>
    len++;
 8008196:	88bb      	ldrh	r3, [r7, #4]
 8008198:	3301      	adds	r3, #1
 800819a:	80bb      	strh	r3, [r7, #4]
 800819c:	e02b      	b.n	80081f6 <tud_hid_n_report+0x12a>
  } else {
    TU_VERIFY(0 == tu_memcpy_s(p_epbuf->epin, CFG_TUD_HID_EP_BUFSIZE, report, len));
 800819e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a0:	f103 0210 	add.w	r2, r3, #16
 80081a4:	88bb      	ldrh	r3, [r7, #4]
 80081a6:	61ba      	str	r2, [r7, #24]
 80081a8:	2210      	movs	r2, #16
 80081aa:	617a      	str	r2, [r7, #20]
 80081ac:	683a      	ldr	r2, [r7, #0]
 80081ae:	613a      	str	r2, [r7, #16]
 80081b0:	60fb      	str	r3, [r7, #12]
  if (dest == NULL) {
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d102      	bne.n	80081be <tud_hid_n_report+0xf2>
    return -1;
 80081b8:	f04f 33ff 	mov.w	r3, #4294967295
 80081bc:	e017      	b.n	80081ee <tud_hid_n_report+0x122>
  if (count == 0u) {
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d101      	bne.n	80081c8 <tud_hid_n_report+0xfc>
    return 0;
 80081c4:	2300      	movs	r3, #0
 80081c6:	e012      	b.n	80081ee <tud_hid_n_report+0x122>
  if (src == NULL) {
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d102      	bne.n	80081d4 <tud_hid_n_report+0x108>
    return -1;
 80081ce:	f04f 33ff 	mov.w	r3, #4294967295
 80081d2:	e00c      	b.n	80081ee <tud_hid_n_report+0x122>
  if (count > destsz) {
 80081d4:	697a      	ldr	r2, [r7, #20]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d202      	bcs.n	80081e2 <tud_hid_n_report+0x116>
    return -1;
 80081dc:	f04f 33ff 	mov.w	r3, #4294967295
 80081e0:	e005      	b.n	80081ee <tud_hid_n_report+0x122>
  (void) memcpy(dest, src, count);
 80081e2:	68fa      	ldr	r2, [r7, #12]
 80081e4:	6939      	ldr	r1, [r7, #16]
 80081e6:	69b8      	ldr	r0, [r7, #24]
 80081e8:	f008 f968 	bl	80104bc <memcpy>
  return 0;
 80081ec:	2300      	movs	r3, #0
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d001      	beq.n	80081f6 <tud_hid_n_report+0x12a>
 80081f2:	2300      	movs	r3, #0
 80081f4:	e00c      	b.n	8008210 <tud_hid_n_report+0x144>
  }

  return usbd_edpt_xfer(rhport, p_hid->ep_in, p_epbuf->epin, len, false);
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	7859      	ldrb	r1, [r3, #1]
 80081fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fc:	f103 0210 	add.w	r2, r3, #16
 8008200:	88bb      	ldrh	r3, [r7, #4]
 8008202:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 8008206:	2400      	movs	r4, #0
 8008208:	9400      	str	r4, [sp, #0]
 800820a:	f004 fd8b 	bl	800cd24 <usbd_edpt_xfer>
 800820e:	4603      	mov	r3, r0
}
 8008210:	4618      	mov	r0, r3
 8008212:	373c      	adds	r7, #60	@ 0x3c
 8008214:	46bd      	mov	sp, r7
 8008216:	bd90      	pop	{r4, r7, pc}
 8008218:	20000d3c 	.word	0x20000d3c
 800821c:	20000d48 	.word	0x20000d48

08008220 <tud_hid_n_keyboard_report>:

uint8_t tud_hid_n_get_protocol(uint8_t instance) {
  return _hidd_itf[instance].protocol_mode;
}

bool tud_hid_n_keyboard_report(uint8_t instance, uint8_t report_id, uint8_t modifier, const uint8_t keycode[6]) {
 8008220:	b580      	push	{r7, lr}
 8008222:	b084      	sub	sp, #16
 8008224:	af00      	add	r7, sp, #0
 8008226:	603b      	str	r3, [r7, #0]
 8008228:	4603      	mov	r3, r0
 800822a:	71fb      	strb	r3, [r7, #7]
 800822c:	460b      	mov	r3, r1
 800822e:	71bb      	strb	r3, [r7, #6]
 8008230:	4613      	mov	r3, r2
 8008232:	717b      	strb	r3, [r7, #5]
  hid_keyboard_report_t report;
  report.modifier = modifier;
 8008234:	797b      	ldrb	r3, [r7, #5]
 8008236:	723b      	strb	r3, [r7, #8]
  report.reserved = 0;
 8008238:	2300      	movs	r3, #0
 800823a:	727b      	strb	r3, [r7, #9]

  if (keycode) {
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d007      	beq.n	8008252 <tud_hid_n_keyboard_report+0x32>
    memcpy(report.keycode, keycode, sizeof(report.keycode));
 8008242:	683a      	ldr	r2, [r7, #0]
 8008244:	f107 030a 	add.w	r3, r7, #10
 8008248:	6811      	ldr	r1, [r2, #0]
 800824a:	6019      	str	r1, [r3, #0]
 800824c:	8892      	ldrh	r2, [r2, #4]
 800824e:	809a      	strh	r2, [r3, #4]
 8008250:	e007      	b.n	8008262 <tud_hid_n_keyboard_report+0x42>
  } else {
    tu_memclr(report.keycode, 6);
 8008252:	f107 0308 	add.w	r3, r7, #8
 8008256:	3302      	adds	r3, #2
 8008258:	2206      	movs	r2, #6
 800825a:	2100      	movs	r1, #0
 800825c:	4618      	mov	r0, r3
 800825e:	f008 f8f9 	bl	8010454 <memset>
  }

  return tud_hid_n_report(instance, report_id, &report, sizeof(report));
 8008262:	f107 0208 	add.w	r2, r7, #8
 8008266:	79b9      	ldrb	r1, [r7, #6]
 8008268:	79f8      	ldrb	r0, [r7, #7]
 800826a:	2308      	movs	r3, #8
 800826c:	f7ff ff2e 	bl	80080cc <tud_hid_n_report>
 8008270:	4603      	mov	r3, r0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3710      	adds	r7, #16
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}

0800827a <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 800827a:	b580      	push	{r7, lr}
 800827c:	af00      	add	r7, sp, #0
  hidd_reset(0);
 800827e:	2000      	movs	r0, #0
 8008280:	f000 f80a 	bl	8008298 <hidd_reset>
}
 8008284:	bf00      	nop
 8008286:	bd80      	pop	{r7, pc}

08008288 <hidd_deinit>:

bool hidd_deinit(void) {
 8008288:	b480      	push	{r7}
 800828a:	af00      	add	r7, sp, #0
  return true;
 800828c:	2301      	movs	r3, #1
}
 800828e:	4618      	mov	r0, r3
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 8008298:	b580      	push	{r7, lr}
 800829a:	b082      	sub	sp, #8
 800829c:	af00      	add	r7, sp, #0
 800829e:	4603      	mov	r3, r0
 80082a0:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 80082a2:	220c      	movs	r2, #12
 80082a4:	2100      	movs	r1, #0
 80082a6:	4803      	ldr	r0, [pc, #12]	@ (80082b4 <hidd_reset+0x1c>)
 80082a8:	f008 f8d4 	bl	8010454 <memset>
}
 80082ac:	bf00      	nop
 80082ae:	3708      	adds	r7, #8
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	20000d3c 	.word	0x20000d3c

080082b8 <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b094      	sub	sp, #80	@ 0x50
 80082bc:	af02      	add	r7, sp, #8
 80082be:	4603      	mov	r3, r0
 80082c0:	6039      	str	r1, [r7, #0]
 80082c2:	71fb      	strb	r3, [r7, #7]
 80082c4:	4613      	mov	r3, r2
 80082c6:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	795b      	ldrb	r3, [r3, #5]
 80082cc:	2b03      	cmp	r3, #3
 80082ce:	d001      	beq.n	80082d4 <hidd_open+0x1c>
 80082d0:	2300      	movs	r3, #0
 80082d2:	e0d0      	b.n	8008476 <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	791b      	ldrb	r3, [r3, #4]
 80082d8:	461a      	mov	r2, r3
 80082da:	00d2      	lsls	r2, r2, #3
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 80082e0:	3312      	adds	r3, #18
 80082e2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 80082e6:	88ba      	ldrh	r2, [r7, #4]
 80082e8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d20a      	bcs.n	8008306 <hidd_open+0x4e>
 80082f0:	4b63      	ldr	r3, [pc, #396]	@ (8008480 <hidd_open+0x1c8>)
 80082f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80082f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f003 0301 	and.w	r3, r3, #1
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d000      	beq.n	8008302 <hidd_open+0x4a>
 8008300:	be00      	bkpt	0x0000
 8008302:	2300      	movs	r3, #0
 8008304:	e0b7      	b.n	8008476 <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8008306:	2300      	movs	r3, #0
 8008308:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830c:	e011      	b.n	8008332 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 800830e:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8008312:	4613      	mov	r3, r2
 8008314:	005b      	lsls	r3, r3, #1
 8008316:	4413      	add	r3, r2
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	4a5a      	ldr	r2, [pc, #360]	@ (8008484 <hidd_open+0x1cc>)
 800831c:	4413      	add	r3, r2
 800831e:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 8008320:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008322:	785b      	ldrb	r3, [r3, #1]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d009      	beq.n	800833c <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 8008328:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800832c:	3301      	adds	r3, #1
 800832e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008332:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008336:	2b00      	cmp	r3, #0
 8008338:	d0e9      	beq.n	800830e <hidd_open+0x56>
 800833a:	e000      	b.n	800833e <hidd_open+0x86>
      break;
 800833c:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 800833e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008342:	2b00      	cmp	r3, #0
 8008344:	d00a      	beq.n	800835c <hidd_open+0xa4>
 8008346:	4b4e      	ldr	r3, [pc, #312]	@ (8008480 <hidd_open+0x1c8>)
 8008348:	62bb      	str	r3, [r7, #40]	@ 0x28
 800834a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f003 0301 	and.w	r3, r3, #1
 8008352:	2b00      	cmp	r3, #0
 8008354:	d000      	beq.n	8008358 <hidd_open+0xa0>
 8008356:	be00      	bkpt	0x0000
 8008358:	2300      	movs	r3, #0
 800835a:	e08c      	b.n	8008476 <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 800835c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8008360:	4613      	mov	r3, r2
 8008362:	005b      	lsls	r3, r3, #1
 8008364:	4413      	add	r3, r2
 8008366:	011b      	lsls	r3, r3, #4
 8008368:	4a47      	ldr	r2, [pc, #284]	@ (8008488 <hidd_open+0x1d0>)
 800836a:	4413      	add	r3, r2
 800836c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008374:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008376:	69fb      	ldr	r3, [r7, #28]
 8008378:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	461a      	mov	r2, r3
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8008384:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008388:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800838a:	6a3b      	ldr	r3, [r7, #32]
 800838c:	3301      	adds	r3, #1
 800838e:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 8008390:	2b21      	cmp	r3, #33	@ 0x21
 8008392:	d00a      	beq.n	80083aa <hidd_open+0xf2>
 8008394:	4b3a      	ldr	r3, [pc, #232]	@ (8008480 <hidd_open+0x1c8>)
 8008396:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 0301 	and.w	r3, r3, #1
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d000      	beq.n	80083a6 <hidd_open+0xee>
 80083a4:	be00      	bkpt	0x0000
 80083a6:	2300      	movs	r3, #0
 80083a8:	e065      	b.n	8008476 <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 80083aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80083ae:	609a      	str	r2, [r3, #8]
 80083b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b2:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	461a      	mov	r2, r3
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 80083c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	7919      	ldrb	r1, [r3, #4]
 80083c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083ca:	3302      	adds	r3, #2
 80083cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083ce:	3201      	adds	r2, #1
 80083d0:	79f8      	ldrb	r0, [r7, #7]
 80083d2:	9201      	str	r2, [sp, #4]
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	2303      	movs	r3, #3
 80083d8:	460a      	mov	r2, r1
 80083da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80083dc:	f004 fba4 	bl	800cb28 <usbd_open_edpt_pair>
 80083e0:	4603      	mov	r3, r0
 80083e2:	f083 0301 	eor.w	r3, r3, #1
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d00a      	beq.n	8008402 <hidd_open+0x14a>
 80083ec:	4b24      	ldr	r3, [pc, #144]	@ (8008480 <hidd_open+0x1c8>)
 80083ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80083f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 0301 	and.w	r3, r3, #1
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d000      	beq.n	80083fe <hidd_open+0x146>
 80083fc:	be00      	bkpt	0x0000
 80083fe:	2300      	movs	r3, #0
 8008400:	e039      	b.n	8008476 <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	799b      	ldrb	r3, [r3, #6]
 8008406:	2b01      	cmp	r3, #1
 8008408:	d103      	bne.n	8008412 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	79da      	ldrb	r2, [r3, #7]
 800840e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008410:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 8008412:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008414:	2201      	movs	r2, #1
 8008416:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	789a      	ldrb	r2, [r3, #2]
 800841c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800841e:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 8008420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	3307      	adds	r3, #7
 8008426:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	881a      	ldrh	r2, [r3, #0]
 800842c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800842e:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 8008430:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008432:	789b      	ldrb	r3, [r3, #2]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d01c      	beq.n	8008472 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 8008438:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800843a:	7899      	ldrb	r1, [r3, #2]
 800843c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800843e:	f103 0220 	add.w	r2, r3, #32
 8008442:	79f8      	ldrb	r0, [r7, #7]
 8008444:	2300      	movs	r3, #0
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	2310      	movs	r3, #16
 800844a:	f004 fc6b 	bl	800cd24 <usbd_edpt_xfer>
 800844e:	4603      	mov	r3, r0
 8008450:	f083 0301 	eor.w	r3, r3, #1
 8008454:	b2db      	uxtb	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	d00b      	beq.n	8008472 <hidd_open+0x1ba>
 800845a:	4b09      	ldr	r3, [pc, #36]	@ (8008480 <hidd_open+0x1c8>)
 800845c:	637b      	str	r3, [r7, #52]	@ 0x34
 800845e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f003 0301 	and.w	r3, r3, #1
 8008466:	2b00      	cmp	r3, #0
 8008468:	d000      	beq.n	800846c <hidd_open+0x1b4>
 800846a:	be00      	bkpt	0x0000
 800846c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8008470:	e001      	b.n	8008476 <hidd_open+0x1be>
  }

  return drv_len;
 8008472:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 8008476:	4618      	mov	r0, r3
 8008478:	3748      	adds	r7, #72	@ 0x48
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	e000edf0 	.word	0xe000edf0
 8008484:	20000d3c 	.word	0x20000d3c
 8008488:	20000d48 	.word	0x20000d48

0800848c <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 800848c:	b580      	push	{r7, lr}
 800848e:	b094      	sub	sp, #80	@ 0x50
 8008490:	af02      	add	r7, sp, #8
 8008492:	4603      	mov	r3, r0
 8008494:	603a      	str	r2, [r7, #0]
 8008496:	71fb      	strb	r3, [r7, #7]
 8008498:	460b      	mov	r3, r1
 800849a:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	781b      	ldrb	r3, [r3, #0]
 80084a0:	f003 031f 	and.w	r3, r3, #31
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d001      	beq.n	80084ae <hidd_control_xfer_cb+0x22>
 80084aa:	2300      	movs	r3, #0
 80084ac:	e1d6      	b.n	800885c <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	889b      	ldrh	r3, [r3, #4]
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 80084b8:	2300      	movs	r3, #0
 80084ba:	77bb      	strb	r3, [r7, #30]
 80084bc:	e00f      	b.n	80084de <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 80084be:	7fba      	ldrb	r2, [r7, #30]
 80084c0:	498f      	ldr	r1, [pc, #572]	@ (8008700 <hidd_control_xfer_cb+0x274>)
 80084c2:	4613      	mov	r3, r2
 80084c4:	005b      	lsls	r3, r3, #1
 80084c6:	4413      	add	r3, r2
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	440b      	add	r3, r1
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	7ffa      	ldrb	r2, [r7, #31]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d101      	bne.n	80084d8 <hidd_control_xfer_cb+0x4c>
      return i;
 80084d4:	7fbb      	ldrb	r3, [r7, #30]
 80084d6:	e006      	b.n	80084e6 <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 80084d8:	7fbb      	ldrb	r3, [r7, #30]
 80084da:	3301      	adds	r3, #1
 80084dc:	77bb      	strb	r3, [r7, #30]
 80084de:	7fbb      	ldrb	r3, [r7, #30]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d0ec      	beq.n	80084be <hidd_control_xfer_cb+0x32>
  return 0xFF;
 80084e4:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 80084e6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 80084ea:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d001      	beq.n	80084f6 <hidd_control_xfer_cb+0x6a>
 80084f2:	2300      	movs	r3, #0
 80084f4:	e1b2      	b.n	800885c <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 80084f6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80084fa:	4613      	mov	r3, r2
 80084fc:	005b      	lsls	r3, r3, #1
 80084fe:	4413      	add	r3, r2
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	4a7f      	ldr	r2, [pc, #508]	@ (8008700 <hidd_control_xfer_cb+0x274>)
 8008504:	4413      	add	r3, r2
 8008506:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 8008508:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800850c:	4613      	mov	r3, r2
 800850e:	005b      	lsls	r3, r3, #1
 8008510:	4413      	add	r3, r2
 8008512:	011b      	lsls	r3, r3, #4
 8008514:	4a7b      	ldr	r2, [pc, #492]	@ (8008704 <hidd_control_xfer_cb+0x278>)
 8008516:	4413      	add	r3, r2
 8008518:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008522:	b2db      	uxtb	r3, r3
 8008524:	2b00      	cmp	r3, #0
 8008526:	d145      	bne.n	80085b4 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 8008528:	79bb      	ldrb	r3, [r7, #6]
 800852a:	2b01      	cmp	r3, #1
 800852c:	f040 8195 	bne.w	800885a <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	885b      	ldrh	r3, [r3, #2]
 8008534:	b29b      	uxth	r3, r3
 8008536:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8008538:	8bbb      	ldrh	r3, [r7, #28]
 800853a:	0a1b      	lsrs	r3, r3, #8
 800853c:	b29b      	uxth	r3, r3
 800853e:	b2db      	uxtb	r3, r3
 8008540:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	785b      	ldrb	r3, [r3, #1]
 8008548:	2b06      	cmp	r3, #6
 800854a:	d11b      	bne.n	8008584 <hidd_control_xfer_cb+0xf8>
 800854c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008550:	2b21      	cmp	r3, #33	@ 0x21
 8008552:	d117      	bne.n	8008584 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 8008554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d101      	bne.n	8008560 <hidd_control_xfer_cb+0xd4>
 800855c:	2300      	movs	r3, #0
 800855e:	e17d      	b.n	800885c <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 8008560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008562:	689a      	ldr	r2, [r3, #8]
 8008564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	79f8      	ldrb	r0, [r7, #7]
 800856c:	6839      	ldr	r1, [r7, #0]
 800856e:	f004 fe53 	bl	800d218 <tud_control_xfer>
 8008572:	4603      	mov	r3, r0
 8008574:	f083 0301 	eor.w	r3, r3, #1
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2b00      	cmp	r3, #0
 800857c:	f000 816d 	beq.w	800885a <hidd_control_xfer_cb+0x3ce>
 8008580:	2300      	movs	r3, #0
 8008582:	e16b      	b.n	800885c <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	785b      	ldrb	r3, [r3, #1]
 8008588:	2b06      	cmp	r3, #6
 800858a:	d111      	bne.n	80085b0 <hidd_control_xfer_cb+0x124>
 800858c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008590:	2b22      	cmp	r3, #34	@ 0x22
 8008592:	d10d      	bne.n	80085b0 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8008594:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008598:	4618      	mov	r0, r3
 800859a:	f7f9 f81d 	bl	80015d8 <tud_hid_descriptor_report_cb>
 800859e:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 80085a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085a2:	889b      	ldrh	r3, [r3, #4]
 80085a4:	79f8      	ldrb	r0, [r7, #7]
 80085a6:	6a3a      	ldr	r2, [r7, #32]
 80085a8:	6839      	ldr	r1, [r7, #0]
 80085aa:	f004 fe35 	bl	800d218 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 80085ae:	e154      	b.n	800885a <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 80085b0:	2300      	movs	r3, #0
 80085b2:	e153      	b.n	800885c <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085bc:	b2db      	uxtb	r3, r3
 80085be:	2b20      	cmp	r3, #32
 80085c0:	f040 813e 	bne.w	8008840 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	785b      	ldrb	r3, [r3, #1]
 80085c8:	3b01      	subs	r3, #1
 80085ca:	2b0a      	cmp	r3, #10
 80085cc:	f200 8136 	bhi.w	800883c <hidd_control_xfer_cb+0x3b0>
 80085d0:	a201      	add	r2, pc, #4	@ (adr r2, 80085d8 <hidd_control_xfer_cb+0x14c>)
 80085d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d6:	bf00      	nop
 80085d8:	08008605 	.word	0x08008605
 80085dc:	080087db 	.word	0x080087db
 80085e0:	080087f1 	.word	0x080087f1
 80085e4:	0800883d 	.word	0x0800883d
 80085e8:	0800883d 	.word	0x0800883d
 80085ec:	0800883d 	.word	0x0800883d
 80085f0:	0800883d 	.word	0x0800883d
 80085f4:	0800883d 	.word	0x0800883d
 80085f8:	080086db 	.word	0x080086db
 80085fc:	08008795 	.word	0x08008795
 8008600:	08008807 	.word	0x08008807
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8008604:	79bb      	ldrb	r3, [r7, #6]
 8008606:	2b01      	cmp	r3, #1
 8008608:	f040 811c 	bne.w	8008844 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	885b      	ldrh	r3, [r3, #2]
 8008610:	b29b      	uxth	r3, r3
 8008612:	82bb      	strh	r3, [r7, #20]
 8008614:	8abb      	ldrh	r3, [r7, #20]
 8008616:	0a1b      	lsrs	r3, r3, #8
 8008618:	b29b      	uxth	r3, r3
 800861a:	b2db      	uxtb	r3, r3
 800861c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	885b      	ldrh	r3, [r3, #2]
 8008624:	b29b      	uxth	r3, r3
 8008626:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8008628:	8afb      	ldrh	r3, [r7, #22]
 800862a:	b2db      	uxtb	r3, r3
 800862c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 8008630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008632:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	88db      	ldrh	r3, [r3, #6]
 8008638:	b29b      	uxth	r3, r3
 800863a:	837b      	strh	r3, [r7, #26]
 800863c:	2310      	movs	r3, #16
 800863e:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008640:	8b7a      	ldrh	r2, [r7, #26]
 8008642:	8b3b      	ldrh	r3, [r7, #24]
 8008644:	4293      	cmp	r3, r2
 8008646:	bf28      	it	cs
 8008648:	4613      	movcs	r3, r2
 800864a:	b29b      	uxth	r3, r3
 800864c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 8008650:	2300      	movs	r3, #0
 8008652:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 8008656:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800865a:	2b00      	cmp	r3, #0
 800865c:	d013      	beq.n	8008686 <hidd_control_xfer_cb+0x1fa>
 800865e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008662:	2b01      	cmp	r3, #1
 8008664:	d90f      	bls.n	8008686 <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 8008666:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008668:	1c5a      	adds	r2, r3, #1
 800866a:	647a      	str	r2, [r7, #68]	@ 0x44
 800866c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8008670:	701a      	strb	r2, [r3, #0]
            req_len--;
 8008672:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008676:	3b01      	subs	r3, #1
 8008678:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 800867c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8008680:	3301      	adds	r3, #1
 8008682:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 8008686:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800868a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800868e:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8008692:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008696:	9300      	str	r3, [sp, #0]
 8008698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800869a:	f7f7 ff9f 	bl	80005dc <tud_hid_get_report_cb>
 800869e:	4603      	mov	r3, r0
 80086a0:	461a      	mov	r2, r3
 80086a2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80086a6:	4413      	add	r3, r2
 80086a8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 80086ac:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10a      	bne.n	80086ca <hidd_control_xfer_cb+0x23e>
 80086b4:	4b14      	ldr	r3, [pc, #80]	@ (8008708 <hidd_control_xfer_cb+0x27c>)
 80086b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f003 0301 	and.w	r3, r3, #1
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d000      	beq.n	80086c6 <hidd_control_xfer_cb+0x23a>
 80086c4:	be00      	bkpt	0x0000
 80086c6:	2300      	movs	r3, #0
 80086c8:	e0c8      	b.n	800885c <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 80086ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086cc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80086d0:	79f8      	ldrb	r0, [r7, #7]
 80086d2:	6839      	ldr	r1, [r7, #0]
 80086d4:	f004 fda0 	bl	800d218 <tud_control_xfer>
        }
        break;
 80086d8:	e0b4      	b.n	8008844 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 80086da:	79bb      	ldrb	r3, [r7, #6]
 80086dc:	2b01      	cmp	r3, #1
 80086de:	d115      	bne.n	800870c <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	88db      	ldrh	r3, [r3, #6]
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	2b10      	cmp	r3, #16
 80086e8:	d901      	bls.n	80086ee <hidd_control_xfer_cb+0x262>
 80086ea:	2300      	movs	r3, #0
 80086ec:	e0b6      	b.n	800885c <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 80086ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	88db      	ldrh	r3, [r3, #6]
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	79f8      	ldrb	r0, [r7, #7]
 80086f8:	6839      	ldr	r1, [r7, #0]
 80086fa:	f004 fd8d 	bl	800d218 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 80086fe:	e0a3      	b.n	8008848 <hidd_control_xfer_cb+0x3bc>
 8008700:	20000d3c 	.word	0x20000d3c
 8008704:	20000d48 	.word	0x20000d48
 8008708:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 800870c:	79bb      	ldrb	r3, [r7, #6]
 800870e:	2b03      	cmp	r3, #3
 8008710:	f040 809a 	bne.w	8008848 <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	885b      	ldrh	r3, [r3, #2]
 8008718:	b29b      	uxth	r3, r3
 800871a:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800871c:	89bb      	ldrh	r3, [r7, #12]
 800871e:	0a1b      	lsrs	r3, r3, #8
 8008720:	b29b      	uxth	r3, r3
 8008722:	b2db      	uxtb	r3, r3
 8008724:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	885b      	ldrh	r3, [r3, #2]
 800872c:	b29b      	uxth	r3, r3
 800872e:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8008730:	89fb      	ldrh	r3, [r7, #14]
 8008732:	b2db      	uxtb	r3, r3
 8008734:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 8008738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	88db      	ldrh	r3, [r3, #6]
 8008740:	b29b      	uxth	r3, r3
 8008742:	827b      	strh	r3, [r7, #18]
 8008744:	2310      	movs	r3, #16
 8008746:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008748:	8a7a      	ldrh	r2, [r7, #18]
 800874a:	8a3b      	ldrh	r3, [r7, #16]
 800874c:	4293      	cmp	r3, r2
 800874e:	bf28      	it	cs
 8008750:	4613      	movcs	r3, r2
 8008752:	b29b      	uxth	r3, r3
 8008754:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 8008756:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00e      	beq.n	800877c <hidd_control_xfer_cb+0x2f0>
 800875e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008760:	2b01      	cmp	r3, #1
 8008762:	d90b      	bls.n	800877c <hidd_control_xfer_cb+0x2f0>
 8008764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800876c:	429a      	cmp	r2, r3
 800876e:	d105      	bne.n	800877c <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 8008770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008772:	3301      	adds	r3, #1
 8008774:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 8008776:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008778:	3b01      	subs	r3, #1
 800877a:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 800877c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008780:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8008784:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8008788:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800878a:	9300      	str	r3, [sp, #0]
 800878c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800878e:	f7f7 ff15 	bl	80005bc <tud_hid_set_report_cb>
        break;
 8008792:	e059      	b.n	8008848 <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8008794:	79bb      	ldrb	r3, [r7, #6]
 8008796:	2b01      	cmp	r3, #1
 8008798:	d158      	bne.n	800884c <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	885b      	ldrh	r3, [r3, #2]
 800879e:	b29b      	uxth	r3, r3
 80087a0:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80087a2:	897b      	ldrh	r3, [r7, #10]
 80087a4:	0a1b      	lsrs	r3, r3, #8
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	b2da      	uxtb	r2, r3
 80087aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ac:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 80087ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087b0:	79da      	ldrb	r2, [r3, #7]
 80087b2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80087b6:	4611      	mov	r1, r2
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7ff fc13 	bl	8007fe4 <tud_hid_set_idle_cb>
 80087be:	4603      	mov	r3, r0
 80087c0:	f083 0301 	eor.w	r3, r3, #1
 80087c4:	b2db      	uxtb	r3, r3
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d001      	beq.n	80087ce <hidd_control_xfer_cb+0x342>
 80087ca:	2300      	movs	r3, #0
 80087cc:	e046      	b.n	800885c <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 80087ce:	79fb      	ldrb	r3, [r7, #7]
 80087d0:	6839      	ldr	r1, [r7, #0]
 80087d2:	4618      	mov	r0, r3
 80087d4:	f004 fc9c 	bl	800d110 <tud_control_status>
        }
        break;
 80087d8:	e038      	b.n	800884c <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 80087da:	79bb      	ldrb	r3, [r7, #6]
 80087dc:	2b01      	cmp	r3, #1
 80087de:	d137      	bne.n	8008850 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 80087e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087e2:	1dda      	adds	r2, r3, #7
 80087e4:	79f8      	ldrb	r0, [r7, #7]
 80087e6:	2301      	movs	r3, #1
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	f004 fd15 	bl	800d218 <tud_control_xfer>
        }
        break;
 80087ee:	e02f      	b.n	8008850 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 80087f0:	79bb      	ldrb	r3, [r7, #6]
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d12e      	bne.n	8008854 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 80087f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087f8:	1d9a      	adds	r2, r3, #6
 80087fa:	79f8      	ldrb	r0, [r7, #7]
 80087fc:	2301      	movs	r3, #1
 80087fe:	6839      	ldr	r1, [r7, #0]
 8008800:	f004 fd0a 	bl	800d218 <tud_control_xfer>
        }
        break;
 8008804:	e026      	b.n	8008854 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8008806:	79bb      	ldrb	r3, [r7, #6]
 8008808:	2b01      	cmp	r3, #1
 800880a:	d105      	bne.n	8008818 <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 800880c:	79fb      	ldrb	r3, [r7, #7]
 800880e:	6839      	ldr	r1, [r7, #0]
 8008810:	4618      	mov	r0, r3
 8008812:	f004 fc7d 	bl	800d110 <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 8008816:	e01f      	b.n	8008858 <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 8008818:	79bb      	ldrb	r3, [r7, #6]
 800881a:	2b03      	cmp	r3, #3
 800881c:	d11c      	bne.n	8008858 <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	885b      	ldrh	r3, [r3, #2]
 8008822:	b29b      	uxth	r3, r3
 8008824:	b2da      	uxtb	r2, r3
 8008826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008828:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 800882a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800882c:	799a      	ldrb	r2, [r3, #6]
 800882e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008832:	4611      	mov	r1, r2
 8008834:	4618      	mov	r0, r3
 8008836:	f7ff fbc7 	bl	8007fc8 <tud_hid_set_protocol_cb>
        break;
 800883a:	e00d      	b.n	8008858 <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 800883c:	2300      	movs	r3, #0
 800883e:	e00d      	b.n	800885c <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 8008840:	2300      	movs	r3, #0
 8008842:	e00b      	b.n	800885c <hidd_control_xfer_cb+0x3d0>
        break;
 8008844:	bf00      	nop
 8008846:	e008      	b.n	800885a <hidd_control_xfer_cb+0x3ce>
        break;
 8008848:	bf00      	nop
 800884a:	e006      	b.n	800885a <hidd_control_xfer_cb+0x3ce>
        break;
 800884c:	bf00      	nop
 800884e:	e004      	b.n	800885a <hidd_control_xfer_cb+0x3ce>
        break;
 8008850:	bf00      	nop
 8008852:	e002      	b.n	800885a <hidd_control_xfer_cb+0x3ce>
        break;
 8008854:	bf00      	nop
 8008856:	e000      	b.n	800885a <hidd_control_xfer_cb+0x3ce>
        break;
 8008858:	bf00      	nop
  }

  return true;
 800885a:	2301      	movs	r3, #1
}
 800885c:	4618      	mov	r0, r3
 800885e:	3748      	adds	r7, #72	@ 0x48
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8008864:	b580      	push	{r7, lr}
 8008866:	b08a      	sub	sp, #40	@ 0x28
 8008868:	af02      	add	r7, sp, #8
 800886a:	603b      	str	r3, [r7, #0]
 800886c:	4603      	mov	r3, r0
 800886e:	71fb      	strb	r3, [r7, #7]
 8008870:	460b      	mov	r3, r1
 8008872:	71bb      	strb	r3, [r7, #6]
 8008874:	4613      	mov	r3, r2
 8008876:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8008878:	2300      	movs	r3, #0
 800887a:	77fb      	strb	r3, [r7, #31]
 800887c:	e014      	b.n	80088a8 <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 800887e:	7ffa      	ldrb	r2, [r7, #31]
 8008880:	4613      	mov	r3, r2
 8008882:	005b      	lsls	r3, r3, #1
 8008884:	4413      	add	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	4a3f      	ldr	r2, [pc, #252]	@ (8008988 <hidd_xfer_cb+0x124>)
 800888a:	4413      	add	r3, r2
 800888c:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	789b      	ldrb	r3, [r3, #2]
 8008892:	79ba      	ldrb	r2, [r7, #6]
 8008894:	429a      	cmp	r2, r3
 8008896:	d00a      	beq.n	80088ae <hidd_xfer_cb+0x4a>
 8008898:	69bb      	ldr	r3, [r7, #24]
 800889a:	785b      	ldrb	r3, [r3, #1]
 800889c:	79ba      	ldrb	r2, [r7, #6]
 800889e:	429a      	cmp	r2, r3
 80088a0:	d005      	beq.n	80088ae <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 80088a2:	7ffb      	ldrb	r3, [r7, #31]
 80088a4:	3301      	adds	r3, #1
 80088a6:	77fb      	strb	r3, [r7, #31]
 80088a8:	7ffb      	ldrb	r3, [r7, #31]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d0e7      	beq.n	800887e <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 80088ae:	7ffb      	ldrb	r3, [r7, #31]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00a      	beq.n	80088ca <hidd_xfer_cb+0x66>
 80088b4:	4b35      	ldr	r3, [pc, #212]	@ (800898c <hidd_xfer_cb+0x128>)
 80088b6:	60fb      	str	r3, [r7, #12]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f003 0301 	and.w	r3, r3, #1
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d000      	beq.n	80088c6 <hidd_xfer_cb+0x62>
 80088c4:	be00      	bkpt	0x0000
 80088c6:	2300      	movs	r3, #0
 80088c8:	e059      	b.n	800897e <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 80088ca:	7ffa      	ldrb	r2, [r7, #31]
 80088cc:	4613      	mov	r3, r2
 80088ce:	005b      	lsls	r3, r3, #1
 80088d0:	4413      	add	r3, r2
 80088d2:	011b      	lsls	r3, r3, #4
 80088d4:	4a2e      	ldr	r2, [pc, #184]	@ (8008990 <hidd_xfer_cb+0x12c>)
 80088d6:	4413      	add	r3, r2
 80088d8:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 80088da:	69bb      	ldr	r3, [r7, #24]
 80088dc:	785b      	ldrb	r3, [r3, #1]
 80088de:	79ba      	ldrb	r2, [r7, #6]
 80088e0:	429a      	cmp	r2, r3
 80088e2:	d116      	bne.n	8008912 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 80088e4:	797b      	ldrb	r3, [r7, #5]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d109      	bne.n	80088fe <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	f103 0110 	add.w	r1, r3, #16
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	b29a      	uxth	r2, r3
 80088f4:	7ffb      	ldrb	r3, [r7, #31]
 80088f6:	4618      	mov	r0, r3
 80088f8:	f7ff fb83 	bl	8008002 <tud_hid_report_complete_cb>
 80088fc:	e03e      	b.n	800897c <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	f103 0210 	add.w	r2, r3, #16
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	b29b      	uxth	r3, r3
 8008908:	7ff8      	ldrb	r0, [r7, #31]
 800890a:	2101      	movs	r1, #1
 800890c:	f7ff fb87 	bl	800801e <tud_hid_report_failed_cb>
 8008910:	e034      	b.n	800897c <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 8008912:	797b      	ldrb	r3, [r7, #5]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d10c      	bne.n	8008932 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	f103 0220 	add.w	r2, r3, #32
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	b29b      	uxth	r3, r3
 8008922:	7ff8      	ldrb	r0, [r7, #31]
 8008924:	9300      	str	r3, [sp, #0]
 8008926:	4613      	mov	r3, r2
 8008928:	2202      	movs	r2, #2
 800892a:	2100      	movs	r1, #0
 800892c:	f7f7 fe46 	bl	80005bc <tud_hid_set_report_cb>
 8008930:	e008      	b.n	8008944 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	f103 0220 	add.w	r2, r3, #32
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	b29b      	uxth	r3, r3
 800893c:	7ff8      	ldrb	r0, [r7, #31]
 800893e:	2102      	movs	r1, #2
 8008940:	f7ff fb6d 	bl	800801e <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	7899      	ldrb	r1, [r3, #2]
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	f103 0220 	add.w	r2, r3, #32
 800894e:	79f8      	ldrb	r0, [r7, #7]
 8008950:	2300      	movs	r3, #0
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	2310      	movs	r3, #16
 8008956:	f004 f9e5 	bl	800cd24 <usbd_edpt_xfer>
 800895a:	4603      	mov	r3, r0
 800895c:	f083 0301 	eor.w	r3, r3, #1
 8008960:	b2db      	uxtb	r3, r3
 8008962:	2b00      	cmp	r3, #0
 8008964:	d00a      	beq.n	800897c <hidd_xfer_cb+0x118>
 8008966:	4b09      	ldr	r3, [pc, #36]	@ (800898c <hidd_xfer_cb+0x128>)
 8008968:	613b      	str	r3, [r7, #16]
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 0301 	and.w	r3, r3, #1
 8008972:	2b00      	cmp	r3, #0
 8008974:	d000      	beq.n	8008978 <hidd_xfer_cb+0x114>
 8008976:	be00      	bkpt	0x0000
 8008978:	2300      	movs	r3, #0
 800897a:	e000      	b.n	800897e <hidd_xfer_cb+0x11a>
  }

  return true;
 800897c:	2301      	movs	r3, #1
}
 800897e:	4618      	mov	r0, r3
 8008980:	3720      	adds	r7, #32
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	20000d3c 	.word	0x20000d3c
 800898c:	e000edf0 	.word	0xe000edf0
 8008990:	20000d48 	.word	0x20000d48

08008994 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	4603      	mov	r3, r0
 800899c:	60b9      	str	r1, [r7, #8]
 800899e:	607a      	str	r2, [r7, #4]
 80089a0:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 80089a2:	2300      	movs	r3, #0
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3714      	adds	r7, #20
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b088      	sub	sp, #32
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	460b      	mov	r3, r1
 80089ba:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	3320      	adds	r3, #32
 80089c4:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	7fdb      	ldrb	r3, [r3, #31]
 80089ca:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	78fa      	ldrb	r2, [r7, #3]
 80089d0:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	689a      	ldr	r2, [r3, #8]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089da:	1ad2      	subs	r2, r2, r3
 80089dc:	69bb      	ldr	r3, [r7, #24]
 80089de:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2202      	movs	r2, #2
 80089e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d106      	bne.n	8008a00 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	7b58      	ldrb	r0, [r3, #13]
 80089f6:	2300      	movs	r3, #0
 80089f8:	2220      	movs	r2, #32
 80089fa:	2105      	movs	r1, #5
 80089fc:	f000 f984 	bl	8008d08 <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d028      	beq.n	8008a5a <fail_scsi_op+0xaa>
 8008a08:	69bb      	ldr	r3, [r7, #24]
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d024      	beq.n	8008a5a <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	7b1b      	ldrb	r3, [r3, #12]
 8008a14:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 8008a16:	7dbb      	ldrb	r3, [r7, #22]
 8008a18:	613b      	str	r3, [r7, #16]
 8008a1a:	2307      	movs	r3, #7
 8008a1c:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8008a1e:	7bfb      	ldrb	r3, [r7, #15]
 8008a20:	693a      	ldr	r2, [r7, #16]
 8008a22:	fa22 f303 	lsr.w	r3, r2, r3
 8008a26:	f003 0301 	and.w	r3, r3, #1
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	bf14      	ite	ne
 8008a2e:	2301      	movne	r3, #1
 8008a30:	2300      	moveq	r3, #0
 8008a32:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d008      	beq.n	8008a4a <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8008a3e:	7dfb      	ldrb	r3, [r7, #23]
 8008a40:	4611      	mov	r1, r2
 8008a42:	4618      	mov	r0, r3
 8008a44:	f004 fa90 	bl	800cf68 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 8008a48:	e007      	b.n	8008a5a <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8008a50:	7dfb      	ldrb	r3, [r7, #23]
 8008a52:	4611      	mov	r1, r2
 8008a54:	4618      	mov	r0, r3
 8008a56:	f004 fa87 	bl	800cf68 <usbd_edpt_stall>
}
 8008a5a:	bf00      	nop
 8008a5c:	3720      	adds	r7, #32
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}

08008a62 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 8008a62:	b480      	push	{r7}
 8008a64:	b08b      	sub	sp, #44	@ 0x2c
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8008a74:	6a3b      	ldr	r3, [r7, #32]
 8008a76:	330f      	adds	r3, #15
 8008a78:	3307      	adds	r3, #7
 8008a7a:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	881b      	ldrh	r3, [r3, #0]
 8008a80:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 8008a82:	8b7b      	ldrh	r3, [r7, #26]
 8008a84:	ba5b      	rev16	r3, r3
 8008a86:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8008a88:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d106      	bne.n	8008aa0 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 8008a92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d04d      	beq.n	8008b34 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8008a98:	2302      	movs	r3, #2
 8008a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008a9e:	e049      	b.n	8008b34 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	7bdb      	ldrb	r3, [r3, #15]
 8008aa4:	2b28      	cmp	r3, #40	@ 0x28
 8008aa6:	d11a      	bne.n	8008ade <rdwr10_validate_cmd+0x7c>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	7b1b      	ldrb	r3, [r3, #12]
 8008aac:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 8008aae:	7e7b      	ldrb	r3, [r7, #25]
 8008ab0:	617b      	str	r3, [r7, #20]
 8008ab2:	2307      	movs	r3, #7
 8008ab4:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8008ab6:	7cfb      	ldrb	r3, [r7, #19]
 8008ab8:	697a      	ldr	r2, [r7, #20]
 8008aba:	fa22 f303 	lsr.w	r3, r2, r3
 8008abe:	f003 0301 	and.w	r3, r3, #1
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	bf14      	ite	ne
 8008ac6:	2301      	movne	r3, #1
 8008ac8:	2300      	moveq	r3, #0
 8008aca:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8008acc:	f083 0301 	eor.w	r3, r3, #1
 8008ad0:	b2db      	uxtb	r3, r3
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d003      	beq.n	8008ade <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8008ad6:	2302      	movs	r3, #2
 8008ad8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008adc:	e02a      	b.n	8008b34 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	7bdb      	ldrb	r3, [r3, #15]
 8008ae2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ae4:	d117      	bne.n	8008b16 <rdwr10_validate_cmd+0xb4>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	7b1b      	ldrb	r3, [r3, #12]
 8008aea:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 8008aec:	7cbb      	ldrb	r3, [r7, #18]
 8008aee:	60fb      	str	r3, [r7, #12]
 8008af0:	2307      	movs	r3, #7
 8008af2:	72fb      	strb	r3, [r7, #11]
 8008af4:	7afb      	ldrb	r3, [r7, #11]
 8008af6:	68fa      	ldr	r2, [r7, #12]
 8008af8:	fa22 f303 	lsr.w	r3, r2, r3
 8008afc:	f003 0301 	and.w	r3, r3, #1
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	bf14      	ite	ne
 8008b04:	2301      	movne	r3, #1
 8008b06:	2300      	moveq	r3, #0
 8008b08:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d003      	beq.n	8008b16 <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8008b0e:	2302      	movs	r3, #2
 8008b10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008b14:	e00e      	b.n	8008b34 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 8008b16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d103      	bne.n	8008b24 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008b22:	e007      	b.n	8008b34 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	689a      	ldr	r2, [r3, #8]
 8008b28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d202      	bcs.n	8008b34 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8008b2e:	2302      	movs	r3, #2
 8008b30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 8008b34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	372c      	adds	r7, #44	@ 0x2c
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b08c      	sub	sp, #48	@ 0x30
 8008b48:	af02      	add	r7, sp, #8
 8008b4a:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	7fdb      	ldrb	r3, [r3, #31]
 8008b50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8008b5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b62:	4611      	mov	r1, r2
 8008b64:	4618      	mov	r0, r3
 8008b66:	f004 fa7b 	bl	800d060 <usbd_edpt_stalled>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	f083 0301 	eor.w	r3, r3, #1
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d055      	beq.n	8008c22 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8008b76:	6a3b      	ldr	r3, [r7, #32]
 8008b78:	689a      	ldr	r2, [r3, #8]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d91d      	bls.n	8008bbe <proc_stage_status+0x7a>
 8008b82:	6a3b      	ldr	r3, [r7, #32]
 8008b84:	7b1b      	ldrb	r3, [r3, #12]
 8008b86:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8008b88:	7efb      	ldrb	r3, [r7, #27]
 8008b8a:	617b      	str	r3, [r7, #20]
 8008b8c:	2307      	movs	r3, #7
 8008b8e:	74fb      	strb	r3, [r7, #19]
 8008b90:	7cfb      	ldrb	r3, [r7, #19]
 8008b92:	697a      	ldr	r2, [r7, #20]
 8008b94:	fa22 f303 	lsr.w	r3, r2, r3
 8008b98:	f003 0301 	and.w	r3, r3, #1
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	bf14      	ite	ne
 8008ba0:	2301      	movne	r3, #1
 8008ba2:	2300      	moveq	r3, #0
 8008ba4:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d009      	beq.n	8008bbe <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8008bb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008bb4:	4611      	mov	r1, r2
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f004 f9d6 	bl	800cf68 <usbd_edpt_stall>
 8008bbc:	e031      	b.n	8008c22 <proc_stage_status+0xde>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	7fdb      	ldrb	r3, [r3, #31]
 8008bc6:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	689a      	ldr	r2, [r3, #8]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bd0:	1ad2      	subs	r2, r2, r3
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2203      	movs	r2, #3
 8008bda:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	3320      	adds	r3, #32
 8008be2:	220d      	movs	r2, #13
 8008be4:	4619      	mov	r1, r3
 8008be6:	4811      	ldr	r0, [pc, #68]	@ (8008c2c <proc_stage_status+0xe8>)
 8008be8:	f007 fc68 	bl	80104bc <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8008bf2:	7af8      	ldrb	r0, [r7, #11]
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	9300      	str	r3, [sp, #0]
 8008bf8:	230d      	movs	r3, #13
 8008bfa:	4a0c      	ldr	r2, [pc, #48]	@ (8008c2c <proc_stage_status+0xe8>)
 8008bfc:	f004 f892 	bl	800cd24 <usbd_edpt_xfer>
 8008c00:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 8008c02:	f083 0301 	eor.w	r3, r3, #1
 8008c06:	b2db      	uxtb	r3, r3
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00a      	beq.n	8008c22 <proc_stage_status+0xde>
 8008c0c:	4b08      	ldr	r3, [pc, #32]	@ (8008c30 <proc_stage_status+0xec>)
 8008c0e:	61fb      	str	r3, [r7, #28]
 8008c10:	69fb      	ldr	r3, [r7, #28]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f003 0301 	and.w	r3, r3, #1
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d000      	beq.n	8008c1e <proc_stage_status+0xda>
 8008c1c:	be00      	bkpt	0x0000
 8008c1e:	2300      	movs	r3, #0
 8008c20:	e000      	b.n	8008c24 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 8008c22:	2301      	movs	r3, #1
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3728      	adds	r7, #40	@ 0x28
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	20000db8 	.word	0x20000db8
 8008c30:	e000edf0 	.word	0xe000edf0

08008c34 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8008c3e:	bf00      	nop
 8008c40:	370c      	adds	r7, #12
 8008c42:	46bd      	mov	sp, r7
 8008c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c48:	4770      	bx	lr

08008c4a <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 8008c4a:	b480      	push	{r7}
 8008c4c:	b083      	sub	sp, #12
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	4603      	mov	r3, r0
 8008c52:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8008c54:	bf00      	nop
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 8008c60:	b480      	push	{r7}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	4603      	mov	r3, r0
 8008c68:	6039      	str	r1, [r7, #0]
 8008c6a:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 8008c6c:	bf00      	nop
 8008c6e:	370c      	adds	r7, #12
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr

08008c78 <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 8008c78:	b480      	push	{r7}
 8008c7a:	af00      	add	r7, sp, #0
  return 1;
 8008c7c:	2301      	movs	r3, #1
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 8008c88:	b490      	push	{r4, r7}
 8008c8a:	b082      	sub	sp, #8
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	4604      	mov	r4, r0
 8008c90:	4608      	mov	r0, r1
 8008c92:	4611      	mov	r1, r2
 8008c94:	461a      	mov	r2, r3
 8008c96:	4623      	mov	r3, r4
 8008c98:	71fb      	strb	r3, [r7, #7]
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	71bb      	strb	r3, [r7, #6]
 8008c9e:	460b      	mov	r3, r1
 8008ca0:	717b      	strb	r3, [r7, #5]
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 8008ca6:	2301      	movs	r3, #1
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	3708      	adds	r7, #8
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bc90      	pop	{r4, r7}
 8008cb0:	4770      	bx	lr

08008cb2 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 8008cb2:	b480      	push	{r7}
 8008cb4:	b083      	sub	sp, #12
 8008cb6:	af00      	add	r7, sp, #0
 8008cb8:	4603      	mov	r3, r0
 8008cba:	71fb      	strb	r3, [r7, #7]
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	71bb      	strb	r3, [r7, #6]
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 8008cc4:	2301      	movs	r3, #1
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 8008cd2:	b480      	push	{r7}
 8008cd4:	b083      	sub	sp, #12
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	4603      	mov	r3, r0
 8008cda:	6039      	str	r1, [r7, #0]
 8008cdc:	71fb      	strb	r3, [r7, #7]
 8008cde:	4613      	mov	r3, r2
 8008ce0:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 8008ce2:	2312      	movs	r3, #18
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 8008cfa:	2301      	movs	r3, #1
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	370c      	adds	r7, #12
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr

08008d08 <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 8008d08:	b490      	push	{r4, r7}
 8008d0a:	b082      	sub	sp, #8
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	4604      	mov	r4, r0
 8008d10:	4608      	mov	r0, r1
 8008d12:	4611      	mov	r1, r2
 8008d14:	461a      	mov	r2, r3
 8008d16:	4623      	mov	r3, r4
 8008d18:	71fb      	strb	r3, [r7, #7]
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	71bb      	strb	r3, [r7, #6]
 8008d1e:	460b      	mov	r3, r1
 8008d20:	717b      	strb	r3, [r7, #5]
 8008d22:	4613      	mov	r3, r2
 8008d24:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 8008d26:	4a09      	ldr	r2, [pc, #36]	@ (8008d4c <tud_msc_set_sense+0x44>)
 8008d28:	79bb      	ldrb	r3, [r7, #6]
 8008d2a:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 8008d2e:	4a07      	ldr	r2, [pc, #28]	@ (8008d4c <tud_msc_set_sense+0x44>)
 8008d30:	797b      	ldrb	r3, [r7, #5]
 8008d32:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 8008d36:	4a05      	ldr	r2, [pc, #20]	@ (8008d4c <tud_msc_set_sense+0x44>)
 8008d38:	793b      	ldrb	r3, [r7, #4]
 8008d3a:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 8008d3e:	2301      	movs	r3, #1
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3708      	adds	r7, #8
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bc90      	pop	{r4, r7}
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	20000d78 	.word	0x20000d78

08008d50 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 8008d50:	b580      	push	{r7, lr}
 8008d52:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8008d54:	2240      	movs	r2, #64	@ 0x40
 8008d56:	2100      	movs	r1, #0
 8008d58:	4802      	ldr	r0, [pc, #8]	@ (8008d64 <mscd_init+0x14>)
 8008d5a:	f007 fb7b 	bl	8010454 <memset>
}
 8008d5e:	bf00      	nop
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	20000d78 	.word	0x20000d78

08008d68 <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b082      	sub	sp, #8
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	4603      	mov	r3, r0
 8008d70:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8008d72:	2240      	movs	r2, #64	@ 0x40
 8008d74:	2100      	movs	r1, #0
 8008d76:	4803      	ldr	r0, [pc, #12]	@ (8008d84 <mscd_reset+0x1c>)
 8008d78:	f007 fb6c 	bl	8010454 <memset>
}
 8008d7c:	bf00      	nop
 8008d7e:	3708      	adds	r7, #8
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	20000d78 	.word	0x20000d78

08008d88 <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b08e      	sub	sp, #56	@ 0x38
 8008d8c:	af02      	add	r7, sp, #8
 8008d8e:	4603      	mov	r3, r0
 8008d90:	6039      	str	r1, [r7, #0]
 8008d92:	71fb      	strb	r3, [r7, #7]
 8008d94:	4613      	mov	r3, r2
 8008d96:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	795b      	ldrb	r3, [r3, #5]
 8008d9c:	2b08      	cmp	r3, #8
 8008d9e:	d107      	bne.n	8008db0 <mscd_open+0x28>
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	799b      	ldrb	r3, [r3, #6]
 8008da4:	2b06      	cmp	r3, #6
 8008da6:	d103      	bne.n	8008db0 <mscd_open+0x28>
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	79db      	ldrb	r3, [r3, #7]
 8008dac:	2b50      	cmp	r3, #80	@ 0x50
 8008dae:	d001      	beq.n	8008db4 <mscd_open+0x2c>
 8008db0:	2300      	movs	r3, #0
 8008db2:	e064      	b.n	8008e7e <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 8008db4:	2317      	movs	r3, #23
 8008db6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 8008db8:	88ba      	ldrh	r2, [r7, #4]
 8008dba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d20a      	bcs.n	8008dd6 <mscd_open+0x4e>
 8008dc0:	4b31      	ldr	r3, [pc, #196]	@ (8008e88 <mscd_open+0x100>)
 8008dc2:	61fb      	str	r3, [r7, #28]
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f003 0301 	and.w	r3, r3, #1
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d000      	beq.n	8008dd2 <mscd_open+0x4a>
 8008dd0:	be00      	bkpt	0x0000
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	e053      	b.n	8008e7e <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 8008dd6:	4b2d      	ldr	r3, [pc, #180]	@ (8008e8c <mscd_open+0x104>)
 8008dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	789a      	ldrb	r2, [r3, #2]
 8008dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 8008de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de6:	79fa      	ldrb	r2, [r7, #7]
 8008de8:	77da      	strb	r2, [r3, #31]
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	781b      	ldrb	r3, [r3, #0]
 8008df6:	461a      	mov	r2, r3
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 8008dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dfe:	332f      	adds	r3, #47	@ 0x2f
 8008e00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e02:	322e      	adds	r2, #46	@ 0x2e
 8008e04:	79f8      	ldrb	r0, [r7, #7]
 8008e06:	9201      	str	r2, [sp, #4]
 8008e08:	9300      	str	r3, [sp, #0]
 8008e0a:	2302      	movs	r3, #2
 8008e0c:	2202      	movs	r2, #2
 8008e0e:	f003 fe8b 	bl	800cb28 <usbd_open_edpt_pair>
 8008e12:	4603      	mov	r3, r0
 8008e14:	f083 0301 	eor.w	r3, r3, #1
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d00a      	beq.n	8008e34 <mscd_open+0xac>
 8008e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008e88 <mscd_open+0x100>)
 8008e20:	623b      	str	r3, [r7, #32]
 8008e22:	6a3b      	ldr	r3, [r7, #32]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f003 0301 	and.w	r3, r3, #1
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d000      	beq.n	8008e30 <mscd_open+0xa8>
 8008e2e:	be00      	bkpt	0x0000
 8008e30:	2300      	movs	r3, #0
 8008e32:	e024      	b.n	8008e7e <mscd_open+0xf6>
 8008e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e36:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	7fdb      	ldrb	r3, [r3, #31]
 8008e3c:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	2200      	movs	r2, #0
 8008e42:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8008e4c:	7bf8      	ldrb	r0, [r7, #15]
 8008e4e:	2300      	movs	r3, #0
 8008e50:	9300      	str	r3, [sp, #0]
 8008e52:	231f      	movs	r3, #31
 8008e54:	4a0e      	ldr	r2, [pc, #56]	@ (8008e90 <mscd_open+0x108>)
 8008e56:	f003 ff65 	bl	800cd24 <usbd_edpt_xfer>
 8008e5a:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 8008e5c:	f083 0301 	eor.w	r3, r3, #1
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d00a      	beq.n	8008e7c <mscd_open+0xf4>
 8008e66:	4b08      	ldr	r3, [pc, #32]	@ (8008e88 <mscd_open+0x100>)
 8008e68:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f003 0301 	and.w	r3, r3, #1
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d000      	beq.n	8008e78 <mscd_open+0xf0>
 8008e76:	be00      	bkpt	0x0000
 8008e78:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008e7a:	e000      	b.n	8008e7e <mscd_open+0xf6>

  return drv_len;
 8008e7c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3730      	adds	r7, #48	@ 0x30
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}
 8008e86:	bf00      	nop
 8008e88:	e000edf0 	.word	0xe000edf0
 8008e8c:	20000d78 	.word	0x20000d78
 8008e90:	20000db8 	.word	0x20000db8

08008e94 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b08e      	sub	sp, #56	@ 0x38
 8008ed8:	af02      	add	r7, sp, #8
 8008eda:	4603      	mov	r3, r0
 8008edc:	603a      	str	r2, [r7, #0]
 8008ede:	71fb      	strb	r3, [r7, #7]
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 8008ee4:	79bb      	ldrb	r3, [r7, #6]
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d001      	beq.n	8008eee <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 8008eea:	2301      	movs	r3, #1
 8008eec:	e115      	b.n	800911a <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 8008eee:	4b8d      	ldr	r3, [pc, #564]	@ (8009124 <mscd_control_xfer_cb+0x250>)
 8008ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f040 80c4 	bne.w	800908a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	781b      	ldrb	r3, [r3, #0]
 8008f06:	f003 031f 	and.w	r3, r3, #31
 8008f0a:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8008f0c:	2b02      	cmp	r3, #2
 8008f0e:	f040 80bc 	bne.w	800908a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	f040 80b7 	bne.w	800908a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	885b      	ldrh	r3, [r3, #2]
 8008f20:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f040 80b1 	bne.w	800908a <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	889b      	ldrh	r3, [r3, #4]
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8008f30:	8bfb      	ldrh	r3, [r7, #30]
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 8008f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f3a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008f3e:	2b04      	cmp	r3, #4
 8008f40:	d107      	bne.n	8008f52 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 8008f42:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8008f46:	79fb      	ldrb	r3, [r7, #7]
 8008f48:	4611      	mov	r1, r2
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f004 f80c 	bl	800cf68 <usbd_edpt_stall>
 8008f50:	e099      	b.n	8009086 <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 8008f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f54:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8008f58:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d137      	bne.n	8008fd0 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 8008f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f62:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008f66:	2b02      	cmp	r3, #2
 8008f68:	f040 808d 	bne.w	8009086 <mscd_control_xfer_cb+0x1b2>
 8008f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f6e:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8008f70:	69bb      	ldr	r3, [r7, #24]
 8008f72:	7fdb      	ldrb	r3, [r3, #31]
 8008f74:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	689a      	ldr	r2, [r3, #8]
 8008f7a:	69bb      	ldr	r3, [r7, #24]
 8008f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f7e:	1ad2      	subs	r2, r2, r3
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	2203      	movs	r2, #3
 8008f88:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	3320      	adds	r3, #32
 8008f90:	220d      	movs	r2, #13
 8008f92:	4619      	mov	r1, r3
 8008f94:	4864      	ldr	r0, [pc, #400]	@ (8009128 <mscd_control_xfer_cb+0x254>)
 8008f96:	f007 fa91 	bl	80104bc <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8008f9a:	69bb      	ldr	r3, [r7, #24]
 8008f9c:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8008fa0:	7df8      	ldrb	r0, [r7, #23]
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	9300      	str	r3, [sp, #0]
 8008fa6:	230d      	movs	r3, #13
 8008fa8:	4a5f      	ldr	r2, [pc, #380]	@ (8009128 <mscd_control_xfer_cb+0x254>)
 8008faa:	f003 febb 	bl	800cd24 <usbd_edpt_xfer>
 8008fae:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 8008fb0:	f083 0301 	eor.w	r3, r3, #1
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d065      	beq.n	8009086 <mscd_control_xfer_cb+0x1b2>
 8008fba:	4b5c      	ldr	r3, [pc, #368]	@ (800912c <mscd_control_xfer_cb+0x258>)
 8008fbc:	623b      	str	r3, [r7, #32]
 8008fbe:	6a3b      	ldr	r3, [r7, #32]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f003 0301 	and.w	r3, r3, #1
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d000      	beq.n	8008fcc <mscd_control_xfer_cb+0xf8>
 8008fca:	be00      	bkpt	0x0000
 8008fcc:	2300      	movs	r3, #0
 8008fce:	e0a4      	b.n	800911a <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 8008fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008fd6:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d153      	bne.n	8009086 <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 8008fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d14e      	bne.n	8009086 <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 8008fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fea:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8008fee:	79fb      	ldrb	r3, [r7, #7]
 8008ff0:	75bb      	strb	r3, [r7, #22]
 8008ff2:	4613      	mov	r3, r2
 8008ff4:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 8008ff6:	7d7a      	ldrb	r2, [r7, #21]
 8008ff8:	7dbb      	ldrb	r3, [r7, #22]
 8008ffa:	4611      	mov	r1, r2
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f003 ff85 	bl	800cf0c <usbd_edpt_busy>
 8009002:	4603      	mov	r3, r0
 8009004:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 8009006:	7d7a      	ldrb	r2, [r7, #21]
 8009008:	7dbb      	ldrb	r3, [r7, #22]
 800900a:	4611      	mov	r1, r2
 800900c:	4618      	mov	r0, r3
 800900e:	f004 f827 	bl	800d060 <usbd_edpt_stalled>
 8009012:	4603      	mov	r3, r0
 8009014:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 8009016:	7d3b      	ldrb	r3, [r7, #20]
 8009018:	f083 0301 	eor.w	r3, r3, #1
 800901c:	b2db      	uxtb	r3, r3
 800901e:	2b00      	cmp	r3, #0
 8009020:	d007      	beq.n	8009032 <mscd_control_xfer_cb+0x15e>
 8009022:	7cfb      	ldrb	r3, [r7, #19]
 8009024:	f083 0301 	eor.w	r3, r3, #1
 8009028:	b2db      	uxtb	r3, r3
 800902a:	2b00      	cmp	r3, #0
 800902c:	d001      	beq.n	8009032 <mscd_control_xfer_cb+0x15e>
 800902e:	2301      	movs	r3, #1
 8009030:	e000      	b.n	8009034 <mscd_control_xfer_cb+0x160>
 8009032:	2300      	movs	r3, #0
 8009034:	f003 0301 	and.w	r3, r3, #1
 8009038:	b2db      	uxtb	r3, r3
 800903a:	2b00      	cmp	r3, #0
 800903c:	d023      	beq.n	8009086 <mscd_control_xfer_cb+0x1b2>
 800903e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009040:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	7fdb      	ldrb	r3, [r3, #31]
 8009046:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	2200      	movs	r2, #0
 800904c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8009056:	7af8      	ldrb	r0, [r7, #11]
 8009058:	2300      	movs	r3, #0
 800905a:	9300      	str	r3, [sp, #0]
 800905c:	231f      	movs	r3, #31
 800905e:	4a32      	ldr	r2, [pc, #200]	@ (8009128 <mscd_control_xfer_cb+0x254>)
 8009060:	f003 fe60 	bl	800cd24 <usbd_edpt_xfer>
 8009064:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 8009066:	f083 0301 	eor.w	r3, r3, #1
 800906a:	b2db      	uxtb	r3, r3
 800906c:	2b00      	cmp	r3, #0
 800906e:	d00a      	beq.n	8009086 <mscd_control_xfer_cb+0x1b2>
 8009070:	4b2e      	ldr	r3, [pc, #184]	@ (800912c <mscd_control_xfer_cb+0x258>)
 8009072:	627b      	str	r3, [r7, #36]	@ 0x24
 8009074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f003 0301 	and.w	r3, r3, #1
 800907c:	2b00      	cmp	r3, #0
 800907e:	d000      	beq.n	8009082 <mscd_control_xfer_cb+0x1ae>
 8009080:	be00      	bkpt	0x0000
 8009082:	2300      	movs	r3, #0
 8009084:	e049      	b.n	800911a <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 8009086:	2301      	movs	r3, #1
 8009088:	e047      	b.n	800911a <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	781b      	ldrb	r3, [r3, #0]
 800908e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009092:	b2db      	uxtb	r3, r3
 8009094:	2b20      	cmp	r3, #32
 8009096:	d001      	beq.n	800909c <mscd_control_xfer_cb+0x1c8>
 8009098:	2300      	movs	r3, #0
 800909a:	e03e      	b.n	800911a <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	785b      	ldrb	r3, [r3, #1]
 80090a0:	2bfe      	cmp	r3, #254	@ 0xfe
 80090a2:	d016      	beq.n	80090d2 <mscd_control_xfer_cb+0x1fe>
 80090a4:	2bff      	cmp	r3, #255	@ 0xff
 80090a6:	d135      	bne.n	8009114 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	885b      	ldrh	r3, [r3, #2]
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d104      	bne.n	80090bc <mscd_control_xfer_cb+0x1e8>
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	88db      	ldrh	r3, [r3, #6]
 80090b6:	b29b      	uxth	r3, r3
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d001      	beq.n	80090c0 <mscd_control_xfer_cb+0x1ec>
 80090bc:	2300      	movs	r3, #0
 80090be:	e02c      	b.n	800911a <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 80090c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80090c2:	f7ff fee7 	bl	8008e94 <proc_bot_reset>
      tud_control_status(rhport, request);
 80090c6:	79fb      	ldrb	r3, [r7, #7]
 80090c8:	6839      	ldr	r1, [r7, #0]
 80090ca:	4618      	mov	r0, r3
 80090cc:	f004 f820 	bl	800d110 <tud_control_status>
    break;
 80090d0:	e022      	b.n	8009118 <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	885b      	ldrh	r3, [r3, #2]
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d104      	bne.n	80090e6 <mscd_control_xfer_cb+0x212>
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	88db      	ldrh	r3, [r3, #6]
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d001      	beq.n	80090ea <mscd_control_xfer_cb+0x216>
 80090e6:	2300      	movs	r3, #0
 80090e8:	e017      	b.n	800911a <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 80090ea:	f7ff fdc5 	bl	8008c78 <tud_msc_get_maxlun_cb>
 80090ee:	4603      	mov	r3, r0
 80090f0:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 80090f2:	7abb      	ldrb	r3, [r7, #10]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d101      	bne.n	80090fc <mscd_control_xfer_cb+0x228>
 80090f8:	2300      	movs	r3, #0
 80090fa:	e00e      	b.n	800911a <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 80090fc:	7abb      	ldrb	r3, [r7, #10]
 80090fe:	3b01      	subs	r3, #1
 8009100:	b2db      	uxtb	r3, r3
 8009102:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 8009104:	f107 020a 	add.w	r2, r7, #10
 8009108:	79f8      	ldrb	r0, [r7, #7]
 800910a:	2301      	movs	r3, #1
 800910c:	6839      	ldr	r1, [r7, #0]
 800910e:	f004 f883 	bl	800d218 <tud_control_xfer>
 8009112:	e001      	b.n	8009118 <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 8009114:	2300      	movs	r3, #0
 8009116:	e000      	b.n	800911a <mscd_control_xfer_cb+0x246>
  }

  return true;
 8009118:	2301      	movs	r3, #1
}
 800911a:	4618      	mov	r0, r3
 800911c:	3730      	adds	r7, #48	@ 0x30
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}
 8009122:	bf00      	nop
 8009124:	20000d78 	.word	0x20000d78
 8009128:	20000db8 	.word	0x20000db8
 800912c:	e000edf0 	.word	0xe000edf0

08009130 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 8009130:	b580      	push	{r7, lr}
 8009132:	b09c      	sub	sp, #112	@ 0x70
 8009134:	af02      	add	r7, sp, #8
 8009136:	603b      	str	r3, [r7, #0]
 8009138:	4603      	mov	r3, r0
 800913a:	71fb      	strb	r3, [r7, #7]
 800913c:	460b      	mov	r3, r1
 800913e:	71bb      	strb	r3, [r7, #6]
 8009140:	4613      	mov	r3, r2
 8009142:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 8009144:	4b93      	ldr	r3, [pc, #588]	@ (8009394 <mscd_xfer_cb+0x264>)
 8009146:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 8009148:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800914a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 800914c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800914e:	3320      	adds	r3, #32
 8009150:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 8009152:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009154:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009158:	2b03      	cmp	r3, #3
 800915a:	f200 820e 	bhi.w	800957a <mscd_xfer_cb+0x44a>
 800915e:	a201      	add	r2, pc, #4	@ (adr r2, 8009164 <mscd_xfer_cb+0x34>)
 8009160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009164:	08009175 	.word	0x08009175
 8009168:	080093fd 	.word	0x080093fd
 800916c:	0800957b 	.word	0x0800957b
 8009170:	080094e9 	.word	0x080094e9
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 8009174:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009176:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800917a:	79ba      	ldrb	r2, [r7, #6]
 800917c:	429a      	cmp	r2, r3
 800917e:	d001      	beq.n	8009184 <mscd_xfer_cb+0x54>
        return true;
 8009180:	2301      	movs	r3, #1
 8009182:	e21b      	b.n	80095bc <mscd_xfer_cb+0x48c>
 8009184:	4b84      	ldr	r3, [pc, #528]	@ (8009398 <mscd_xfer_cb+0x268>)
 8009186:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 8009188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800918a:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 800918c:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	2b1f      	cmp	r3, #31
 8009192:	d103      	bne.n	800919c <mscd_xfer_cb+0x6c>
 8009194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009196:	4a81      	ldr	r2, [pc, #516]	@ (800939c <mscd_xfer_cb+0x26c>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d015      	beq.n	80091c8 <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 800919c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800919e:	2204      	movs	r2, #4
 80091a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 80091a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091a6:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80091aa:	79fb      	ldrb	r3, [r7, #7]
 80091ac:	4611      	mov	r1, r2
 80091ae:	4618      	mov	r0, r3
 80091b0:	f003 feda 	bl	800cf68 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 80091b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091b6:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80091ba:	79fb      	ldrb	r3, [r7, #7]
 80091bc:	4611      	mov	r1, r2
 80091be:	4618      	mov	r0, r3
 80091c0:	f003 fed2 	bl	800cf68 <usbd_edpt_stall>
        return false;
 80091c4:	2300      	movs	r3, #0
 80091c6:	e1f9      	b.n	80095bc <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 80091c8:	221f      	movs	r2, #31
 80091ca:	4973      	ldr	r1, [pc, #460]	@ (8009398 <mscd_xfer_cb+0x268>)
 80091cc:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80091ce:	f007 f975 	bl	80104bc <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 80091d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091d4:	2200      	movs	r2, #0
 80091d6:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 80091da:	701a      	strb	r2, [r3, #0]
 80091dc:	2200      	movs	r2, #0
 80091de:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 80091e2:	705a      	strb	r2, [r3, #1]
 80091e4:	2200      	movs	r2, #0
 80091e6:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 80091ea:	709a      	strb	r2, [r3, #2]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 80091f2:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 80091f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091f6:	685a      	ldr	r2, [r3, #4]
 80091f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091fa:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 80091fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091fe:	2200      	movs	r2, #0
 8009200:	721a      	strb	r2, [r3, #8]
 8009202:	2200      	movs	r2, #0
 8009204:	725a      	strb	r2, [r3, #9]
 8009206:	2200      	movs	r2, #0
 8009208:	729a      	strb	r2, [r3, #10]
 800920a:	2200      	movs	r2, #0
 800920c:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 800920e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009210:	2200      	movs	r2, #0
 8009212:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 8009214:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009216:	2201      	movs	r2, #1
 8009218:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 800921c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800921e:	689a      	ldr	r2, [r3, #8]
 8009220:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009222:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 8009224:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009226:	2200      	movs	r2, #0
 8009228:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800922a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800922c:	7bdb      	ldrb	r3, [r3, #15]
 800922e:	2b28      	cmp	r3, #40	@ 0x28
 8009230:	d003      	beq.n	800923a <mscd_xfer_cb+0x10a>
 8009232:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009234:	7bdb      	ldrb	r3, [r3, #15]
 8009236:	2b2a      	cmp	r3, #42	@ 0x2a
 8009238:	d125      	bne.n	8009286 <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 800923a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800923c:	f7ff fc11 	bl	8008a62 <rdwr10_validate_cmd>
 8009240:	4603      	mov	r3, r0
 8009242:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 8009246:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800924a:	2b00      	cmp	r3, #0
 800924c:	d006      	beq.n	800925c <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 800924e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009252:	4619      	mov	r1, r3
 8009254:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8009256:	f7ff fbab 	bl	80089b0 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800925a:	e0ce      	b.n	80093fa <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 800925c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00b      	beq.n	800927c <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8009264:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009266:	7bdb      	ldrb	r3, [r3, #15]
 8009268:	2b28      	cmp	r3, #40	@ 0x28
 800926a:	d103      	bne.n	8009274 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 800926c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800926e:	f000 fc99 	bl	8009ba4 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8009272:	e0c2      	b.n	80093fa <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 8009274:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8009276:	f000 fd6b 	bl	8009d50 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800927a:	e0be      	b.n	80093fa <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 800927c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800927e:	2202      	movs	r2, #2
 8009280:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8009284:	e0b9      	b.n	80093fa <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8009286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d041      	beq.n	8009312 <mscd_xfer_cb+0x1e2>
 800928e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009290:	7b1b      	ldrb	r3, [r3, #12]
 8009292:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 8009296:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800929a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800929c:	2307      	movs	r3, #7
 800929e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80092a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80092a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092a8:	fa22 f303 	lsr.w	r3, r2, r3
 80092ac:	f003 0301 	and.w	r3, r3, #1
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	bf14      	ite	ne
 80092b4:	2301      	movne	r3, #1
 80092b6:	2300      	moveq	r3, #0
 80092b8:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 80092ba:	f083 0301 	eor.w	r3, r3, #1
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d026      	beq.n	8009312 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 80092c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092cc:	d904      	bls.n	80092d8 <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80092ce:	2101      	movs	r1, #1
 80092d0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80092d2:	f7ff fb6d 	bl	80089b0 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 80092d6:	e08f      	b.n	80093f8 <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 80092d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092da:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 80092de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	79f8      	ldrb	r0, [r7, #7]
 80092e6:	2200      	movs	r2, #0
 80092e8:	9200      	str	r2, [sp, #0]
 80092ea:	4a2b      	ldr	r2, [pc, #172]	@ (8009398 <mscd_xfer_cb+0x268>)
 80092ec:	f003 fd1a 	bl	800cd24 <usbd_edpt_xfer>
 80092f0:	4603      	mov	r3, r0
 80092f2:	f083 0301 	eor.w	r3, r3, #1
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d07d      	beq.n	80093f8 <mscd_xfer_cb+0x2c8>
 80092fc:	4b28      	ldr	r3, [pc, #160]	@ (80093a0 <mscd_xfer_cb+0x270>)
 80092fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8009300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f003 0301 	and.w	r3, r3, #1
 8009308:	2b00      	cmp	r3, #0
 800930a:	d000      	beq.n	800930e <mscd_xfer_cb+0x1de>
 800930c:	be00      	bkpt	0x0000
 800930e:	2300      	movs	r3, #0
 8009310:	e154      	b.n	80095bc <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 8009312:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009314:	7b58      	ldrb	r0, [r3, #13]
 8009316:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009318:	f103 010f 	add.w	r1, r3, #15
 800931c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009320:	4a1d      	ldr	r2, [pc, #116]	@ (8009398 <mscd_xfer_cb+0x268>)
 8009322:	f000 f953 	bl	80095cc <proc_builtin_scsi>
 8009326:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 8009328:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800932a:	2b00      	cmp	r3, #0
 800932c:	da10      	bge.n	8009350 <mscd_xfer_cb+0x220>
 800932e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009330:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8009334:	2b00      	cmp	r3, #0
 8009336:	d10b      	bne.n	8009350 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 8009338:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800933a:	7b58      	ldrb	r0, [r3, #13]
 800933c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800933e:	f103 010f 	add.w	r1, r3, #15
 8009342:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009346:	b29b      	uxth	r3, r3
 8009348:	4a13      	ldr	r2, [pc, #76]	@ (8009398 <mscd_xfer_cb+0x268>)
 800934a:	f7f7 fda7 	bl	8000e9c <tud_msc_scsi_cb>
 800934e:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 8009350:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009352:	2b00      	cmp	r3, #0
 8009354:	da04      	bge.n	8009360 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8009356:	2101      	movs	r1, #1
 8009358:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800935a:	f7ff fb29 	bl	80089b0 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 800935e:	e10e      	b.n	800957e <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 8009360:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009362:	2b00      	cmp	r3, #0
 8009364:	d10d      	bne.n	8009382 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 8009366:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009368:	689b      	ldr	r3, [r3, #8]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d004      	beq.n	8009378 <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800936e:	2101      	movs	r1, #1
 8009370:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8009372:	f7ff fb1d 	bl	80089b0 <fail_scsi_op>
      break;
 8009376:	e102      	b.n	800957e <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 8009378:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800937a:	2202      	movs	r2, #2
 800937c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 8009380:	e0fd      	b.n	800957e <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 8009382:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d10c      	bne.n	80093a4 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800938a:	2101      	movs	r1, #1
 800938c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800938e:	f7ff fb0f 	bl	80089b0 <fail_scsi_op>
      break;
 8009392:	e0f4      	b.n	800957e <mscd_xfer_cb+0x44e>
 8009394:	20000d78 	.word	0x20000d78
 8009398:	20000db8 	.word	0x20000db8
 800939c:	43425355 	.word	0x43425355
 80093a0:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 80093a4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80093a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	623a      	str	r2, [r7, #32]
 80093ac:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 80093ae:	6a3a      	ldr	r2, [r7, #32]
 80093b0:	69fb      	ldr	r3, [r7, #28]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	bf28      	it	cs
 80093b6:	461a      	movcs	r2, r3
 80093b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80093ba:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 80093bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80093be:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 80093c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80093c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	79f8      	ldrb	r0, [r7, #7]
 80093ca:	2200      	movs	r2, #0
 80093cc:	9200      	str	r2, [sp, #0]
 80093ce:	4a7d      	ldr	r2, [pc, #500]	@ (80095c4 <mscd_xfer_cb+0x494>)
 80093d0:	f003 fca8 	bl	800cd24 <usbd_edpt_xfer>
 80093d4:	4603      	mov	r3, r0
 80093d6:	f083 0301 	eor.w	r3, r3, #1
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f000 80ce 	beq.w	800957e <mscd_xfer_cb+0x44e>
 80093e2:	4b79      	ldr	r3, [pc, #484]	@ (80095c8 <mscd_xfer_cb+0x498>)
 80093e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f003 0301 	and.w	r3, r3, #1
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d000      	beq.n	80093f4 <mscd_xfer_cb+0x2c4>
 80093f2:	be00      	bkpt	0x0000
 80093f4:	2300      	movs	r3, #0
 80093f6:	e0e1      	b.n	80095bc <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 80093f8:	bf00      	nop
      break;
 80093fa:	e0c0      	b.n	800957e <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009402:	d90a      	bls.n	800941a <mscd_xfer_cb+0x2ea>
 8009404:	4b70      	ldr	r3, [pc, #448]	@ (80095c8 <mscd_xfer_cb+0x498>)
 8009406:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009408:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f003 0301 	and.w	r3, r3, #1
 8009410:	2b00      	cmp	r3, #0
 8009412:	d000      	beq.n	8009416 <mscd_xfer_cb+0x2e6>
 8009414:	be00      	bkpt	0x0000
 8009416:	2300      	movs	r3, #0
 8009418:	e0d0      	b.n	80095bc <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800941a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800941c:	7bdb      	ldrb	r3, [r3, #15]
 800941e:	2b28      	cmp	r3, #40	@ 0x28
 8009420:	d114      	bne.n	800944c <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 8009422:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009424:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	441a      	add	r2, r3
 800942a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800942c:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800942e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009430:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009432:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009436:	429a      	cmp	r2, r3
 8009438:	d304      	bcc.n	8009444 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 800943a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800943c:	2202      	movs	r2, #2
 800943e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 8009442:	e09e      	b.n	8009582 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 8009444:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8009446:	f000 fbad 	bl	8009ba4 <proc_read10_cmd>
    break;
 800944a:	e09a      	b.n	8009582 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 800944c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800944e:	7bdb      	ldrb	r3, [r3, #15]
 8009450:	2b2a      	cmp	r3, #42	@ 0x2a
 8009452:	d104      	bne.n	800945e <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 8009454:	6839      	ldr	r1, [r7, #0]
 8009456:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8009458:	f000 fcca 	bl	8009df0 <proc_write10_host_data>
    break;
 800945c:	e091      	b.n	8009582 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 800945e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009460:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	441a      	add	r2, r3
 8009466:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009468:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 800946a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800946c:	7b1b      	ldrb	r3, [r3, #12]
 800946e:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8009470:	7efb      	ldrb	r3, [r7, #27]
 8009472:	617b      	str	r3, [r7, #20]
 8009474:	2307      	movs	r3, #7
 8009476:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009478:	7cfb      	ldrb	r3, [r7, #19]
 800947a:	697a      	ldr	r2, [r7, #20]
 800947c:	fa22 f303 	lsr.w	r3, r2, r3
 8009480:	f003 0301 	and.w	r3, r3, #1
 8009484:	2b00      	cmp	r3, #0
 8009486:	bf14      	ite	ne
 8009488:	2301      	movne	r3, #1
 800948a:	2300      	moveq	r3, #0
 800948c:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 800948e:	f083 0301 	eor.w	r3, r3, #1
 8009492:	b2db      	uxtb	r3, r3
 8009494:	2b00      	cmp	r3, #0
 8009496:	d012      	beq.n	80094be <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 8009498:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800949a:	7b58      	ldrb	r0, [r3, #13]
 800949c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800949e:	f103 010f 	add.w	r1, r3, #15
 80094a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	4a46      	ldr	r2, [pc, #280]	@ (80095c4 <mscd_xfer_cb+0x494>)
 80094aa:	f7f7 fcf7 	bl	8000e9c <tud_msc_scsi_cb>
 80094ae:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 80094b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	da03      	bge.n	80094be <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80094b6:	2101      	movs	r1, #1
 80094b8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80094ba:	f7ff fa79 	bl	80089b0 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 80094be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80094c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d304      	bcc.n	80094d4 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 80094ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094cc:	2202      	movs	r2, #2
 80094ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 80094d2:	e056      	b.n	8009582 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 80094d4:	4b3c      	ldr	r3, [pc, #240]	@ (80095c8 <mscd_xfer_cb+0x498>)
 80094d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f003 0301 	and.w	r3, r3, #1
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d04e      	beq.n	8009582 <mscd_xfer_cb+0x452>
 80094e4:	be00      	bkpt	0x0000
    break;
 80094e6:	e04c      	b.n	8009582 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 80094e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094ea:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80094ee:	79ba      	ldrb	r2, [r7, #6]
 80094f0:	429a      	cmp	r2, r3
 80094f2:	d148      	bne.n	8009586 <mscd_xfer_cb+0x456>
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	2b0d      	cmp	r3, #13
 80094f8:	d145      	bne.n	8009586 <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 80094fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094fc:	7bdb      	ldrb	r3, [r3, #15]
 80094fe:	2b28      	cmp	r3, #40	@ 0x28
 8009500:	d002      	beq.n	8009508 <mscd_xfer_cb+0x3d8>
 8009502:	2b2a      	cmp	r3, #42	@ 0x2a
 8009504:	d006      	beq.n	8009514 <mscd_xfer_cb+0x3e4>
 8009506:	e00b      	b.n	8009520 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 8009508:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800950a:	7b5b      	ldrb	r3, [r3, #13]
 800950c:	4618      	mov	r0, r3
 800950e:	f7ff fb91 	bl	8008c34 <tud_msc_read10_complete_cb>
            break;
 8009512:	e00e      	b.n	8009532 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 8009514:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009516:	7b5b      	ldrb	r3, [r3, #13]
 8009518:	4618      	mov	r0, r3
 800951a:	f7ff fb96 	bl	8008c4a <tud_msc_write10_complete_cb>
            break;
 800951e:	e008      	b.n	8009532 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 8009520:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009522:	7b5a      	ldrb	r2, [r3, #13]
 8009524:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009526:	330f      	adds	r3, #15
 8009528:	4619      	mov	r1, r3
 800952a:	4610      	mov	r0, r2
 800952c:	f7ff fb98 	bl	8008c60 <tud_msc_scsi_complete_cb>
            break;
 8009530:	bf00      	nop
 8009532:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009534:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	7fdb      	ldrb	r3, [r3, #31]
 800953a:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2200      	movs	r2, #0
 8009540:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800954a:	7af8      	ldrb	r0, [r7, #11]
 800954c:	2300      	movs	r3, #0
 800954e:	9300      	str	r3, [sp, #0]
 8009550:	231f      	movs	r3, #31
 8009552:	4a1c      	ldr	r2, [pc, #112]	@ (80095c4 <mscd_xfer_cb+0x494>)
 8009554:	f003 fbe6 	bl	800cd24 <usbd_edpt_xfer>
 8009558:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 800955a:	f083 0301 	eor.w	r3, r3, #1
 800955e:	b2db      	uxtb	r3, r3
 8009560:	2b00      	cmp	r3, #0
 8009562:	d010      	beq.n	8009586 <mscd_xfer_cb+0x456>
 8009564:	4b18      	ldr	r3, [pc, #96]	@ (80095c8 <mscd_xfer_cb+0x498>)
 8009566:	657b      	str	r3, [r7, #84]	@ 0x54
 8009568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f003 0301 	and.w	r3, r3, #1
 8009570:	2b00      	cmp	r3, #0
 8009572:	d000      	beq.n	8009576 <mscd_xfer_cb+0x446>
 8009574:	be00      	bkpt	0x0000
 8009576:	2300      	movs	r3, #0
 8009578:	e020      	b.n	80095bc <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 800957a:	bf00      	nop
 800957c:	e004      	b.n	8009588 <mscd_xfer_cb+0x458>
      break;
 800957e:	bf00      	nop
 8009580:	e002      	b.n	8009588 <mscd_xfer_cb+0x458>
    break;
 8009582:	bf00      	nop
 8009584:	e000      	b.n	8009588 <mscd_xfer_cb+0x458>
      break;
 8009586:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 8009588:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800958a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800958e:	2b02      	cmp	r3, #2
 8009590:	d113      	bne.n	80095ba <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 8009592:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8009594:	f7ff fad6 	bl	8008b44 <proc_stage_status>
 8009598:	4603      	mov	r3, r0
 800959a:	f083 0301 	eor.w	r3, r3, #1
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d00a      	beq.n	80095ba <mscd_xfer_cb+0x48a>
 80095a4:	4b08      	ldr	r3, [pc, #32]	@ (80095c8 <mscd_xfer_cb+0x498>)
 80095a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80095a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f003 0301 	and.w	r3, r3, #1
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d000      	beq.n	80095b6 <mscd_xfer_cb+0x486>
 80095b4:	be00      	bkpt	0x0000
 80095b6:	2300      	movs	r3, #0
 80095b8:	e000      	b.n	80095bc <mscd_xfer_cb+0x48c>
  }

  return true;
 80095ba:	2301      	movs	r3, #1
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3768      	adds	r7, #104	@ 0x68
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}
 80095c4:	20000db8 	.word	0x20000db8
 80095c8:	e000edf0 	.word	0xe000edf0

080095cc <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b0ac      	sub	sp, #176	@ 0xb0
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	60b9      	str	r1, [r7, #8]
 80095d4:	607a      	str	r2, [r7, #4]
 80095d6:	603b      	str	r3, [r7, #0]
 80095d8:	4603      	mov	r3, r0
 80095da:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 80095dc:	4bc6      	ldr	r3, [pc, #792]	@ (80098f8 <proc_builtin_scsi+0x32c>)
 80095de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	2b25      	cmp	r3, #37	@ 0x25
 80095e8:	f200 82c3 	bhi.w	8009b72 <proc_builtin_scsi+0x5a6>
 80095ec:	a201      	add	r2, pc, #4	@ (adr r2, 80095f4 <proc_builtin_scsi+0x28>)
 80095ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095f2:	bf00      	nop
 80095f4:	0800968d 	.word	0x0800968d
 80095f8:	08009b73 	.word	0x08009b73
 80095fc:	08009b73 	.word	0x08009b73
 8009600:	08009aa5 	.word	0x08009aa5
 8009604:	08009b73 	.word	0x08009b73
 8009608:	08009b73 	.word	0x08009b73
 800960c:	08009b73 	.word	0x08009b73
 8009610:	08009b73 	.word	0x08009b73
 8009614:	08009b73 	.word	0x08009b73
 8009618:	08009b73 	.word	0x08009b73
 800961c:	08009b73 	.word	0x08009b73
 8009620:	08009b73 	.word	0x08009b73
 8009624:	08009b73 	.word	0x08009b73
 8009628:	08009b73 	.word	0x08009b73
 800962c:	08009b73 	.word	0x08009b73
 8009630:	08009b73 	.word	0x08009b73
 8009634:	08009b73 	.word	0x08009b73
 8009638:	08009b73 	.word	0x08009b73
 800963c:	0800996b 	.word	0x0800996b
 8009640:	08009b73 	.word	0x08009b73
 8009644:	08009b73 	.word	0x08009b73
 8009648:	08009b73 	.word	0x08009b73
 800964c:	08009b73 	.word	0x08009b73
 8009650:	08009b73 	.word	0x08009b73
 8009654:	08009b73 	.word	0x08009b73
 8009658:	08009b73 	.word	0x08009b73
 800965c:	080099e9 	.word	0x080099e9
 8009660:	080096d7 	.word	0x080096d7
 8009664:	08009b73 	.word	0x08009b73
 8009668:	08009b73 	.word	0x08009b73
 800966c:	0800975f 	.word	0x0800975f
 8009670:	08009b73 	.word	0x08009b73
 8009674:	08009b73 	.word	0x08009b73
 8009678:	08009b73 	.word	0x08009b73
 800967c:	08009b73 	.word	0x08009b73
 8009680:	08009897 	.word	0x08009897
 8009684:	08009b73 	.word	0x08009b73
 8009688:	080097bb 	.word	0x080097bb
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 800968c:	2300      	movs	r3, #0
 800968e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 8009692:	7bfb      	ldrb	r3, [r7, #15]
 8009694:	4618      	mov	r0, r3
 8009696:	f7f7 fb67 	bl	8000d68 <tud_msc_test_unit_ready_cb>
 800969a:	4603      	mov	r3, r0
 800969c:	f083 0301 	eor.w	r3, r3, #1
 80096a0:	b2db      	uxtb	r3, r3
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	f000 826a 	beq.w	8009b7c <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 80096a8:	f04f 33ff 	mov.w	r3, #4294967295
 80096ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80096b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80096b4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	f040 825f 	bne.w	8009b7c <proc_builtin_scsi+0x5b0>
 80096be:	7bfb      	ldrb	r3, [r7, #15]
 80096c0:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80096c4:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 80096c8:	2300      	movs	r3, #0
 80096ca:	223a      	movs	r2, #58	@ 0x3a
 80096cc:	2102      	movs	r1, #2
 80096ce:	f7ff fb1b 	bl	8008d08 <tud_msc_set_sense>
}
 80096d2:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80096d4:	e252      	b.n	8009b7c <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 80096d6:	2300      	movs	r3, #0
 80096d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 80096e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80096e6:	791b      	ldrb	r3, [r3, #4]
 80096e8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80096ec:	b2db      	uxtb	r3, r3
 80096ee:	4619      	mov	r1, r3
 80096f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80096f4:	791b      	ldrb	r3, [r3, #4]
 80096f6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80096fa:	b2db      	uxtb	r3, r3
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	bf14      	ite	ne
 8009700:	2301      	movne	r3, #1
 8009702:	2300      	moveq	r3, #0
 8009704:	b2da      	uxtb	r2, r3
 8009706:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800970a:	791b      	ldrb	r3, [r3, #4]
 800970c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009710:	b2db      	uxtb	r3, r3
 8009712:	2b00      	cmp	r3, #0
 8009714:	bf14      	ite	ne
 8009716:	2301      	movne	r3, #1
 8009718:	2300      	moveq	r3, #0
 800971a:	b2db      	uxtb	r3, r3
 800971c:	7bf8      	ldrb	r0, [r7, #15]
 800971e:	f7ff fab3 	bl	8008c88 <tud_msc_start_stop_cb>
 8009722:	4603      	mov	r3, r0
 8009724:	f083 0301 	eor.w	r3, r3, #1
 8009728:	b2db      	uxtb	r3, r3
 800972a:	2b00      	cmp	r3, #0
 800972c:	f000 8228 	beq.w	8009b80 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 8009730:	f04f 33ff 	mov.w	r3, #4294967295
 8009734:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8009738:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800973c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8009740:	2b00      	cmp	r3, #0
 8009742:	f040 821d 	bne.w	8009b80 <proc_builtin_scsi+0x5b4>
 8009746:	7bfb      	ldrb	r3, [r7, #15]
 8009748:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800974c:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 8009750:	2300      	movs	r3, #0
 8009752:	223a      	movs	r2, #58	@ 0x3a
 8009754:	2102      	movs	r1, #2
 8009756:	f7ff fad7 	bl	8008d08 <tud_msc_set_sense>
}
 800975a:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800975c:	e210      	b.n	8009b80 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 800975e:	2300      	movs	r3, #0
 8009760:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 800976a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800976e:	7919      	ldrb	r1, [r3, #4]
 8009770:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009774:	795a      	ldrb	r2, [r3, #5]
 8009776:	7bfb      	ldrb	r3, [r7, #15]
 8009778:	4618      	mov	r0, r3
 800977a:	f7ff fa9a 	bl	8008cb2 <tud_msc_prevent_allow_medium_removal_cb>
 800977e:	4603      	mov	r3, r0
 8009780:	f083 0301 	eor.w	r3, r3, #1
 8009784:	b2db      	uxtb	r3, r3
 8009786:	2b00      	cmp	r3, #0
 8009788:	f000 81fc 	beq.w	8009b84 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 800978c:	f04f 33ff 	mov.w	r3, #4294967295
 8009790:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8009794:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009798:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800979c:	2b00      	cmp	r3, #0
 800979e:	f040 81f1 	bne.w	8009b84 <proc_builtin_scsi+0x5b8>
 80097a2:	7bfb      	ldrb	r3, [r7, #15]
 80097a4:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80097a8:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 80097ac:	2300      	movs	r3, #0
 80097ae:	223a      	movs	r2, #58	@ 0x3a
 80097b0:	2102      	movs	r1, #2
 80097b2:	f7ff faa9 	bl	8008d08 <tud_msc_set_sense>
}
 80097b6:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80097b8:	e1e4      	b.n	8009b84 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 80097ba:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 80097be:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80097c2:	7bfb      	ldrb	r3, [r7, #15]
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7f7 fae3 	bl	8000d90 <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 80097ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80097ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 80097d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d003      	beq.n	80097e0 <proc_builtin_scsi+0x214>
 80097d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d116      	bne.n	800980e <proc_builtin_scsi+0x242>
        resplen = -1;
 80097e0:	f04f 33ff 	mov.w	r3, #4294967295
 80097e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80097e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80097ec:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f040 81d0 	bne.w	8009b96 <proc_builtin_scsi+0x5ca>
 80097f6:	7bfb      	ldrb	r3, [r7, #15]
 80097f8:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80097fc:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 8009800:	2300      	movs	r3, #0
 8009802:	223a      	movs	r2, #58	@ 0x3a
 8009804:	2102      	movs	r1, #2
 8009806:	f7ff fa7f 	bl	8008d08 <tud_msc_set_sense>
}
 800980a:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800980c:	e1c3      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 800980e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009810:	3b01      	subs	r3, #1
 8009812:	ba1b      	rev	r3, r3
 8009814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 8009816:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800981a:	ba1b      	rev	r3, r3
 800981c:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 800981e:	2308      	movs	r3, #8
 8009820:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 8009824:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009828:	687a      	ldr	r2, [r7, #4]
 800982a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800982e:	683a      	ldr	r2, [r7, #0]
 8009830:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8009834:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8009838:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800983c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 8009840:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009844:	2b00      	cmp	r3, #0
 8009846:	d102      	bne.n	800984e <proc_builtin_scsi+0x282>
    return -1;
 8009848:	f04f 33ff 	mov.w	r3, #4294967295
 800984c:	e01e      	b.n	800988c <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 800984e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009852:	2b00      	cmp	r3, #0
 8009854:	d101      	bne.n	800985a <proc_builtin_scsi+0x28e>
    return 0;
 8009856:	2300      	movs	r3, #0
 8009858:	e018      	b.n	800988c <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 800985a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800985e:	2b00      	cmp	r3, #0
 8009860:	d102      	bne.n	8009868 <proc_builtin_scsi+0x29c>
    return -1;
 8009862:	f04f 33ff 	mov.w	r3, #4294967295
 8009866:	e011      	b.n	800988c <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 8009868:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800986c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009870:	429a      	cmp	r2, r3
 8009872:	d202      	bcs.n	800987a <proc_builtin_scsi+0x2ae>
    return -1;
 8009874:	f04f 33ff 	mov.w	r3, #4294967295
 8009878:	e008      	b.n	800988c <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 800987a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800987e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8009882:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8009886:	f006 fe19 	bl	80104bc <memcpy>
  return 0;
 800988a:	2300      	movs	r3, #0
 800988c:	2b00      	cmp	r3, #0
 800988e:	f000 817b 	beq.w	8009b88 <proc_builtin_scsi+0x5bc>
 8009892:	2300      	movs	r3, #0
 8009894:	e181      	b.n	8009b9a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 8009896:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800989a:	2200      	movs	r2, #0
 800989c:	601a      	str	r2, [r3, #0]
 800989e:	605a      	str	r2, [r3, #4]
 80098a0:	609a      	str	r2, [r3, #8]
 80098a2:	2308      	movs	r3, #8
 80098a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80098a8:	2302      	movs	r3, #2
 80098aa:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 80098ae:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 80098b2:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80098b6:	7bfb      	ldrb	r3, [r7, #15]
 80098b8:	4618      	mov	r0, r3
 80098ba:	f7f7 fa69 	bl	8000d90 <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 80098be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d002      	beq.n	80098ca <proc_builtin_scsi+0x2fe>
 80098c4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d118      	bne.n	80098fc <proc_builtin_scsi+0x330>
        resplen = -1;
 80098ca:	f04f 33ff 	mov.w	r3, #4294967295
 80098ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80098d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80098d6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80098da:	2b00      	cmp	r3, #0
 80098dc:	f040 815b 	bne.w	8009b96 <proc_builtin_scsi+0x5ca>
 80098e0:	7bfb      	ldrb	r3, [r7, #15]
 80098e2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80098e6:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 80098ea:	2300      	movs	r3, #0
 80098ec:	223a      	movs	r2, #58	@ 0x3a
 80098ee:	2102      	movs	r1, #2
 80098f0:	f7ff fa0a 	bl	8008d08 <tud_msc_set_sense>
}
 80098f4:	bf00      	nop
        if (p_msc->sense_key == 0) {
 80098f6:	e14e      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
 80098f8:	20000d78 	.word	0x20000d78
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 80098fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098fe:	ba1b      	rev	r3, r3
 8009900:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 8009902:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009904:	ba5b      	rev16	r3, r3
 8009906:	b29b      	uxth	r3, r3
 8009908:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 800990a:	230c      	movs	r3, #12
 800990c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 8009910:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009914:	687a      	ldr	r2, [r7, #4]
 8009916:	67ba      	str	r2, [r7, #120]	@ 0x78
 8009918:	683a      	ldr	r2, [r7, #0]
 800991a:	677a      	str	r2, [r7, #116]	@ 0x74
 800991c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8009920:	673a      	str	r2, [r7, #112]	@ 0x70
 8009922:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 8009924:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009926:	2b00      	cmp	r3, #0
 8009928:	d102      	bne.n	8009930 <proc_builtin_scsi+0x364>
    return -1;
 800992a:	f04f 33ff 	mov.w	r3, #4294967295
 800992e:	e017      	b.n	8009960 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 8009930:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009932:	2b00      	cmp	r3, #0
 8009934:	d101      	bne.n	800993a <proc_builtin_scsi+0x36e>
    return 0;
 8009936:	2300      	movs	r3, #0
 8009938:	e012      	b.n	8009960 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 800993a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800993c:	2b00      	cmp	r3, #0
 800993e:	d102      	bne.n	8009946 <proc_builtin_scsi+0x37a>
    return -1;
 8009940:	f04f 33ff 	mov.w	r3, #4294967295
 8009944:	e00c      	b.n	8009960 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 8009946:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009948:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800994a:	429a      	cmp	r2, r3
 800994c:	d202      	bcs.n	8009954 <proc_builtin_scsi+0x388>
    return -1;
 800994e:	f04f 33ff 	mov.w	r3, #4294967295
 8009952:	e005      	b.n	8009960 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 8009954:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009956:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8009958:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800995a:	f006 fdaf 	bl	80104bc <memcpy>
  return 0;
 800995e:	2300      	movs	r3, #0
 8009960:	2b00      	cmp	r3, #0
 8009962:	f000 8113 	beq.w	8009b8c <proc_builtin_scsi+0x5c0>
 8009966:	2300      	movs	r3, #0
 8009968:	e117      	b.n	8009b9a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 8009970:	2224      	movs	r2, #36	@ 0x24
 8009972:	2100      	movs	r1, #0
 8009974:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8009978:	f006 fd6c 	bl	8010454 <memset>
      inquiry_rsp->is_removable = 1;
 800997c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009980:	7853      	ldrb	r3, [r2, #1]
 8009982:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009986:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 8009988:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800998c:	2202      	movs	r2, #2
 800998e:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 8009990:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009994:	78d3      	ldrb	r3, [r2, #3]
 8009996:	2102      	movs	r1, #2
 8009998:	f361 0303 	bfi	r3, r1, #0, #4
 800999c:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 800999e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80099a2:	221f      	movs	r2, #31
 80099a4:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 80099a6:	7bfb      	ldrb	r3, [r7, #15]
 80099a8:	683a      	ldr	r2, [r7, #0]
 80099aa:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80099ae:	4618      	mov	r0, r3
 80099b0:	f7fe fff0 	bl	8008994 <tud_msc_inquiry2_cb>
 80099b4:	4603      	mov	r3, r0
 80099b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 80099ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099be:	2b00      	cmp	r3, #0
 80099c0:	f040 80e6 	bne.w	8009b90 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 80099c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80099c8:	f103 0108 	add.w	r1, r3, #8
 80099cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80099d0:	f103 0210 	add.w	r2, r3, #16
 80099d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80099d8:	3320      	adds	r3, #32
 80099da:	7bf8      	ldrb	r0, [r7, #15]
 80099dc:	f7f7 f9a2 	bl	8000d24 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 80099e0:	2324      	movs	r3, #36	@ 0x24
 80099e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 80099e6:	e0d3      	b.n	8009b90 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 80099e8:	2303      	movs	r3, #3
 80099ea:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80099ee:	2300      	movs	r3, #0
 80099f0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80099f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80099f8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80099fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009a00:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009a04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 8009a12:	7bfb      	ldrb	r3, [r7, #15]
 8009a14:	4618      	mov	r0, r3
 8009a16:	f7ff f96b 	bl	8008cf0 <tud_msc_is_writable_cb>
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 8009a20:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	bf14      	ite	ne
 8009a28:	2301      	movne	r3, #1
 8009a2a:	2300      	moveq	r3, #0
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	f083 0301 	eor.w	r3, r3, #1
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	f003 0301 	and.w	r3, r3, #1
 8009a38:	b2da      	uxtb	r2, r3
 8009a3a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009a3e:	f362 13c7 	bfi	r3, r2, #7, #1
 8009a42:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 8009a46:	2304      	movs	r3, #4
 8009a48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 8009a4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a50:	687a      	ldr	r2, [r7, #4]
 8009a52:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009a54:	683a      	ldr	r2, [r7, #0]
 8009a56:	667a      	str	r2, [r7, #100]	@ 0x64
 8009a58:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8009a5c:	663a      	str	r2, [r7, #96]	@ 0x60
 8009a5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 8009a60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d102      	bne.n	8009a6c <proc_builtin_scsi+0x4a0>
    return -1;
 8009a66:	f04f 33ff 	mov.w	r3, #4294967295
 8009a6a:	e017      	b.n	8009a9c <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 8009a6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d101      	bne.n	8009a76 <proc_builtin_scsi+0x4aa>
    return 0;
 8009a72:	2300      	movs	r3, #0
 8009a74:	e012      	b.n	8009a9c <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 8009a76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d102      	bne.n	8009a82 <proc_builtin_scsi+0x4b6>
    return -1;
 8009a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8009a80:	e00c      	b.n	8009a9c <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 8009a82:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009a84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a86:	429a      	cmp	r2, r3
 8009a88:	d202      	bcs.n	8009a90 <proc_builtin_scsi+0x4c4>
    return -1;
 8009a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8009a8e:	e005      	b.n	8009a9c <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 8009a90:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009a92:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009a94:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8009a96:	f006 fd11 	bl	80104bc <memcpy>
  return 0;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d079      	beq.n	8009b94 <proc_builtin_scsi+0x5c8>
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	e07a      	b.n	8009b9a <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 8009aa4:	f107 0310 	add.w	r3, r7, #16
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	601a      	str	r2, [r3, #0]
 8009aac:	605a      	str	r2, [r3, #4]
 8009aae:	609a      	str	r2, [r3, #8]
 8009ab0:	60da      	str	r2, [r3, #12]
 8009ab2:	821a      	strh	r2, [r3, #16]
 8009ab4:	7c3b      	ldrb	r3, [r7, #16]
 8009ab6:	2270      	movs	r2, #112	@ 0x70
 8009ab8:	f362 0306 	bfi	r3, r2, #0, #7
 8009abc:	743b      	strb	r3, [r7, #16]
 8009abe:	7c3b      	ldrb	r3, [r7, #16]
 8009ac0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ac4:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 8009ac6:	230a      	movs	r3, #10
 8009ac8:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 8009aca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009ace:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8009ad2:	f003 030f 	and.w	r3, r3, #15
 8009ad6:	b2da      	uxtb	r2, r3
 8009ad8:	7cbb      	ldrb	r3, [r7, #18]
 8009ada:	f362 0303 	bfi	r3, r2, #0, #4
 8009ade:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 8009ae0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009ae4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8009ae8:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 8009aea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009aee:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8009af2:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 8009af4:	2312      	movs	r3, #18
 8009af6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 8009afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009b02:	683a      	ldr	r2, [r7, #0]
 8009b04:	657a      	str	r2, [r7, #84]	@ 0x54
 8009b06:	f107 0210 	add.w	r2, r7, #16
 8009b0a:	653a      	str	r2, [r7, #80]	@ 0x50
 8009b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 8009b0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d102      	bne.n	8009b1a <proc_builtin_scsi+0x54e>
    return -1;
 8009b14:	f04f 33ff 	mov.w	r3, #4294967295
 8009b18:	e017      	b.n	8009b4a <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 8009b1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d101      	bne.n	8009b24 <proc_builtin_scsi+0x558>
    return 0;
 8009b20:	2300      	movs	r3, #0
 8009b22:	e012      	b.n	8009b4a <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 8009b24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d102      	bne.n	8009b30 <proc_builtin_scsi+0x564>
    return -1;
 8009b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b2e:	e00c      	b.n	8009b4a <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 8009b30:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009b32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d202      	bcs.n	8009b3e <proc_builtin_scsi+0x572>
    return -1;
 8009b38:	f04f 33ff 	mov.w	r3, #4294967295
 8009b3c:	e005      	b.n	8009b4a <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 8009b3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b40:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b42:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009b44:	f006 fcba 	bl	80104bc <memcpy>
  return 0;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d001      	beq.n	8009b52 <proc_builtin_scsi+0x586>
 8009b4e:	2300      	movs	r3, #0
 8009b50:	e023      	b.n	8009b9a <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	b29a      	uxth	r2, r3
 8009b56:	7bfb      	ldrb	r3, [r7, #15]
 8009b58:	6879      	ldr	r1, [r7, #4]
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f7ff f8b9 	bl	8008cd2 <tud_msc_request_sense_cb>
 8009b60:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 8009b64:	7bf8      	ldrb	r0, [r7, #15]
 8009b66:	2300      	movs	r3, #0
 8009b68:	2200      	movs	r2, #0
 8009b6a:	2100      	movs	r1, #0
 8009b6c:	f7ff f8cc 	bl	8008d08 <tud_msc_set_sense>
 8009b70:	e011      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 8009b72:	f04f 33ff 	mov.w	r3, #4294967295
 8009b76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 8009b7a:	e00c      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
      break;
 8009b7c:	bf00      	nop
 8009b7e:	e00a      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
      break;
 8009b80:	bf00      	nop
 8009b82:	e008      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
      break;
 8009b84:	bf00      	nop
 8009b86:	e006      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
      break;
 8009b88:	bf00      	nop
 8009b8a:	e004      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
      break;
 8009b8c:	bf00      	nop
 8009b8e:	e002      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
      break;
 8009b90:	bf00      	nop
 8009b92:	e000      	b.n	8009b96 <proc_builtin_scsi+0x5ca>
      break;
 8009b94:	bf00      	nop
  }

  return resplen;
 8009b96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	37b0      	adds	r7, #176	@ 0xb0
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop

08009ba4 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b092      	sub	sp, #72	@ 0x48
 8009ba8:	af02      	add	r7, sp, #8
 8009baa:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bba:	330f      	adds	r3, #15
 8009bbc:	3307      	adds	r3, #7
 8009bbe:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8009bc0:	6a3b      	ldr	r3, [r7, #32]
 8009bc2:	881b      	ldrh	r3, [r3, #0]
 8009bc4:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 8009bc6:	8bfb      	ldrh	r3, [r7, #30]
 8009bc8:	ba5b      	rev16	r3, r3
 8009bca:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8009bcc:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 8009bce:	8bbb      	ldrh	r3, [r7, #28]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d101      	bne.n	8009bd8 <proc_read10_cmd+0x34>
    return 0; // invalid block count
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	e005      	b.n	8009be4 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 8009bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bda:	689a      	ldr	r2, [r3, #8]
 8009bdc:	8bbb      	ldrh	r3, [r7, #28]
 8009bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8009be2:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8009be4:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 8009be6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d043      	beq.n	8009c74 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8009bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bee:	330f      	adds	r3, #15
 8009bf0:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8009bf2:	693b      	ldr	r3, [r7, #16]
 8009bf4:	3302      	adds	r3, #2
 8009bf6:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8009c06:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009c08:	fbb1 f3f3 	udiv	r3, r1, r3
 8009c0c:	4413      	add	r3, r2
 8009c0e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c14:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009c16:	fbb3 f1f2 	udiv	r1, r3, r2
 8009c1a:	fb01 f202 	mul.w	r2, r1, r2
 8009c1e:	1a9b      	subs	r3, r3, r2
 8009c20:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8009c22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c24:	689a      	ldr	r2, [r3, #8]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c2a:	1ad3      	subs	r3, r2, r3
 8009c2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c30:	61ba      	str	r2, [r7, #24]
 8009c32:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8009c34:	69ba      	ldr	r2, [r7, #24]
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	bf28      	it	cs
 8009c3c:	4613      	movcs	r3, r2
 8009c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2201      	movs	r2, #1
 8009c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 8009c48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c4a:	7b58      	ldrb	r0, [r3, #13]
 8009c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4e:	9300      	str	r3, [sp, #0]
 8009c50:	4b0a      	ldr	r3, [pc, #40]	@ (8009c7c <proc_read10_cmd+0xd8>)
 8009c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c54:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c56:	f7f7 f8b1 	bl	8000dbc <tud_msc_read10_cb>
 8009c5a:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8009c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c5e:	f113 0f02 	cmn.w	r3, #2
 8009c62:	d007      	beq.n	8009c74 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 8009c6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 f806 	bl	8009c80 <proc_read_io_data>
  }
}
 8009c74:	3740      	adds	r7, #64	@ 0x40
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	bf00      	nop
 8009c7c:	20000db8 	.word	0x20000db8

08009c80 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b08c      	sub	sp, #48	@ 0x30
 8009c84:	af02      	add	r7, sp, #8
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	7fdb      	ldrb	r3, [r3, #31]
 8009c8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	dd1b      	ble.n	8009cd0 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	9200      	str	r2, [sp, #0]
 8009caa:	4a27      	ldr	r2, [pc, #156]	@ (8009d48 <proc_read_io_data+0xc8>)
 8009cac:	f003 f83a 	bl	800cd24 <usbd_edpt_xfer>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	f083 0301 	eor.w	r3, r3, #1
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d042      	beq.n	8009d42 <proc_read_io_data+0xc2>
 8009cbc:	4b23      	ldr	r3, [pc, #140]	@ (8009d4c <proc_read_io_data+0xcc>)
 8009cbe:	623b      	str	r3, [r7, #32]
 8009cc0:	6a3b      	ldr	r3, [r7, #32]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f003 0301 	and.w	r3, r3, #1
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d039      	beq.n	8009d40 <proc_read_io_data+0xc0>
 8009ccc:	be00      	bkpt	0x0000
 8009cce:	e037      	b.n	8009d40 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd6:	d003      	beq.n	8009ce0 <proc_read_io_data+0x60>
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d00f      	beq.n	8009cfe <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 8009cde:	e030      	b.n	8009d42 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	7b5b      	ldrb	r3, [r3, #13]
 8009ce4:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8009ce6:	7ff8      	ldrb	r0, [r7, #31]
 8009ce8:	2300      	movs	r3, #0
 8009cea:	223a      	movs	r2, #58	@ 0x3a
 8009cec:	2102      	movs	r1, #2
 8009cee:	f7ff f80b 	bl	8008d08 <tud_msc_set_sense>
}
 8009cf2:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8009cf4:	2101      	movs	r1, #1
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f7fe fe5a 	bl	80089b0 <fail_scsi_op>
        break;
 8009cfc:	e021      	b.n	8009d42 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8009d04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d08:	77bb      	strb	r3, [r7, #30]
 8009d0a:	4613      	mov	r3, r2
 8009d0c:	777b      	strb	r3, [r7, #29]
 8009d0e:	2300      	movs	r3, #0
 8009d10:	61bb      	str	r3, [r7, #24]
 8009d12:	2300      	movs	r3, #0
 8009d14:	75fb      	strb	r3, [r7, #23]
 8009d16:	2300      	movs	r3, #0
 8009d18:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8009d1a:	7fbb      	ldrb	r3, [r7, #30]
 8009d1c:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8009d1e:	2307      	movs	r3, #7
 8009d20:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8009d22:	7f7b      	ldrb	r3, [r7, #29]
 8009d24:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8009d2a:	7dfb      	ldrb	r3, [r7, #23]
 8009d2c:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8009d2e:	7dba      	ldrb	r2, [r7, #22]
 8009d30:	f107 0308 	add.w	r3, r7, #8
 8009d34:	4611      	mov	r1, r2
 8009d36:	4618      	mov	r0, r3
 8009d38:	f002 fbda 	bl	800c4f0 <dcd_event_handler>
}
 8009d3c:	bf00      	nop
        break;
 8009d3e:	e000      	b.n	8009d42 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8009d40:	bf00      	nop
    }
  }
}
 8009d42:	3728      	adds	r7, #40	@ 0x28
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}
 8009d48:	20000db8 	.word	0x20000db8
 8009d4c:	e000edf0 	.word	0xe000edf0

08009d50 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b08a      	sub	sp, #40	@ 0x28
 8009d54:	af02      	add	r7, sp, #8
 8009d56:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 8009d5c:	69fb      	ldr	r3, [r7, #28]
 8009d5e:	7b5b      	ldrb	r3, [r3, #13]
 8009d60:	4618      	mov	r0, r3
 8009d62:	f7fe ffc5 	bl	8008cf0 <tud_msc_is_writable_cb>
 8009d66:	4603      	mov	r3, r0
 8009d68:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 8009d6a:	7efb      	ldrb	r3, [r7, #27]
 8009d6c:	f083 0301 	eor.w	r3, r3, #1
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d00b      	beq.n	8009d8e <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 8009d76:	69fb      	ldr	r3, [r7, #28]
 8009d78:	7b58      	ldrb	r0, [r3, #13]
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	2227      	movs	r2, #39	@ 0x27
 8009d7e:	2107      	movs	r1, #7
 8009d80:	f7fe ffc2 	bl	8008d08 <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8009d84:	2101      	movs	r1, #1
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	f7fe fe12 	bl	80089b0 <fail_scsi_op>
    return;
 8009d8c:	e029      	b.n	8009de2 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8009d8e:	69fb      	ldr	r3, [r7, #28]
 8009d90:	689a      	ldr	r2, [r3, #8]
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d96:	1ad3      	subs	r3, r2, r3
 8009d98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d9c:	613a      	str	r2, [r7, #16]
 8009d9e:	60fb      	str	r3, [r7, #12]
 8009da0:	693a      	ldr	r2, [r7, #16]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	4293      	cmp	r3, r2
 8009da6:	bf28      	it	cs
 8009da8:	4613      	movcs	r3, r2
 8009daa:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	7fd8      	ldrb	r0, [r3, #31]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8009db6:	8b3b      	ldrh	r3, [r7, #24]
 8009db8:	2200      	movs	r2, #0
 8009dba:	9200      	str	r2, [sp, #0]
 8009dbc:	4a0a      	ldr	r2, [pc, #40]	@ (8009de8 <proc_write10_cmd+0x98>)
 8009dbe:	f002 ffb1 	bl	800cd24 <usbd_edpt_xfer>
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	f083 0301 	eor.w	r3, r3, #1
 8009dc8:	b2db      	uxtb	r3, r3
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d009      	beq.n	8009de2 <proc_write10_cmd+0x92>
 8009dce:	4b07      	ldr	r3, [pc, #28]	@ (8009dec <proc_write10_cmd+0x9c>)
 8009dd0:	617b      	str	r3, [r7, #20]
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f003 0301 	and.w	r3, r3, #1
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d000      	beq.n	8009de0 <proc_write10_cmd+0x90>
 8009dde:	be00      	bkpt	0x0000
 8009de0:	bf00      	nop
}
 8009de2:	3720      	adds	r7, #32
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}
 8009de8:	20000db8 	.word	0x20000db8
 8009dec:	e000edf0 	.word	0xe000edf0

08009df0 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b090      	sub	sp, #64	@ 0x40
 8009df4:	af02      	add	r7, sp, #8
 8009df6:	6078      	str	r0, [r7, #4]
 8009df8:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e00:	623b      	str	r3, [r7, #32]
 8009e02:	6a3b      	ldr	r3, [r7, #32]
 8009e04:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8009e06:	69fb      	ldr	r3, [r7, #28]
 8009e08:	330f      	adds	r3, #15
 8009e0a:	3307      	adds	r3, #7
 8009e0c:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	881b      	ldrh	r3, [r3, #0]
 8009e12:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 8009e14:	8afb      	ldrh	r3, [r7, #22]
 8009e16:	ba5b      	rev16	r3, r3
 8009e18:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8009e1a:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 8009e1c:	8abb      	ldrh	r3, [r7, #20]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d101      	bne.n	8009e26 <proc_write10_host_data+0x36>
    return 0; // invalid block count
 8009e22:	2300      	movs	r3, #0
 8009e24:	e005      	b.n	8009e32 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 8009e26:	6a3b      	ldr	r3, [r7, #32]
 8009e28:	689a      	ldr	r2, [r3, #8]
 8009e2a:	8abb      	ldrh	r3, [r7, #20]
 8009e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e30:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8009e32:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 8009e34:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d035      	beq.n	8009ea6 <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8009e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e3c:	330f      	adds	r3, #15
 8009e3e:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	3302      	adds	r3, #2
 8009e44:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8009e54:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009e56:	fbb1 f3f3 	udiv	r3, r1, r3
 8009e5a:	4413      	add	r3, r2
 8009e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e62:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8009e64:	fbb3 f1f2 	udiv	r1, r3, r2
 8009e68:	fb01 f202 	mul.w	r2, r1, r2
 8009e6c:	1a9b      	subs	r3, r3, r2
 8009e6e:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2201      	movs	r2, #1
 8009e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 8009e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e7a:	7b58      	ldrb	r0, [r3, #13]
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	9300      	str	r3, [sp, #0]
 8009e80:	4b0a      	ldr	r3, [pc, #40]	@ (8009eac <proc_write10_host_data+0xbc>)
 8009e82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e86:	f7f6 ffd1 	bl	8000e2c <tud_msc_write10_cb>
 8009e8a:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8009e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e8e:	f113 0f02 	cmn.w	r3, #2
 8009e92:	d008      	beq.n	8009ea6 <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 8009e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e9e:	6839      	ldr	r1, [r7, #0]
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f000 f805 	bl	8009eb0 <proc_write_io_data>
  }
}
 8009ea6:	3738      	adds	r7, #56	@ 0x38
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}
 8009eac:	20000db8 	.word	0x20000db8

08009eb0 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b08c      	sub	sp, #48	@ 0x30
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	60b9      	str	r1, [r7, #8]
 8009eba:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	da14      	bge.n	8009eec <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ec8:	d15f      	bne.n	8009f8a <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	7b5b      	ldrb	r3, [r3, #13]
 8009ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8009ed2:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	223a      	movs	r2, #58	@ 0x3a
 8009eda:	2102      	movs	r1, #2
 8009edc:	f7fe ff14 	bl	8008d08 <tud_msc_set_sense>
}
 8009ee0:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8009ee2:	2101      	movs	r1, #1
 8009ee4:	68f8      	ldr	r0, [r7, #12]
 8009ee6:	f7fe fd63 	bl	80089b0 <fail_scsi_op>
        break;
 8009eea:	e04f      	b.n	8009f8c <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	68ba      	ldr	r2, [r7, #8]
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d935      	bls.n	8009f60 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	68ba      	ldr	r2, [r7, #8]
 8009ef8:	1ad3      	subs	r3, r2, r3
 8009efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	dd07      	ble.n	8009f12 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	4a23      	ldr	r2, [pc, #140]	@ (8009f94 <proc_write_io_data+0xe4>)
 8009f06:	4413      	add	r3, r2
 8009f08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f0a:	4619      	mov	r1, r3
 8009f0c:	4821      	ldr	r0, [pc, #132]	@ (8009f94 <proc_write_io_data+0xe4>)
 8009f0e:	f006 fa87 	bl	8010420 <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	7fda      	ldrb	r2, [r3, #31]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009f1c:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 8009f20:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8009f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f26:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f28:	2300      	movs	r3, #0
 8009f2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f2e:	2300      	movs	r3, #0
 8009f30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8009f34:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009f38:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8009f3a:	2307      	movs	r3, #7
 8009f3c:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 8009f3e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009f42:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 8009f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f46:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 8009f48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009f4c:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 8009f4e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009f52:	f107 0314 	add.w	r3, r7, #20
 8009f56:	4611      	mov	r1, r2
 8009f58:	4618      	mov	r0, r3
 8009f5a:	f002 fac9 	bl	800c4f0 <dcd_event_handler>
}
 8009f5e:	e015      	b.n	8009f8c <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	441a      	add	r2, r3
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f74:	429a      	cmp	r2, r3
 8009f76:	d304      	bcc.n	8009f82 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2202      	movs	r2, #2
 8009f7c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 8009f80:	e004      	b.n	8009f8c <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 8009f82:	68f8      	ldr	r0, [r7, #12]
 8009f84:	f7ff fee4 	bl	8009d50 <proc_write10_cmd>
}
 8009f88:	e000      	b.n	8009f8c <proc_write_io_data+0xdc>
      default: break; // nothing to do
 8009f8a:	bf00      	nop
}
 8009f8c:	bf00      	nop
 8009f8e:	3730      	adds	r7, #48	@ 0x30
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}
 8009f94:	20000db8 	.word	0x20000db8

08009f98 <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 8009f98:	b480      	push	{r7}
 8009f9a:	b083      	sub	sp, #12
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	6039      	str	r1, [r7, #0]
 8009fa2:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 8009fa4:	bf00      	nop
 8009fa6:	370c      	adds	r7, #12
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr

08009fb0 <tud_vendor_n_available>:

//--------------------------------------------------------------------+
// Read API
//--------------------------------------------------------------------+
#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
uint32_t tud_vendor_n_available(uint8_t idx) {
 8009fb0:	b480      	push	{r7}
 8009fb2:	b089      	sub	sp, #36	@ 0x24
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8009fba:	79fb      	ldrb	r3, [r7, #7]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d001      	beq.n	8009fc4 <tud_vendor_n_available+0x14>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	e036      	b.n	800a032 <tud_vendor_n_available+0x82>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8009fc4:	79fb      	ldrb	r3, [r7, #7]
 8009fc6:	f240 422c 	movw	r2, #1068	@ 0x42c
 8009fca:	fb02 f303 	mul.w	r3, r2, r3
 8009fce:	4a1c      	ldr	r2, [pc, #112]	@ (800a040 <tud_vendor_n_available+0x90>)
 8009fd0:	4413      	add	r3, r2
 8009fd2:	61fb      	str	r3, [r7, #28]
  return tu_edpt_stream_read_available(&p_itf->stream.rx);
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	3318      	adds	r3, #24
 8009fd8:	61bb      	str	r3, [r7, #24]
  return (uint32_t) tu_fifo_count(&s->ff);
 8009fda:	69bb      	ldr	r3, [r7, #24]
 8009fdc:	3308      	adds	r3, #8
 8009fde:	617b      	str	r3, [r7, #20]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	8899      	ldrh	r1, [r3, #4]
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	891b      	ldrh	r3, [r3, #8]
 8009fe8:	b29a      	uxth	r2, r3
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	895b      	ldrh	r3, [r3, #10]
 8009fee:	b29b      	uxth	r3, r3
 8009ff0:	8279      	strh	r1, [r7, #18]
 8009ff2:	823a      	strh	r2, [r7, #16]
 8009ff4:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx) {
 8009ff6:	8a3a      	ldrh	r2, [r7, #16]
 8009ff8:	89fb      	ldrh	r3, [r7, #14]
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	d304      	bcc.n	800a008 <tud_vendor_n_available+0x58>
    return (uint16_t)(wr_idx - rd_idx);
 8009ffe:	8a3a      	ldrh	r2, [r7, #16]
 800a000:	89fb      	ldrh	r3, [r7, #14]
 800a002:	1ad3      	subs	r3, r2, r3
 800a004:	b29b      	uxth	r3, r3
 800a006:	e008      	b.n	800a01a <tud_vendor_n_available+0x6a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a008:	8a7b      	ldrh	r3, [r7, #18]
 800a00a:	005b      	lsls	r3, r3, #1
 800a00c:	b29a      	uxth	r2, r3
 800a00e:	8a39      	ldrh	r1, [r7, #16]
 800a010:	89fb      	ldrh	r3, [r7, #14]
 800a012:	1acb      	subs	r3, r1, r3
 800a014:	b29b      	uxth	r3, r3
 800a016:	4413      	add	r3, r2
 800a018:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a01a:	697a      	ldr	r2, [r7, #20]
 800a01c:	8892      	ldrh	r2, [r2, #4]
 800a01e:	81bb      	strh	r3, [r7, #12]
 800a020:	4613      	mov	r3, r2
 800a022:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a024:	89ba      	ldrh	r2, [r7, #12]
 800a026:	897b      	ldrh	r3, [r7, #10]
 800a028:	4293      	cmp	r3, r2
 800a02a:	bf28      	it	cs
 800a02c:	4613      	movcs	r3, r2
 800a02e:	b29b      	uxth	r3, r3
 800a030:	bf00      	nop
}
 800a032:	4618      	mov	r0, r3
 800a034:	3724      	adds	r7, #36	@ 0x24
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr
 800a03e:	bf00      	nop
 800a040:	20000fb8 	.word	0x20000fb8

0800a044 <tud_vendor_n_read>:
  TU_VERIFY(idx < CFG_TUD_VENDOR);
  vendord_interface_t *p_itf = &_vendord_itf[idx];
  return tu_edpt_stream_peek(&p_itf->stream.rx, u8);
}

uint32_t tud_vendor_n_read(uint8_t idx, void *buffer, uint32_t bufsize) {
 800a044:	b580      	push	{r7, lr}
 800a046:	b086      	sub	sp, #24
 800a048:	af00      	add	r7, sp, #0
 800a04a:	4603      	mov	r3, r0
 800a04c:	60b9      	str	r1, [r7, #8]
 800a04e:	607a      	str	r2, [r7, #4]
 800a050:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800a052:	7bfb      	ldrb	r3, [r7, #15]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d001      	beq.n	800a05c <tud_vendor_n_read+0x18>
 800a058:	2300      	movs	r3, #0
 800a05a:	e011      	b.n	800a080 <tud_vendor_n_read+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800a05c:	7bfb      	ldrb	r3, [r7, #15]
 800a05e:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a062:	fb02 f303 	mul.w	r3, r2, r3
 800a066:	4a08      	ldr	r2, [pc, #32]	@ (800a088 <tud_vendor_n_read+0x44>)
 800a068:	4413      	add	r3, r2
 800a06a:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_itf->rhport, &p_itf->stream.rx, buffer, bufsize);
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	7818      	ldrb	r0, [r3, #0]
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	f103 0118 	add.w	r1, r3, #24
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	68ba      	ldr	r2, [r7, #8]
 800a07a:	f006 f98b 	bl	8010394 <tu_edpt_stream_read>
 800a07e:	4603      	mov	r3, r0
}
 800a080:	4618      	mov	r0, r3
 800a082:	3718      	adds	r7, #24
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}
 800a088:	20000fb8 	.word	0x20000fb8

0800a08c <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b086      	sub	sp, #24
 800a090:	af00      	add	r7, sp, #0
 800a092:	4603      	mov	r3, r0
 800a094:	60b9      	str	r1, [r7, #8]
 800a096:	607a      	str	r2, [r7, #4]
 800a098:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800a09a:	7bfb      	ldrb	r3, [r7, #15]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d001      	beq.n	800a0a4 <tud_vendor_n_write+0x18>
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	e011      	b.n	800a0c8 <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800a0a4:	7bfb      	ldrb	r3, [r7, #15]
 800a0a6:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a0aa:	fb02 f303 	mul.w	r3, r2, r3
 800a0ae:	4a08      	ldr	r2, [pc, #32]	@ (800a0d0 <tud_vendor_n_write+0x44>)
 800a0b0:	4413      	add	r3, r2
 800a0b2:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	7818      	ldrb	r0, [r3, #0]
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	1d19      	adds	r1, r3, #4
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	68ba      	ldr	r2, [r7, #8]
 800a0c2:	f005 fe73 	bl	800fdac <tu_edpt_stream_write>
 800a0c6:	4603      	mov	r3, r0
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3718      	adds	r7, #24
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	20000fb8 	.word	0x20000fb8

0800a0d4 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b084      	sub	sp, #16
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	4603      	mov	r3, r0
 800a0dc:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800a0de:	79fb      	ldrb	r3, [r7, #7]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d001      	beq.n	800a0e8 <tud_vendor_n_write_flush+0x14>
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	e010      	b.n	800a10a <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800a0e8:	79fb      	ldrb	r3, [r7, #7]
 800a0ea:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a0ee:	fb02 f303 	mul.w	r3, r2, r3
 800a0f2:	4a08      	ldr	r2, [pc, #32]	@ (800a114 <tud_vendor_n_write_flush+0x40>)
 800a0f4:	4413      	add	r3, r2
 800a0f6:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	781a      	ldrb	r2, [r3, #0]
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	3304      	adds	r3, #4
 800a100:	4619      	mov	r1, r3
 800a102:	4610      	mov	r0, r2
 800a104:	f005 fd82 	bl	800fc0c <tu_edpt_stream_write_xfer>
 800a108:	4603      	mov	r3, r0
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3710      	adds	r7, #16
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}
 800a112:	bf00      	nop
 800a114:	20000fb8 	.word	0x20000fb8

0800a118 <tud_vendor_n_write_available>:

uint32_t tud_vendor_n_write_available(uint8_t idx) {
 800a118:	b580      	push	{r7, lr}
 800a11a:	b084      	sub	sp, #16
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	4603      	mov	r3, r0
 800a120:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800a122:	79fb      	ldrb	r3, [r7, #7]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d001      	beq.n	800a12c <tud_vendor_n_write_available+0x14>
 800a128:	2300      	movs	r3, #0
 800a12a:	e010      	b.n	800a14e <tud_vendor_n_write_available+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800a12c:	79fb      	ldrb	r3, [r7, #7]
 800a12e:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a132:	fb02 f303 	mul.w	r3, r2, r3
 800a136:	4a08      	ldr	r2, [pc, #32]	@ (800a158 <tud_vendor_n_write_available+0x40>)
 800a138:	4413      	add	r3, r2
 800a13a:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(p_itf->rhport, &p_itf->stream.tx);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	781a      	ldrb	r2, [r3, #0]
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	3304      	adds	r3, #4
 800a144:	4619      	mov	r1, r3
 800a146:	4610      	mov	r0, r2
 800a148:	f005 ff28 	bl	800ff9c <tu_edpt_stream_write_available>
 800a14c:	4603      	mov	r3, r0
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3710      	adds	r7, #16
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
 800a156:	bf00      	nop
 800a158:	20000fb8 	.word	0x20000fb8

0800a15c <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b08a      	sub	sp, #40	@ 0x28
 800a160:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 800a162:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a166:	2100      	movs	r1, #0
 800a168:	4822      	ldr	r0, [pc, #136]	@ (800a1f4 <vendord_init+0x98>)
 800a16a:	f006 f973 	bl	8010454 <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800a16e:	2300      	movs	r3, #0
 800a170:	75fb      	strb	r3, [r7, #23]
 800a172:	e036      	b.n	800a1e2 <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800a174:	7dfb      	ldrb	r3, [r7, #23]
 800a176:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a17a:	fb02 f303 	mul.w	r3, r2, r3
 800a17e:	4a1d      	ldr	r2, [pc, #116]	@ (800a1f4 <vendord_init+0x98>)
 800a180:	4413      	add	r3, r2
 800a182:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    #else
    uint8_t *epout_buf = NULL;
 800a184:	2300      	movs	r3, #0
 800a186:	60fb      	str	r3, [r7, #12]
    #endif

    uint8_t *epin_buf = NULL;
 800a188:	2300      	movs	r3, #0
 800a18a:	60bb      	str	r3, [r7, #8]
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    uint8_t *epin_buf  = _vendord_epbuf[i].epin;
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 800a192:	607b      	str	r3, [r7, #4]
  #else
    uint8_t *rx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	f103 0018 	add.w	r0, r3, #24
 800a19a:	2340      	movs	r3, #64	@ 0x40
 800a19c:	9303      	str	r3, [sp, #12]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	9302      	str	r3, [sp, #8]
 800a1a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1a6:	9301      	str	r3, [sp, #4]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	9300      	str	r3, [sp, #0]
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	2100      	movs	r1, #0
 800a1b2:	f005 fc5e 	bl	800fa72 <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	332c      	adds	r3, #44	@ 0x2c
 800a1ba:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 800a1bc:	693b      	ldr	r3, [r7, #16]
 800a1be:	1d18      	adds	r0, r3, #4
 800a1c0:	2340      	movs	r3, #64	@ 0x40
 800a1c2:	9303      	str	r3, [sp, #12]
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	9302      	str	r3, [sp, #8]
 800a1c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1cc:	9301      	str	r3, [sp, #4]
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	9300      	str	r3, [sp, #0]
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	2201      	movs	r2, #1
 800a1d6:	2100      	movs	r1, #0
 800a1d8:	f005 fc4b 	bl	800fa72 <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800a1dc:	7dfb      	ldrb	r3, [r7, #23]
 800a1de:	3301      	adds	r3, #1
 800a1e0:	75fb      	strb	r3, [r7, #23]
 800a1e2:	7dfb      	ldrb	r3, [r7, #23]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d0c5      	beq.n	800a174 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 800a1e8:	bf00      	nop
 800a1ea:	bf00      	nop
 800a1ec:	3718      	adds	r7, #24
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	20000fb8 	.word	0x20000fb8

0800a1f8 <vendord_deinit>:

bool vendord_deinit(void) {
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b082      	sub	sp, #8
 800a1fc:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800a1fe:	2300      	movs	r3, #0
 800a200:	71fb      	strb	r3, [r7, #7]
 800a202:	e014      	b.n	800a22e <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800a204:	79fb      	ldrb	r3, [r7, #7]
 800a206:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a20a:	fb02 f303 	mul.w	r3, r2, r3
 800a20e:	4a0c      	ldr	r2, [pc, #48]	@ (800a240 <vendord_deinit+0x48>)
 800a210:	4413      	add	r3, r2
 800a212:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	3318      	adds	r3, #24
 800a218:	4618      	mov	r0, r3
 800a21a:	f005 fc52 	bl	800fac2 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	3304      	adds	r3, #4
 800a222:	4618      	mov	r0, r3
 800a224:	f005 fc4d 	bl	800fac2 <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800a228:	79fb      	ldrb	r3, [r7, #7]
 800a22a:	3301      	adds	r3, #1
 800a22c:	71fb      	strb	r3, [r7, #7]
 800a22e:	79fb      	ldrb	r3, [r7, #7]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d0e7      	beq.n	800a204 <vendord_deinit+0xc>
  }
  return true;
 800a234:	2301      	movs	r3, #1
}
 800a236:	4618      	mov	r0, r3
 800a238:	3708      	adds	r7, #8
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	20000fb8 	.word	0x20000fb8

0800a244 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 800a244:	b580      	push	{r7, lr}
 800a246:	b088      	sub	sp, #32
 800a248:	af00      	add	r7, sp, #0
 800a24a:	4603      	mov	r3, r0
 800a24c:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800a24e:	2300      	movs	r3, #0
 800a250:	77fb      	strb	r3, [r7, #31]
 800a252:	e02d      	b.n	800a2b0 <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800a254:	7ffb      	ldrb	r3, [r7, #31]
 800a256:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a25a:	fb02 f303 	mul.w	r3, r2, r3
 800a25e:	4a18      	ldr	r2, [pc, #96]	@ (800a2c0 <vendord_reset+0x7c>)
 800a260:	4413      	add	r3, r2
 800a262:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 800a264:	2202      	movs	r2, #2
 800a266:	2100      	movs	r1, #0
 800a268:	69b8      	ldr	r0, [r7, #24]
 800a26a:	f006 f8f3 	bl	8010454 <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 800a26e:	69bb      	ldr	r3, [r7, #24]
 800a270:	3318      	adds	r3, #24
 800a272:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	3308      	adds	r3, #8
 800a278:	4618      	mov	r0, r3
 800a27a:	f000 fa18 	bl	800a6ae <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 800a27e:	69bb      	ldr	r3, [r7, #24]
 800a280:	3318      	adds	r3, #24
 800a282:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2200      	movs	r2, #0
 800a288:	705a      	strb	r2, [r3, #1]
}
 800a28a:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 800a28c:	69bb      	ldr	r3, [r7, #24]
 800a28e:	3304      	adds	r3, #4
 800a290:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	3308      	adds	r3, #8
 800a296:	4618      	mov	r0, r3
 800a298:	f000 fa09 	bl	800a6ae <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 800a29c:	69bb      	ldr	r3, [r7, #24]
 800a29e:	3304      	adds	r3, #4
 800a2a0:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	705a      	strb	r2, [r3, #1]
}
 800a2a8:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800a2aa:	7ffb      	ldrb	r3, [r7, #31]
 800a2ac:	3301      	adds	r3, #1
 800a2ae:	77fb      	strb	r3, [r7, #31]
 800a2b0:	7ffb      	ldrb	r3, [r7, #31]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d0ce      	beq.n	800a254 <vendord_reset+0x10>
  }
}
 800a2b6:	bf00      	nop
 800a2b8:	bf00      	nop
 800a2ba:	3720      	adds	r7, #32
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}
 800a2c0:	20000fb8 	.word	0x20000fb8

0800a2c4 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 800a2c4:	b480      	push	{r7}
 800a2c6:	b085      	sub	sp, #20
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	73fb      	strb	r3, [r7, #15]
 800a2d2:	e023      	b.n	800a31c <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800a2d4:	7bfb      	ldrb	r3, [r7, #15]
 800a2d6:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a2da:	fb02 f303 	mul.w	r3, r2, r3
 800a2de:	4a14      	ldr	r2, [pc, #80]	@ (800a330 <find_vendor_itf+0x6c>)
 800a2e0:	4413      	add	r3, r2
 800a2e2:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 800a2e4:	79fb      	ldrb	r3, [r7, #7]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d109      	bne.n	800a2fe <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	7e5b      	ldrb	r3, [r3, #25]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d111      	bne.n	800a316 <find_vendor_itf+0x52>
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	795b      	ldrb	r3, [r3, #5]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d10d      	bne.n	800a316 <find_vendor_itf+0x52>
        return idx;
 800a2fa:	7bfb      	ldrb	r3, [r7, #15]
 800a2fc:	e012      	b.n	800a324 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	7e5b      	ldrb	r3, [r3, #25]
 800a302:	79fa      	ldrb	r2, [r7, #7]
 800a304:	429a      	cmp	r2, r3
 800a306:	d004      	beq.n	800a312 <find_vendor_itf+0x4e>
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	795b      	ldrb	r3, [r3, #5]
 800a30c:	79fa      	ldrb	r2, [r7, #7]
 800a30e:	429a      	cmp	r2, r3
 800a310:	d101      	bne.n	800a316 <find_vendor_itf+0x52>
      return idx;
 800a312:	7bfb      	ldrb	r3, [r7, #15]
 800a314:	e006      	b.n	800a324 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800a316:	7bfb      	ldrb	r3, [r7, #15]
 800a318:	3301      	adds	r3, #1
 800a31a:	73fb      	strb	r3, [r7, #15]
 800a31c:	7bfb      	ldrb	r3, [r7, #15]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d0d8      	beq.n	800a2d4 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 800a322:	23ff      	movs	r3, #255	@ 0xff
}
 800a324:	4618      	mov	r0, r3
 800a326:	3714      	adds	r7, #20
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr
 800a330:	20000fb8 	.word	0x20000fb8

0800a334 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 800a334:	b580      	push	{r7, lr}
 800a336:	b09e      	sub	sp, #120	@ 0x78
 800a338:	af00      	add	r7, sp, #0
 800a33a:	4603      	mov	r3, r0
 800a33c:	6039      	str	r1, [r7, #0]
 800a33e:	71fb      	strb	r3, [r7, #7]
 800a340:	4613      	mov	r3, r2
 800a342:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	795b      	ldrb	r3, [r3, #5]
 800a348:	2bff      	cmp	r3, #255	@ 0xff
 800a34a:	d001      	beq.n	800a350 <vendord_open+0x1c>
 800a34c:	2300      	movs	r3, #0
 800a34e:	e0f4      	b.n	800a53a <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 800a350:	88bb      	ldrh	r3, [r7, #4]
 800a352:	683a      	ldr	r2, [r7, #0]
 800a354:	4413      	add	r3, r2
 800a356:	673b      	str	r3, [r7, #112]	@ 0x70
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a35c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a35e:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a362:	781b      	ldrb	r3, [r3, #0]
 800a364:	461a      	mov	r2, r3
 800a366:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a368:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 800a36a:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 800a36c:	2000      	movs	r0, #0
 800a36e:	f7ff ffa9 	bl	800a2c4 <find_vendor_itf>
 800a372:	4603      	mov	r3, r0
 800a374:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 800a378:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d00a      	beq.n	800a396 <vendord_open+0x62>
 800a380:	4b70      	ldr	r3, [pc, #448]	@ (800a544 <vendord_open+0x210>)
 800a382:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f003 0301 	and.w	r3, r3, #1
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d000      	beq.n	800a392 <vendord_open+0x5e>
 800a390:	be00      	bkpt	0x0000
 800a392:	2300      	movs	r3, #0
 800a394:	e0d1      	b.n	800a53a <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800a396:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800a39a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a39e:	fb02 f303 	mul.w	r3, r2, r3
 800a3a2:	4a69      	ldr	r2, [pc, #420]	@ (800a548 <vendord_open+0x214>)
 800a3a4:	4413      	add	r3, r2
 800a3a6:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 800a3a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a3aa:	79fa      	ldrb	r2, [r7, #7]
 800a3ac:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	789a      	ldrb	r2, [r3, #2]
 800a3b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a3b4:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800a3b6:	e0a0      	b.n	800a4fa <vendord_open+0x1c6>
 800a3b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3ba:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a3bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3be:	3301      	adds	r3, #1
 800a3c0:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800a3c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 800a3c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a3ca:	2b04      	cmp	r3, #4
 800a3cc:	f000 80b1 	beq.w	800a532 <vendord_open+0x1fe>
 800a3d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a3d4:	2b0b      	cmp	r3, #11
 800a3d6:	f000 80ac 	beq.w	800a532 <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 800a3da:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a3de:	2b05      	cmp	r3, #5
 800a3e0:	f040 8081 	bne.w	800a4e6 <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 800a3e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3e6:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800a3e8:	79fb      	ldrb	r3, [r7, #7]
 800a3ea:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	f002 fc03 	bl	800cbf8 <usbd_edpt_open>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	f083 0301 	eor.w	r3, r3, #1
 800a3f8:	b2db      	uxtb	r3, r3
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d00a      	beq.n	800a414 <vendord_open+0xe0>
 800a3fe:	4b51      	ldr	r3, [pc, #324]	@ (800a544 <vendord_open+0x210>)
 800a400:	653b      	str	r3, [r7, #80]	@ 0x50
 800a402:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f003 0301 	and.w	r3, r3, #1
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d000      	beq.n	800a410 <vendord_open+0xdc>
 800a40e:	be00      	bkpt	0x0000
 800a410:	2300      	movs	r3, #0
 800a412:	e092      	b.n	800a53a <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 800a414:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a416:	789b      	ldrb	r3, [r3, #2]
 800a418:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a41c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a420:	09db      	lsrs	r3, r3, #7
 800a422:	b2db      	uxtb	r3, r3
 800a424:	2b01      	cmp	r3, #1
 800a426:	d128      	bne.n	800a47a <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 800a428:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a42a:	3304      	adds	r3, #4
 800a42c:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 800a42e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a430:	785b      	ldrb	r3, [r3, #1]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d157      	bne.n	800a4e6 <vendord_open+0x1b2>
 800a436:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a438:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a43a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a43c:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 800a43e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a440:	789a      	ldrb	r2, [r3, #2]
 800a442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a444:	705a      	strb	r2, [r3, #1]
 800a446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a448:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800a44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a44c:	889b      	ldrh	r3, [r3, #4]
 800a44e:	b29b      	uxth	r3, r3
 800a450:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a454:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800a456:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a45a:	bf0c      	ite	eq
 800a45c:	2301      	moveq	r3, #1
 800a45e:	2300      	movne	r3, #0
 800a460:	b2d9      	uxtb	r1, r3
 800a462:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a464:	7813      	ldrb	r3, [r2, #0]
 800a466:	f361 0341 	bfi	r3, r1, #1, #1
 800a46a:	7013      	strb	r3, [r2, #0]
}
 800a46c:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 800a46e:	79fb      	ldrb	r3, [r7, #7]
 800a470:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a472:	4618      	mov	r0, r3
 800a474:	f005 fbca 	bl	800fc0c <tu_edpt_stream_write_xfer>
 800a478:	e035      	b.n	800a4e6 <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 800a47a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a47c:	3318      	adds	r3, #24
 800a47e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 800a480:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a482:	785b      	ldrb	r3, [r3, #1]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d12e      	bne.n	800a4e6 <vendord_open+0x1b2>
 800a488:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a48a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a48c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a48e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 800a490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a492:	789a      	ldrb	r2, [r3, #2]
 800a494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a496:	705a      	strb	r2, [r3, #1]
 800a498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a49a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a49c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a49e:	889b      	ldrh	r3, [r3, #4]
 800a4a0:	b29b      	uxth	r3, r3
 800a4a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4a6:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800a4a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4ac:	bf0c      	ite	eq
 800a4ae:	2301      	moveq	r3, #1
 800a4b0:	2300      	movne	r3, #0
 800a4b2:	b2d9      	uxtb	r1, r3
 800a4b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4b6:	7813      	ldrb	r3, [r2, #0]
 800a4b8:	f361 0341 	bfi	r3, r1, #1, #1
 800a4bc:	7013      	strb	r3, [r2, #0]
}
 800a4be:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 800a4c0:	79fb      	ldrb	r3, [r7, #7]
 800a4c2:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f005 fdc9 	bl	801005c <tu_edpt_stream_read_xfer>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d10a      	bne.n	800a4e6 <vendord_open+0x1b2>
 800a4d0:	4b1c      	ldr	r3, [pc, #112]	@ (800a544 <vendord_open+0x210>)
 800a4d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a4d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f003 0301 	and.w	r3, r3, #1
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d000      	beq.n	800a4e2 <vendord_open+0x1ae>
 800a4e0:	be00      	bkpt	0x0000
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	e029      	b.n	800a53a <vendord_open+0x206>
 800a4e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4e8:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a4ea:	6a3b      	ldr	r3, [r7, #32]
 800a4ec:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a4ee:	69fb      	ldr	r3, [r7, #28]
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	69fb      	ldr	r3, [r7, #28]
 800a4f6:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 800a4f8:	677b      	str	r3, [r7, #116]	@ 0x74
 800a4fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4fc:	61bb      	str	r3, [r7, #24]
 800a4fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a500:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 800a502:	69ba      	ldr	r2, [r7, #24]
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	429a      	cmp	r2, r3
 800a508:	d301      	bcc.n	800a50e <vendord_open+0x1da>
    return false;
 800a50a:	2300      	movs	r3, #0
 800a50c:	e00e      	b.n	800a52c <vendord_open+0x1f8>
 800a50e:	69bb      	ldr	r3, [r7, #24]
 800a510:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	461a      	mov	r2, r3
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 800a520:	697a      	ldr	r2, [r7, #20]
 800a522:	429a      	cmp	r2, r3
 800a524:	bf2c      	ite	cs
 800a526:	2301      	movcs	r3, #1
 800a528:	2300      	movcc	r3, #0
 800a52a:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	f47f af43 	bne.w	800a3b8 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 800a532:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	1ad3      	subs	r3, r2, r3
 800a538:	b29b      	uxth	r3, r3
}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3778      	adds	r7, #120	@ 0x78
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}
 800a542:	bf00      	nop
 800a544:	e000edf0 	.word	0xe000edf0
 800a548:	20000fb8 	.word	0x20000fb8

0800a54c <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b08a      	sub	sp, #40	@ 0x28
 800a550:	af00      	add	r7, sp, #0
 800a552:	603b      	str	r3, [r7, #0]
 800a554:	4603      	mov	r3, r0
 800a556:	71fb      	strb	r3, [r7, #7]
 800a558:	460b      	mov	r3, r1
 800a55a:	71bb      	strb	r3, [r7, #6]
 800a55c:	4613      	mov	r3, r2
 800a55e:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 800a560:	79bb      	ldrb	r3, [r7, #6]
 800a562:	4618      	mov	r0, r3
 800a564:	f7ff feae 	bl	800a2c4 <find_vendor_itf>
 800a568:	4603      	mov	r3, r0
 800a56a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 800a56e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a572:	2b00      	cmp	r3, #0
 800a574:	d001      	beq.n	800a57a <vendord_xfer_cb+0x2e>
 800a576:	2300      	movs	r3, #0
 800a578:	e05f      	b.n	800a63a <vendord_xfer_cb+0xee>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800a57a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a57e:	f240 422c 	movw	r2, #1068	@ 0x42c
 800a582:	fb02 f303 	mul.w	r3, r2, r3
 800a586:	4a2f      	ldr	r2, [pc, #188]	@ (800a644 <vendord_xfer_cb+0xf8>)
 800a588:	4413      	add	r3, r2
 800a58a:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 800a58c:	6a3b      	ldr	r3, [r7, #32]
 800a58e:	7e5b      	ldrb	r3, [r3, #25]
 800a590:	79ba      	ldrb	r2, [r7, #6]
 800a592:	429a      	cmp	r2, r3
 800a594:	d131      	bne.n	800a5fa <vendord_xfer_cb+0xae>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 800a596:	6a3b      	ldr	r3, [r7, #32]
 800a598:	3318      	adds	r3, #24
 800a59a:	61fb      	str	r3, [r7, #28]
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	3308      	adds	r3, #8
 800a5a4:	617b      	str	r3, [r7, #20]
  return f->depth;
 800a5a6:	697b      	ldr	r3, [r7, #20]
 800a5a8:	889b      	ldrh	r3, [r3, #4]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d014      	beq.n	800a5d8 <vendord_xfer_cb+0x8c>
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d010      	beq.n	800a5d8 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800a5b6:	69fb      	ldr	r3, [r7, #28]
 800a5b8:	f103 0208 	add.w	r2, r3, #8
 800a5bc:	69fb      	ldr	r3, [r7, #28]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	69b9      	ldr	r1, [r7, #24]
 800a5c2:	b289      	uxth	r1, r1
 800a5c4:	613a      	str	r2, [r7, #16]
 800a5c6:	60fb      	str	r3, [r7, #12]
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800a5cc:	897a      	ldrh	r2, [r7, #10]
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	68f9      	ldr	r1, [r7, #12]
 800a5d2:	6938      	ldr	r0, [r7, #16]
 800a5d4:	f000 fbb8 	bl	800ad48 <tu_fifo_write_n_access_mode>
}
 800a5d8:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
 800a5da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5de:	2200      	movs	r2, #0
 800a5e0:	2100      	movs	r1, #0
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f7f7 f87e 	bl	80016e4 <tud_vendor_rx_cb>
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 800a5e8:	6a3b      	ldr	r3, [r7, #32]
 800a5ea:	f103 0218 	add.w	r2, r3, #24
 800a5ee:	79fb      	ldrb	r3, [r7, #7]
 800a5f0:	4611      	mov	r1, r2
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f005 fd32 	bl	801005c <tu_edpt_stream_read_xfer>
 800a5f8:	e01e      	b.n	800a638 <vendord_xfer_cb+0xec>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 800a5fa:	6a3b      	ldr	r3, [r7, #32]
 800a5fc:	795b      	ldrb	r3, [r3, #5]
 800a5fe:	79ba      	ldrb	r2, [r7, #6]
 800a600:	429a      	cmp	r2, r3
 800a602:	d119      	bne.n	800a638 <vendord_xfer_cb+0xec>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	b29b      	uxth	r3, r3
 800a608:	461a      	mov	r2, r3
 800a60a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a60e:	4611      	mov	r1, r2
 800a610:	4618      	mov	r0, r3
 800a612:	f7ff fcc1 	bl	8009f98 <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 800a616:	6a3b      	ldr	r3, [r7, #32]
 800a618:	1d1a      	adds	r2, r3, #4
 800a61a:	79fb      	ldrb	r3, [r7, #7]
 800a61c:	4611      	mov	r1, r2
 800a61e:	4618      	mov	r0, r3
 800a620:	f005 faf4 	bl	800fc0c <tu_edpt_stream_write_xfer>
 800a624:	4603      	mov	r3, r0
 800a626:	2b00      	cmp	r3, #0
 800a628:	d106      	bne.n	800a638 <vendord_xfer_cb+0xec>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 800a62a:	6a3b      	ldr	r3, [r7, #32]
 800a62c:	1d19      	adds	r1, r3, #4
 800a62e:	79fb      	ldrb	r3, [r7, #7]
 800a630:	683a      	ldr	r2, [r7, #0]
 800a632:	4618      	mov	r0, r3
 800a634:	f005 fa50 	bl	800fad8 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 800a638:	2301      	movs	r3, #1
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3728      	adds	r7, #40	@ 0x28
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}
 800a642:	bf00      	nop
 800a644:	20000fb8 	.word	0x20000fb8

0800a648 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 800a648:	b480      	push	{r7}
 800a64a:	b085      	sub	sp, #20
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	60f8      	str	r0, [r7, #12]
 800a650:	60b9      	str	r1, [r7, #8]
 800a652:	4611      	mov	r1, r2
 800a654:	461a      	mov	r2, r3
 800a656:	460b      	mov	r3, r1
 800a658:	80fb      	strh	r3, [r7, #6]
 800a65a:	4613      	mov	r3, r2
 800a65c:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 800a65e:	88fb      	ldrh	r3, [r7, #6]
 800a660:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a664:	d901      	bls.n	800a66a <tu_fifo_config+0x22>
    return false;
 800a666:	2300      	movs	r3, #0
 800a668:	e01b      	b.n	800a6a2 <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	68ba      	ldr	r2, [r7, #8]
 800a66e:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	88fa      	ldrh	r2, [r7, #6]
 800a674:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 800a676:	88bb      	ldrh	r3, [r7, #4]
 800a678:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a67c:	b299      	uxth	r1, r3
 800a67e:	68fa      	ldr	r2, [r7, #12]
 800a680:	88d3      	ldrh	r3, [r2, #6]
 800a682:	f361 030e 	bfi	r3, r1, #0, #15
 800a686:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800a688:	68fa      	ldr	r2, [r7, #12]
 800a68a:	79d3      	ldrb	r3, [r2, #7]
 800a68c:	7e39      	ldrb	r1, [r7, #24]
 800a68e:	f361 13c7 	bfi	r3, r1, #7, #1
 800a692:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	2200      	movs	r2, #0
 800a698:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2200      	movs	r2, #0
 800a69e:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800a6a0:	2301      	movs	r3, #1
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3714      	adds	r7, #20
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ac:	4770      	bx	lr

0800a6ae <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 800a6ae:	b480      	push	{r7}
 800a6b0:	b083      	sub	sp, #12
 800a6b2:	af00      	add	r7, sp, #0
 800a6b4:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 800a6c2:	2301      	movs	r3, #1
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	370c      	adds	r7, #12
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 800a6d0:	b480      	push	{r7}
 800a6d2:	b083      	sub	sp, #12
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	460b      	mov	r3, r1
 800a6da:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	79db      	ldrb	r3, [r3, #7]
 800a6e0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	78fa      	ldrb	r2, [r7, #3]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d101      	bne.n	800a6f0 <tu_fifo_set_overwritable+0x20>
    return true;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	e006      	b.n	800a6fe <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	79d3      	ldrb	r3, [r2, #7]
 800a6f4:	78f9      	ldrb	r1, [r7, #3]
 800a6f6:	f361 13c7 	bfi	r3, r1, #7, #1
 800a6fa:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800a6fc:	2301      	movs	r3, #1
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	370c      	adds	r7, #12
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr

0800a70a <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b08a      	sub	sp, #40	@ 0x28
 800a70e:	af00      	add	r7, sp, #0
 800a710:	60f8      	str	r0, [r7, #12]
 800a712:	60b9      	str	r1, [r7, #8]
 800a714:	4613      	mov	r3, r2
 800a716:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800a718:	88fb      	ldrh	r3, [r7, #6]
 800a71a:	089b      	lsrs	r3, r3, #2
 800a71c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 800a71e:	e00d      	b.n	800a73c <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	623b      	str	r3, [r7, #32]
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	61fb      	str	r3, [r7, #28]
 800a72a:	6a3b      	ldr	r3, [r7, #32]
 800a72c:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 800a72e:	69fb      	ldr	r3, [r7, #28]
 800a730:	69ba      	ldr	r2, [r7, #24]
 800a732:	601a      	str	r2, [r3, #0]
}
 800a734:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	3304      	adds	r3, #4
 800a73a:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 800a73c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a73e:	1e5a      	subs	r2, r3, #1
 800a740:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800a742:	2b00      	cmp	r3, #0
 800a744:	d1ec      	bne.n	800a720 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800a746:	88fb      	ldrh	r3, [r7, #6]
 800a748:	b2db      	uxtb	r3, r3
 800a74a:	f003 0303 	and.w	r3, r3, #3
 800a74e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 800a752:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a756:	2b00      	cmp	r3, #0
 800a758:	d00a      	beq.n	800a770 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800a760:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800a764:	f107 0314 	add.w	r3, r7, #20
 800a768:	4619      	mov	r1, r3
 800a76a:	68f8      	ldr	r0, [r7, #12]
 800a76c:	f005 fea6 	bl	80104bc <memcpy>
  }
}
 800a770:	bf00      	nop
 800a772:	3728      	adds	r7, #40	@ 0x28
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 800a778:	b580      	push	{r7, lr}
 800a77a:	b088      	sub	sp, #32
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	60f8      	str	r0, [r7, #12]
 800a780:	60b9      	str	r1, [r7, #8]
 800a782:	4613      	mov	r3, r2
 800a784:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 800a786:	88fb      	ldrh	r3, [r7, #6]
 800a788:	089b      	lsrs	r3, r3, #2
 800a78a:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 800a78c:	e008      	b.n	800a7a0 <ff_pull_fixed_addr_rw32+0x28>
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 800a792:	69bb      	ldr	r3, [r7, #24]
 800a794:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	3304      	adds	r3, #4
 800a79e:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800a7a0:	8bfb      	ldrh	r3, [r7, #30]
 800a7a2:	1e5a      	subs	r2, r3, #1
 800a7a4:	83fa      	strh	r2, [r7, #30]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d1f1      	bne.n	800a78e <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 800a7aa:	88fb      	ldrh	r3, [r7, #6]
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	f003 0303 	and.w	r3, r3, #3
 800a7b2:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 800a7b4:	7f7b      	ldrb	r3, [r7, #29]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d00b      	beq.n	800a7d2 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800a7be:	7f7a      	ldrb	r2, [r7, #29]
 800a7c0:	f107 0314 	add.w	r3, r7, #20
 800a7c4:	68b9      	ldr	r1, [r7, #8]
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f005 fe78 	bl	80104bc <memcpy>
    *reg_tx = tmp32;
 800a7cc:	697a      	ldr	r2, [r7, #20]
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	601a      	str	r2, [r3, #0]
  }
}
 800a7d2:	bf00      	nop
 800a7d4:	3720      	adds	r7, #32
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}

0800a7da <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b092      	sub	sp, #72	@ 0x48
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	60f8      	str	r0, [r7, #12]
 800a7e2:	60b9      	str	r1, [r7, #8]
 800a7e4:	4611      	mov	r1, r2
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	460b      	mov	r3, r1
 800a7ea:	80fb      	strh	r3, [r7, #6]
 800a7ec:	4613      	mov	r3, r2
 800a7ee:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	889a      	ldrh	r2, [r3, #4]
 800a7f4:	88bb      	ldrh	r3, [r7, #4]
 800a7f6:	1ad3      	subs	r3, r2, r3
 800a7f8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 800a7fa:	88fa      	ldrh	r2, [r7, #6]
 800a7fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a7fe:	1ad3      	subs	r3, r2, r3
 800a800:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	88db      	ldrh	r3, [r3, #6]
 800a806:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a80a:	b29b      	uxth	r3, r3
 800a80c:	461a      	mov	r2, r3
 800a80e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a810:	fb13 f302 	smulbb	r3, r3, r2
 800a814:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	88db      	ldrh	r3, [r3, #6]
 800a81a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a81e:	b29b      	uxth	r3, r3
 800a820:	461a      	mov	r2, r3
 800a822:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a824:	fb13 f302 	smulbb	r3, r3, r2
 800a828:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	88ba      	ldrh	r2, [r7, #4]
 800a832:	68f9      	ldr	r1, [r7, #12]
 800a834:	88c9      	ldrh	r1, [r1, #6]
 800a836:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800a83a:	b289      	uxth	r1, r1
 800a83c:	fb01 f202 	mul.w	r2, r1, r2
 800a840:	4413      	add	r3, r2
 800a842:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800a844:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d002      	beq.n	800a852 <ff_push_n+0x78>
 800a84c:	2b01      	cmp	r3, #1
 800a84e:	d023      	beq.n	800a898 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800a850:	e0ba      	b.n	800a9c8 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 800a852:	88fa      	ldrh	r2, [r7, #6]
 800a854:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a856:	429a      	cmp	r2, r3
 800a858:	d80d      	bhi.n	800a876 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 800a85a:	88fb      	ldrh	r3, [r7, #6]
 800a85c:	68fa      	ldr	r2, [r7, #12]
 800a85e:	88d2      	ldrh	r2, [r2, #6]
 800a860:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a864:	b292      	uxth	r2, r2
 800a866:	fb02 f303 	mul.w	r3, r2, r3
 800a86a:	461a      	mov	r2, r3
 800a86c:	68b9      	ldr	r1, [r7, #8]
 800a86e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800a870:	f005 fe24 	bl	80104bc <memcpy>
      break;
 800a874:	e0a8      	b.n	800a9c8 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800a876:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a878:	461a      	mov	r2, r3
 800a87a:	68b9      	ldr	r1, [r7, #8]
 800a87c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800a87e:	f005 fe1d 	bl	80104bc <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	6818      	ldr	r0, [r3, #0]
 800a886:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a888:	68ba      	ldr	r2, [r7, #8]
 800a88a:	4413      	add	r3, r2
 800a88c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a890:	4619      	mov	r1, r3
 800a892:	f005 fe13 	bl	80104bc <memcpy>
      break;
 800a896:	e097      	b.n	800a9c8 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800a89c:	88fa      	ldrh	r2, [r7, #6]
 800a89e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d80f      	bhi.n	800a8c4 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	88db      	ldrh	r3, [r3, #6]
 800a8a8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a8ac:	b29b      	uxth	r3, r3
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	88fb      	ldrh	r3, [r7, #6]
 800a8b2:	fb13 f302 	smulbb	r3, r3, r2
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a8bc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800a8be:	f7ff ff24 	bl	800a70a <ff_push_fixed_addr_rw32>
      break;
 800a8c2:	e080      	b.n	800a9c6 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800a8c4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a8c6:	f023 0303 	bic.w	r3, r3, #3
 800a8ca:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800a8cc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a8d2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800a8d4:	f7ff ff19 	bl	800a70a <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800a8d8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a8da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a8dc:	4413      	add	r3, r2
 800a8de:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800a8e0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a8e2:	b2db      	uxtb	r3, r3
 800a8e4:	f003 0303 	and.w	r3, r3, #3
 800a8e8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800a8ec:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d05a      	beq.n	800a9aa <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800a8f4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800a8f8:	b29b      	uxth	r3, r3
 800a8fa:	f1c3 0304 	rsb	r3, r3, #4
 800a8fe:	b29a      	uxth	r2, r3
 800a900:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a904:	82fb      	strh	r3, [r7, #22]
 800a906:	4613      	mov	r3, r2
 800a908:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a90a:	8afa      	ldrh	r2, [r7, #22]
 800a90c:	8abb      	ldrh	r3, [r7, #20]
 800a90e:	4293      	cmp	r3, r2
 800a910:	bf28      	it	cs
 800a912:	4613      	movcs	r3, r2
 800a914:	b29b      	uxth	r3, r3
 800a916:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 800a91a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a926:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a928:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a92a:	627a      	str	r2, [r7, #36]	@ 0x24
 800a92c:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800a930:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 800a934:	61fb      	str	r3, [r7, #28]
 800a936:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800a93a:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 800a93c:	2300      	movs	r3, #0
 800a93e:	76bb      	strb	r3, [r7, #26]
 800a940:	e00b      	b.n	800a95a <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 800a942:	7ebb      	ldrb	r3, [r7, #26]
 800a944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a946:	4413      	add	r3, r2
 800a948:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a94a:	b2d2      	uxtb	r2, r2
 800a94c:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800a94e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a950:	0a1b      	lsrs	r3, r3, #8
 800a952:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 800a954:	7ebb      	ldrb	r3, [r7, #26]
 800a956:	3301      	adds	r3, #1
 800a958:	76bb      	strb	r3, [r7, #26]
 800a95a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800a95e:	7ebb      	ldrb	r3, [r7, #26]
 800a960:	429a      	cmp	r2, r3
 800a962:	d8ee      	bhi.n	800a942 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 800a964:	2300      	movs	r3, #0
 800a966:	767b      	strb	r3, [r7, #25]
 800a968:	e00b      	b.n	800a982 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 800a96a:	7e7b      	ldrb	r3, [r7, #25]
 800a96c:	69fa      	ldr	r2, [r7, #28]
 800a96e:	4413      	add	r3, r2
 800a970:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a972:	b2d2      	uxtb	r2, r2
 800a974:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800a976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a978:	0a1b      	lsrs	r3, r3, #8
 800a97a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800a97c:	7e7b      	ldrb	r3, [r7, #25]
 800a97e:	3301      	adds	r3, #1
 800a980:	767b      	strb	r3, [r7, #25]
 800a982:	7efa      	ldrb	r2, [r7, #27]
 800a984:	7e7b      	ldrb	r3, [r7, #25]
 800a986:	429a      	cmp	r2, r3
 800a988:	d8ef      	bhi.n	800a96a <ff_push_n+0x190>
}
 800a98a:	bf00      	nop
          wrap_bytes -= remrem;
 800a98c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800a990:	b29b      	uxth	r3, r3
 800a992:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a996:	1ad3      	subs	r3, r2, r3
 800a998:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681a      	ldr	r2, [r3, #0]
 800a9a0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800a9a4:	4413      	add	r3, r2
 800a9a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9a8:	e002      	b.n	800a9b0 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800a9b0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d006      	beq.n	800a9c6 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800a9b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a9bc:	461a      	mov	r2, r3
 800a9be:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a9c0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800a9c2:	f7ff fea2 	bl	800a70a <ff_push_fixed_addr_rw32>
      break;
 800a9c6:	bf00      	nop
  }
}
 800a9c8:	bf00      	nop
 800a9ca:	3748      	adds	r7, #72	@ 0x48
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b092      	sub	sp, #72	@ 0x48
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	60f8      	str	r0, [r7, #12]
 800a9d8:	60b9      	str	r1, [r7, #8]
 800a9da:	4611      	mov	r1, r2
 800a9dc:	461a      	mov	r2, r3
 800a9de:	460b      	mov	r3, r1
 800a9e0:	80fb      	strh	r3, [r7, #6]
 800a9e2:	4613      	mov	r3, r2
 800a9e4:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	889a      	ldrh	r2, [r3, #4]
 800a9ea:	88bb      	ldrh	r3, [r7, #4]
 800a9ec:	1ad3      	subs	r3, r2, r3
 800a9ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800a9f0:	88fa      	ldrh	r2, [r7, #6]
 800a9f2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a9f4:	1ad3      	subs	r3, r2, r3
 800a9f6:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	88db      	ldrh	r3, [r3, #6]
 800a9fc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	461a      	mov	r2, r3
 800aa04:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aa06:	fb13 f302 	smulbb	r3, r3, r2
 800aa0a:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	88db      	ldrh	r3, [r3, #6]
 800aa10:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800aa14:	b29b      	uxth	r3, r3
 800aa16:	461a      	mov	r2, r3
 800aa18:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800aa1a:	fb13 f302 	smulbb	r3, r3, r2
 800aa1e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	88ba      	ldrh	r2, [r7, #4]
 800aa28:	68f9      	ldr	r1, [r7, #12]
 800aa2a:	88c9      	ldrh	r1, [r1, #6]
 800aa2c:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800aa30:	b289      	uxth	r1, r1
 800aa32:	fb01 f202 	mul.w	r2, r1, r2
 800aa36:	4413      	add	r3, r2
 800aa38:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800aa3a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d002      	beq.n	800aa48 <ff_pull_n+0x78>
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d023      	beq.n	800aa8e <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800aa46:	e0c7      	b.n	800abd8 <ff_pull_n+0x208>
      if (n <= lin_count) {
 800aa48:	88fa      	ldrh	r2, [r7, #6]
 800aa4a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aa4c:	429a      	cmp	r2, r3
 800aa4e:	d80d      	bhi.n	800aa6c <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 800aa50:	88fb      	ldrh	r3, [r7, #6]
 800aa52:	68fa      	ldr	r2, [r7, #12]
 800aa54:	88d2      	ldrh	r2, [r2, #6]
 800aa56:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800aa5a:	b292      	uxth	r2, r2
 800aa5c:	fb02 f303 	mul.w	r3, r2, r3
 800aa60:	461a      	mov	r2, r3
 800aa62:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aa64:	68b8      	ldr	r0, [r7, #8]
 800aa66:	f005 fd29 	bl	80104bc <memcpy>
      break;
 800aa6a:	e0b5      	b.n	800abd8 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 800aa6c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800aa6e:	461a      	mov	r2, r3
 800aa70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aa72:	68b8      	ldr	r0, [r7, #8]
 800aa74:	f005 fd22 	bl	80104bc <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800aa78:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800aa7a:	68ba      	ldr	r2, [r7, #8]
 800aa7c:	18d0      	adds	r0, r2, r3
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800aa86:	4619      	mov	r1, r3
 800aa88:	f005 fd18 	bl	80104bc <memcpy>
      break;
 800aa8c:	e0a4      	b.n	800abd8 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800aa92:	88fa      	ldrh	r2, [r7, #6]
 800aa94:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aa96:	429a      	cmp	r2, r3
 800aa98:	d80f      	bhi.n	800aaba <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	88db      	ldrh	r3, [r3, #6]
 800aa9e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800aaa2:	b29b      	uxth	r3, r3
 800aaa4:	461a      	mov	r2, r3
 800aaa6:	88fb      	ldrh	r3, [r7, #6]
 800aaa8:	fb13 f302 	smulbb	r3, r3, r2
 800aaac:	b29b      	uxth	r3, r3
 800aaae:	461a      	mov	r2, r3
 800aab0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aab2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800aab4:	f7ff fe60 	bl	800a778 <ff_pull_fixed_addr_rw32>
      break;
 800aab8:	e08d      	b.n	800abd6 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800aaba:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800aabc:	f023 0303 	bic.w	r3, r3, #3
 800aac0:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 800aac2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800aac4:	461a      	mov	r2, r3
 800aac6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aac8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800aaca:	f7ff fe55 	bl	800a778 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800aace:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800aad0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aad2:	4413      	add	r3, r2
 800aad4:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800aad6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	f003 0303 	and.w	r3, r3, #3
 800aade:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800aae2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d067      	beq.n	800abba <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800aaea:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800aaee:	b29b      	uxth	r3, r3
 800aaf0:	f1c3 0304 	rsb	r3, r3, #4
 800aaf4:	b29a      	uxth	r2, r3
 800aaf6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aafa:	827b      	strh	r3, [r7, #18]
 800aafc:	4613      	mov	r3, r2
 800aafe:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800ab00:	8a7a      	ldrh	r2, [r7, #18]
 800ab02:	8a3b      	ldrh	r3, [r7, #16]
 800ab04:	4293      	cmp	r3, r2
 800ab06:	bf28      	it	cs
 800ab08:	4613      	movcs	r3, r2
 800ab0a:	b29b      	uxth	r3, r3
 800ab0c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab16:	62ba      	str	r2, [r7, #40]	@ 0x28
 800ab18:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800ab1c:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800ab20:	623b      	str	r3, [r7, #32]
 800ab22:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ab26:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 800ab28:	2300      	movs	r3, #0
 800ab2a:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800ab30:	2300      	movs	r3, #0
 800ab32:	75bb      	strb	r3, [r7, #22]
 800ab34:	e010      	b.n	800ab58 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800ab36:	7dbb      	ldrb	r3, [r7, #22]
 800ab38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab3a:	4413      	add	r3, r2
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	461a      	mov	r2, r3
 800ab40:	7dfb      	ldrb	r3, [r7, #23]
 800ab42:	fa02 f303 	lsl.w	r3, r2, r3
 800ab46:	69ba      	ldr	r2, [r7, #24]
 800ab48:	4313      	orrs	r3, r2
 800ab4a:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800ab4c:	7dfb      	ldrb	r3, [r7, #23]
 800ab4e:	3308      	adds	r3, #8
 800ab50:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800ab52:	7dbb      	ldrb	r3, [r7, #22]
 800ab54:	3301      	adds	r3, #1
 800ab56:	75bb      	strb	r3, [r7, #22]
 800ab58:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ab5c:	7dbb      	ldrb	r3, [r7, #22]
 800ab5e:	429a      	cmp	r2, r3
 800ab60:	d8e9      	bhi.n	800ab36 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 800ab62:	2300      	movs	r3, #0
 800ab64:	757b      	strb	r3, [r7, #21]
 800ab66:	e010      	b.n	800ab8a <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800ab68:	7d7b      	ldrb	r3, [r7, #21]
 800ab6a:	6a3a      	ldr	r2, [r7, #32]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	781b      	ldrb	r3, [r3, #0]
 800ab70:	461a      	mov	r2, r3
 800ab72:	7dfb      	ldrb	r3, [r7, #23]
 800ab74:	fa02 f303 	lsl.w	r3, r2, r3
 800ab78:	69ba      	ldr	r2, [r7, #24]
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800ab7e:	7dfb      	ldrb	r3, [r7, #23]
 800ab80:	3308      	adds	r3, #8
 800ab82:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800ab84:	7d7b      	ldrb	r3, [r7, #21]
 800ab86:	3301      	adds	r3, #1
 800ab88:	757b      	strb	r3, [r7, #21]
 800ab8a:	7ffa      	ldrb	r2, [r7, #31]
 800ab8c:	7d7b      	ldrb	r3, [r7, #21]
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	d8ea      	bhi.n	800ab68 <ff_pull_n+0x198>
  return result;
 800ab92:	69bb      	ldr	r3, [r7, #24]
 800ab94:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800ab96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab9a:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800ab9c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800aba0:	b29b      	uxth	r3, r3
 800aba2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800aba6:	1ad3      	subs	r3, r2, r3
 800aba8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681a      	ldr	r2, [r3, #0]
 800abb0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800abb4:	4413      	add	r3, r2
 800abb6:	643b      	str	r3, [r7, #64]	@ 0x40
 800abb8:	e002      	b.n	800abc0 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800abc0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d006      	beq.n	800abd6 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 800abc8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800abcc:	461a      	mov	r2, r3
 800abce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800abd0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800abd2:	f7ff fdd1 	bl	800a778 <ff_pull_fixed_addr_rw32>
      break;
 800abd6:	bf00      	nop
  }
}
 800abd8:	bf00      	nop
 800abda:	3748      	adds	r7, #72	@ 0x48
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}

0800abe0 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b08c      	sub	sp, #48	@ 0x30
 800abe4:	af02      	add	r7, sp, #8
 800abe6:	60f8      	str	r0, [r7, #12]
 800abe8:	60b9      	str	r1, [r7, #8]
 800abea:	4611      	mov	r1, r2
 800abec:	461a      	mov	r2, r3
 800abee:	460b      	mov	r3, r1
 800abf0:	80fb      	strh	r3, [r7, #6]
 800abf2:	4613      	mov	r3, r2
 800abf4:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	889b      	ldrh	r3, [r3, #4]
 800abfa:	847b      	strh	r3, [r7, #34]	@ 0x22
 800abfc:	88bb      	ldrh	r3, [r7, #4]
 800abfe:	843b      	strh	r3, [r7, #32]
 800ac00:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ac02:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800ac04:	8c3a      	ldrh	r2, [r7, #32]
 800ac06:	8bfb      	ldrh	r3, [r7, #30]
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d304      	bcc.n	800ac16 <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800ac0c:	8c3a      	ldrh	r2, [r7, #32]
 800ac0e:	8bfb      	ldrh	r3, [r7, #30]
 800ac10:	1ad3      	subs	r3, r2, r3
 800ac12:	b29b      	uxth	r3, r3
 800ac14:	e008      	b.n	800ac28 <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800ac16:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ac18:	005b      	lsls	r3, r3, #1
 800ac1a:	b29a      	uxth	r2, r3
 800ac1c:	8c39      	ldrh	r1, [r7, #32]
 800ac1e:	8bfb      	ldrh	r3, [r7, #30]
 800ac20:	1acb      	subs	r3, r1, r3
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	4413      	add	r3, r2
 800ac26:	b29b      	uxth	r3, r3
 800ac28:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 800ac2a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d101      	bne.n	800ac34 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 800ac30:	2300      	movs	r3, #0
 800ac32:	e041      	b.n	800acb8 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	889b      	ldrh	r3, [r3, #4]
 800ac38:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ac3a:	429a      	cmp	r2, r3
 800ac3c:	d91b      	bls.n	800ac76 <tu_fifo_peek_n_access_mode+0x96>
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	61bb      	str	r3, [r7, #24]
 800ac42:	88bb      	ldrh	r3, [r7, #4]
 800ac44:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800ac46:	69bb      	ldr	r3, [r7, #24]
 800ac48:	889b      	ldrh	r3, [r3, #4]
 800ac4a:	8afa      	ldrh	r2, [r7, #22]
 800ac4c:	429a      	cmp	r2, r3
 800ac4e:	d305      	bcc.n	800ac5c <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 800ac50:	69bb      	ldr	r3, [r7, #24]
 800ac52:	889b      	ldrh	r3, [r3, #4]
 800ac54:	8afa      	ldrh	r2, [r7, #22]
 800ac56:	1ad3      	subs	r3, r2, r3
 800ac58:	82bb      	strh	r3, [r7, #20]
 800ac5a:	e004      	b.n	800ac66 <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 800ac5c:	69bb      	ldr	r3, [r7, #24]
 800ac5e:	889a      	ldrh	r2, [r3, #4]
 800ac60:	8afb      	ldrh	r3, [r7, #22]
 800ac62:	4413      	add	r3, r2
 800ac64:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800ac66:	69bb      	ldr	r3, [r7, #24]
 800ac68:	8aba      	ldrh	r2, [r7, #20]
 800ac6a:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800ac6c:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 800ac6e:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	889b      	ldrh	r3, [r3, #4]
 800ac74:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800ac76:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ac78:	88fb      	ldrh	r3, [r7, #6]
 800ac7a:	429a      	cmp	r2, r3
 800ac7c:	d201      	bcs.n	800ac82 <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 800ac7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ac80:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	889b      	ldrh	r3, [r3, #4]
 800ac86:	827b      	strh	r3, [r7, #18]
 800ac88:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ac8a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800ac8c:	e003      	b.n	800ac96 <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 800ac8e:	8a3a      	ldrh	r2, [r7, #16]
 800ac90:	8a7b      	ldrh	r3, [r7, #18]
 800ac92:	1ad3      	subs	r3, r2, r3
 800ac94:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800ac96:	8a7a      	ldrh	r2, [r7, #18]
 800ac98:	8a3b      	ldrh	r3, [r7, #16]
 800ac9a:	429a      	cmp	r2, r3
 800ac9c:	d9f7      	bls.n	800ac8e <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 800ac9e:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800aca0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800aca2:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800aca4:	88fa      	ldrh	r2, [r7, #6]
 800aca6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800acaa:	9300      	str	r3, [sp, #0]
 800acac:	460b      	mov	r3, r1
 800acae:	68b9      	ldr	r1, [r7, #8]
 800acb0:	68f8      	ldr	r0, [r7, #12]
 800acb2:	f7ff fe8d 	bl	800a9d0 <ff_pull_n>

  return n;
 800acb6:	88fb      	ldrh	r3, [r7, #6]
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3728      	adds	r7, #40	@ 0x28
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b08a      	sub	sp, #40	@ 0x28
 800acc4:	af02      	add	r7, sp, #8
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	4611      	mov	r1, r2
 800accc:	461a      	mov	r2, r3
 800acce:	460b      	mov	r3, r1
 800acd0:	80fb      	strh	r3, [r7, #6]
 800acd2:	4613      	mov	r3, r2
 800acd4:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	891b      	ldrh	r3, [r3, #8]
 800acda:	b298      	uxth	r0, r3
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	895b      	ldrh	r3, [r3, #10]
 800ace0:	b29b      	uxth	r3, r3
 800ace2:	88f9      	ldrh	r1, [r7, #6]
 800ace4:	797a      	ldrb	r2, [r7, #5]
 800ace6:	9201      	str	r2, [sp, #4]
 800ace8:	9300      	str	r3, [sp, #0]
 800acea:	4603      	mov	r3, r0
 800acec:	460a      	mov	r2, r1
 800acee:	68b9      	ldr	r1, [r7, #8]
 800acf0:	68f8      	ldr	r0, [r7, #12]
 800acf2:	f7ff ff75 	bl	800abe0 <tu_fifo_peek_n_access_mode>
 800acf6:	4603      	mov	r3, r0
 800acf8:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	889a      	ldrh	r2, [r3, #4]
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	895b      	ldrh	r3, [r3, #10]
 800ad02:	b29b      	uxth	r3, r3
 800ad04:	83fa      	strh	r2, [r7, #30]
 800ad06:	83bb      	strh	r3, [r7, #28]
 800ad08:	88fb      	ldrh	r3, [r7, #6]
 800ad0a:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800ad0c:	8bba      	ldrh	r2, [r7, #28]
 800ad0e:	8b7b      	ldrh	r3, [r7, #26]
 800ad10:	4413      	add	r3, r2
 800ad12:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800ad14:	8bba      	ldrh	r2, [r7, #28]
 800ad16:	8b3b      	ldrh	r3, [r7, #24]
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d804      	bhi.n	800ad26 <tu_fifo_read_n_access_mode+0x66>
 800ad1c:	8b3a      	ldrh	r2, [r7, #24]
 800ad1e:	8bfb      	ldrh	r3, [r7, #30]
 800ad20:	005b      	lsls	r3, r3, #1
 800ad22:	429a      	cmp	r2, r3
 800ad24:	db08      	blt.n	800ad38 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800ad26:	8bfb      	ldrh	r3, [r7, #30]
 800ad28:	005b      	lsls	r3, r3, #1
 800ad2a:	b29b      	uxth	r3, r3
 800ad2c:	425b      	negs	r3, r3
 800ad2e:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800ad30:	8b3a      	ldrh	r2, [r7, #24]
 800ad32:	8afb      	ldrh	r3, [r7, #22]
 800ad34:	4413      	add	r3, r2
 800ad36:	833b      	strh	r3, [r7, #24]
  return new_idx;
 800ad38:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 800ad3e:	88fb      	ldrh	r3, [r7, #6]
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3720      	adds	r7, #32
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}

0800ad48 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b096      	sub	sp, #88	@ 0x58
 800ad4c:	af02      	add	r7, sp, #8
 800ad4e:	60f8      	str	r0, [r7, #12]
 800ad50:	60b9      	str	r1, [r7, #8]
 800ad52:	4611      	mov	r1, r2
 800ad54:	461a      	mov	r2, r3
 800ad56:	460b      	mov	r3, r1
 800ad58:	80fb      	strh	r3, [r7, #6]
 800ad5a:	4613      	mov	r3, r2
 800ad5c:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 800ad5e:	88fb      	ldrh	r3, [r7, #6]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d101      	bne.n	800ad68 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 800ad64:	2300      	movs	r3, #0
 800ad66:	e0fb      	b.n	800af60 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	891b      	ldrh	r3, [r3, #8]
 800ad6c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	895b      	ldrh	r3, [r3, #10]
 800ad74:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	79db      	ldrb	r3, [r3, #7]
 800ad80:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800ad84:	b2db      	uxtb	r3, r3
 800ad86:	f083 0301 	eor.w	r3, r3, #1
 800ad8a:	b2db      	uxtb	r3, r3
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d03a      	beq.n	800ae06 <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	889b      	ldrh	r3, [r3, #4]
 800ad94:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800ad96:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ad9a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800ad9c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ada0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ada2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ada4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800ada6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800ada8:	867b      	strh	r3, [r7, #50]	@ 0x32
 800adaa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800adac:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 800adae:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800adb0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d304      	bcc.n	800adc0 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 800adb6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800adb8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800adba:	1ad3      	subs	r3, r2, r3
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	e008      	b.n	800add2 <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800adc0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800adc2:	005b      	lsls	r3, r3, #1
 800adc4:	b29a      	uxth	r2, r3
 800adc6:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800adc8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800adca:	1acb      	subs	r3, r1, r3
 800adcc:	b29b      	uxth	r3, r3
 800adce:	4413      	add	r3, r2
 800add0:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800add2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800add4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800add6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800add8:	429a      	cmp	r2, r3
 800adda:	d904      	bls.n	800ade6 <tu_fifo_write_n_access_mode+0x9e>
 800addc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800adde:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ade0:	1ad3      	subs	r3, r2, r3
 800ade2:	b29b      	uxth	r3, r3
 800ade4:	e000      	b.n	800ade8 <tu_fifo_write_n_access_mode+0xa0>
 800ade6:	2300      	movs	r3, #0
 800ade8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800adec:	88fb      	ldrh	r3, [r7, #6]
 800adee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800adf0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800adf4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800adf6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800adf8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800adfa:	4293      	cmp	r3, r2
 800adfc:	bf28      	it	cs
 800adfe:	4613      	movcs	r3, r2
 800ae00:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 800ae02:	80fb      	strh	r3, [r7, #6]
 800ae04:	e06b      	b.n	800aede <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	889b      	ldrh	r3, [r3, #4]
 800ae0a:	88fa      	ldrh	r2, [r7, #6]
 800ae0c:	429a      	cmp	r2, r3
 800ae0e:	d319      	bcc.n	800ae44 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 800ae10:	797b      	ldrb	r3, [r7, #5]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d10e      	bne.n	800ae34 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 800ae16:	88fb      	ldrh	r3, [r7, #6]
 800ae18:	68fa      	ldr	r2, [r7, #12]
 800ae1a:	8892      	ldrh	r2, [r2, #4]
 800ae1c:	1a9b      	subs	r3, r3, r2
 800ae1e:	68fa      	ldr	r2, [r7, #12]
 800ae20:	88d2      	ldrh	r2, [r2, #6]
 800ae22:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ae26:	b292      	uxth	r2, r2
 800ae28:	fb02 f303 	mul.w	r3, r2, r3
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae30:	4413      	add	r3, r2
 800ae32:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	889b      	ldrh	r3, [r3, #4]
 800ae38:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 800ae3a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ae3e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800ae42:	e04c      	b.n	800aede <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	889b      	ldrh	r3, [r3, #4]
 800ae48:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800ae4a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ae4e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800ae50:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ae54:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 800ae56:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800ae58:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d304      	bcc.n	800ae68 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 800ae5e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800ae60:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ae62:	1ad3      	subs	r3, r2, r3
 800ae64:	b29b      	uxth	r3, r3
 800ae66:	e008      	b.n	800ae7a <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800ae68:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ae6a:	005b      	lsls	r3, r3, #1
 800ae6c:	b29a      	uxth	r2, r3
 800ae6e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800ae70:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ae72:	1acb      	subs	r3, r1, r3
 800ae74:	b29b      	uxth	r3, r3
 800ae76:	4413      	add	r3, r2
 800ae78:	b29b      	uxth	r3, r3
 800ae7a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 800ae7e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800ae82:	88fb      	ldrh	r3, [r7, #6]
 800ae84:	441a      	add	r2, r3
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	889b      	ldrh	r3, [r3, #4]
 800ae8a:	005b      	lsls	r3, r3, #1
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	db26      	blt.n	800aede <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	8899      	ldrh	r1, [r3, #4]
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	889a      	ldrh	r2, [r3, #4]
 800ae98:	88fb      	ldrh	r3, [r7, #6]
 800ae9a:	1ad3      	subs	r3, r2, r3
 800ae9c:	b29a      	uxth	r2, r3
 800ae9e:	460b      	mov	r3, r1
 800aea0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800aea2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aea6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800aea8:	4613      	mov	r3, r2
 800aeaa:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 800aeac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800aeae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800aeb0:	4413      	add	r3, r2
 800aeb2:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800aeb4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800aeb6:	8c3b      	ldrh	r3, [r7, #32]
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d804      	bhi.n	800aec6 <tu_fifo_write_n_access_mode+0x17e>
 800aebc:	8c3a      	ldrh	r2, [r7, #32]
 800aebe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aec0:	005b      	lsls	r3, r3, #1
 800aec2:	429a      	cmp	r2, r3
 800aec4:	db08      	blt.n	800aed8 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800aec6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aec8:	005b      	lsls	r3, r3, #1
 800aeca:	b29b      	uxth	r3, r3
 800aecc:	425b      	negs	r3, r3
 800aece:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800aed0:	8c3a      	ldrh	r2, [r7, #32]
 800aed2:	8bfb      	ldrh	r3, [r7, #30]
 800aed4:	4413      	add	r3, r2
 800aed6:	843b      	strh	r3, [r7, #32]
  return new_idx;
 800aed8:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800aeda:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 800aede:	88fb      	ldrh	r3, [r7, #6]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d03c      	beq.n	800af5e <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	889b      	ldrh	r3, [r3, #4]
 800aee8:	827b      	strh	r3, [r7, #18]
 800aeea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800aeee:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800aef0:	e003      	b.n	800aefa <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 800aef2:	8a3a      	ldrh	r2, [r7, #16]
 800aef4:	8a7b      	ldrh	r3, [r7, #18]
 800aef6:	1ad3      	subs	r3, r2, r3
 800aef8:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800aefa:	8a7a      	ldrh	r2, [r7, #18]
 800aefc:	8a3b      	ldrh	r3, [r7, #16]
 800aefe:	429a      	cmp	r2, r3
 800af00:	d9f7      	bls.n	800aef2 <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 800af02:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800af04:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 800af08:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800af0c:	88fa      	ldrh	r2, [r7, #6]
 800af0e:	797b      	ldrb	r3, [r7, #5]
 800af10:	9300      	str	r3, [sp, #0]
 800af12:	460b      	mov	r3, r1
 800af14:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800af16:	68f8      	ldr	r0, [r7, #12]
 800af18:	f7ff fc5f 	bl	800a7da <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	889b      	ldrh	r3, [r3, #4]
 800af20:	83bb      	strh	r3, [r7, #28]
 800af22:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800af26:	837b      	strh	r3, [r7, #26]
 800af28:	88fb      	ldrh	r3, [r7, #6]
 800af2a:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800af2c:	8b7a      	ldrh	r2, [r7, #26]
 800af2e:	8b3b      	ldrh	r3, [r7, #24]
 800af30:	4413      	add	r3, r2
 800af32:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800af34:	8b7a      	ldrh	r2, [r7, #26]
 800af36:	8afb      	ldrh	r3, [r7, #22]
 800af38:	429a      	cmp	r2, r3
 800af3a:	d804      	bhi.n	800af46 <tu_fifo_write_n_access_mode+0x1fe>
 800af3c:	8afa      	ldrh	r2, [r7, #22]
 800af3e:	8bbb      	ldrh	r3, [r7, #28]
 800af40:	005b      	lsls	r3, r3, #1
 800af42:	429a      	cmp	r2, r3
 800af44:	db08      	blt.n	800af58 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800af46:	8bbb      	ldrh	r3, [r7, #28]
 800af48:	005b      	lsls	r3, r3, #1
 800af4a:	b29b      	uxth	r3, r3
 800af4c:	425b      	negs	r3, r3
 800af4e:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800af50:	8afa      	ldrh	r2, [r7, #22]
 800af52:	8abb      	ldrh	r3, [r7, #20]
 800af54:	4413      	add	r3, r2
 800af56:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 800af58:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 800af5e:	88fb      	ldrh	r3, [r7, #6]
}
 800af60:	4618      	mov	r0, r3
 800af62:	3750      	adds	r7, #80	@ 0x50
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 800af68:	b580      	push	{r7, lr}
 800af6a:	b08a      	sub	sp, #40	@ 0x28
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	4611      	mov	r1, r2
 800af74:	461a      	mov	r2, r3
 800af76:	460b      	mov	r3, r1
 800af78:	80fb      	strh	r3, [r7, #6]
 800af7a:	4613      	mov	r3, r2
 800af7c:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	889b      	ldrh	r3, [r3, #4]
 800af82:	847b      	strh	r3, [r7, #34]	@ 0x22
 800af84:	88fb      	ldrh	r3, [r7, #6]
 800af86:	843b      	strh	r3, [r7, #32]
 800af88:	88bb      	ldrh	r3, [r7, #4]
 800af8a:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800af8c:	8c3a      	ldrh	r2, [r7, #32]
 800af8e:	8bfb      	ldrh	r3, [r7, #30]
 800af90:	429a      	cmp	r2, r3
 800af92:	d304      	bcc.n	800af9e <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800af94:	8c3a      	ldrh	r2, [r7, #32]
 800af96:	8bfb      	ldrh	r3, [r7, #30]
 800af98:	1ad3      	subs	r3, r2, r3
 800af9a:	b29b      	uxth	r3, r3
 800af9c:	e008      	b.n	800afb0 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800af9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800afa0:	005b      	lsls	r3, r3, #1
 800afa2:	b29a      	uxth	r2, r3
 800afa4:	8c39      	ldrh	r1, [r7, #32]
 800afa6:	8bfb      	ldrh	r3, [r7, #30]
 800afa8:	1acb      	subs	r3, r1, r3
 800afaa:	b29b      	uxth	r3, r3
 800afac:	4413      	add	r3, r2
 800afae:	b29b      	uxth	r3, r3
 800afb0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 800afb2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d101      	bne.n	800afbc <ff_peek_local+0x54>
    return false; // nothing to peek
 800afb8:	2300      	movs	r3, #0
 800afba:	e042      	b.n	800b042 <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	889b      	ldrh	r3, [r3, #4]
 800afc0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d918      	bls.n	800aff8 <ff_peek_local+0x90>
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	61bb      	str	r3, [r7, #24]
 800afca:	88fb      	ldrh	r3, [r7, #6]
 800afcc:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800afce:	69bb      	ldr	r3, [r7, #24]
 800afd0:	889b      	ldrh	r3, [r3, #4]
 800afd2:	8afa      	ldrh	r2, [r7, #22]
 800afd4:	429a      	cmp	r2, r3
 800afd6:	d305      	bcc.n	800afe4 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 800afd8:	69bb      	ldr	r3, [r7, #24]
 800afda:	889b      	ldrh	r3, [r3, #4]
 800afdc:	8afa      	ldrh	r2, [r7, #22]
 800afde:	1ad3      	subs	r3, r2, r3
 800afe0:	82bb      	strh	r3, [r7, #20]
 800afe2:	e004      	b.n	800afee <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 800afe4:	69bb      	ldr	r3, [r7, #24]
 800afe6:	889a      	ldrh	r2, [r3, #4]
 800afe8:	8afb      	ldrh	r3, [r7, #22]
 800afea:	4413      	add	r3, r2
 800afec:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800afee:	69bb      	ldr	r3, [r7, #24]
 800aff0:	8aba      	ldrh	r2, [r7, #20]
 800aff2:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800aff4:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800aff6:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	889b      	ldrh	r3, [r3, #4]
 800affc:	827b      	strh	r3, [r7, #18]
 800affe:	88bb      	ldrh	r3, [r7, #4]
 800b000:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800b002:	e003      	b.n	800b00c <ff_peek_local+0xa4>
    idx -= depth;
 800b004:	8a3a      	ldrh	r2, [r7, #16]
 800b006:	8a7b      	ldrh	r3, [r7, #18]
 800b008:	1ad3      	subs	r3, r2, r3
 800b00a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800b00c:	8a7a      	ldrh	r2, [r7, #18]
 800b00e:	8a3b      	ldrh	r3, [r7, #16]
 800b010:	429a      	cmp	r2, r3
 800b012:	d9f7      	bls.n	800b004 <ff_peek_local+0x9c>
  return idx;
 800b014:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800b016:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b01e:	68f9      	ldr	r1, [r7, #12]
 800b020:	88c9      	ldrh	r1, [r1, #6]
 800b022:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800b026:	b289      	uxth	r1, r1
 800b028:	fb01 f202 	mul.w	r2, r1, r2
 800b02c:	1899      	adds	r1, r3, r2
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	88db      	ldrh	r3, [r3, #6]
 800b032:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b036:	b29b      	uxth	r3, r3
 800b038:	461a      	mov	r2, r3
 800b03a:	68b8      	ldr	r0, [r7, #8]
 800b03c:	f005 fa3e 	bl	80104bc <memcpy>

  return true;
 800b040:	2301      	movs	r3, #1
}
 800b042:	4618      	mov	r0, r3
 800b044:	3728      	adds	r7, #40	@ 0x28
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}

0800b04a <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 800b04a:	b580      	push	{r7, lr}
 800b04c:	b086      	sub	sp, #24
 800b04e:	af00      	add	r7, sp, #0
 800b050:	6078      	str	r0, [r7, #4]
 800b052:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	891b      	ldrh	r3, [r3, #8]
 800b058:	b29a      	uxth	r2, r3
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	895b      	ldrh	r3, [r3, #10]
 800b05e:	b29b      	uxth	r3, r3
 800b060:	6839      	ldr	r1, [r7, #0]
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f7ff ff80 	bl	800af68 <ff_peek_local>
 800b068:	4603      	mov	r3, r0
 800b06a:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 800b06c:	7dfb      	ldrb	r3, [r7, #23]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d021      	beq.n	800b0b6 <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	889a      	ldrh	r2, [r3, #4]
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	895b      	ldrh	r3, [r3, #10]
 800b07a:	b29b      	uxth	r3, r3
 800b07c:	82ba      	strh	r2, [r7, #20]
 800b07e:	827b      	strh	r3, [r7, #18]
 800b080:	2301      	movs	r3, #1
 800b082:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800b084:	8a7a      	ldrh	r2, [r7, #18]
 800b086:	8a3b      	ldrh	r3, [r7, #16]
 800b088:	4413      	add	r3, r2
 800b08a:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800b08c:	8a7a      	ldrh	r2, [r7, #18]
 800b08e:	89fb      	ldrh	r3, [r7, #14]
 800b090:	429a      	cmp	r2, r3
 800b092:	d804      	bhi.n	800b09e <tu_fifo_read+0x54>
 800b094:	89fa      	ldrh	r2, [r7, #14]
 800b096:	8abb      	ldrh	r3, [r7, #20]
 800b098:	005b      	lsls	r3, r3, #1
 800b09a:	429a      	cmp	r2, r3
 800b09c:	db08      	blt.n	800b0b0 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800b09e:	8abb      	ldrh	r3, [r7, #20]
 800b0a0:	005b      	lsls	r3, r3, #1
 800b0a2:	b29b      	uxth	r3, r3
 800b0a4:	425b      	negs	r3, r3
 800b0a6:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800b0a8:	89fa      	ldrh	r2, [r7, #14]
 800b0aa:	89bb      	ldrh	r3, [r7, #12]
 800b0ac:	4413      	add	r3, r2
 800b0ae:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800b0b0:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 800b0b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3718      	adds	r7, #24
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b08a      	sub	sp, #40	@ 0x28
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
 800b0c8:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	891b      	ldrh	r3, [r3, #8]
 800b0ce:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800b0d4:	69fb      	ldr	r3, [r7, #28]
 800b0d6:	8899      	ldrh	r1, [r3, #4]
 800b0d8:	69fb      	ldr	r3, [r7, #28]
 800b0da:	891b      	ldrh	r3, [r3, #8]
 800b0dc:	b29a      	uxth	r2, r3
 800b0de:	69fb      	ldr	r3, [r7, #28]
 800b0e0:	895b      	ldrh	r3, [r3, #10]
 800b0e2:	b29b      	uxth	r3, r3
 800b0e4:	8379      	strh	r1, [r7, #26]
 800b0e6:	833a      	strh	r2, [r7, #24]
 800b0e8:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 800b0ea:	8b3a      	ldrh	r2, [r7, #24]
 800b0ec:	8afb      	ldrh	r3, [r7, #22]
 800b0ee:	429a      	cmp	r2, r3
 800b0f0:	d304      	bcc.n	800b0fc <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 800b0f2:	8b3a      	ldrh	r2, [r7, #24]
 800b0f4:	8afb      	ldrh	r3, [r7, #22]
 800b0f6:	1ad3      	subs	r3, r2, r3
 800b0f8:	b29b      	uxth	r3, r3
 800b0fa:	e008      	b.n	800b10e <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800b0fc:	8b7b      	ldrh	r3, [r7, #26]
 800b0fe:	005b      	lsls	r3, r3, #1
 800b100:	b29a      	uxth	r2, r3
 800b102:	8b39      	ldrh	r1, [r7, #24]
 800b104:	8afb      	ldrh	r3, [r7, #22]
 800b106:	1acb      	subs	r3, r1, r3
 800b108:	b29b      	uxth	r3, r3
 800b10a:	4413      	add	r3, r2
 800b10c:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800b10e:	69fa      	ldr	r2, [r7, #28]
 800b110:	8892      	ldrh	r2, [r2, #4]
 800b112:	4293      	cmp	r3, r2
 800b114:	bf2c      	ite	cs
 800b116:	2301      	movcs	r3, #1
 800b118:	2300      	movcc	r3, #0
 800b11a:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d00d      	beq.n	800b13c <tu_fifo_write+0x7c>
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	79db      	ldrb	r3, [r3, #7]
 800b124:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800b128:	b2db      	uxtb	r3, r3
 800b12a:	f083 0301 	eor.w	r3, r3, #1
 800b12e:	b2db      	uxtb	r3, r3
 800b130:	2b00      	cmp	r3, #0
 800b132:	d003      	beq.n	800b13c <tu_fifo_write+0x7c>
    ret = false;
 800b134:	2300      	movs	r3, #0
 800b136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b13a:	e046      	b.n	800b1ca <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	889b      	ldrh	r3, [r3, #4]
 800b140:	817b      	strh	r3, [r7, #10]
 800b142:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b144:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800b146:	e003      	b.n	800b150 <tu_fifo_write+0x90>
    idx -= depth;
 800b148:	893a      	ldrh	r2, [r7, #8]
 800b14a:	897b      	ldrh	r3, [r7, #10]
 800b14c:	1ad3      	subs	r3, r2, r3
 800b14e:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800b150:	897a      	ldrh	r2, [r7, #10]
 800b152:	893b      	ldrh	r3, [r7, #8]
 800b154:	429a      	cmp	r2, r3
 800b156:	d9f7      	bls.n	800b148 <tu_fifo_write+0x88>
  return idx;
 800b158:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800b15a:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800b162:	6879      	ldr	r1, [r7, #4]
 800b164:	88c9      	ldrh	r1, [r1, #6]
 800b166:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800b16a:	b289      	uxth	r1, r1
 800b16c:	fb01 f202 	mul.w	r2, r1, r2
 800b170:	1898      	adds	r0, r3, r2
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	88db      	ldrh	r3, [r3, #6]
 800b176:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b17a:	b29b      	uxth	r3, r3
 800b17c:	461a      	mov	r2, r3
 800b17e:	6839      	ldr	r1, [r7, #0]
 800b180:	f005 f99c 	bl	80104bc <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	889b      	ldrh	r3, [r3, #4]
 800b188:	82bb      	strh	r3, [r7, #20]
 800b18a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b18c:	827b      	strh	r3, [r7, #18]
 800b18e:	2301      	movs	r3, #1
 800b190:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800b192:	8a7a      	ldrh	r2, [r7, #18]
 800b194:	8a3b      	ldrh	r3, [r7, #16]
 800b196:	4413      	add	r3, r2
 800b198:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800b19a:	8a7a      	ldrh	r2, [r7, #18]
 800b19c:	89fb      	ldrh	r3, [r7, #14]
 800b19e:	429a      	cmp	r2, r3
 800b1a0:	d804      	bhi.n	800b1ac <tu_fifo_write+0xec>
 800b1a2:	89fa      	ldrh	r2, [r7, #14]
 800b1a4:	8abb      	ldrh	r3, [r7, #20]
 800b1a6:	005b      	lsls	r3, r3, #1
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	db08      	blt.n	800b1be <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800b1ac:	8abb      	ldrh	r3, [r7, #20]
 800b1ae:	005b      	lsls	r3, r3, #1
 800b1b0:	b29b      	uxth	r3, r3
 800b1b2:	425b      	negs	r3, r3
 800b1b4:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800b1b6:	89fa      	ldrh	r2, [r7, #14]
 800b1b8:	89bb      	ldrh	r3, [r7, #12]
 800b1ba:	4413      	add	r3, r2
 800b1bc:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800b1be:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	811a      	strh	r2, [r3, #8]
    ret       = true;
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800b1ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3728      	adds	r7, #40	@ 0x28
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}

0800b1d6 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 800b1d6:	b480      	push	{r7}
 800b1d8:	b08b      	sub	sp, #44	@ 0x2c
 800b1da:	af00      	add	r7, sp, #0
 800b1dc:	6078      	str	r0, [r7, #4]
 800b1de:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	891b      	ldrh	r3, [r3, #8]
 800b1e4:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	895b      	ldrh	r3, [r3, #10]
 800b1ea:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	889b      	ldrh	r3, [r3, #4]
 800b1f0:	83bb      	strh	r3, [r7, #28]
 800b1f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b1f4:	837b      	strh	r3, [r7, #26]
 800b1f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b1f8:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 800b1fa:	8b7a      	ldrh	r2, [r7, #26]
 800b1fc:	8b3b      	ldrh	r3, [r7, #24]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d304      	bcc.n	800b20c <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800b202:	8b7a      	ldrh	r2, [r7, #26]
 800b204:	8b3b      	ldrh	r3, [r7, #24]
 800b206:	1ad3      	subs	r3, r2, r3
 800b208:	b29b      	uxth	r3, r3
 800b20a:	e008      	b.n	800b21e <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800b20c:	8bbb      	ldrh	r3, [r7, #28]
 800b20e:	005b      	lsls	r3, r3, #1
 800b210:	b29a      	uxth	r2, r3
 800b212:	8b79      	ldrh	r1, [r7, #26]
 800b214:	8b3b      	ldrh	r3, [r7, #24]
 800b216:	1acb      	subs	r3, r1, r3
 800b218:	b29b      	uxth	r3, r3
 800b21a:	4413      	add	r3, r2
 800b21c:	b29b      	uxth	r3, r3
 800b21e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	889b      	ldrh	r3, [r3, #4]
 800b224:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b226:	429a      	cmp	r2, r3
 800b228:	d91b      	bls.n	800b262 <tu_fifo_get_read_info+0x8c>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	617b      	str	r3, [r7, #20]
 800b22e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b230:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	889b      	ldrh	r3, [r3, #4]
 800b236:	8a7a      	ldrh	r2, [r7, #18]
 800b238:	429a      	cmp	r2, r3
 800b23a:	d305      	bcc.n	800b248 <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	889b      	ldrh	r3, [r3, #4]
 800b240:	8a7a      	ldrh	r2, [r7, #18]
 800b242:	1ad3      	subs	r3, r2, r3
 800b244:	823b      	strh	r3, [r7, #16]
 800b246:	e004      	b.n	800b252 <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	889a      	ldrh	r2, [r3, #4]
 800b24c:	8a7b      	ldrh	r3, [r7, #18]
 800b24e:	4413      	add	r3, r2
 800b250:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	8a3a      	ldrh	r2, [r7, #16]
 800b256:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800b258:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800b25a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	889b      	ldrh	r3, [r3, #4]
 800b260:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 800b262:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b264:	2b00      	cmp	r3, #0
 800b266:	d10c      	bne.n	800b282 <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	2200      	movs	r2, #0
 800b26c:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	2200      	movs	r2, #0
 800b272:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	2200      	movs	r2, #0
 800b278:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	2200      	movs	r2, #0
 800b27e:	60da      	str	r2, [r3, #12]
    return;
 800b280:	e045      	b.n	800b30e <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	889b      	ldrh	r3, [r3, #4]
 800b286:	817b      	strh	r3, [r7, #10]
 800b288:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b28a:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800b28c:	e003      	b.n	800b296 <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 800b28e:	893a      	ldrh	r2, [r7, #8]
 800b290:	897b      	ldrh	r3, [r7, #10]
 800b292:	1ad3      	subs	r3, r2, r3
 800b294:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800b296:	897a      	ldrh	r2, [r7, #10]
 800b298:	893b      	ldrh	r3, [r7, #8]
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d9f7      	bls.n	800b28e <tu_fifo_get_read_info+0xb8>
  return idx;
 800b29e:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800b2a0:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	889b      	ldrh	r3, [r3, #4]
 800b2a6:	81fb      	strh	r3, [r7, #14]
 800b2a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b2aa:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800b2ac:	e003      	b.n	800b2b6 <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 800b2ae:	89ba      	ldrh	r2, [r7, #12]
 800b2b0:	89fb      	ldrh	r3, [r7, #14]
 800b2b2:	1ad3      	subs	r3, r2, r3
 800b2b4:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800b2b6:	89fa      	ldrh	r2, [r7, #14]
 800b2b8:	89bb      	ldrh	r3, [r7, #12]
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d9f7      	bls.n	800b2ae <tu_fifo_get_read_info+0xd8>
  return idx;
 800b2be:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800b2c0:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681a      	ldr	r2, [r3, #0]
 800b2c6:	8bfb      	ldrh	r3, [r7, #30]
 800b2c8:	441a      	add	r2, r3
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 800b2ce:	8c3a      	ldrh	r2, [r7, #32]
 800b2d0:	8bfb      	ldrh	r3, [r7, #30]
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d909      	bls.n	800b2ea <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b2da:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	60da      	str	r2, [r3, #12]
 800b2e8:	e011      	b.n	800b30e <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	889a      	ldrh	r2, [r3, #4]
 800b2ee:	8bfb      	ldrh	r3, [r7, #30]
 800b2f0:	1ad3      	subs	r3, r2, r3
 800b2f2:	b29a      	uxth	r2, r3
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	881b      	ldrh	r3, [r3, #0]
 800b2fc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b2fe:	1ad3      	subs	r3, r2, r3
 800b300:	b29a      	uxth	r2, r3
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681a      	ldr	r2, [r3, #0]
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	60da      	str	r2, [r3, #12]
  }
}
 800b30e:	372c      	adds	r7, #44	@ 0x2c
 800b310:	46bd      	mov	sp, r7
 800b312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b316:	4770      	bx	lr

0800b318 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 800b318:	b480      	push	{r7}
 800b31a:	b083      	sub	sp, #12
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	4603      	mov	r3, r0
 800b320:	6039      	str	r1, [r7, #0]
 800b322:	71fb      	strb	r3, [r7, #7]
 800b324:	4613      	mov	r3, r2
 800b326:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 800b328:	bf00      	nop
 800b32a:	370c      	adds	r7, #12
 800b32c:	46bd      	mov	sp, r7
 800b32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b332:	4770      	bx	lr

0800b334 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 800b334:	b480      	push	{r7}
 800b336:	b083      	sub	sp, #12
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 800b33c:	bf00      	nop
 800b33e:	370c      	adds	r7, #12
 800b340:	46bd      	mov	sp, r7
 800b342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b346:	4770      	bx	lr

0800b348 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 800b348:	b480      	push	{r7}
 800b34a:	af00      	add	r7, sp, #0
  return NULL;
 800b34c:	2300      	movs	r3, #0
}
 800b34e:	4618      	mov	r0, r3
 800b350:	46bd      	mov	sp, r7
 800b352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b356:	4770      	bx	lr

0800b358 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 800b358:	b480      	push	{r7}
 800b35a:	af00      	add	r7, sp, #0
  return NULL;
 800b35c:	2300      	movs	r3, #0
}
 800b35e:	4618      	mov	r0, r3
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr

0800b368 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 800b368:	b480      	push	{r7}
 800b36a:	b083      	sub	sp, #12
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	4603      	mov	r3, r0
 800b370:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 800b372:	2300      	movs	r3, #0
}
 800b374:	4618      	mov	r0, r3
 800b376:	370c      	adds	r7, #12
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr

0800b380 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 800b380:	b480      	push	{r7}
 800b382:	af00      	add	r7, sp, #0
}
 800b384:	bf00      	nop
 800b386:	46bd      	mov	sp, r7
 800b388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38c:	4770      	bx	lr

0800b38e <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 800b38e:	b480      	push	{r7}
 800b390:	af00      	add	r7, sp, #0
}
 800b392:	bf00      	nop
 800b394:	46bd      	mov	sp, r7
 800b396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39a:	4770      	bx	lr

0800b39c <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 800b39c:	b480      	push	{r7}
 800b39e:	b083      	sub	sp, #12
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 800b3a6:	bf00      	nop
 800b3a8:	370c      	adds	r7, #12
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr

0800b3b2 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 800b3b2:	b480      	push	{r7}
 800b3b4:	af00      	add	r7, sp, #0
}
 800b3b6:	bf00      	nop
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3be:	4770      	bx	lr

0800b3c0 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 800b3c0:	b480      	push	{r7}
 800b3c2:	b083      	sub	sp, #12
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	603a      	str	r2, [r7, #0]
 800b3ca:	71fb      	strb	r3, [r7, #7]
 800b3cc:	460b      	mov	r3, r1
 800b3ce:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 800b3d0:	2300      	movs	r3, #0
}
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	370c      	adds	r7, #12
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3dc:	4770      	bx	lr

0800b3de <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800b3de:	b480      	push	{r7}
 800b3e0:	b083      	sub	sp, #12
 800b3e2:	af00      	add	r7, sp, #0
 800b3e4:	6078      	str	r0, [r7, #4]
 800b3e6:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 800b3e8:	2301      	movs	r3, #1
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	370c      	adds	r7, #12
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f4:	4770      	bx	lr

0800b3f6 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 800b3f6:	b480      	push	{r7}
 800b3f8:	b083      	sub	sp, #12
 800b3fa:	af00      	add	r7, sp, #0
 800b3fc:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2200      	movs	r2, #0
 800b402:	701a      	strb	r2, [r3, #0]
  return NULL;
 800b404:	2300      	movs	r3, #0
}
 800b406:	4618      	mov	r0, r3
 800b408:	370c      	adds	r7, #12
 800b40a:	46bd      	mov	sp, r7
 800b40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b410:	4770      	bx	lr
	...

0800b414 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 800b414:	b480      	push	{r7}
 800b416:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 800b418:	4b06      	ldr	r3, [pc, #24]	@ (800b434 <tud_mounted+0x20>)
 800b41a:	785b      	ldrb	r3, [r3, #1]
 800b41c:	b2db      	uxtb	r3, r3
 800b41e:	2b00      	cmp	r3, #0
 800b420:	bf14      	ite	ne
 800b422:	2301      	movne	r3, #1
 800b424:	2300      	moveq	r3, #0
 800b426:	b2db      	uxtb	r3, r3
}
 800b428:	4618      	mov	r0, r3
 800b42a:	46bd      	mov	sp, r7
 800b42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b430:	4770      	bx	lr
 800b432:	bf00      	nop
 800b434:	200013e4 	.word	0x200013e4

0800b438 <tud_suspended>:

bool tud_suspended(void) {
 800b438:	b480      	push	{r7}
 800b43a:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 800b43c:	4b07      	ldr	r3, [pc, #28]	@ (800b45c <tud_suspended+0x24>)
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800b444:	b2db      	uxtb	r3, r3
 800b446:	2b00      	cmp	r3, #0
 800b448:	bf14      	ite	ne
 800b44a:	2301      	movne	r3, #1
 800b44c:	2300      	moveq	r3, #0
 800b44e:	b2db      	uxtb	r3, r3
}
 800b450:	4618      	mov	r0, r3
 800b452:	46bd      	mov	sp, r7
 800b454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b458:	4770      	bx	lr
 800b45a:	bf00      	nop
 800b45c:	200013e4 	.word	0x200013e4

0800b460 <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 800b460:	b580      	push	{r7, lr}
 800b462:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 800b464:	4b03      	ldr	r3, [pc, #12]	@ (800b474 <tud_disconnect+0x14>)
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	4618      	mov	r0, r3
 800b46a:	f002 fe47 	bl	800e0fc <dcd_disconnect>
  return true;
 800b46e:	2301      	movs	r3, #1
}
 800b470:	4618      	mov	r0, r3
 800b472:	bd80      	pop	{r7, pc}
 800b474:	20000031 	.word	0x20000031

0800b478 <tud_connect>:

bool tud_connect(void) {
 800b478:	b580      	push	{r7, lr}
 800b47a:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 800b47c:	4b03      	ldr	r3, [pc, #12]	@ (800b48c <tud_connect+0x14>)
 800b47e:	781b      	ldrb	r3, [r3, #0]
 800b480:	4618      	mov	r0, r3
 800b482:	f002 fe19 	bl	800e0b8 <dcd_connect>
  return true;
 800b486:	2301      	movs	r3, #1
}
 800b488:	4618      	mov	r0, r3
 800b48a:	bd80      	pop	{r7, pc}
 800b48c:	20000031 	.word	0x20000031

0800b490 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 800b490:	b480      	push	{r7}
 800b492:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 800b494:	4b05      	ldr	r3, [pc, #20]	@ (800b4ac <tud_inited+0x1c>)
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	2bff      	cmp	r3, #255	@ 0xff
 800b49a:	bf14      	ite	ne
 800b49c:	2301      	movne	r3, #1
 800b49e:	2300      	moveq	r3, #0
 800b4a0:	b2db      	uxtb	r3, r3
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr
 800b4ac:	20000031 	.word	0x20000031

0800b4b0 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b08e      	sub	sp, #56	@ 0x38
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	6039      	str	r1, [r7, #0]
 800b4ba:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 800b4bc:	f7ff ffe8 	bl	800b490 <tud_inited>
 800b4c0:	4603      	mov	r3, r0
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d001      	beq.n	800b4ca <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e0b0      	b.n	800b62c <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d10a      	bne.n	800b4e6 <tud_rhport_init+0x36>
 800b4d0:	4b58      	ldr	r3, [pc, #352]	@ (800b634 <tud_rhport_init+0x184>)
 800b4d2:	61fb      	str	r3, [r7, #28]
 800b4d4:	69fb      	ldr	r3, [r7, #28]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	f003 0301 	and.w	r3, r3, #1
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d000      	beq.n	800b4e2 <tud_rhport_init+0x32>
 800b4e0:	be00      	bkpt	0x0000
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	e0a2      	b.n	800b62c <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 800b4e6:	222c      	movs	r2, #44	@ 0x2c
 800b4e8:	2100      	movs	r1, #0
 800b4ea:	4853      	ldr	r0, [pc, #332]	@ (800b638 <tud_rhport_init+0x188>)
 800b4ec:	f004 ffb2 	bl	8010454 <memset>
  _usbd_queued_setup = 0;
 800b4f0:	4b52      	ldr	r3, [pc, #328]	@ (800b63c <tud_rhport_init+0x18c>)
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	701a      	strb	r2, [r3, #0]
 800b4f6:	4b52      	ldr	r3, [pc, #328]	@ (800b640 <tud_rhport_init+0x190>)
 800b4f8:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 800b4fa:	bf00      	nop
 800b4fc:	4b51      	ldr	r3, [pc, #324]	@ (800b644 <tud_rhport_init+0x194>)
 800b4fe:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 800b500:	69bb      	ldr	r3, [r7, #24]
 800b502:	3304      	adds	r3, #4
 800b504:	4618      	mov	r0, r3
 800b506:	f7ff f8d2 	bl	800a6ae <tu_fifo_clear>
  return (osal_queue_t) qdef;
 800b50a:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800b50c:	4a4e      	ldr	r2, [pc, #312]	@ (800b648 <tud_rhport_init+0x198>)
 800b50e:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800b510:	4b4d      	ldr	r3, [pc, #308]	@ (800b648 <tud_rhport_init+0x198>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d10a      	bne.n	800b52e <tud_rhport_init+0x7e>
 800b518:	4b46      	ldr	r3, [pc, #280]	@ (800b634 <tud_rhport_init+0x184>)
 800b51a:	623b      	str	r3, [r7, #32]
 800b51c:	6a3b      	ldr	r3, [r7, #32]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f003 0301 	and.w	r3, r3, #1
 800b524:	2b00      	cmp	r3, #0
 800b526:	d000      	beq.n	800b52a <tud_rhport_init+0x7a>
 800b528:	be00      	bkpt	0x0000
 800b52a:	2300      	movs	r3, #0
 800b52c:	e07e      	b.n	800b62c <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800b52e:	4847      	ldr	r0, [pc, #284]	@ (800b64c <tud_rhport_init+0x19c>)
 800b530:	f7ff ff61 	bl	800b3f6 <usbd_app_driver_get_cb>
 800b534:	4603      	mov	r3, r0
 800b536:	4a46      	ldr	r2, [pc, #280]	@ (800b650 <tud_rhport_init+0x1a0>)
 800b538:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 800b53a:	4b44      	ldr	r3, [pc, #272]	@ (800b64c <tud_rhport_init+0x19c>)
 800b53c:	781b      	ldrb	r3, [r3, #0]
 800b53e:	2bfb      	cmp	r3, #251	@ 0xfb
 800b540:	d90a      	bls.n	800b558 <tud_rhport_init+0xa8>
 800b542:	4b3c      	ldr	r3, [pc, #240]	@ (800b634 <tud_rhport_init+0x184>)
 800b544:	627b      	str	r3, [r7, #36]	@ 0x24
 800b546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f003 0301 	and.w	r3, r3, #1
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d000      	beq.n	800b554 <tud_rhport_init+0xa4>
 800b552:	be00      	bkpt	0x0000
 800b554:	2300      	movs	r3, #0
 800b556:	e069      	b.n	800b62c <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800b558:	2300      	movs	r3, #0
 800b55a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b55e:	e03f      	b.n	800b5e0 <tud_rhport_init+0x130>
 800b560:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b564:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800b566:	2300      	movs	r3, #0
 800b568:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800b56a:	4b38      	ldr	r3, [pc, #224]	@ (800b64c <tud_rhport_init+0x19c>)
 800b56c:	781b      	ldrb	r3, [r3, #0]
 800b56e:	7cfa      	ldrb	r2, [r7, #19]
 800b570:	429a      	cmp	r2, r3
 800b572:	d209      	bcs.n	800b588 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 800b574:	4b36      	ldr	r3, [pc, #216]	@ (800b650 <tud_rhport_init+0x1a0>)
 800b576:	6819      	ldr	r1, [r3, #0]
 800b578:	7cfa      	ldrb	r2, [r7, #19]
 800b57a:	4613      	mov	r3, r2
 800b57c:	00db      	lsls	r3, r3, #3
 800b57e:	4413      	add	r3, r2
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	440b      	add	r3, r1
 800b584:	60fb      	str	r3, [r7, #12]
 800b586:	e00f      	b.n	800b5a8 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 800b588:	4b30      	ldr	r3, [pc, #192]	@ (800b64c <tud_rhport_init+0x19c>)
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	7cfa      	ldrb	r2, [r7, #19]
 800b58e:	1ad3      	subs	r3, r2, r3
 800b590:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800b592:	7cfb      	ldrb	r3, [r7, #19]
 800b594:	2b03      	cmp	r3, #3
 800b596:	d807      	bhi.n	800b5a8 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 800b598:	7cfa      	ldrb	r2, [r7, #19]
 800b59a:	4613      	mov	r3, r2
 800b59c:	00db      	lsls	r3, r3, #3
 800b59e:	4413      	add	r3, r2
 800b5a0:	009b      	lsls	r3, r3, #2
 800b5a2:	4a2c      	ldr	r2, [pc, #176]	@ (800b654 <tud_rhport_init+0x1a4>)
 800b5a4:	4413      	add	r3, r2
 800b5a6:	60fb      	str	r3, [r7, #12]
  return driver;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800b5aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 800b5ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d003      	beq.n	800b5ba <tud_rhport_init+0x10a>
 800b5b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d10a      	bne.n	800b5d0 <tud_rhport_init+0x120>
 800b5ba:	4b1e      	ldr	r3, [pc, #120]	@ (800b634 <tud_rhport_init+0x184>)
 800b5bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b5be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f003 0301 	and.w	r3, r3, #1
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d000      	beq.n	800b5cc <tud_rhport_init+0x11c>
 800b5ca:	be00      	bkpt	0x0000
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	e02d      	b.n	800b62c <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 800b5d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5d2:	685b      	ldr	r3, [r3, #4]
 800b5d4:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800b5d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b5da:	3301      	adds	r3, #1
 800b5dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b5e0:	4b1a      	ldr	r3, [pc, #104]	@ (800b64c <tud_rhport_init+0x19c>)
 800b5e2:	781b      	ldrb	r3, [r3, #0]
 800b5e4:	3304      	adds	r3, #4
 800b5e6:	b2db      	uxtb	r3, r3
 800b5e8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	d3b7      	bcc.n	800b560 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 800b5f0:	4a19      	ldr	r2, [pc, #100]	@ (800b658 <tud_rhport_init+0x1a8>)
 800b5f2:	79fb      	ldrb	r3, [r7, #7]
 800b5f4:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 800b5f6:	79fb      	ldrb	r3, [r7, #7]
 800b5f8:	6839      	ldr	r1, [r7, #0]
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f002 fc34 	bl	800de68 <dcd_init>
 800b600:	4603      	mov	r3, r0
 800b602:	f083 0301 	eor.w	r3, r3, #1
 800b606:	b2db      	uxtb	r3, r3
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d00a      	beq.n	800b622 <tud_rhport_init+0x172>
 800b60c:	4b09      	ldr	r3, [pc, #36]	@ (800b634 <tud_rhport_init+0x184>)
 800b60e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f003 0301 	and.w	r3, r3, #1
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d000      	beq.n	800b61e <tud_rhport_init+0x16e>
 800b61c:	be00      	bkpt	0x0000
 800b61e:	2300      	movs	r3, #0
 800b620:	e004      	b.n	800b62c <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 800b622:	79fb      	ldrb	r3, [r7, #7]
 800b624:	4618      	mov	r0, r3
 800b626:	f002 fcbd 	bl	800dfa4 <dcd_int_enable>

  return true;
 800b62a:	2301      	movs	r3, #1
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3738      	adds	r7, #56	@ 0x38
 800b630:	46bd      	mov	sp, r7
 800b632:	bd80      	pop	{r7, pc}
 800b634:	e000edf0 	.word	0xe000edf0
 800b638:	200013e4 	.word	0x200013e4
 800b63c:	20001410 	.word	0x20001410
 800b640:	20000034 	.word	0x20000034
 800b644:	2000003c 	.word	0x2000003c
 800b648:	200014dc 	.word	0x200014dc
 800b64c:	20001418 	.word	0x20001418
 800b650:	20001414 	.word	0x20001414
 800b654:	08010f84 	.word	0x08010f84
 800b658:	20000031 	.word	0x20000031

0800b65c <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b088      	sub	sp, #32
 800b660:	af00      	add	r7, sp, #0
 800b662:	4603      	mov	r3, r0
 800b664:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800b666:	2300      	movs	r3, #0
 800b668:	77fb      	strb	r3, [r7, #31]
 800b66a:	e039      	b.n	800b6e0 <configuration_reset+0x84>
 800b66c:	7ffb      	ldrb	r3, [r7, #31]
 800b66e:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800b670:	2300      	movs	r3, #0
 800b672:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800b674:	4b28      	ldr	r3, [pc, #160]	@ (800b718 <configuration_reset+0xbc>)
 800b676:	781b      	ldrb	r3, [r3, #0]
 800b678:	7cfa      	ldrb	r2, [r7, #19]
 800b67a:	429a      	cmp	r2, r3
 800b67c:	d209      	bcs.n	800b692 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 800b67e:	4b27      	ldr	r3, [pc, #156]	@ (800b71c <configuration_reset+0xc0>)
 800b680:	6819      	ldr	r1, [r3, #0]
 800b682:	7cfa      	ldrb	r2, [r7, #19]
 800b684:	4613      	mov	r3, r2
 800b686:	00db      	lsls	r3, r3, #3
 800b688:	4413      	add	r3, r2
 800b68a:	009b      	lsls	r3, r3, #2
 800b68c:	440b      	add	r3, r1
 800b68e:	60fb      	str	r3, [r7, #12]
 800b690:	e00f      	b.n	800b6b2 <configuration_reset+0x56>
    drvid -= _app_driver_count;
 800b692:	4b21      	ldr	r3, [pc, #132]	@ (800b718 <configuration_reset+0xbc>)
 800b694:	781b      	ldrb	r3, [r3, #0]
 800b696:	7cfa      	ldrb	r2, [r7, #19]
 800b698:	1ad3      	subs	r3, r2, r3
 800b69a:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800b69c:	7cfb      	ldrb	r3, [r7, #19]
 800b69e:	2b03      	cmp	r3, #3
 800b6a0:	d807      	bhi.n	800b6b2 <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 800b6a2:	7cfa      	ldrb	r2, [r7, #19]
 800b6a4:	4613      	mov	r3, r2
 800b6a6:	00db      	lsls	r3, r3, #3
 800b6a8:	4413      	add	r3, r2
 800b6aa:	009b      	lsls	r3, r3, #2
 800b6ac:	4a1c      	ldr	r2, [pc, #112]	@ (800b720 <configuration_reset+0xc4>)
 800b6ae:	4413      	add	r3, r2
 800b6b0:	60fb      	str	r3, [r7, #12]
  return driver;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800b6b4:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 800b6b6:	69bb      	ldr	r3, [r7, #24]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d109      	bne.n	800b6d0 <configuration_reset+0x74>
 800b6bc:	4b19      	ldr	r3, [pc, #100]	@ (800b724 <configuration_reset+0xc8>)
 800b6be:	617b      	str	r3, [r7, #20]
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f003 0301 	and.w	r3, r3, #1
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d020      	beq.n	800b70e <configuration_reset+0xb2>
 800b6cc:	be00      	bkpt	0x0000
 800b6ce:	e01e      	b.n	800b70e <configuration_reset+0xb2>
    driver->reset(rhport);
 800b6d0:	69bb      	ldr	r3, [r7, #24]
 800b6d2:	68db      	ldr	r3, [r3, #12]
 800b6d4:	79fa      	ldrb	r2, [r7, #7]
 800b6d6:	4610      	mov	r0, r2
 800b6d8:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800b6da:	7ffb      	ldrb	r3, [r7, #31]
 800b6dc:	3301      	adds	r3, #1
 800b6de:	77fb      	strb	r3, [r7, #31]
 800b6e0:	4b0d      	ldr	r3, [pc, #52]	@ (800b718 <configuration_reset+0xbc>)
 800b6e2:	781b      	ldrb	r3, [r3, #0]
 800b6e4:	3304      	adds	r3, #4
 800b6e6:	b2db      	uxtb	r3, r3
 800b6e8:	7ffa      	ldrb	r2, [r7, #31]
 800b6ea:	429a      	cmp	r2, r3
 800b6ec:	d3be      	bcc.n	800b66c <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800b6ee:	222c      	movs	r2, #44	@ 0x2c
 800b6f0:	2100      	movs	r1, #0
 800b6f2:	480d      	ldr	r0, [pc, #52]	@ (800b728 <configuration_reset+0xcc>)
 800b6f4:	f004 feae 	bl	8010454 <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800b6f8:	2210      	movs	r2, #16
 800b6fa:	21ff      	movs	r1, #255	@ 0xff
 800b6fc:	480b      	ldr	r0, [pc, #44]	@ (800b72c <configuration_reset+0xd0>)
 800b6fe:	f004 fea9 	bl	8010454 <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 800b702:	220c      	movs	r2, #12
 800b704:	21ff      	movs	r1, #255	@ 0xff
 800b706:	480a      	ldr	r0, [pc, #40]	@ (800b730 <configuration_reset+0xd4>)
 800b708:	f004 fea4 	bl	8010454 <memset>
 800b70c:	e000      	b.n	800b710 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 800b70e:	bf00      	nop
}
 800b710:	3720      	adds	r7, #32
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}
 800b716:	bf00      	nop
 800b718:	20001418 	.word	0x20001418
 800b71c:	20001414 	.word	0x20001414
 800b720:	08010f84 	.word	0x08010f84
 800b724:	e000edf0 	.word	0xe000edf0
 800b728:	200013e4 	.word	0x200013e4
 800b72c:	200013e8 	.word	0x200013e8
 800b730:	200013f8 	.word	0x200013f8

0800b734 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 800b734:	b580      	push	{r7, lr}
 800b736:	b082      	sub	sp, #8
 800b738:	af00      	add	r7, sp, #0
 800b73a:	4603      	mov	r3, r0
 800b73c:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800b73e:	79fb      	ldrb	r3, [r7, #7]
 800b740:	4618      	mov	r0, r3
 800b742:	f7ff ff8b 	bl	800b65c <configuration_reset>
  usbd_control_reset();
 800b746:	f001 fdd7 	bl	800d2f8 <usbd_control_reset>
}
 800b74a:	bf00      	nop
 800b74c:	3708      	adds	r7, #8
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}
	...

0800b754 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 800b754:	b590      	push	{r4, r7, lr}
 800b756:	b093      	sub	sp, #76	@ 0x4c
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	460b      	mov	r3, r1
 800b75e:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 800b760:	f7ff fe96 	bl	800b490 <tud_inited>
 800b764:	4603      	mov	r3, r0
 800b766:	f083 0301 	eor.w	r3, r3, #1
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	f040 8191 	bne.w	800ba94 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 800b772:	4bb5      	ldr	r3, [pc, #724]	@ (800ba48 <tud_task_ext+0x2f4>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	633b      	str	r3, [r7, #48]	@ 0x30
 800b778:	f107 030c 	add.w	r3, r7, #12
 800b77c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 800b782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	2000      	movs	r0, #0
 800b788:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 800b78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b78c:	3304      	adds	r3, #4
 800b78e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b790:	4618      	mov	r0, r3
 800b792:	f7ff fc5a 	bl	800b04a <tu_fifo_read>
 800b796:	4603      	mov	r3, r0
 800b798:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 800b79c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	2001      	movs	r0, #1
 800b7a2:	4798      	blx	r3

  return success;
 800b7a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7a8:	f083 0301 	eor.w	r3, r3, #1
 800b7ac:	b2db      	uxtb	r3, r3
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	f040 8172 	bne.w	800ba98 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 800b7b4:	7b7b      	ldrb	r3, [r7, #13]
 800b7b6:	3b01      	subs	r3, #1
 800b7b8:	2b07      	cmp	r3, #7
 800b7ba:	f200 8153 	bhi.w	800ba64 <tud_task_ext+0x310>
 800b7be:	a201      	add	r2, pc, #4	@ (adr r2, 800b7c4 <tud_task_ext+0x70>)
 800b7c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7c4:	0800b7e5 	.word	0x0800b7e5
 800b7c8:	0800b7f5 	.word	0x0800b7f5
 800b7cc:	0800ba17 	.word	0x0800ba17
 800b7d0:	0800b9c9 	.word	0x0800b9c9
 800b7d4:	0800b9f3 	.word	0x0800b9f3
 800b7d8:	0800b803 	.word	0x0800b803
 800b7dc:	0800b8b3 	.word	0x0800b8b3
 800b7e0:	0800ba07 	.word	0x0800ba07
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800b7e4:	7b3b      	ldrb	r3, [r7, #12]
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	f7ff ffa4 	bl	800b734 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800b7ec:	7c3a      	ldrb	r2, [r7, #16]
 800b7ee:	4b97      	ldr	r3, [pc, #604]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b7f0:	709a      	strb	r2, [r3, #2]
        break;
 800b7f2:	e14e      	b.n	800ba92 <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800b7f4:	7b3b      	ldrb	r3, [r7, #12]
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f7ff ff9c 	bl	800b734 <usbd_reset>
        tud_umount_cb();
 800b7fc:	f7ff fdc7 	bl	800b38e <tud_umount_cb>
        break;
 800b800:	e147      	b.n	800ba92 <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800b802:	4b93      	ldr	r3, [pc, #588]	@ (800ba50 <tud_task_ext+0x2fc>)
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	b2db      	uxtb	r3, r3
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d10a      	bne.n	800b822 <tud_task_ext+0xce>
 800b80c:	4b91      	ldr	r3, [pc, #580]	@ (800ba54 <tud_task_ext+0x300>)
 800b80e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	f003 0301 	and.w	r3, r3, #1
 800b818:	2b00      	cmp	r3, #0
 800b81a:	f000 813f 	beq.w	800ba9c <tud_task_ext+0x348>
 800b81e:	be00      	bkpt	0x0000
 800b820:	e13c      	b.n	800ba9c <tud_task_ext+0x348>
        _usbd_queued_setup--;
 800b822:	4b8b      	ldr	r3, [pc, #556]	@ (800ba50 <tud_task_ext+0x2fc>)
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	b2db      	uxtb	r3, r3
 800b828:	3b01      	subs	r3, #1
 800b82a:	b2da      	uxtb	r2, r3
 800b82c:	4b88      	ldr	r3, [pc, #544]	@ (800ba50 <tud_task_ext+0x2fc>)
 800b82e:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 800b830:	4b87      	ldr	r3, [pc, #540]	@ (800ba50 <tud_task_ext+0x2fc>)
 800b832:	781b      	ldrb	r3, [r3, #0]
 800b834:	b2db      	uxtb	r3, r3
 800b836:	2b00      	cmp	r3, #0
 800b838:	f040 811e 	bne.w	800ba78 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 800b83c:	4a83      	ldr	r2, [pc, #524]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b83e:	7813      	ldrb	r3, [r2, #0]
 800b840:	f043 0301 	orr.w	r3, r3, #1
 800b844:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800b846:	4a81      	ldr	r2, [pc, #516]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b848:	f892 3020 	ldrb.w	r3, [r2, #32]
 800b84c:	f023 0301 	bic.w	r3, r3, #1
 800b850:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800b854:	4a7d      	ldr	r2, [pc, #500]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b856:	f892 3020 	ldrb.w	r3, [r2, #32]
 800b85a:	f023 0304 	bic.w	r3, r3, #4
 800b85e:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 800b862:	4a7a      	ldr	r2, [pc, #488]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b864:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800b868:	f023 0301 	bic.w	r3, r3, #1
 800b86c:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 800b870:	4a76      	ldr	r2, [pc, #472]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b872:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800b876:	f023 0304 	bic.w	r3, r3, #4
 800b87a:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 800b87e:	7b3a      	ldrb	r2, [r7, #12]
 800b880:	f107 030c 	add.w	r3, r7, #12
 800b884:	3304      	adds	r3, #4
 800b886:	4619      	mov	r1, r3
 800b888:	4610      	mov	r0, r2
 800b88a:	f000 f927 	bl	800badc <process_control_request>
 800b88e:	4603      	mov	r3, r0
 800b890:	f083 0301 	eor.w	r3, r3, #1
 800b894:	b2db      	uxtb	r3, r3
 800b896:	2b00      	cmp	r3, #0
 800b898:	f000 80f0 	beq.w	800ba7c <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800b89c:	7b3b      	ldrb	r3, [r7, #12]
 800b89e:	2100      	movs	r1, #0
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	f002 fe07 	bl	800e4b4 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800b8a6:	7b3b      	ldrb	r3, [r7, #12]
 800b8a8:	2180      	movs	r1, #128	@ 0x80
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f002 fe02 	bl	800e4b4 <dcd_edpt_stall>
        }
        break;
 800b8b0:	e0e4      	b.n	800ba7c <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800b8b2:	7c3b      	ldrb	r3, [r7, #16]
 800b8b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b8b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b8bc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b8c0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b8c4:	f003 030f 	and.w	r3, r3, #15
 800b8c8:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800b8ca:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800b8ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b8d2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b8d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b8da:	09db      	lsrs	r3, r3, #7
 800b8dc:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800b8de:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800b8e2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800b8e6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800b8ea:	4958      	ldr	r1, [pc, #352]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b8ec:	0052      	lsls	r2, r2, #1
 800b8ee:	440a      	add	r2, r1
 800b8f0:	4413      	add	r3, r2
 800b8f2:	f103 0220 	add.w	r2, r3, #32
 800b8f6:	7813      	ldrb	r3, [r2, #0]
 800b8f8:	f023 0301 	bic.w	r3, r3, #1
 800b8fc:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800b8fe:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800b902:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800b906:	4951      	ldr	r1, [pc, #324]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b908:	0052      	lsls	r2, r2, #1
 800b90a:	440a      	add	r2, r1
 800b90c:	4413      	add	r3, r2
 800b90e:	f103 0220 	add.w	r2, r3, #32
 800b912:	7813      	ldrb	r3, [r2, #0]
 800b914:	f023 0304 	bic.w	r3, r3, #4
 800b918:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 800b91a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d107      	bne.n	800b932 <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800b922:	7b38      	ldrb	r0, [r7, #12]
 800b924:	7c7a      	ldrb	r2, [r7, #17]
 800b926:	697b      	ldr	r3, [r7, #20]
 800b928:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800b92c:	f001 fd1a 	bl	800d364 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 800b930:	e0af      	b.n	800ba92 <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800b932:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800b936:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800b93a:	4944      	ldr	r1, [pc, #272]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b93c:	0052      	lsls	r2, r2, #1
 800b93e:	440a      	add	r2, r1
 800b940:	4413      	add	r3, r2
 800b942:	3314      	adds	r3, #20
 800b944:	781b      	ldrb	r3, [r3, #0]
 800b946:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800b94a:	2300      	movs	r3, #0
 800b94c:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800b94e:	4b42      	ldr	r3, [pc, #264]	@ (800ba58 <tud_task_ext+0x304>)
 800b950:	781b      	ldrb	r3, [r3, #0]
 800b952:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800b956:	429a      	cmp	r2, r3
 800b958:	d20a      	bcs.n	800b970 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 800b95a:	4b40      	ldr	r3, [pc, #256]	@ (800ba5c <tud_task_ext+0x308>)
 800b95c:	6819      	ldr	r1, [r3, #0]
 800b95e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800b962:	4613      	mov	r3, r2
 800b964:	00db      	lsls	r3, r3, #3
 800b966:	4413      	add	r3, r2
 800b968:	009b      	lsls	r3, r3, #2
 800b96a:	440b      	add	r3, r1
 800b96c:	623b      	str	r3, [r7, #32]
 800b96e:	e013      	b.n	800b998 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 800b970:	4b39      	ldr	r3, [pc, #228]	@ (800ba58 <tud_task_ext+0x304>)
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800b978:	1ad3      	subs	r3, r2, r3
 800b97a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800b97e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b982:	2b03      	cmp	r3, #3
 800b984:	d808      	bhi.n	800b998 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 800b986:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800b98a:	4613      	mov	r3, r2
 800b98c:	00db      	lsls	r3, r3, #3
 800b98e:	4413      	add	r3, r2
 800b990:	009b      	lsls	r3, r3, #2
 800b992:	4a33      	ldr	r2, [pc, #204]	@ (800ba60 <tud_task_ext+0x30c>)
 800b994:	4413      	add	r3, r2
 800b996:	623b      	str	r3, [r7, #32]
  return driver;
 800b998:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800b99a:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 800b99c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d109      	bne.n	800b9b6 <tud_task_ext+0x262>
 800b9a2:	4b2c      	ldr	r3, [pc, #176]	@ (800ba54 <tud_task_ext+0x300>)
 800b9a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b9a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	f003 0301 	and.w	r3, r3, #1
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d076      	beq.n	800baa0 <tud_task_ext+0x34c>
 800b9b2:	be00      	bkpt	0x0000
 800b9b4:	e074      	b.n	800baa0 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800b9b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9b8:	699c      	ldr	r4, [r3, #24]
 800b9ba:	7b38      	ldrb	r0, [r7, #12]
 800b9bc:	7c7a      	ldrb	r2, [r7, #17]
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800b9c4:	47a0      	blx	r4
        break;
 800b9c6:	e064      	b.n	800ba92 <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800b9c8:	4b20      	ldr	r3, [pc, #128]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b9ca:	781b      	ldrb	r3, [r3, #0]
 800b9cc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d054      	beq.n	800ba80 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800b9d6:	4b1d      	ldr	r3, [pc, #116]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b9d8:	781b      	ldrb	r3, [r3, #0]
 800b9da:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800b9de:	b2db      	uxtb	r3, r3
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	bf14      	ite	ne
 800b9e4:	2301      	movne	r3, #1
 800b9e6:	2300      	moveq	r3, #0
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f7ff fcd6 	bl	800b39c <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800b9f0:	e046      	b.n	800ba80 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800b9f2:	4b16      	ldr	r3, [pc, #88]	@ (800ba4c <tud_task_ext+0x2f8>)
 800b9f4:	781b      	ldrb	r3, [r3, #0]
 800b9f6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b9fa:	b2db      	uxtb	r3, r3
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d041      	beq.n	800ba84 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800ba00:	f7ff fcd7 	bl	800b3b2 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800ba04:	e03e      	b.n	800ba84 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 800ba06:	693b      	ldr	r3, [r7, #16]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d03d      	beq.n	800ba88 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 800ba0c:	693b      	ldr	r3, [r7, #16]
 800ba0e:	697a      	ldr	r2, [r7, #20]
 800ba10:	4610      	mov	r0, r2
 800ba12:	4798      	blx	r3
        }
        break;
 800ba14:	e038      	b.n	800ba88 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800ba16:	4b0d      	ldr	r3, [pc, #52]	@ (800ba4c <tud_task_ext+0x2f8>)
 800ba18:	78db      	ldrb	r3, [r3, #3]
 800ba1a:	b2db      	uxtb	r3, r3
 800ba1c:	61fb      	str	r3, [r7, #28]
 800ba1e:	2300      	movs	r3, #0
 800ba20:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ba22:	7efb      	ldrb	r3, [r7, #27]
 800ba24:	69fa      	ldr	r2, [r7, #28]
 800ba26:	fa22 f303 	lsr.w	r3, r2, r3
 800ba2a:	f003 0301 	and.w	r3, r3, #1
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	bf14      	ite	ne
 800ba32:	2301      	movne	r3, #1
 800ba34:	2300      	moveq	r3, #0
 800ba36:	b2db      	uxtb	r3, r3
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d027      	beq.n	800ba8c <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f7ff fc78 	bl	800b334 <tud_sof_cb>
        }
      break;
 800ba44:	e022      	b.n	800ba8c <tud_task_ext+0x338>
 800ba46:	bf00      	nop
 800ba48:	200014dc 	.word	0x200014dc
 800ba4c:	200013e4 	.word	0x200013e4
 800ba50:	20001410 	.word	0x20001410
 800ba54:	e000edf0 	.word	0xe000edf0
 800ba58:	20001418 	.word	0x20001418
 800ba5c:	20001414 	.word	0x20001414
 800ba60:	08010f84 	.word	0x08010f84

      default:
        TU_BREAKPOINT();
 800ba64:	4b10      	ldr	r3, [pc, #64]	@ (800baa8 <tud_task_ext+0x354>)
 800ba66:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	f003 0301 	and.w	r3, r3, #1
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d00d      	beq.n	800ba90 <tud_task_ext+0x33c>
 800ba74:	be00      	bkpt	0x0000
        break;
 800ba76:	e00b      	b.n	800ba90 <tud_task_ext+0x33c>
          break;
 800ba78:	bf00      	nop
 800ba7a:	e67a      	b.n	800b772 <tud_task_ext+0x1e>
        break;
 800ba7c:	bf00      	nop
 800ba7e:	e678      	b.n	800b772 <tud_task_ext+0x1e>
        break;
 800ba80:	bf00      	nop
 800ba82:	e676      	b.n	800b772 <tud_task_ext+0x1e>
        break;
 800ba84:	bf00      	nop
 800ba86:	e674      	b.n	800b772 <tud_task_ext+0x1e>
        break;
 800ba88:	bf00      	nop
 800ba8a:	e672      	b.n	800b772 <tud_task_ext+0x1e>
      break;
 800ba8c:	bf00      	nop
 800ba8e:	e670      	b.n	800b772 <tud_task_ext+0x1e>
        break;
 800ba90:	bf00      	nop
  while (1) {
 800ba92:	e66e      	b.n	800b772 <tud_task_ext+0x1e>
    return;
 800ba94:	bf00      	nop
 800ba96:	e004      	b.n	800baa2 <tud_task_ext+0x34e>
      return;
 800ba98:	bf00      	nop
 800ba9a:	e002      	b.n	800baa2 <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 800ba9c:	bf00      	nop
 800ba9e:	e000      	b.n	800baa2 <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 800baa0:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 800baa2:	374c      	adds	r7, #76	@ 0x4c
 800baa4:	46bd      	mov	sp, r7
 800baa6:	bd90      	pop	{r4, r7, pc}
 800baa8:	e000edf0 	.word	0xe000edf0

0800baac <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 800baac:	b580      	push	{r7, lr}
 800baae:	b084      	sub	sp, #16
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	4603      	mov	r3, r0
 800bab4:	60b9      	str	r1, [r7, #8]
 800bab6:	607a      	str	r2, [r7, #4]
 800bab8:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800baba:	68bb      	ldr	r3, [r7, #8]
 800babc:	695b      	ldr	r3, [r3, #20]
 800babe:	4618      	mov	r0, r3
 800bac0:	f001 fc26 	bl	800d310 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	695b      	ldr	r3, [r3, #20]
 800bac8:	7bf8      	ldrb	r0, [r7, #15]
 800baca:	687a      	ldr	r2, [r7, #4]
 800bacc:	2101      	movs	r1, #1
 800bace:	4798      	blx	r3
 800bad0:	4603      	mov	r3, r0
}
 800bad2:	4618      	mov	r0, r3
 800bad4:	3710      	adds	r7, #16
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
	...

0800badc <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 800badc:	b580      	push	{r7, lr}
 800bade:	b09a      	sub	sp, #104	@ 0x68
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	4603      	mov	r3, r0
 800bae4:	6039      	str	r1, [r7, #0]
 800bae6:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 800bae8:	2000      	movs	r0, #0
 800baea:	f001 fc11 	bl	800d310 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800baf6:	b2db      	uxtb	r3, r3
 800baf8:	2b60      	cmp	r3, #96	@ 0x60
 800bafa:	d10a      	bne.n	800bb12 <process_control_request+0x36>
 800bafc:	4ba8      	ldr	r3, [pc, #672]	@ (800bda0 <process_control_request+0x2c4>)
 800bafe:	633b      	str	r3, [r7, #48]	@ 0x30
 800bb00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f003 0301 	and.w	r3, r3, #1
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d000      	beq.n	800bb0e <process_control_request+0x32>
 800bb0c:	be00      	bkpt	0x0000
 800bb0e:	2300      	movs	r3, #0
 800bb10:	e2cf      	b.n	800c0b2 <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	781b      	ldrb	r3, [r3, #0]
 800bb16:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bb1a:	b2db      	uxtb	r3, r3
 800bb1c:	2b40      	cmp	r3, #64	@ 0x40
 800bb1e:	d10a      	bne.n	800bb36 <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800bb20:	48a0      	ldr	r0, [pc, #640]	@ (800bda4 <process_control_request+0x2c8>)
 800bb22:	f001 fbf5 	bl	800d310 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800bb26:	79fb      	ldrb	r3, [r7, #7]
 800bb28:	683a      	ldr	r2, [r7, #0]
 800bb2a:	2101      	movs	r1, #1
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	f7ff fc47 	bl	800b3c0 <tud_vendor_control_xfer_cb>
 800bb32:	4603      	mov	r3, r0
 800bb34:	e2bd      	b.n	800c0b2 <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	781b      	ldrb	r3, [r3, #0]
 800bb3a:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	2b02      	cmp	r3, #2
 800bb42:	f000 81d5 	beq.w	800bef0 <process_control_request+0x414>
 800bb46:	2b02      	cmp	r3, #2
 800bb48:	f300 82a6 	bgt.w	800c098 <process_control_request+0x5bc>
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d003      	beq.n	800bb58 <process_control_request+0x7c>
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	f000 8157 	beq.w	800be04 <process_control_request+0x328>
 800bb56:	e29f      	b.n	800c098 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	781b      	ldrb	r3, [r3, #0]
 800bb5c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bb60:	b2db      	uxtb	r3, r3
 800bb62:	2b20      	cmp	r3, #32
 800bb64:	d14a      	bne.n	800bbfc <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	889b      	ldrh	r3, [r3, #4]
 800bb6a:	b29b      	uxth	r3, r3
 800bb6c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800bb6e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bb70:	b2db      	uxtb	r3, r3
 800bb72:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800bb76:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800bb7a:	2b0f      	cmp	r3, #15
 800bb7c:	d901      	bls.n	800bb82 <process_control_request+0xa6>
 800bb7e:	2300      	movs	r3, #0
 800bb80:	e297      	b.n	800c0b2 <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800bb82:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800bb86:	4a88      	ldr	r2, [pc, #544]	@ (800bda8 <process_control_request+0x2cc>)
 800bb88:	4413      	add	r3, r2
 800bb8a:	791b      	ldrb	r3, [r3, #4]
 800bb8c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 800bb90:	2300      	movs	r3, #0
 800bb92:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 800bb94:	4b85      	ldr	r3, [pc, #532]	@ (800bdac <process_control_request+0x2d0>)
 800bb96:	781b      	ldrb	r3, [r3, #0]
 800bb98:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800bb9c:	429a      	cmp	r2, r3
 800bb9e:	d20a      	bcs.n	800bbb6 <process_control_request+0xda>
    driver = &_app_driver[drvid];
 800bba0:	4b83      	ldr	r3, [pc, #524]	@ (800bdb0 <process_control_request+0x2d4>)
 800bba2:	6819      	ldr	r1, [r3, #0]
 800bba4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800bba8:	4613      	mov	r3, r2
 800bbaa:	00db      	lsls	r3, r3, #3
 800bbac:	4413      	add	r3, r2
 800bbae:	009b      	lsls	r3, r3, #2
 800bbb0:	440b      	add	r3, r1
 800bbb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bbb4:	e013      	b.n	800bbde <process_control_request+0x102>
    drvid -= _app_driver_count;
 800bbb6:	4b7d      	ldr	r3, [pc, #500]	@ (800bdac <process_control_request+0x2d0>)
 800bbb8:	781b      	ldrb	r3, [r3, #0]
 800bbba:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800bbbe:	1ad3      	subs	r3, r2, r3
 800bbc0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800bbc4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800bbc8:	2b03      	cmp	r3, #3
 800bbca:	d808      	bhi.n	800bbde <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 800bbcc:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800bbd0:	4613      	mov	r3, r2
 800bbd2:	00db      	lsls	r3, r3, #3
 800bbd4:	4413      	add	r3, r2
 800bbd6:	009b      	lsls	r3, r3, #2
 800bbd8:	4a76      	ldr	r2, [pc, #472]	@ (800bdb4 <process_control_request+0x2d8>)
 800bbda:	4413      	add	r3, r2
 800bbdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800bbde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800bbe0:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800bbe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d101      	bne.n	800bbec <process_control_request+0x110>
 800bbe8:	2300      	movs	r3, #0
 800bbea:	e262      	b.n	800c0b2 <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 800bbec:	79fb      	ldrb	r3, [r7, #7]
 800bbee:	683a      	ldr	r2, [r7, #0]
 800bbf0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7ff ff5a 	bl	800baac <invoke_class_control>
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	e25a      	b.n	800c0b2 <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	781b      	ldrb	r3, [r3, #0]
 800bc00:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bc04:	b2db      	uxtb	r3, r3
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d00a      	beq.n	800bc20 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 800bc0a:	4b65      	ldr	r3, [pc, #404]	@ (800bda0 <process_control_request+0x2c4>)
 800bc0c:	643b      	str	r3, [r7, #64]	@ 0x40
 800bc0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	f003 0301 	and.w	r3, r3, #1
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d000      	beq.n	800bc1c <process_control_request+0x140>
 800bc1a:	be00      	bkpt	0x0000
        return false;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	e248      	b.n	800c0b2 <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	785b      	ldrb	r3, [r3, #1]
 800bc24:	2b09      	cmp	r3, #9
 800bc26:	f200 80e0 	bhi.w	800bdea <process_control_request+0x30e>
 800bc2a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc30 <process_control_request+0x154>)
 800bc2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc30:	0800bdb9 	.word	0x0800bdb9
 800bc34:	0800bd7d 	.word	0x0800bd7d
 800bc38:	0800bdeb 	.word	0x0800bdeb
 800bc3c:	0800bd57 	.word	0x0800bd57
 800bc40:	0800bdeb 	.word	0x0800bdeb
 800bc44:	0800bc59 	.word	0x0800bc59
 800bc48:	0800bd3d 	.word	0x0800bd3d
 800bc4c:	0800bdeb 	.word	0x0800bdeb
 800bc50:	0800bc7d 	.word	0x0800bc7d
 800bc54:	0800bc95 	.word	0x0800bc95
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800bc58:	6838      	ldr	r0, [r7, #0]
 800bc5a:	f001 fb69 	bl	800d330 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	885b      	ldrh	r3, [r3, #2]
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	b2da      	uxtb	r2, r3
 800bc66:	79fb      	ldrb	r3, [r7, #7]
 800bc68:	4611      	mov	r1, r2
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f002 f9ea 	bl	800e044 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 800bc70:	4a4d      	ldr	r2, [pc, #308]	@ (800bda8 <process_control_request+0x2cc>)
 800bc72:	7813      	ldrb	r3, [r2, #0]
 800bc74:	f043 0302 	orr.w	r3, r3, #2
 800bc78:	7013      	strb	r3, [r2, #0]
        break;
 800bc7a:	e0c2      	b.n	800be02 <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800bc7c:	4b4a      	ldr	r3, [pc, #296]	@ (800bda8 <process_control_request+0x2cc>)
 800bc7e:	785b      	ldrb	r3, [r3, #1]
 800bc80:	b2db      	uxtb	r3, r3
 800bc82:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800bc84:	f107 0213 	add.w	r2, r7, #19
 800bc88:	79f8      	ldrb	r0, [r7, #7]
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	6839      	ldr	r1, [r7, #0]
 800bc8e:	f001 fac3 	bl	800d218 <tud_control_xfer>
        }
        break;
 800bc92:	e0b6      	b.n	800be02 <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	885b      	ldrh	r3, [r3, #2]
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800bc9e:	4b42      	ldr	r3, [pc, #264]	@ (800bda8 <process_control_request+0x2cc>)
 800bca0:	785b      	ldrb	r3, [r3, #1]
 800bca2:	b2db      	uxtb	r3, r3
 800bca4:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d041      	beq.n	800bd30 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 800bcac:	4b3e      	ldr	r3, [pc, #248]	@ (800bda8 <process_control_request+0x2cc>)
 800bcae:	785b      	ldrb	r3, [r3, #1]
 800bcb0:	b2db      	uxtb	r3, r3
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d014      	beq.n	800bce0 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 800bcb6:	79fb      	ldrb	r3, [r7, #7]
 800bcb8:	2100      	movs	r1, #0
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f002 fa40 	bl	800e140 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800bcc0:	79fb      	ldrb	r3, [r7, #7]
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f002 faa4 	bl	800e210 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 800bcc8:	4b37      	ldr	r3, [pc, #220]	@ (800bda8 <process_control_request+0x2cc>)
 800bcca:	789b      	ldrb	r3, [r3, #2]
 800bccc:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800bcd0:	79fb      	ldrb	r3, [r7, #7]
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	f7ff fcc2 	bl	800b65c <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800bcd8:	4a33      	ldr	r2, [pc, #204]	@ (800bda8 <process_control_request+0x2cc>)
 800bcda:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800bcde:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 800bce0:	4a31      	ldr	r2, [pc, #196]	@ (800bda8 <process_control_request+0x2cc>)
 800bce2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bce6:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 800bce8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d102      	bne.n	800bcf6 <process_control_request+0x21a>
              tud_umount_cb();
 800bcf0:	f7ff fb4d 	bl	800b38e <tud_umount_cb>
 800bcf4:	e01c      	b.n	800bd30 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 800bcf6:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800bcfa:	79fb      	ldrb	r3, [r7, #7]
 800bcfc:	4611      	mov	r1, r2
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f000 f9e0 	bl	800c0c4 <process_set_config>
 800bd04:	4603      	mov	r3, r0
 800bd06:	f083 0301 	eor.w	r3, r3, #1
 800bd0a:	b2db      	uxtb	r3, r3
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d00d      	beq.n	800bd2c <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 800bd10:	4b25      	ldr	r3, [pc, #148]	@ (800bda8 <process_control_request+0x2cc>)
 800bd12:	2200      	movs	r2, #0
 800bd14:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 800bd16:	4b22      	ldr	r3, [pc, #136]	@ (800bda0 <process_control_request+0x2c4>)
 800bd18:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f003 0301 	and.w	r3, r3, #1
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d000      	beq.n	800bd28 <process_control_request+0x24c>
 800bd26:	be00      	bkpt	0x0000
 800bd28:	2300      	movs	r3, #0
 800bd2a:	e1c2      	b.n	800c0b2 <process_control_request+0x5d6>
              }
              tud_mount_cb();
 800bd2c:	f7ff fb28 	bl	800b380 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 800bd30:	79fb      	ldrb	r3, [r7, #7]
 800bd32:	6839      	ldr	r1, [r7, #0]
 800bd34:	4618      	mov	r0, r3
 800bd36:	f001 f9eb 	bl	800d110 <tud_control_status>
        }
        break;
 800bd3a:	e062      	b.n	800be02 <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 800bd3c:	79fb      	ldrb	r3, [r7, #7]
 800bd3e:	6839      	ldr	r1, [r7, #0]
 800bd40:	4618      	mov	r0, r3
 800bd42:	f000 fafb 	bl	800c33c <process_get_descriptor>
 800bd46:	4603      	mov	r3, r0
 800bd48:	f083 0301 	eor.w	r3, r3, #1
 800bd4c:	b2db      	uxtb	r3, r3
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d056      	beq.n	800be00 <process_control_request+0x324>
 800bd52:	2300      	movs	r3, #0
 800bd54:	e1ad      	b.n	800c0b2 <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	885b      	ldrh	r3, [r3, #2]
 800bd5a:	b29b      	uxth	r3, r3
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	d10b      	bne.n	800bd78 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 800bd60:	4a11      	ldr	r2, [pc, #68]	@ (800bda8 <process_control_request+0x2cc>)
 800bd62:	7813      	ldrb	r3, [r2, #0]
 800bd64:	f043 0308 	orr.w	r3, r3, #8
 800bd68:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 800bd6a:	79fb      	ldrb	r3, [r7, #7]
 800bd6c:	6839      	ldr	r1, [r7, #0]
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f001 f9ce 	bl	800d110 <tud_control_status>
              break;
 800bd74:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 800bd76:	e044      	b.n	800be02 <process_control_request+0x326>
            default: return false;
 800bd78:	2300      	movs	r3, #0
 800bd7a:	e19a      	b.n	800c0b2 <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	885b      	ldrh	r3, [r3, #2]
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	2b01      	cmp	r3, #1
 800bd84:	d001      	beq.n	800bd8a <process_control_request+0x2ae>
 800bd86:	2300      	movs	r3, #0
 800bd88:	e193      	b.n	800c0b2 <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800bd8a:	4a07      	ldr	r2, [pc, #28]	@ (800bda8 <process_control_request+0x2cc>)
 800bd8c:	7813      	ldrb	r3, [r2, #0]
 800bd8e:	f023 0308 	bic.w	r3, r3, #8
 800bd92:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 800bd94:	79fb      	ldrb	r3, [r7, #7]
 800bd96:	6839      	ldr	r1, [r7, #0]
 800bd98:	4618      	mov	r0, r3
 800bd9a:	f001 f9b9 	bl	800d110 <tud_control_status>
          break;
 800bd9e:	e030      	b.n	800be02 <process_control_request+0x326>
 800bda0:	e000edf0 	.word	0xe000edf0
 800bda4:	0800b3c1 	.word	0x0800b3c1
 800bda8:	200013e4 	.word	0x200013e4
 800bdac:	20001418 	.word	0x20001418
 800bdb0:	20001414 	.word	0x20001414
 800bdb4:	08010f84 	.word	0x08010f84

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800bdb8:	4b9b      	ldr	r3, [pc, #620]	@ (800c028 <process_control_request+0x54c>)
 800bdba:	781b      	ldrb	r3, [r3, #0]
 800bdbc:	095b      	lsrs	r3, r3, #5
 800bdbe:	b2db      	uxtb	r3, r3
 800bdc0:	f003 0301 	and.w	r3, r3, #1
 800bdc4:	b29a      	uxth	r2, r3
 800bdc6:	4b98      	ldr	r3, [pc, #608]	@ (800c028 <process_control_request+0x54c>)
 800bdc8:	781b      	ldrb	r3, [r3, #0]
 800bdca:	089b      	lsrs	r3, r3, #2
 800bdcc:	b2db      	uxtb	r3, r3
 800bdce:	f003 0302 	and.w	r3, r3, #2
 800bdd2:	b29b      	uxth	r3, r3
 800bdd4:	4313      	orrs	r3, r2
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800bdda:	f107 0210 	add.w	r2, r7, #16
 800bdde:	79f8      	ldrb	r0, [r7, #7]
 800bde0:	2302      	movs	r3, #2
 800bde2:	6839      	ldr	r1, [r7, #0]
 800bde4:	f001 fa18 	bl	800d218 <tud_control_xfer>
          break;
 800bde8:	e00b      	b.n	800be02 <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 800bdea:	4b90      	ldr	r3, [pc, #576]	@ (800c02c <process_control_request+0x550>)
 800bdec:	647b      	str	r3, [r7, #68]	@ 0x44
 800bdee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f003 0301 	and.w	r3, r3, #1
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d000      	beq.n	800bdfc <process_control_request+0x320>
 800bdfa:	be00      	bkpt	0x0000
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	e158      	b.n	800c0b2 <process_control_request+0x5d6>
        break;
 800be00:	bf00      	nop
      }
    break;
 800be02:	e155      	b.n	800c0b0 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	889b      	ldrh	r3, [r3, #4]
 800be08:	b29b      	uxth	r3, r3
 800be0a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800be0c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800be0e:	b2db      	uxtb	r3, r3
 800be10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800be14:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800be18:	2b0f      	cmp	r3, #15
 800be1a:	d901      	bls.n	800be20 <process_control_request+0x344>
 800be1c:	2300      	movs	r3, #0
 800be1e:	e148      	b.n	800c0b2 <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800be20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800be24:	4a80      	ldr	r2, [pc, #512]	@ (800c028 <process_control_request+0x54c>)
 800be26:	4413      	add	r3, r2
 800be28:	791b      	ldrb	r3, [r3, #4]
 800be2a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 800be2e:	2300      	movs	r3, #0
 800be30:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800be32:	4b7f      	ldr	r3, [pc, #508]	@ (800c030 <process_control_request+0x554>)
 800be34:	781b      	ldrb	r3, [r3, #0]
 800be36:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800be3a:	429a      	cmp	r2, r3
 800be3c:	d20a      	bcs.n	800be54 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 800be3e:	4b7d      	ldr	r3, [pc, #500]	@ (800c034 <process_control_request+0x558>)
 800be40:	6819      	ldr	r1, [r3, #0]
 800be42:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800be46:	4613      	mov	r3, r2
 800be48:	00db      	lsls	r3, r3, #3
 800be4a:	4413      	add	r3, r2
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	440b      	add	r3, r1
 800be50:	623b      	str	r3, [r7, #32]
 800be52:	e013      	b.n	800be7c <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 800be54:	4b76      	ldr	r3, [pc, #472]	@ (800c030 <process_control_request+0x554>)
 800be56:	781b      	ldrb	r3, [r3, #0]
 800be58:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800be5c:	1ad3      	subs	r3, r2, r3
 800be5e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800be62:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800be66:	2b03      	cmp	r3, #3
 800be68:	d808      	bhi.n	800be7c <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 800be6a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800be6e:	4613      	mov	r3, r2
 800be70:	00db      	lsls	r3, r3, #3
 800be72:	4413      	add	r3, r2
 800be74:	009b      	lsls	r3, r3, #2
 800be76:	4a70      	ldr	r2, [pc, #448]	@ (800c038 <process_control_request+0x55c>)
 800be78:	4413      	add	r3, r2
 800be7a:	623b      	str	r3, [r7, #32]
  return driver;
 800be7c:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800be7e:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 800be80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be82:	2b00      	cmp	r3, #0
 800be84:	d101      	bne.n	800be8a <process_control_request+0x3ae>
 800be86:	2300      	movs	r3, #0
 800be88:	e113      	b.n	800c0b2 <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800be8a:	79fb      	ldrb	r3, [r7, #7]
 800be8c:	683a      	ldr	r2, [r7, #0]
 800be8e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800be90:	4618      	mov	r0, r3
 800be92:	f7ff fe0b 	bl	800baac <invoke_class_control>
 800be96:	4603      	mov	r3, r0
 800be98:	f083 0301 	eor.w	r3, r3, #1
 800be9c:	b2db      	uxtb	r3, r3
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	f000 8105 	beq.w	800c0ae <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	781b      	ldrb	r3, [r3, #0]
 800bea8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800beac:	b2db      	uxtb	r3, r3
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d001      	beq.n	800beb6 <process_control_request+0x3da>
 800beb2:	2300      	movs	r3, #0
 800beb4:	e0fd      	b.n	800c0b2 <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 800beb6:	2000      	movs	r0, #0
 800beb8:	f001 fa2a 	bl	800d310 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	785b      	ldrb	r3, [r3, #1]
 800bec0:	2b0a      	cmp	r3, #10
 800bec2:	d002      	beq.n	800beca <process_control_request+0x3ee>
 800bec4:	2b0b      	cmp	r3, #11
 800bec6:	d00a      	beq.n	800bede <process_control_request+0x402>
 800bec8:	e00f      	b.n	800beea <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800beca:	2300      	movs	r3, #0
 800becc:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 800bece:	f107 020f 	add.w	r2, r7, #15
 800bed2:	79f8      	ldrb	r0, [r7, #7]
 800bed4:	2301      	movs	r3, #1
 800bed6:	6839      	ldr	r1, [r7, #0]
 800bed8:	f001 f99e 	bl	800d218 <tud_control_xfer>
            break;
 800bedc:	e007      	b.n	800beee <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 800bede:	79fb      	ldrb	r3, [r7, #7]
 800bee0:	6839      	ldr	r1, [r7, #0]
 800bee2:	4618      	mov	r0, r3
 800bee4:	f001 f914 	bl	800d110 <tud_control_status>
            break;
 800bee8:	e001      	b.n	800beee <process_control_request+0x412>

          default: return false;
 800beea:	2300      	movs	r3, #0
 800beec:	e0e1      	b.n	800c0b2 <process_control_request+0x5d6>
        }
      }
      break;
 800beee:	e0de      	b.n	800c0ae <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	889b      	ldrh	r3, [r3, #4]
 800bef4:	b29b      	uxth	r3, r3
 800bef6:	83bb      	strh	r3, [r7, #28]
 800bef8:	8bbb      	ldrh	r3, [r7, #28]
 800befa:	b2db      	uxtb	r3, r3
 800befc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800bf00:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bf04:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800bf06:	7fbb      	ldrb	r3, [r7, #30]
 800bf08:	f003 030f 	and.w	r3, r3, #15
 800bf0c:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 800bf0e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 800bf12:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bf16:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800bf18:	7ffb      	ldrb	r3, [r7, #31]
 800bf1a:	09db      	lsrs	r3, r3, #7
 800bf1c:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 800bf1e:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800bf22:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800bf26:	2b05      	cmp	r3, #5
 800bf28:	d90a      	bls.n	800bf40 <process_control_request+0x464>
 800bf2a:	4b40      	ldr	r3, [pc, #256]	@ (800c02c <process_control_request+0x550>)
 800bf2c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bf2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	f003 0301 	and.w	r3, r3, #1
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d000      	beq.n	800bf3c <process_control_request+0x460>
 800bf3a:	be00      	bkpt	0x0000
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	e0b8      	b.n	800c0b2 <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800bf40:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800bf44:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800bf48:	4937      	ldr	r1, [pc, #220]	@ (800c028 <process_control_request+0x54c>)
 800bf4a:	0052      	lsls	r2, r2, #1
 800bf4c:	440a      	add	r2, r1
 800bf4e:	4413      	add	r3, r2
 800bf50:	3314      	adds	r3, #20
 800bf52:	781b      	ldrb	r3, [r3, #0]
 800bf54:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800bf56:	2300      	movs	r3, #0
 800bf58:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800bf5a:	4b35      	ldr	r3, [pc, #212]	@ (800c030 <process_control_request+0x554>)
 800bf5c:	781b      	ldrb	r3, [r3, #0]
 800bf5e:	7efa      	ldrb	r2, [r7, #27]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d209      	bcs.n	800bf78 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 800bf64:	4b33      	ldr	r3, [pc, #204]	@ (800c034 <process_control_request+0x558>)
 800bf66:	6819      	ldr	r1, [r3, #0]
 800bf68:	7efa      	ldrb	r2, [r7, #27]
 800bf6a:	4613      	mov	r3, r2
 800bf6c:	00db      	lsls	r3, r3, #3
 800bf6e:	4413      	add	r3, r2
 800bf70:	009b      	lsls	r3, r3, #2
 800bf72:	440b      	add	r3, r1
 800bf74:	617b      	str	r3, [r7, #20]
 800bf76:	e00f      	b.n	800bf98 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 800bf78:	4b2d      	ldr	r3, [pc, #180]	@ (800c030 <process_control_request+0x554>)
 800bf7a:	781b      	ldrb	r3, [r3, #0]
 800bf7c:	7efa      	ldrb	r2, [r7, #27]
 800bf7e:	1ad3      	subs	r3, r2, r3
 800bf80:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800bf82:	7efb      	ldrb	r3, [r7, #27]
 800bf84:	2b03      	cmp	r3, #3
 800bf86:	d807      	bhi.n	800bf98 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 800bf88:	7efa      	ldrb	r2, [r7, #27]
 800bf8a:	4613      	mov	r3, r2
 800bf8c:	00db      	lsls	r3, r3, #3
 800bf8e:	4413      	add	r3, r2
 800bf90:	009b      	lsls	r3, r3, #2
 800bf92:	4a29      	ldr	r2, [pc, #164]	@ (800c038 <process_control_request+0x55c>)
 800bf94:	4413      	add	r3, r2
 800bf96:	617b      	str	r3, [r7, #20]
  return driver;
 800bf98:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800bf9a:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	781b      	ldrb	r3, [r3, #0]
 800bfa0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bfa4:	b2db      	uxtb	r3, r3
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d00c      	beq.n	800bfc4 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800bfaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d101      	bne.n	800bfb4 <process_control_request+0x4d8>
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	e07e      	b.n	800c0b2 <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 800bfb4:	79fb      	ldrb	r3, [r7, #7]
 800bfb6:	683a      	ldr	r2, [r7, #0]
 800bfb8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f7ff fd76 	bl	800baac <invoke_class_control>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	e076      	b.n	800c0b2 <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	785b      	ldrb	r3, [r3, #1]
 800bfc8:	2b03      	cmp	r3, #3
 800bfca:	d01c      	beq.n	800c006 <process_control_request+0x52a>
 800bfcc:	2b03      	cmp	r3, #3
 800bfce:	dc56      	bgt.n	800c07e <process_control_request+0x5a2>
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d002      	beq.n	800bfda <process_control_request+0x4fe>
 800bfd4:	2b01      	cmp	r3, #1
 800bfd6:	d016      	beq.n	800c006 <process_control_request+0x52a>
 800bfd8:	e051      	b.n	800c07e <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800bfda:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800bfde:	79fb      	ldrb	r3, [r7, #7]
 800bfe0:	4611      	mov	r1, r2
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f001 f83c 	bl	800d060 <usbd_edpt_stalled>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d001      	beq.n	800bff2 <process_control_request+0x516>
 800bfee:	2301      	movs	r3, #1
 800bff0:	e000      	b.n	800bff4 <process_control_request+0x518>
 800bff2:	2300      	movs	r3, #0
 800bff4:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 800bff6:	f107 020c 	add.w	r2, r7, #12
 800bffa:	79f8      	ldrb	r0, [r7, #7]
 800bffc:	2302      	movs	r3, #2
 800bffe:	6839      	ldr	r1, [r7, #0]
 800c000:	f001 f90a 	bl	800d218 <tud_control_xfer>
          }
          break;
 800c004:	e047      	b.n	800c096 <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	885b      	ldrh	r3, [r3, #2]
 800c00a:	b29b      	uxth	r3, r3
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d11c      	bne.n	800c04a <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	785b      	ldrb	r3, [r3, #1]
 800c014:	2b01      	cmp	r3, #1
 800c016:	d111      	bne.n	800c03c <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 800c018:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c01c:	79fb      	ldrb	r3, [r7, #7]
 800c01e:	4611      	mov	r1, r2
 800c020:	4618      	mov	r0, r3
 800c022:	f000 ffdf 	bl	800cfe4 <usbd_edpt_clear_stall>
 800c026:	e010      	b.n	800c04a <process_control_request+0x56e>
 800c028:	200013e4 	.word	0x200013e4
 800c02c:	e000edf0 	.word	0xe000edf0
 800c030:	20001418 	.word	0x20001418
 800c034:	20001414 	.word	0x20001414
 800c038:	08010f84 	.word	0x08010f84
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 800c03c:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c040:	79fb      	ldrb	r3, [r7, #7]
 800c042:	4611      	mov	r1, r2
 800c044:	4618      	mov	r0, r3
 800c046:	f000 ff8f 	bl	800cf68 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800c04a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d021      	beq.n	800c094 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 800c050:	79fb      	ldrb	r3, [r7, #7]
 800c052:	683a      	ldr	r2, [r7, #0]
 800c054:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c056:	4618      	mov	r0, r3
 800c058:	f7ff fd28 	bl	800baac <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800c05c:	2000      	movs	r0, #0
 800c05e:	f001 f957 	bl	800d310 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800c062:	4b16      	ldr	r3, [pc, #88]	@ (800c0bc <process_control_request+0x5e0>)
 800c064:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c068:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c06c:	b2db      	uxtb	r3, r3
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d110      	bne.n	800c094 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 800c072:	79fb      	ldrb	r3, [r7, #7]
 800c074:	6839      	ldr	r1, [r7, #0]
 800c076:	4618      	mov	r0, r3
 800c078:	f001 f84a 	bl	800d110 <tud_control_status>
              }
            }
          }
          break;
 800c07c:	e00a      	b.n	800c094 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 800c07e:	4b10      	ldr	r3, [pc, #64]	@ (800c0c0 <process_control_request+0x5e4>)
 800c080:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c082:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	f003 0301 	and.w	r3, r3, #1
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d000      	beq.n	800c090 <process_control_request+0x5b4>
 800c08e:	be00      	bkpt	0x0000
            return false;
 800c090:	2300      	movs	r3, #0
 800c092:	e00e      	b.n	800c0b2 <process_control_request+0x5d6>
          break;
 800c094:	bf00      	nop
        }
      }
      break;
 800c096:	e00b      	b.n	800c0b0 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800c098:	4b09      	ldr	r3, [pc, #36]	@ (800c0c0 <process_control_request+0x5e4>)
 800c09a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c09c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	f003 0301 	and.w	r3, r3, #1
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d000      	beq.n	800c0aa <process_control_request+0x5ce>
 800c0a8:	be00      	bkpt	0x0000
      return false;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	e001      	b.n	800c0b2 <process_control_request+0x5d6>
      break;
 800c0ae:	bf00      	nop
  }

  return true;
 800c0b0:	2301      	movs	r3, #1
}
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	3768      	adds	r7, #104	@ 0x68
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}
 800c0ba:	bf00      	nop
 800c0bc:	200013e4 	.word	0x200013e4
 800c0c0:	e000edf0 	.word	0xe000edf0

0800c0c4 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b096      	sub	sp, #88	@ 0x58
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	460a      	mov	r2, r1
 800c0ce:	71fb      	strb	r3, [r7, #7]
 800c0d0:	4613      	mov	r3, r2
 800c0d2:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800c0d4:	79bb      	ldrb	r3, [r7, #6]
 800c0d6:	3b01      	subs	r3, #1
 800c0d8:	b2db      	uxtb	r3, r3
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f7f5 fa8a 	bl	80015f4 <tud_descriptor_configuration_cb>
 800c0e0:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800c0e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d003      	beq.n	800c0f0 <process_set_config+0x2c>
 800c0e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0ea:	785b      	ldrb	r3, [r3, #1]
 800c0ec:	2b02      	cmp	r3, #2
 800c0ee:	d00a      	beq.n	800c106 <process_set_config+0x42>
 800c0f0:	4b8b      	ldr	r3, [pc, #556]	@ (800c320 <process_set_config+0x25c>)
 800c0f2:	623b      	str	r3, [r7, #32]
 800c0f4:	6a3b      	ldr	r3, [r7, #32]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	f003 0301 	and.w	r3, r3, #1
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d000      	beq.n	800c102 <process_set_config+0x3e>
 800c100:	be00      	bkpt	0x0000
 800c102:	2300      	movs	r3, #0
 800c104:	e107      	b.n	800c316 <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800c106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c108:	79db      	ldrb	r3, [r3, #7]
 800c10a:	115b      	asrs	r3, r3, #5
 800c10c:	f003 0301 	and.w	r3, r3, #1
 800c110:	b2d9      	uxtb	r1, r3
 800c112:	4a84      	ldr	r2, [pc, #528]	@ (800c324 <process_set_config+0x260>)
 800c114:	7813      	ldrb	r3, [r2, #0]
 800c116:	f361 1304 	bfi	r3, r1, #4, #1
 800c11a:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 800c11c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c11e:	79db      	ldrb	r3, [r3, #7]
 800c120:	119b      	asrs	r3, r3, #6
 800c122:	f003 0301 	and.w	r3, r3, #1
 800c126:	b2d9      	uxtb	r1, r3
 800c128:	4a7e      	ldr	r2, [pc, #504]	@ (800c324 <process_set_config+0x260>)
 800c12a:	7813      	ldrb	r3, [r2, #0]
 800c12c:	f361 1345 	bfi	r3, r1, #5, #1
 800c130:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800c132:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c134:	3309      	adds	r3, #9
 800c136:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800c138:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c13a:	885b      	ldrh	r3, [r3, #2]
 800c13c:	b29b      	uxth	r3, r3
 800c13e:	461a      	mov	r2, r3
 800c140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c142:	4413      	add	r3, r2
 800c144:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800c146:	e0e0      	b.n	800c30a <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 800c148:	2301      	movs	r3, #1
 800c14a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800c14e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c150:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800c152:	69fb      	ldr	r3, [r7, #28]
 800c154:	3301      	adds	r3, #1
 800c156:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800c158:	2b0b      	cmp	r3, #11
 800c15a:	d10f      	bne.n	800c17c <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800c15c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c15e:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 800c160:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c162:	78db      	ldrb	r3, [r3, #3]
 800c164:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800c168:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c16a:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c16c:	69bb      	ldr	r3, [r7, #24]
 800c16e:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c170:	697b      	ldr	r3, [r7, #20]
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	461a      	mov	r2, r3
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800c17a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c17c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c17e:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800c180:	693b      	ldr	r3, [r7, #16]
 800c182:	3301      	adds	r3, #1
 800c184:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800c186:	2b04      	cmp	r3, #4
 800c188:	d00a      	beq.n	800c1a0 <process_set_config+0xdc>
 800c18a:	4b65      	ldr	r3, [pc, #404]	@ (800c320 <process_set_config+0x25c>)
 800c18c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f003 0301 	and.w	r3, r3, #1
 800c196:	2b00      	cmp	r3, #0
 800c198:	d000      	beq.n	800c19c <process_set_config+0xd8>
 800c19a:	be00      	bkpt	0x0000
 800c19c:	2300      	movs	r3, #0
 800c19e:	e0ba      	b.n	800c316 <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 800c1a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1a2:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 800c1a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1a8:	1ad3      	subs	r3, r2, r3
 800c1aa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800c1b2:	e08e      	b.n	800c2d2 <process_set_config+0x20e>
 800c1b4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c1b8:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 800c1be:	4b5a      	ldr	r3, [pc, #360]	@ (800c328 <process_set_config+0x264>)
 800c1c0:	781b      	ldrb	r3, [r3, #0]
 800c1c2:	7bfa      	ldrb	r2, [r7, #15]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d209      	bcs.n	800c1dc <process_set_config+0x118>
    driver = &_app_driver[drvid];
 800c1c8:	4b58      	ldr	r3, [pc, #352]	@ (800c32c <process_set_config+0x268>)
 800c1ca:	6819      	ldr	r1, [r3, #0]
 800c1cc:	7bfa      	ldrb	r2, [r7, #15]
 800c1ce:	4613      	mov	r3, r2
 800c1d0:	00db      	lsls	r3, r3, #3
 800c1d2:	4413      	add	r3, r2
 800c1d4:	009b      	lsls	r3, r3, #2
 800c1d6:	440b      	add	r3, r1
 800c1d8:	60bb      	str	r3, [r7, #8]
 800c1da:	e00f      	b.n	800c1fc <process_set_config+0x138>
    drvid -= _app_driver_count;
 800c1dc:	4b52      	ldr	r3, [pc, #328]	@ (800c328 <process_set_config+0x264>)
 800c1de:	781b      	ldrb	r3, [r3, #0]
 800c1e0:	7bfa      	ldrb	r2, [r7, #15]
 800c1e2:	1ad3      	subs	r3, r2, r3
 800c1e4:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c1e6:	7bfb      	ldrb	r3, [r7, #15]
 800c1e8:	2b03      	cmp	r3, #3
 800c1ea:	d807      	bhi.n	800c1fc <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 800c1ec:	7bfa      	ldrb	r2, [r7, #15]
 800c1ee:	4613      	mov	r3, r2
 800c1f0:	00db      	lsls	r3, r3, #3
 800c1f2:	4413      	add	r3, r2
 800c1f4:	009b      	lsls	r3, r3, #2
 800c1f6:	4a4e      	ldr	r2, [pc, #312]	@ (800c330 <process_set_config+0x26c>)
 800c1f8:	4413      	add	r3, r2
 800c1fa:	60bb      	str	r3, [r7, #8]
  return driver;
 800c1fc:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 800c1fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 800c200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c202:	2b00      	cmp	r3, #0
 800c204:	d10a      	bne.n	800c21c <process_set_config+0x158>
 800c206:	4b46      	ldr	r3, [pc, #280]	@ (800c320 <process_set_config+0x25c>)
 800c208:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f003 0301 	and.w	r3, r3, #1
 800c212:	2b00      	cmp	r3, #0
 800c214:	d000      	beq.n	800c218 <process_set_config+0x154>
 800c216:	be00      	bkpt	0x0000
 800c218:	2300      	movs	r3, #0
 800c21a:	e07c      	b.n	800c316 <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 800c21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c21e:	691b      	ldr	r3, [r3, #16]
 800c220:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800c222:	79f8      	ldrb	r0, [r7, #7]
 800c224:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c226:	4798      	blx	r3
 800c228:	4603      	mov	r3, r0
 800c22a:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 800c22c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c22e:	2b08      	cmp	r3, #8
 800c230:	d94a      	bls.n	800c2c8 <process_set_config+0x204>
 800c232:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c234:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c236:	429a      	cmp	r2, r3
 800c238:	d846      	bhi.n	800c2c8 <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 800c23a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800c23e:	2b01      	cmp	r3, #1
 800c240:	d107      	bne.n	800c252 <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 800c242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c244:	691b      	ldr	r3, [r3, #16]
 800c246:	4a3b      	ldr	r2, [pc, #236]	@ (800c334 <process_set_config+0x270>)
 800c248:	4293      	cmp	r3, r2
 800c24a:	d102      	bne.n	800c252 <process_set_config+0x18e>
            assoc_itf_count = 2;
 800c24c:	2302      	movs	r3, #2
 800c24e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800c252:	2300      	movs	r3, #0
 800c254:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800c258:	e024      	b.n	800c2a4 <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800c25a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c25c:	789a      	ldrb	r2, [r3, #2]
 800c25e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c262:	4413      	add	r3, r2
 800c264:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 800c268:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800c26c:	4a2d      	ldr	r2, [pc, #180]	@ (800c324 <process_set_config+0x260>)
 800c26e:	4413      	add	r3, r2
 800c270:	791b      	ldrb	r3, [r3, #4]
 800c272:	2bff      	cmp	r3, #255	@ 0xff
 800c274:	d00a      	beq.n	800c28c <process_set_config+0x1c8>
 800c276:	4b2a      	ldr	r3, [pc, #168]	@ (800c320 <process_set_config+0x25c>)
 800c278:	633b      	str	r3, [r7, #48]	@ 0x30
 800c27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f003 0301 	and.w	r3, r3, #1
 800c282:	2b00      	cmp	r3, #0
 800c284:	d000      	beq.n	800c288 <process_set_config+0x1c4>
 800c286:	be00      	bkpt	0x0000
 800c288:	2300      	movs	r3, #0
 800c28a:	e044      	b.n	800c316 <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800c28c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800c290:	4a24      	ldr	r2, [pc, #144]	@ (800c324 <process_set_config+0x260>)
 800c292:	4413      	add	r3, r2
 800c294:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800c298:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800c29a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800c29e:	3301      	adds	r3, #1
 800c2a0:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800c2a4:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800c2a8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d3d4      	bcc.n	800c25a <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800c2b0:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c2b4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c2b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c2b8:	481f      	ldr	r0, [pc, #124]	@ (800c338 <process_set_config+0x274>)
 800c2ba:	f003 fb95 	bl	800f9e8 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800c2be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c2c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c2c2:	4413      	add	r3, r2
 800c2c4:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 800c2c6:	e00d      	b.n	800c2e4 <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800c2c8:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800c2cc:	3301      	adds	r3, #1
 800c2ce:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800c2d2:	4b15      	ldr	r3, [pc, #84]	@ (800c328 <process_set_config+0x264>)
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	3304      	adds	r3, #4
 800c2d8:	b2db      	uxtb	r3, r3
 800c2da:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800c2de:	429a      	cmp	r2, r3
 800c2e0:	f4ff af68 	bcc.w	800c1b4 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800c2e4:	4b10      	ldr	r3, [pc, #64]	@ (800c328 <process_set_config+0x264>)
 800c2e6:	781b      	ldrb	r3, [r3, #0]
 800c2e8:	3304      	adds	r3, #4
 800c2ea:	b2db      	uxtb	r3, r3
 800c2ec:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800c2f0:	429a      	cmp	r2, r3
 800c2f2:	d30a      	bcc.n	800c30a <process_set_config+0x246>
 800c2f4:	4b0a      	ldr	r3, [pc, #40]	@ (800c320 <process_set_config+0x25c>)
 800c2f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c2f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f003 0301 	and.w	r3, r3, #1
 800c300:	2b00      	cmp	r3, #0
 800c302:	d000      	beq.n	800c306 <process_set_config+0x242>
 800c304:	be00      	bkpt	0x0000
 800c306:	2300      	movs	r3, #0
 800c308:	e005      	b.n	800c316 <process_set_config+0x252>
  while( p_desc < desc_end )
 800c30a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c30c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c30e:	429a      	cmp	r2, r3
 800c310:	f4ff af1a 	bcc.w	800c148 <process_set_config+0x84>
  }

  return true;
 800c314:	2301      	movs	r3, #1
}
 800c316:	4618      	mov	r0, r3
 800c318:	3758      	adds	r7, #88	@ 0x58
 800c31a:	46bd      	mov	sp, r7
 800c31c:	bd80      	pop	{r7, pc}
 800c31e:	bf00      	nop
 800c320:	e000edf0 	.word	0xe000edf0
 800c324:	200013e4 	.word	0x200013e4
 800c328:	20001418 	.word	0x20001418
 800c32c:	20001414 	.word	0x20001414
 800c330:	08010f84 	.word	0x08010f84
 800c334:	08007761 	.word	0x08007761
 800c338:	200013f8 	.word	0x200013f8

0800c33c <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b094      	sub	sp, #80	@ 0x50
 800c340:	af00      	add	r7, sp, #0
 800c342:	4603      	mov	r3, r0
 800c344:	6039      	str	r1, [r7, #0]
 800c346:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	885b      	ldrh	r3, [r3, #2]
 800c34c:	b29b      	uxth	r3, r3
 800c34e:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800c350:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c352:	0a1b      	lsrs	r3, r3, #8
 800c354:	b29b      	uxth	r3, r3
 800c356:	b2db      	uxtb	r3, r3
 800c358:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	885b      	ldrh	r3, [r3, #2]
 800c360:	b29b      	uxth	r3, r3
 800c362:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800c364:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c366:	b2db      	uxtb	r3, r3
 800c368:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800c36c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800c370:	3b01      	subs	r3, #1
 800c372:	2b0e      	cmp	r3, #14
 800c374:	f200 80b4 	bhi.w	800c4e0 <process_get_descriptor+0x1a4>
 800c378:	a201      	add	r2, pc, #4	@ (adr r2, 800c380 <process_get_descriptor+0x44>)
 800c37a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c37e:	bf00      	nop
 800c380:	0800c3bd 	.word	0x0800c3bd
 800c384:	0800c421 	.word	0x0800c421
 800c388:	0800c487 	.word	0x0800c487
 800c38c:	0800c4e1 	.word	0x0800c4e1
 800c390:	0800c4e1 	.word	0x0800c4e1
 800c394:	0800c4bb 	.word	0x0800c4bb
 800c398:	0800c421 	.word	0x0800c421
 800c39c:	0800c4e1 	.word	0x0800c4e1
 800c3a0:	0800c4e1 	.word	0x0800c4e1
 800c3a4:	0800c4e1 	.word	0x0800c4e1
 800c3a8:	0800c4e1 	.word	0x0800c4e1
 800c3ac:	0800c4e1 	.word	0x0800c4e1
 800c3b0:	0800c4e1 	.word	0x0800c4e1
 800c3b4:	0800c4e1 	.word	0x0800c4e1
 800c3b8:	0800c3ef 	.word	0x0800c3ef
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800c3bc:	f7f5 f8ea 	bl	8001594 <tud_descriptor_device_cb>
 800c3c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800c3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d10a      	bne.n	800c3de <process_get_descriptor+0xa2>
 800c3c8:	4b48      	ldr	r3, [pc, #288]	@ (800c4ec <process_get_descriptor+0x1b0>)
 800c3ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f003 0301 	and.w	r3, r3, #1
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d000      	beq.n	800c3da <process_get_descriptor+0x9e>
 800c3d8:	be00      	bkpt	0x0000
 800c3da:	2300      	movs	r3, #0
 800c3dc:	e081      	b.n	800c4e2 <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800c3de:	79f8      	ldrb	r0, [r7, #7]
 800c3e0:	2312      	movs	r3, #18
 800c3e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3e4:	6839      	ldr	r1, [r7, #0]
 800c3e6:	f000 ff17 	bl	800d218 <tud_control_xfer>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	e079      	b.n	800c4e2 <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800c3ee:	f7fe ffab 	bl	800b348 <tud_descriptor_bos_cb>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800c3f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d101      	bne.n	800c400 <process_get_descriptor+0xc4>
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	e070      	b.n	800c4e2 <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800c400:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c402:	3302      	adds	r3, #2
 800c404:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800c406:	6a3b      	ldr	r3, [r7, #32]
 800c408:	881b      	ldrh	r3, [r3, #0]
 800c40a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800c40e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c410:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c414:	79f8      	ldrb	r0, [r7, #7]
 800c416:	6839      	ldr	r1, [r7, #0]
 800c418:	f000 fefe 	bl	800d218 <tud_control_xfer>
 800c41c:	4603      	mov	r3, r0
 800c41e:	e060      	b.n	800c4e2 <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800c420:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800c424:	2b02      	cmp	r3, #2
 800c426:	d114      	bne.n	800c452 <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800c428:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800c42c:	4618      	mov	r0, r3
 800c42e:	f7f5 f8e1 	bl	80015f4 <tud_descriptor_configuration_cb>
 800c432:	4603      	mov	r3, r0
 800c434:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800c436:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d116      	bne.n	800c46a <process_get_descriptor+0x12e>
 800c43c:	4b2b      	ldr	r3, [pc, #172]	@ (800c4ec <process_get_descriptor+0x1b0>)
 800c43e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	f003 0301 	and.w	r3, r3, #1
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d000      	beq.n	800c44e <process_get_descriptor+0x112>
 800c44c:	be00      	bkpt	0x0000
 800c44e:	2300      	movs	r3, #0
 800c450:	e047      	b.n	800c4e2 <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800c452:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800c456:	4618      	mov	r0, r3
 800c458:	f7fe ff86 	bl	800b368 <tud_descriptor_other_speed_configuration_cb>
 800c45c:	4603      	mov	r3, r0
 800c45e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800c460:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c462:	2b00      	cmp	r3, #0
 800c464:	d101      	bne.n	800c46a <process_get_descriptor+0x12e>
 800c466:	2300      	movs	r3, #0
 800c468:	e03b      	b.n	800c4e2 <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800c46a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c46c:	3302      	adds	r3, #2
 800c46e:	61fb      	str	r3, [r7, #28]
 800c470:	69fb      	ldr	r3, [r7, #28]
 800c472:	881b      	ldrh	r3, [r3, #0]
 800c474:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800c476:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c478:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c47a:	79f8      	ldrb	r0, [r7, #7]
 800c47c:	6839      	ldr	r1, [r7, #0]
 800c47e:	f000 fecb 	bl	800d218 <tud_control_xfer>
 800c482:	4603      	mov	r3, r0
 800c484:	e02d      	b.n	800c4e2 <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	889b      	ldrh	r3, [r3, #4]
 800c48a:	b29a      	uxth	r2, r3
 800c48c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800c490:	4611      	mov	r1, r2
 800c492:	4618      	mov	r0, r3
 800c494:	f7f5 f8d4 	bl	8001640 <tud_descriptor_string_cb>
 800c498:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800c49a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d101      	bne.n	800c4a4 <process_get_descriptor+0x168>
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	e01e      	b.n	800c4e2 <process_get_descriptor+0x1a6>
 800c4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4a6:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800c4a8:	69bb      	ldr	r3, [r7, #24]
 800c4aa:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800c4ac:	79f8      	ldrb	r0, [r7, #7]
 800c4ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c4b0:	6839      	ldr	r1, [r7, #0]
 800c4b2:	f000 feb1 	bl	800d218 <tud_control_xfer>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	e013      	b.n	800c4e2 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800c4ba:	f7fe ff4d 	bl	800b358 <tud_descriptor_device_qualifier_cb>
 800c4be:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800c4c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d101      	bne.n	800c4ca <process_get_descriptor+0x18e>
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	e00b      	b.n	800c4e2 <process_get_descriptor+0x1a6>
 800c4ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4cc:	617b      	str	r3, [r7, #20]
 800c4ce:	697b      	ldr	r3, [r7, #20]
 800c4d0:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800c4d2:	79f8      	ldrb	r0, [r7, #7]
 800c4d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c4d6:	6839      	ldr	r1, [r7, #0]
 800c4d8:	f000 fe9e 	bl	800d218 <tud_control_xfer>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	e000      	b.n	800c4e2 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800c4e0:	2300      	movs	r3, #0
  }
}
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	3750      	adds	r7, #80	@ 0x50
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	bd80      	pop	{r7, pc}
 800c4ea:	bf00      	nop
 800c4ec:	e000edf0 	.word	0xe000edf0

0800c4f0 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800c4f0:	b590      	push	{r4, r7, lr}
 800c4f2:	b0a5      	sub	sp, #148	@ 0x94
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	460b      	mov	r3, r1
 800c4fa:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	785b      	ldrb	r3, [r3, #1]
 800c506:	3b02      	subs	r3, #2
 800c508:	2b05      	cmp	r3, #5
 800c50a:	f200 823c 	bhi.w	800c986 <dcd_event_handler+0x496>
 800c50e:	a201      	add	r2, pc, #4	@ (adr r2, 800c514 <dcd_event_handler+0x24>)
 800c510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c514:	0800c52d 	.word	0x0800c52d
 800c518:	0800c59d 	.word	0x0800c59d
 800c51c:	0800c559 	.word	0x0800c559
 800c520:	0800c57b 	.word	0x0800c57b
 800c524:	0800c7fd 	.word	0x0800c7fd
 800c528:	0800c813 	.word	0x0800c813
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800c52c:	4aad      	ldr	r2, [pc, #692]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c52e:	7813      	ldrb	r3, [r2, #0]
 800c530:	f023 0301 	bic.w	r3, r3, #1
 800c534:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 800c536:	4aab      	ldr	r2, [pc, #684]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c538:	7813      	ldrb	r3, [r2, #0]
 800c53a:	f023 0302 	bic.w	r3, r3, #2
 800c53e:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800c540:	4ba8      	ldr	r3, [pc, #672]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c542:	2200      	movs	r2, #0
 800c544:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 800c546:	4aa7      	ldr	r2, [pc, #668]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c548:	7813      	ldrb	r3, [r2, #0]
 800c54a:	f023 0304 	bic.w	r3, r3, #4
 800c54e:	7013      	strb	r3, [r2, #0]
      send = true;
 800c550:	2301      	movs	r3, #1
 800c552:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800c556:	e221      	b.n	800c99c <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800c558:	4ba2      	ldr	r3, [pc, #648]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c55a:	781b      	ldrb	r3, [r3, #0]
 800c55c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c560:	b2db      	uxtb	r3, r3
 800c562:	2b00      	cmp	r3, #0
 800c564:	f000 8213 	beq.w	800c98e <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 800c568:	4a9e      	ldr	r2, [pc, #632]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c56a:	7813      	ldrb	r3, [r2, #0]
 800c56c:	f043 0304 	orr.w	r3, r3, #4
 800c570:	7013      	strb	r3, [r2, #0]
        send = true;
 800c572:	2301      	movs	r3, #1
 800c574:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800c578:	e209      	b.n	800c98e <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800c57a:	4b9a      	ldr	r3, [pc, #616]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c57c:	781b      	ldrb	r3, [r3, #0]
 800c57e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c582:	b2db      	uxtb	r3, r3
 800c584:	2b00      	cmp	r3, #0
 800c586:	f000 8204 	beq.w	800c992 <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800c58a:	4a96      	ldr	r2, [pc, #600]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c58c:	7813      	ldrb	r3, [r2, #0]
 800c58e:	f023 0304 	bic.w	r3, r3, #4
 800c592:	7013      	strb	r3, [r2, #0]
        send = true;
 800c594:	2301      	movs	r3, #1
 800c596:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800c59a:	e1fa      	b.n	800c992 <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800c59c:	2300      	movs	r3, #0
 800c59e:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800c5a2:	e044      	b.n	800c62e <dcd_event_handler+0x13e>
 800c5a4:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800c5a8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800c5b0:	4b8d      	ldr	r3, [pc, #564]	@ (800c7e8 <dcd_event_handler+0x2f8>)
 800c5b2:	781b      	ldrb	r3, [r3, #0]
 800c5b4:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800c5b8:	429a      	cmp	r2, r3
 800c5ba:	d20a      	bcs.n	800c5d2 <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800c5bc:	4b8b      	ldr	r3, [pc, #556]	@ (800c7ec <dcd_event_handler+0x2fc>)
 800c5be:	6819      	ldr	r1, [r3, #0]
 800c5c0:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800c5c4:	4613      	mov	r3, r2
 800c5c6:	00db      	lsls	r3, r3, #3
 800c5c8:	4413      	add	r3, r2
 800c5ca:	009b      	lsls	r3, r3, #2
 800c5cc:	440b      	add	r3, r1
 800c5ce:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c5d0:	e013      	b.n	800c5fa <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800c5d2:	4b85      	ldr	r3, [pc, #532]	@ (800c7e8 <dcd_event_handler+0x2f8>)
 800c5d4:	781b      	ldrb	r3, [r3, #0]
 800c5d6:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800c5da:	1ad3      	subs	r3, r2, r3
 800c5dc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c5e0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c5e4:	2b03      	cmp	r3, #3
 800c5e6:	d808      	bhi.n	800c5fa <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 800c5e8:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800c5ec:	4613      	mov	r3, r2
 800c5ee:	00db      	lsls	r3, r3, #3
 800c5f0:	4413      	add	r3, r2
 800c5f2:	009b      	lsls	r3, r3, #2
 800c5f4:	4a7e      	ldr	r2, [pc, #504]	@ (800c7f0 <dcd_event_handler+0x300>)
 800c5f6:	4413      	add	r3, r2
 800c5f8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800c5fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800c5fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800c600:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c604:	2b00      	cmp	r3, #0
 800c606:	d00d      	beq.n	800c624 <dcd_event_handler+0x134>
 800c608:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c60c:	6a1b      	ldr	r3, [r3, #32]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d008      	beq.n	800c624 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800c612:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c616:	6a1b      	ldr	r3, [r3, #32]
 800c618:	687a      	ldr	r2, [r7, #4]
 800c61a:	7810      	ldrb	r0, [r2, #0]
 800c61c:	687a      	ldr	r2, [r7, #4]
 800c61e:	6852      	ldr	r2, [r2, #4]
 800c620:	4611      	mov	r1, r2
 800c622:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800c624:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800c628:	3301      	adds	r3, #1
 800c62a:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800c62e:	4b6e      	ldr	r3, [pc, #440]	@ (800c7e8 <dcd_event_handler+0x2f8>)
 800c630:	781b      	ldrb	r3, [r3, #0]
 800c632:	3304      	adds	r3, #4
 800c634:	b2db      	uxtb	r3, r3
 800c636:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800c63a:	429a      	cmp	r2, r3
 800c63c:	d3b2      	bcc.n	800c5a4 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800c63e:	4b69      	ldr	r3, [pc, #420]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c640:	781b      	ldrb	r3, [r3, #0]
 800c642:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c646:	b2db      	uxtb	r3, r3
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d05a      	beq.n	800c702 <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 800c64c:	4a65      	ldr	r2, [pc, #404]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c64e:	7813      	ldrb	r3, [r2, #0]
 800c650:	f023 0304 	bic.w	r3, r3, #4
 800c654:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800c656:	f107 0314 	add.w	r3, r7, #20
 800c65a:	2200      	movs	r2, #0
 800c65c:	601a      	str	r2, [r3, #0]
 800c65e:	605a      	str	r2, [r3, #4]
 800c660:	609a      	str	r2, [r3, #8]
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	781b      	ldrb	r3, [r3, #0]
 800c666:	753b      	strb	r3, [r7, #20]
 800c668:	2305      	movs	r3, #5
 800c66a:	757b      	strb	r3, [r7, #21]
 800c66c:	f107 0314 	add.w	r3, r7, #20
 800c670:	677b      	str	r3, [r7, #116]	@ 0x74
 800c672:	78fb      	ldrb	r3, [r7, #3]
 800c674:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800c678:	4b5e      	ldr	r3, [pc, #376]	@ (800c7f4 <dcd_event_handler+0x304>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c67e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c680:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c682:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800c686:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800c68a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c68e:	f083 0301 	eor.w	r3, r3, #1
 800c692:	b2db      	uxtb	r3, r3
 800c694:	2b00      	cmp	r3, #0
 800c696:	d003      	beq.n	800c6a0 <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 800c698:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	2000      	movs	r0, #0
 800c69e:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800c6a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c6a2:	3304      	adds	r3, #4
 800c6a4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f7fe fd0a 	bl	800b0c0 <tu_fifo_write>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800c6b2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c6b6:	f083 0301 	eor.w	r3, r3, #1
 800c6ba:	b2db      	uxtb	r3, r3
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d003      	beq.n	800c6c8 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800c6c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	2001      	movs	r0, #1
 800c6c6:	4798      	blx	r3
  }

  return success;
 800c6c8:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800c6cc:	f083 0301 	eor.w	r3, r3, #1
 800c6d0:	b2db      	uxtb	r3, r3
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d009      	beq.n	800c6ea <dcd_event_handler+0x1fa>
 800c6d6:	4b48      	ldr	r3, [pc, #288]	@ (800c7f8 <dcd_event_handler+0x308>)
 800c6d8:	663b      	str	r3, [r7, #96]	@ 0x60
 800c6da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f003 0301 	and.w	r3, r3, #1
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d00c      	beq.n	800c700 <dcd_event_handler+0x210>
 800c6e6:	be00      	bkpt	0x0000
 800c6e8:	e00a      	b.n	800c700 <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800c6ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c6ec:	7818      	ldrb	r0, [r3, #0]
 800c6ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c6f0:	785b      	ldrb	r3, [r3, #1]
 800c6f2:	4619      	mov	r1, r3
 800c6f4:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800c6f8:	461a      	mov	r2, r3
 800c6fa:	f7fe fe0d 	bl	800b318 <tud_event_hook_cb>
  return true;
 800c6fe:	e000      	b.n	800c702 <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800c700:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800c702:	4b38      	ldr	r3, [pc, #224]	@ (800c7e4 <dcd_event_handler+0x2f4>)
 800c704:	78db      	ldrb	r3, [r3, #3]
 800c706:	b2db      	uxtb	r3, r3
 800c708:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c70a:	2300      	movs	r3, #0
 800c70c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800c710:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800c714:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c716:	fa22 f303 	lsr.w	r3, r2, r3
 800c71a:	f003 0301 	and.w	r3, r3, #1
 800c71e:	2b00      	cmp	r3, #0
 800c720:	bf14      	ite	ne
 800c722:	2301      	movne	r3, #1
 800c724:	2300      	moveq	r3, #0
 800c726:	b2db      	uxtb	r3, r3
 800c728:	2b00      	cmp	r3, #0
 800c72a:	f000 8134 	beq.w	800c996 <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800c72e:	f107 0308 	add.w	r3, r7, #8
 800c732:	2200      	movs	r2, #0
 800c734:	601a      	str	r2, [r3, #0]
 800c736:	605a      	str	r2, [r3, #4]
 800c738:	609a      	str	r2, [r3, #8]
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	723b      	strb	r3, [r7, #8]
 800c740:	2303      	movs	r3, #3
 800c742:	727b      	strb	r3, [r7, #9]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	685b      	ldr	r3, [r3, #4]
 800c748:	60fb      	str	r3, [r7, #12]
 800c74a:	f107 0308 	add.w	r3, r7, #8
 800c74e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c750:	78fb      	ldrb	r3, [r7, #3]
 800c752:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800c756:	4b27      	ldr	r3, [pc, #156]	@ (800c7f4 <dcd_event_handler+0x304>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c75c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c75e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c760:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800c764:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800c768:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c76c:	f083 0301 	eor.w	r3, r3, #1
 800c770:	b2db      	uxtb	r3, r3
 800c772:	2b00      	cmp	r3, #0
 800c774:	d003      	beq.n	800c77e <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 800c776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	2000      	movs	r0, #0
 800c77c:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800c77e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c780:	3304      	adds	r3, #4
 800c782:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c784:	4618      	mov	r0, r3
 800c786:	f7fe fc9b 	bl	800b0c0 <tu_fifo_write>
 800c78a:	4603      	mov	r3, r0
 800c78c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800c790:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c794:	f083 0301 	eor.w	r3, r3, #1
 800c798:	b2db      	uxtb	r3, r3
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d003      	beq.n	800c7a6 <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 800c79e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	2001      	movs	r0, #1
 800c7a4:	4798      	blx	r3
  return success;
 800c7a6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800c7aa:	f083 0301 	eor.w	r3, r3, #1
 800c7ae:	b2db      	uxtb	r3, r3
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d009      	beq.n	800c7c8 <dcd_event_handler+0x2d8>
 800c7b4:	4b10      	ldr	r3, [pc, #64]	@ (800c7f8 <dcd_event_handler+0x308>)
 800c7b6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c7b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	f003 0301 	and.w	r3, r3, #1
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d00c      	beq.n	800c7de <dcd_event_handler+0x2ee>
 800c7c4:	be00      	bkpt	0x0000
 800c7c6:	e00a      	b.n	800c7de <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800c7c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c7ca:	7818      	ldrb	r0, [r3, #0]
 800c7cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c7ce:	785b      	ldrb	r3, [r3, #1]
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800c7d6:	461a      	mov	r2, r3
 800c7d8:	f7fe fd9e 	bl	800b318 <tud_event_hook_cb>
  return true;
 800c7dc:	e000      	b.n	800c7e0 <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800c7de:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800c7e0:	e0d9      	b.n	800c996 <dcd_event_handler+0x4a6>
 800c7e2:	bf00      	nop
 800c7e4:	200013e4 	.word	0x200013e4
 800c7e8:	20001418 	.word	0x20001418
 800c7ec:	20001414 	.word	0x20001414
 800c7f0:	08010f84 	.word	0x08010f84
 800c7f4:	200014dc 	.word	0x200014dc
 800c7f8:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800c7fc:	4b90      	ldr	r3, [pc, #576]	@ (800ca40 <dcd_event_handler+0x550>)
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	b2db      	uxtb	r3, r3
 800c802:	3301      	adds	r3, #1
 800c804:	b2da      	uxtb	r2, r3
 800c806:	4b8e      	ldr	r3, [pc, #568]	@ (800ca40 <dcd_event_handler+0x550>)
 800c808:	701a      	strb	r2, [r3, #0]
      send = true;
 800c80a:	2301      	movs	r3, #1
 800c80c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800c810:	e0c4      	b.n	800c99c <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	791b      	ldrb	r3, [r3, #4]
 800c816:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800c81a:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800c81e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c822:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800c826:	f003 030f 	and.w	r3, r3, #15
 800c82a:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800c82c:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800c830:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800c834:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c838:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c83c:	09db      	lsrs	r3, r3, #7
 800c83e:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800c840:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800c844:	2301      	movs	r3, #1
 800c846:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800c84a:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800c84e:	2b00      	cmp	r3, #0
 800c850:	f000 80a3 	beq.w	800c99a <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800c854:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800c858:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800c85c:	4979      	ldr	r1, [pc, #484]	@ (800ca44 <dcd_event_handler+0x554>)
 800c85e:	0052      	lsls	r2, r2, #1
 800c860:	440a      	add	r2, r1
 800c862:	4413      	add	r3, r2
 800c864:	3314      	adds	r3, #20
 800c866:	781b      	ldrb	r3, [r3, #0]
 800c868:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800c86c:	2300      	movs	r3, #0
 800c86e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800c870:	4b75      	ldr	r3, [pc, #468]	@ (800ca48 <dcd_event_handler+0x558>)
 800c872:	781b      	ldrb	r3, [r3, #0]
 800c874:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800c878:	429a      	cmp	r2, r3
 800c87a:	d20a      	bcs.n	800c892 <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 800c87c:	4b73      	ldr	r3, [pc, #460]	@ (800ca4c <dcd_event_handler+0x55c>)
 800c87e:	6819      	ldr	r1, [r3, #0]
 800c880:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800c884:	4613      	mov	r3, r2
 800c886:	00db      	lsls	r3, r3, #3
 800c888:	4413      	add	r3, r2
 800c88a:	009b      	lsls	r3, r3, #2
 800c88c:	440b      	add	r3, r1
 800c88e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c890:	e013      	b.n	800c8ba <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800c892:	4b6d      	ldr	r3, [pc, #436]	@ (800ca48 <dcd_event_handler+0x558>)
 800c894:	781b      	ldrb	r3, [r3, #0]
 800c896:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800c89a:	1ad3      	subs	r3, r2, r3
 800c89c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c8a0:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800c8a4:	2b03      	cmp	r3, #3
 800c8a6:	d808      	bhi.n	800c8ba <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 800c8a8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800c8ac:	4613      	mov	r3, r2
 800c8ae:	00db      	lsls	r3, r3, #3
 800c8b0:	4413      	add	r3, r2
 800c8b2:	009b      	lsls	r3, r3, #2
 800c8b4:	4a66      	ldr	r2, [pc, #408]	@ (800ca50 <dcd_event_handler+0x560>)
 800c8b6:	4413      	add	r3, r2
 800c8b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800c8ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800c8bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800c8c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d068      	beq.n	800c99a <dcd_event_handler+0x4aa>
 800c8c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c8cc:	69db      	ldr	r3, [r3, #28]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d063      	beq.n	800c99a <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800c8d2:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800c8d6:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800c8da:	495a      	ldr	r1, [pc, #360]	@ (800ca44 <dcd_event_handler+0x554>)
 800c8dc:	0052      	lsls	r2, r2, #1
 800c8de:	440a      	add	r2, r1
 800c8e0:	4413      	add	r3, r2
 800c8e2:	f103 0220 	add.w	r2, r3, #32
 800c8e6:	7813      	ldrb	r3, [r2, #0]
 800c8e8:	f023 0301 	bic.w	r3, r3, #1
 800c8ec:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800c8ee:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800c8f2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800c8f6:	4953      	ldr	r1, [pc, #332]	@ (800ca44 <dcd_event_handler+0x554>)
 800c8f8:	0052      	lsls	r2, r2, #1
 800c8fa:	440a      	add	r2, r1
 800c8fc:	4413      	add	r3, r2
 800c8fe:	f103 0220 	add.w	r2, r3, #32
 800c902:	7813      	ldrb	r3, [r2, #0]
 800c904:	f023 0304 	bic.w	r3, r3, #4
 800c908:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800c90a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c90e:	69dc      	ldr	r4, [r3, #28]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	7818      	ldrb	r0, [r3, #0]
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	795a      	ldrb	r2, [r3, #5]
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	689b      	ldr	r3, [r3, #8]
 800c91c:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800c920:	47a0      	blx	r4
 800c922:	4603      	mov	r3, r0
 800c924:	2b00      	cmp	r3, #0
 800c926:	bf14      	ite	ne
 800c928:	2301      	movne	r3, #1
 800c92a:	2300      	moveq	r3, #0
 800c92c:	b2db      	uxtb	r3, r3
 800c92e:	f083 0301 	eor.w	r3, r3, #1
 800c932:	b2db      	uxtb	r3, r3
 800c934:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800c938:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c93c:	f003 0301 	and.w	r3, r3, #1
 800c940:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800c944:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d026      	beq.n	800c99a <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800c94c:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800c950:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800c954:	493b      	ldr	r1, [pc, #236]	@ (800ca44 <dcd_event_handler+0x554>)
 800c956:	0052      	lsls	r2, r2, #1
 800c958:	440a      	add	r2, r1
 800c95a:	4413      	add	r3, r2
 800c95c:	f103 0220 	add.w	r2, r3, #32
 800c960:	7813      	ldrb	r3, [r2, #0]
 800c962:	f043 0301 	orr.w	r3, r3, #1
 800c966:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800c968:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800c96c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800c970:	4934      	ldr	r1, [pc, #208]	@ (800ca44 <dcd_event_handler+0x554>)
 800c972:	0052      	lsls	r2, r2, #1
 800c974:	440a      	add	r2, r1
 800c976:	4413      	add	r3, r2
 800c978:	f103 0220 	add.w	r2, r3, #32
 800c97c:	7813      	ldrb	r3, [r2, #0]
 800c97e:	f043 0304 	orr.w	r3, r3, #4
 800c982:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800c984:	e009      	b.n	800c99a <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800c986:	2301      	movs	r3, #1
 800c988:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800c98c:	e006      	b.n	800c99c <dcd_event_handler+0x4ac>
      break;
 800c98e:	bf00      	nop
 800c990:	e004      	b.n	800c99c <dcd_event_handler+0x4ac>
      break;
 800c992:	bf00      	nop
 800c994:	e002      	b.n	800c99c <dcd_event_handler+0x4ac>
      break;
 800c996:	bf00      	nop
 800c998:	e000      	b.n	800c99c <dcd_event_handler+0x4ac>
      break;
 800c99a:	bf00      	nop
  }

  if (send) {
 800c99c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d049      	beq.n	800ca38 <dcd_event_handler+0x548>
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c9a8:	78fb      	ldrb	r3, [r7, #3]
 800c9aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800c9ae:	4b29      	ldr	r3, [pc, #164]	@ (800ca54 <dcd_event_handler+0x564>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c9b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c9b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c9bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800c9c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9c4:	f083 0301 	eor.w	r3, r3, #1
 800c9c8:	b2db      	uxtb	r3, r3
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d003      	beq.n	800c9d6 <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800c9ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	2000      	movs	r0, #0
 800c9d4:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800c9d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9d8:	3304      	adds	r3, #4
 800c9da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c9dc:	4618      	mov	r0, r3
 800c9de:	f7fe fb6f 	bl	800b0c0 <tu_fifo_write>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800c9e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9ec:	f083 0301 	eor.w	r3, r3, #1
 800c9f0:	b2db      	uxtb	r3, r3
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d003      	beq.n	800c9fe <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 800c9f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	2001      	movs	r0, #1
 800c9fc:	4798      	blx	r3
  return success;
 800c9fe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ca02:	f083 0301 	eor.w	r3, r3, #1
 800ca06:	b2db      	uxtb	r3, r3
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d009      	beq.n	800ca20 <dcd_event_handler+0x530>
 800ca0c:	4b12      	ldr	r3, [pc, #72]	@ (800ca58 <dcd_event_handler+0x568>)
 800ca0e:	623b      	str	r3, [r7, #32]
 800ca10:	6a3b      	ldr	r3, [r7, #32]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	f003 0301 	and.w	r3, r3, #1
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d00c      	beq.n	800ca36 <dcd_event_handler+0x546>
 800ca1c:	be00      	bkpt	0x0000
 800ca1e:	e00a      	b.n	800ca36 <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800ca20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca22:	7818      	ldrb	r0, [r3, #0]
 800ca24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca26:	785b      	ldrb	r3, [r3, #1]
 800ca28:	4619      	mov	r1, r3
 800ca2a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ca2e:	461a      	mov	r2, r3
 800ca30:	f7fe fc72 	bl	800b318 <tud_event_hook_cb>
  return true;
 800ca34:	e000      	b.n	800ca38 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800ca36:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800ca38:	bf00      	nop
 800ca3a:	3794      	adds	r7, #148	@ 0x94
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	bd90      	pop	{r4, r7, pc}
 800ca40:	20001410 	.word	0x20001410
 800ca44:	200013e4 	.word	0x200013e4
 800ca48:	20001418 	.word	0x20001418
 800ca4c:	20001414 	.word	0x20001414
 800ca50:	08010f84 	.word	0x08010f84
 800ca54:	200014dc 	.word	0x200014dc
 800ca58:	e000edf0 	.word	0xe000edf0

0800ca5c <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b082      	sub	sp, #8
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	4603      	mov	r3, r0
 800ca64:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800ca66:	79fb      	ldrb	r3, [r7, #7]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d005      	beq.n	800ca78 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800ca6c:	4b07      	ldr	r3, [pc, #28]	@ (800ca8c <usbd_int_set+0x30>)
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	4618      	mov	r0, r3
 800ca72:	f001 fa97 	bl	800dfa4 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800ca76:	e004      	b.n	800ca82 <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800ca78:	4b04      	ldr	r3, [pc, #16]	@ (800ca8c <usbd_int_set+0x30>)
 800ca7a:	781b      	ldrb	r3, [r3, #0]
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	f001 fab9 	bl	800dff4 <dcd_int_disable>
}
 800ca82:	bf00      	nop
 800ca84:	3708      	adds	r7, #8
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}
 800ca8a:	bf00      	nop
 800ca8c:	20000031 	.word	0x20000031

0800ca90 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b084      	sub	sp, #16
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	4603      	mov	r3, r0
 800ca98:	71fb      	strb	r3, [r7, #7]
 800ca9a:	4b0e      	ldr	r3, [pc, #56]	@ (800cad4 <usbd_spin_lock+0x44>)
 800ca9c:	60fb      	str	r3, [r7, #12]
 800ca9e:	79fb      	ldrb	r3, [r7, #7]
 800caa0:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800caa2:	7afb      	ldrb	r3, [r7, #11]
 800caa4:	f083 0301 	eor.w	r3, r3, #1
 800caa8:	b2db      	uxtb	r3, r3
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d007      	beq.n	800cabe <usbd_spin_lock+0x2e>
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	685b      	ldr	r3, [r3, #4]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d103      	bne.n	800cabe <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	2000      	movs	r0, #0
 800cabc:	4798      	blx	r3
  ctx->nested_count++;
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	685b      	ldr	r3, [r3, #4]
 800cac2:	1c5a      	adds	r2, r3, #1
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	605a      	str	r2, [r3, #4]
}
 800cac8:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800caca:	bf00      	nop
 800cacc:	3710      	adds	r7, #16
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}
 800cad2:	bf00      	nop
 800cad4:	20000034 	.word	0x20000034

0800cad8 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800cad8:	b580      	push	{r7, lr}
 800cada:	b084      	sub	sp, #16
 800cadc:	af00      	add	r7, sp, #0
 800cade:	4603      	mov	r3, r0
 800cae0:	71fb      	strb	r3, [r7, #7]
 800cae2:	4b10      	ldr	r3, [pc, #64]	@ (800cb24 <usbd_spin_unlock+0x4c>)
 800cae4:	60fb      	str	r3, [r7, #12]
 800cae6:	79fb      	ldrb	r3, [r7, #7]
 800cae8:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	685b      	ldr	r3, [r3, #4]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d013      	beq.n	800cb1a <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	685b      	ldr	r3, [r3, #4]
 800caf6:	1e5a      	subs	r2, r3, #1
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800cafc:	7afb      	ldrb	r3, [r7, #11]
 800cafe:	f083 0301 	eor.w	r3, r3, #1
 800cb02:	b2db      	uxtb	r3, r3
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d009      	beq.n	800cb1c <usbd_spin_unlock+0x44>
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	685b      	ldr	r3, [r3, #4]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d105      	bne.n	800cb1c <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	2001      	movs	r0, #1
 800cb16:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800cb18:	e000      	b.n	800cb1c <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800cb1a:	bf00      	nop
 800cb1c:	bf00      	nop
 800cb1e:	3710      	adds	r7, #16
 800cb20:	46bd      	mov	sp, r7
 800cb22:	bd80      	pop	{r7, pc}
 800cb24:	20000034 	.word	0x20000034

0800cb28 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b08a      	sub	sp, #40	@ 0x28
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6039      	str	r1, [r7, #0]
 800cb30:	4611      	mov	r1, r2
 800cb32:	461a      	mov	r2, r3
 800cb34:	4603      	mov	r3, r0
 800cb36:	71fb      	strb	r3, [r7, #7]
 800cb38:	460b      	mov	r3, r1
 800cb3a:	71bb      	strb	r3, [r7, #6]
 800cb3c:	4613      	mov	r3, r2
 800cb3e:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800cb40:	2300      	movs	r3, #0
 800cb42:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb44:	e04d      	b.n	800cbe2 <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800cb4a:	6a3b      	ldr	r3, [r7, #32]
 800cb4c:	785b      	ldrb	r3, [r3, #1]
 800cb4e:	2b05      	cmp	r3, #5
 800cb50:	d108      	bne.n	800cb64 <usbd_open_edpt_pair+0x3c>
 800cb52:	6a3b      	ldr	r3, [r7, #32]
 800cb54:	78db      	ldrb	r3, [r3, #3]
 800cb56:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800cb5a:	b2db      	uxtb	r3, r3
 800cb5c:	461a      	mov	r2, r3
 800cb5e:	797b      	ldrb	r3, [r7, #5]
 800cb60:	4293      	cmp	r3, r2
 800cb62:	d00a      	beq.n	800cb7a <usbd_open_edpt_pair+0x52>
 800cb64:	4b23      	ldr	r3, [pc, #140]	@ (800cbf4 <usbd_open_edpt_pair+0xcc>)
 800cb66:	61bb      	str	r3, [r7, #24]
 800cb68:	69bb      	ldr	r3, [r7, #24]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f003 0301 	and.w	r3, r3, #1
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d000      	beq.n	800cb76 <usbd_open_edpt_pair+0x4e>
 800cb74:	be00      	bkpt	0x0000
 800cb76:	2300      	movs	r3, #0
 800cb78:	e038      	b.n	800cbec <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800cb7a:	79fb      	ldrb	r3, [r7, #7]
 800cb7c:	6a39      	ldr	r1, [r7, #32]
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f000 f83a 	bl	800cbf8 <usbd_edpt_open>
 800cb84:	4603      	mov	r3, r0
 800cb86:	f083 0301 	eor.w	r3, r3, #1
 800cb8a:	b2db      	uxtb	r3, r3
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d00a      	beq.n	800cba6 <usbd_open_edpt_pair+0x7e>
 800cb90:	4b18      	ldr	r3, [pc, #96]	@ (800cbf4 <usbd_open_edpt_pair+0xcc>)
 800cb92:	61fb      	str	r3, [r7, #28]
 800cb94:	69fb      	ldr	r3, [r7, #28]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	f003 0301 	and.w	r3, r3, #1
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d000      	beq.n	800cba2 <usbd_open_edpt_pair+0x7a>
 800cba0:	be00      	bkpt	0x0000
 800cba2:	2300      	movs	r3, #0
 800cba4:	e022      	b.n	800cbec <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800cba6:	6a3b      	ldr	r3, [r7, #32]
 800cba8:	789b      	ldrb	r3, [r3, #2]
 800cbaa:	75fb      	strb	r3, [r7, #23]
 800cbac:	7dfb      	ldrb	r3, [r7, #23]
 800cbae:	09db      	lsrs	r3, r3, #7
 800cbb0:	b2db      	uxtb	r3, r3
 800cbb2:	2b01      	cmp	r3, #1
 800cbb4:	d104      	bne.n	800cbc0 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800cbb6:	6a3b      	ldr	r3, [r7, #32]
 800cbb8:	789a      	ldrb	r2, [r3, #2]
 800cbba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbbc:	701a      	strb	r2, [r3, #0]
 800cbbe:	e003      	b.n	800cbc8 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800cbc0:	6a3b      	ldr	r3, [r7, #32]
 800cbc2:	789a      	ldrb	r2, [r3, #2]
 800cbc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc6:	701a      	strb	r2, [r3, #0]
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	781b      	ldrb	r3, [r3, #0]
 800cbd4:	461a      	mov	r2, r3
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800cbda:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800cbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbde:	3301      	adds	r3, #1
 800cbe0:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbe2:	79bb      	ldrb	r3, [r7, #6]
 800cbe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cbe6:	429a      	cmp	r2, r3
 800cbe8:	dbad      	blt.n	800cb46 <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800cbea:	2301      	movs	r3, #1
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	3728      	adds	r7, #40	@ 0x28
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd80      	pop	{r7, pc}
 800cbf4:	e000edf0 	.word	0xe000edf0

0800cbf8 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b086      	sub	sp, #24
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	4603      	mov	r3, r0
 800cc00:	6039      	str	r1, [r7, #0]
 800cc02:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800cc04:	4b1c      	ldr	r3, [pc, #112]	@ (800cc78 <usbd_edpt_open+0x80>)
 800cc06:	781b      	ldrb	r3, [r3, #0]
 800cc08:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	789b      	ldrb	r3, [r3, #2]
 800cc0e:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800cc10:	7bfb      	ldrb	r3, [r7, #15]
 800cc12:	f003 030f 	and.w	r3, r3, #15
 800cc16:	b2db      	uxtb	r3, r3
 800cc18:	2b05      	cmp	r3, #5
 800cc1a:	d90a      	bls.n	800cc32 <usbd_edpt_open+0x3a>
 800cc1c:	4b17      	ldr	r3, [pc, #92]	@ (800cc7c <usbd_edpt_open+0x84>)
 800cc1e:	613b      	str	r3, [r7, #16]
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f003 0301 	and.w	r3, r3, #1
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d000      	beq.n	800cc2e <usbd_edpt_open+0x36>
 800cc2c:	be00      	bkpt	0x0000
 800cc2e:	2300      	movs	r3, #0
 800cc30:	e01d      	b.n	800cc6e <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800cc32:	4b13      	ldr	r3, [pc, #76]	@ (800cc80 <usbd_edpt_open+0x88>)
 800cc34:	789b      	ldrb	r3, [r3, #2]
 800cc36:	2200      	movs	r2, #0
 800cc38:	4619      	mov	r1, r3
 800cc3a:	6838      	ldr	r0, [r7, #0]
 800cc3c:	f002 fe3a 	bl	800f8b4 <tu_edpt_validate>
 800cc40:	4603      	mov	r3, r0
 800cc42:	f083 0301 	eor.w	r3, r3, #1
 800cc46:	b2db      	uxtb	r3, r3
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d00a      	beq.n	800cc62 <usbd_edpt_open+0x6a>
 800cc4c:	4b0b      	ldr	r3, [pc, #44]	@ (800cc7c <usbd_edpt_open+0x84>)
 800cc4e:	617b      	str	r3, [r7, #20]
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	f003 0301 	and.w	r3, r3, #1
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d000      	beq.n	800cc5e <usbd_edpt_open+0x66>
 800cc5c:	be00      	bkpt	0x0000
 800cc5e:	2300      	movs	r3, #0
 800cc60:	e005      	b.n	800cc6e <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800cc62:	79fb      	ldrb	r3, [r7, #7]
 800cc64:	6839      	ldr	r1, [r7, #0]
 800cc66:	4618      	mov	r0, r3
 800cc68:	f001 faa0 	bl	800e1ac <dcd_edpt_open>
 800cc6c:	4603      	mov	r3, r0
}
 800cc6e:	4618      	mov	r0, r3
 800cc70:	3718      	adds	r7, #24
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}
 800cc76:	bf00      	nop
 800cc78:	20000031 	.word	0x20000031
 800cc7c:	e000edf0 	.word	0xe000edf0
 800cc80:	200013e4 	.word	0x200013e4

0800cc84 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b086      	sub	sp, #24
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	460a      	mov	r2, r1
 800cc8e:	71fb      	strb	r3, [r7, #7]
 800cc90:	4613      	mov	r3, r2
 800cc92:	71bb      	strb	r3, [r7, #6]
 800cc94:	79bb      	ldrb	r3, [r7, #6]
 800cc96:	73bb      	strb	r3, [r7, #14]
 800cc98:	7bbb      	ldrb	r3, [r7, #14]
 800cc9a:	f003 030f 	and.w	r3, r3, #15
 800cc9e:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800cca0:	75fb      	strb	r3, [r7, #23]
 800cca2:	79bb      	ldrb	r3, [r7, #6]
 800cca4:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800cca6:	7bfb      	ldrb	r3, [r7, #15]
 800cca8:	09db      	lsrs	r3, r3, #7
 800ccaa:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ccac:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800ccae:	7dfa      	ldrb	r2, [r7, #23]
 800ccb0:	7dbb      	ldrb	r3, [r7, #22]
 800ccb2:	0052      	lsls	r2, r2, #1
 800ccb4:	4413      	add	r3, r2
 800ccb6:	3320      	adds	r3, #32
 800ccb8:	4a05      	ldr	r2, [pc, #20]	@ (800ccd0 <usbd_edpt_claim+0x4c>)
 800ccba:	4413      	add	r3, r2
 800ccbc:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800ccbe:	2100      	movs	r1, #0
 800ccc0:	6938      	ldr	r0, [r7, #16]
 800ccc2:	f002 fd91 	bl	800f7e8 <tu_edpt_claim>
 800ccc6:	4603      	mov	r3, r0
}
 800ccc8:	4618      	mov	r0, r3
 800ccca:	3718      	adds	r7, #24
 800cccc:	46bd      	mov	sp, r7
 800ccce:	bd80      	pop	{r7, pc}
 800ccd0:	200013e4 	.word	0x200013e4

0800ccd4 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b086      	sub	sp, #24
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	4603      	mov	r3, r0
 800ccdc:	460a      	mov	r2, r1
 800ccde:	71fb      	strb	r3, [r7, #7]
 800cce0:	4613      	mov	r3, r2
 800cce2:	71bb      	strb	r3, [r7, #6]
 800cce4:	79bb      	ldrb	r3, [r7, #6]
 800cce6:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800cce8:	7bbb      	ldrb	r3, [r7, #14]
 800ccea:	f003 030f 	and.w	r3, r3, #15
 800ccee:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ccf0:	75fb      	strb	r3, [r7, #23]
 800ccf2:	79bb      	ldrb	r3, [r7, #6]
 800ccf4:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ccf6:	7bfb      	ldrb	r3, [r7, #15]
 800ccf8:	09db      	lsrs	r3, r3, #7
 800ccfa:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ccfc:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800ccfe:	7dfa      	ldrb	r2, [r7, #23]
 800cd00:	7dbb      	ldrb	r3, [r7, #22]
 800cd02:	0052      	lsls	r2, r2, #1
 800cd04:	4413      	add	r3, r2
 800cd06:	3320      	adds	r3, #32
 800cd08:	4a05      	ldr	r2, [pc, #20]	@ (800cd20 <usbd_edpt_release+0x4c>)
 800cd0a:	4413      	add	r3, r2
 800cd0c:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800cd0e:	2100      	movs	r1, #0
 800cd10:	6938      	ldr	r0, [r7, #16]
 800cd12:	f002 fda5 	bl	800f860 <tu_edpt_release>
 800cd16:	4603      	mov	r3, r0
}
 800cd18:	4618      	mov	r0, r3
 800cd1a:	3718      	adds	r7, #24
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}
 800cd20:	200013e4 	.word	0x200013e4

0800cd24 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b088      	sub	sp, #32
 800cd28:	af02      	add	r7, sp, #8
 800cd2a:	603a      	str	r2, [r7, #0]
 800cd2c:	461a      	mov	r2, r3
 800cd2e:	4603      	mov	r3, r0
 800cd30:	71fb      	strb	r3, [r7, #7]
 800cd32:	460b      	mov	r3, r1
 800cd34:	71bb      	strb	r3, [r7, #6]
 800cd36:	4613      	mov	r3, r2
 800cd38:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800cd3a:	4b34      	ldr	r3, [pc, #208]	@ (800ce0c <usbd_edpt_xfer+0xe8>)
 800cd3c:	781b      	ldrb	r3, [r3, #0]
 800cd3e:	71fb      	strb	r3, [r7, #7]
 800cd40:	79bb      	ldrb	r3, [r7, #6]
 800cd42:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800cd44:	7abb      	ldrb	r3, [r7, #10]
 800cd46:	f003 030f 	and.w	r3, r3, #15
 800cd4a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800cd4c:	75fb      	strb	r3, [r7, #23]
 800cd4e:	79bb      	ldrb	r3, [r7, #6]
 800cd50:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800cd52:	7afb      	ldrb	r3, [r7, #11]
 800cd54:	09db      	lsrs	r3, r3, #7
 800cd56:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800cd58:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800cd5a:	7dfa      	ldrb	r2, [r7, #23]
 800cd5c:	7dbb      	ldrb	r3, [r7, #22]
 800cd5e:	492c      	ldr	r1, [pc, #176]	@ (800ce10 <usbd_edpt_xfer+0xec>)
 800cd60:	0052      	lsls	r2, r2, #1
 800cd62:	440a      	add	r2, r1
 800cd64:	4413      	add	r3, r2
 800cd66:	3320      	adds	r3, #32
 800cd68:	781b      	ldrb	r3, [r3, #0]
 800cd6a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800cd6e:	b2db      	uxtb	r3, r3
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d00a      	beq.n	800cd8a <usbd_edpt_xfer+0x66>
 800cd74:	4b27      	ldr	r3, [pc, #156]	@ (800ce14 <usbd_edpt_xfer+0xf0>)
 800cd76:	60fb      	str	r3, [r7, #12]
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	f003 0301 	and.w	r3, r3, #1
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d000      	beq.n	800cd86 <usbd_edpt_xfer+0x62>
 800cd84:	be00      	bkpt	0x0000
 800cd86:	2300      	movs	r3, #0
 800cd88:	e03c      	b.n	800ce04 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800cd8a:	7dfa      	ldrb	r2, [r7, #23]
 800cd8c:	7dbb      	ldrb	r3, [r7, #22]
 800cd8e:	4920      	ldr	r1, [pc, #128]	@ (800ce10 <usbd_edpt_xfer+0xec>)
 800cd90:	0052      	lsls	r2, r2, #1
 800cd92:	440a      	add	r2, r1
 800cd94:	4413      	add	r3, r2
 800cd96:	f103 0220 	add.w	r2, r3, #32
 800cd9a:	7813      	ldrb	r3, [r2, #0]
 800cd9c:	f043 0301 	orr.w	r3, r3, #1
 800cda0:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800cda2:	88ba      	ldrh	r2, [r7, #4]
 800cda4:	79b9      	ldrb	r1, [r7, #6]
 800cda6:	79f8      	ldrb	r0, [r7, #7]
 800cda8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cdac:	9300      	str	r3, [sp, #0]
 800cdae:	4613      	mov	r3, r2
 800cdb0:	683a      	ldr	r2, [r7, #0]
 800cdb2:	f001 fac5 	bl	800e340 <dcd_edpt_xfer>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d001      	beq.n	800cdc0 <usbd_edpt_xfer+0x9c>
    return true;
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	e021      	b.n	800ce04 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800cdc0:	7dfa      	ldrb	r2, [r7, #23]
 800cdc2:	7dbb      	ldrb	r3, [r7, #22]
 800cdc4:	4912      	ldr	r1, [pc, #72]	@ (800ce10 <usbd_edpt_xfer+0xec>)
 800cdc6:	0052      	lsls	r2, r2, #1
 800cdc8:	440a      	add	r2, r1
 800cdca:	4413      	add	r3, r2
 800cdcc:	f103 0220 	add.w	r2, r3, #32
 800cdd0:	7813      	ldrb	r3, [r2, #0]
 800cdd2:	f023 0301 	bic.w	r3, r3, #1
 800cdd6:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800cdd8:	7dfa      	ldrb	r2, [r7, #23]
 800cdda:	7dbb      	ldrb	r3, [r7, #22]
 800cddc:	490c      	ldr	r1, [pc, #48]	@ (800ce10 <usbd_edpt_xfer+0xec>)
 800cdde:	0052      	lsls	r2, r2, #1
 800cde0:	440a      	add	r2, r1
 800cde2:	4413      	add	r3, r2
 800cde4:	f103 0220 	add.w	r2, r3, #32
 800cde8:	7813      	ldrb	r3, [r2, #0]
 800cdea:	f023 0304 	bic.w	r3, r3, #4
 800cdee:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800cdf0:	4b08      	ldr	r3, [pc, #32]	@ (800ce14 <usbd_edpt_xfer+0xf0>)
 800cdf2:	613b      	str	r3, [r7, #16]
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	f003 0301 	and.w	r3, r3, #1
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d000      	beq.n	800ce02 <usbd_edpt_xfer+0xde>
 800ce00:	be00      	bkpt	0x0000
    return false;
 800ce02:	2300      	movs	r3, #0
  }
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	3718      	adds	r7, #24
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}
 800ce0c:	20000031 	.word	0x20000031
 800ce10:	200013e4 	.word	0x200013e4
 800ce14:	e000edf0 	.word	0xe000edf0

0800ce18 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b088      	sub	sp, #32
 800ce1c:	af02      	add	r7, sp, #8
 800ce1e:	603a      	str	r2, [r7, #0]
 800ce20:	461a      	mov	r2, r3
 800ce22:	4603      	mov	r3, r0
 800ce24:	71fb      	strb	r3, [r7, #7]
 800ce26:	460b      	mov	r3, r1
 800ce28:	71bb      	strb	r3, [r7, #6]
 800ce2a:	4613      	mov	r3, r2
 800ce2c:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800ce2e:	4b34      	ldr	r3, [pc, #208]	@ (800cf00 <usbd_edpt_xfer_fifo+0xe8>)
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	71fb      	strb	r3, [r7, #7]
 800ce34:	79bb      	ldrb	r3, [r7, #6]
 800ce36:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ce38:	7abb      	ldrb	r3, [r7, #10]
 800ce3a:	f003 030f 	and.w	r3, r3, #15
 800ce3e:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ce40:	75fb      	strb	r3, [r7, #23]
 800ce42:	79bb      	ldrb	r3, [r7, #6]
 800ce44:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ce46:	7afb      	ldrb	r3, [r7, #11]
 800ce48:	09db      	lsrs	r3, r3, #7
 800ce4a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ce4c:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800ce4e:	7dfa      	ldrb	r2, [r7, #23]
 800ce50:	7dbb      	ldrb	r3, [r7, #22]
 800ce52:	492c      	ldr	r1, [pc, #176]	@ (800cf04 <usbd_edpt_xfer_fifo+0xec>)
 800ce54:	0052      	lsls	r2, r2, #1
 800ce56:	440a      	add	r2, r1
 800ce58:	4413      	add	r3, r2
 800ce5a:	3320      	adds	r3, #32
 800ce5c:	781b      	ldrb	r3, [r3, #0]
 800ce5e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ce62:	b2db      	uxtb	r3, r3
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d00a      	beq.n	800ce7e <usbd_edpt_xfer_fifo+0x66>
 800ce68:	4b27      	ldr	r3, [pc, #156]	@ (800cf08 <usbd_edpt_xfer_fifo+0xf0>)
 800ce6a:	60fb      	str	r3, [r7, #12]
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f003 0301 	and.w	r3, r3, #1
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d000      	beq.n	800ce7a <usbd_edpt_xfer_fifo+0x62>
 800ce78:	be00      	bkpt	0x0000
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	e03c      	b.n	800cef8 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ce7e:	7dfa      	ldrb	r2, [r7, #23]
 800ce80:	7dbb      	ldrb	r3, [r7, #22]
 800ce82:	4920      	ldr	r1, [pc, #128]	@ (800cf04 <usbd_edpt_xfer_fifo+0xec>)
 800ce84:	0052      	lsls	r2, r2, #1
 800ce86:	440a      	add	r2, r1
 800ce88:	4413      	add	r3, r2
 800ce8a:	f103 0220 	add.w	r2, r3, #32
 800ce8e:	7813      	ldrb	r3, [r2, #0]
 800ce90:	f043 0301 	orr.w	r3, r3, #1
 800ce94:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800ce96:	88ba      	ldrh	r2, [r7, #4]
 800ce98:	79b9      	ldrb	r1, [r7, #6]
 800ce9a:	79f8      	ldrb	r0, [r7, #7]
 800ce9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cea0:	9300      	str	r3, [sp, #0]
 800cea2:	4613      	mov	r3, r2
 800cea4:	683a      	ldr	r2, [r7, #0]
 800cea6:	f001 faa3 	bl	800e3f0 <dcd_edpt_xfer_fifo>
 800ceaa:	4603      	mov	r3, r0
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d001      	beq.n	800ceb4 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	e021      	b.n	800cef8 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ceb4:	7dfa      	ldrb	r2, [r7, #23]
 800ceb6:	7dbb      	ldrb	r3, [r7, #22]
 800ceb8:	4912      	ldr	r1, [pc, #72]	@ (800cf04 <usbd_edpt_xfer_fifo+0xec>)
 800ceba:	0052      	lsls	r2, r2, #1
 800cebc:	440a      	add	r2, r1
 800cebe:	4413      	add	r3, r2
 800cec0:	f103 0220 	add.w	r2, r3, #32
 800cec4:	7813      	ldrb	r3, [r2, #0]
 800cec6:	f023 0301 	bic.w	r3, r3, #1
 800ceca:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800cecc:	7dfa      	ldrb	r2, [r7, #23]
 800cece:	7dbb      	ldrb	r3, [r7, #22]
 800ced0:	490c      	ldr	r1, [pc, #48]	@ (800cf04 <usbd_edpt_xfer_fifo+0xec>)
 800ced2:	0052      	lsls	r2, r2, #1
 800ced4:	440a      	add	r2, r1
 800ced6:	4413      	add	r3, r2
 800ced8:	f103 0220 	add.w	r2, r3, #32
 800cedc:	7813      	ldrb	r3, [r2, #0]
 800cede:	f023 0304 	bic.w	r3, r3, #4
 800cee2:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800cee4:	4b08      	ldr	r3, [pc, #32]	@ (800cf08 <usbd_edpt_xfer_fifo+0xf0>)
 800cee6:	613b      	str	r3, [r7, #16]
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	f003 0301 	and.w	r3, r3, #1
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d000      	beq.n	800cef6 <usbd_edpt_xfer_fifo+0xde>
 800cef4:	be00      	bkpt	0x0000
    return false;
 800cef6:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800cef8:	4618      	mov	r0, r3
 800cefa:	3718      	adds	r7, #24
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd80      	pop	{r7, pc}
 800cf00:	20000031 	.word	0x20000031
 800cf04:	200013e4 	.word	0x200013e4
 800cf08:	e000edf0 	.word	0xe000edf0

0800cf0c <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 800cf0c:	b480      	push	{r7}
 800cf0e:	b085      	sub	sp, #20
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	4603      	mov	r3, r0
 800cf14:	460a      	mov	r2, r1
 800cf16:	71fb      	strb	r3, [r7, #7]
 800cf18:	4613      	mov	r3, r2
 800cf1a:	71bb      	strb	r3, [r7, #6]
 800cf1c:	79bb      	ldrb	r3, [r7, #6]
 800cf1e:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800cf20:	7b3b      	ldrb	r3, [r7, #12]
 800cf22:	f003 030f 	and.w	r3, r3, #15
 800cf26:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800cf28:	73fb      	strb	r3, [r7, #15]
 800cf2a:	79bb      	ldrb	r3, [r7, #6]
 800cf2c:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800cf2e:	7b7b      	ldrb	r3, [r7, #13]
 800cf30:	09db      	lsrs	r3, r3, #7
 800cf32:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800cf34:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800cf36:	7bfa      	ldrb	r2, [r7, #15]
 800cf38:	7bbb      	ldrb	r3, [r7, #14]
 800cf3a:	490a      	ldr	r1, [pc, #40]	@ (800cf64 <usbd_edpt_busy+0x58>)
 800cf3c:	0052      	lsls	r2, r2, #1
 800cf3e:	440a      	add	r2, r1
 800cf40:	4413      	add	r3, r2
 800cf42:	3320      	adds	r3, #32
 800cf44:	781b      	ldrb	r3, [r3, #0]
 800cf46:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800cf4a:	b2db      	uxtb	r3, r3
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	bf14      	ite	ne
 800cf50:	2301      	movne	r3, #1
 800cf52:	2300      	moveq	r3, #0
 800cf54:	b2db      	uxtb	r3, r3
}
 800cf56:	4618      	mov	r0, r3
 800cf58:	3714      	adds	r7, #20
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf60:	4770      	bx	lr
 800cf62:	bf00      	nop
 800cf64:	200013e4 	.word	0x200013e4

0800cf68 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b084      	sub	sp, #16
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	4603      	mov	r3, r0
 800cf70:	460a      	mov	r2, r1
 800cf72:	71fb      	strb	r3, [r7, #7]
 800cf74:	4613      	mov	r3, r2
 800cf76:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800cf78:	4b18      	ldr	r3, [pc, #96]	@ (800cfdc <usbd_edpt_stall+0x74>)
 800cf7a:	781b      	ldrb	r3, [r3, #0]
 800cf7c:	71fb      	strb	r3, [r7, #7]
 800cf7e:	79bb      	ldrb	r3, [r7, #6]
 800cf80:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800cf82:	7b3b      	ldrb	r3, [r7, #12]
 800cf84:	f003 030f 	and.w	r3, r3, #15
 800cf88:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800cf8a:	73fb      	strb	r3, [r7, #15]
 800cf8c:	79bb      	ldrb	r3, [r7, #6]
 800cf8e:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800cf90:	7b7b      	ldrb	r3, [r7, #13]
 800cf92:	09db      	lsrs	r3, r3, #7
 800cf94:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800cf96:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800cf98:	79ba      	ldrb	r2, [r7, #6]
 800cf9a:	79fb      	ldrb	r3, [r7, #7]
 800cf9c:	4611      	mov	r1, r2
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f001 fa88 	bl	800e4b4 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800cfa4:	7bfa      	ldrb	r2, [r7, #15]
 800cfa6:	7bbb      	ldrb	r3, [r7, #14]
 800cfa8:	490d      	ldr	r1, [pc, #52]	@ (800cfe0 <usbd_edpt_stall+0x78>)
 800cfaa:	0052      	lsls	r2, r2, #1
 800cfac:	440a      	add	r2, r1
 800cfae:	4413      	add	r3, r2
 800cfb0:	f103 0220 	add.w	r2, r3, #32
 800cfb4:	7813      	ldrb	r3, [r2, #0]
 800cfb6:	f043 0302 	orr.w	r3, r3, #2
 800cfba:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800cfbc:	7bfa      	ldrb	r2, [r7, #15]
 800cfbe:	7bbb      	ldrb	r3, [r7, #14]
 800cfc0:	4907      	ldr	r1, [pc, #28]	@ (800cfe0 <usbd_edpt_stall+0x78>)
 800cfc2:	0052      	lsls	r2, r2, #1
 800cfc4:	440a      	add	r2, r1
 800cfc6:	4413      	add	r3, r2
 800cfc8:	f103 0220 	add.w	r2, r3, #32
 800cfcc:	7813      	ldrb	r3, [r2, #0]
 800cfce:	f043 0301 	orr.w	r3, r3, #1
 800cfd2:	7013      	strb	r3, [r2, #0]
}
 800cfd4:	bf00      	nop
 800cfd6:	3710      	adds	r7, #16
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	bd80      	pop	{r7, pc}
 800cfdc:	20000031 	.word	0x20000031
 800cfe0:	200013e4 	.word	0x200013e4

0800cfe4 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b084      	sub	sp, #16
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	4603      	mov	r3, r0
 800cfec:	460a      	mov	r2, r1
 800cfee:	71fb      	strb	r3, [r7, #7]
 800cff0:	4613      	mov	r3, r2
 800cff2:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800cff4:	4b18      	ldr	r3, [pc, #96]	@ (800d058 <usbd_edpt_clear_stall+0x74>)
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	71fb      	strb	r3, [r7, #7]
 800cffa:	79bb      	ldrb	r3, [r7, #6]
 800cffc:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800cffe:	7b3b      	ldrb	r3, [r7, #12]
 800d000:	f003 030f 	and.w	r3, r3, #15
 800d004:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800d006:	73fb      	strb	r3, [r7, #15]
 800d008:	79bb      	ldrb	r3, [r7, #6]
 800d00a:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d00c:	7b7b      	ldrb	r3, [r7, #13]
 800d00e:	09db      	lsrs	r3, r3, #7
 800d010:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800d012:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800d014:	79ba      	ldrb	r2, [r7, #6]
 800d016:	79fb      	ldrb	r3, [r7, #7]
 800d018:	4611      	mov	r1, r2
 800d01a:	4618      	mov	r0, r3
 800d01c:	f001 fa80 	bl	800e520 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800d020:	7bfa      	ldrb	r2, [r7, #15]
 800d022:	7bbb      	ldrb	r3, [r7, #14]
 800d024:	490d      	ldr	r1, [pc, #52]	@ (800d05c <usbd_edpt_clear_stall+0x78>)
 800d026:	0052      	lsls	r2, r2, #1
 800d028:	440a      	add	r2, r1
 800d02a:	4413      	add	r3, r2
 800d02c:	f103 0220 	add.w	r2, r3, #32
 800d030:	7813      	ldrb	r3, [r2, #0]
 800d032:	f023 0302 	bic.w	r3, r3, #2
 800d036:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800d038:	7bfa      	ldrb	r2, [r7, #15]
 800d03a:	7bbb      	ldrb	r3, [r7, #14]
 800d03c:	4907      	ldr	r1, [pc, #28]	@ (800d05c <usbd_edpt_clear_stall+0x78>)
 800d03e:	0052      	lsls	r2, r2, #1
 800d040:	440a      	add	r2, r1
 800d042:	4413      	add	r3, r2
 800d044:	f103 0220 	add.w	r2, r3, #32
 800d048:	7813      	ldrb	r3, [r2, #0]
 800d04a:	f023 0301 	bic.w	r3, r3, #1
 800d04e:	7013      	strb	r3, [r2, #0]
}
 800d050:	bf00      	nop
 800d052:	3710      	adds	r7, #16
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}
 800d058:	20000031 	.word	0x20000031
 800d05c:	200013e4 	.word	0x200013e4

0800d060 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800d060:	b480      	push	{r7}
 800d062:	b085      	sub	sp, #20
 800d064:	af00      	add	r7, sp, #0
 800d066:	4603      	mov	r3, r0
 800d068:	460a      	mov	r2, r1
 800d06a:	71fb      	strb	r3, [r7, #7]
 800d06c:	4613      	mov	r3, r2
 800d06e:	71bb      	strb	r3, [r7, #6]
 800d070:	79bb      	ldrb	r3, [r7, #6]
 800d072:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d074:	7b3b      	ldrb	r3, [r7, #12]
 800d076:	f003 030f 	and.w	r3, r3, #15
 800d07a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800d07c:	73fb      	strb	r3, [r7, #15]
 800d07e:	79bb      	ldrb	r3, [r7, #6]
 800d080:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d082:	7b7b      	ldrb	r3, [r7, #13]
 800d084:	09db      	lsrs	r3, r3, #7
 800d086:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800d088:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800d08a:	7bfa      	ldrb	r2, [r7, #15]
 800d08c:	7bbb      	ldrb	r3, [r7, #14]
 800d08e:	490a      	ldr	r1, [pc, #40]	@ (800d0b8 <usbd_edpt_stalled+0x58>)
 800d090:	0052      	lsls	r2, r2, #1
 800d092:	440a      	add	r2, r1
 800d094:	4413      	add	r3, r2
 800d096:	3320      	adds	r3, #32
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800d09e:	b2db      	uxtb	r3, r3
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	bf14      	ite	ne
 800d0a4:	2301      	movne	r3, #1
 800d0a6:	2300      	moveq	r3, #0
 800d0a8:	b2db      	uxtb	r3, r3
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3714      	adds	r7, #20
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr
 800d0b6:	bf00      	nop
 800d0b8:	200013e4 	.word	0x200013e4

0800d0bc <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800d0bc:	b480      	push	{r7}
 800d0be:	b083      	sub	sp, #12
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	6039      	str	r1, [r7, #0]
 800d0c6:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800d0c8:	bf00      	nop
 800d0ca:	370c      	adds	r7, #12
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d2:	4770      	bx	lr

0800d0d4 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b086      	sub	sp, #24
 800d0d8:	af02      	add	r7, sp, #8
 800d0da:	4603      	mov	r3, r0
 800d0dc:	6039      	str	r1, [r7, #0]
 800d0de:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800d0e0:	683b      	ldr	r3, [r7, #0]
 800d0e2:	781b      	ldrb	r3, [r3, #0]
 800d0e4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d0e8:	b2db      	uxtb	r3, r3
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d001      	beq.n	800d0f2 <status_stage_xact+0x1e>
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	e000      	b.n	800d0f4 <status_stage_xact+0x20>
 800d0f2:	2380      	movs	r3, #128	@ 0x80
 800d0f4:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800d0f6:	7bf9      	ldrb	r1, [r7, #15]
 800d0f8:	79f8      	ldrb	r0, [r7, #7]
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	9300      	str	r3, [sp, #0]
 800d0fe:	2300      	movs	r3, #0
 800d100:	2200      	movs	r2, #0
 800d102:	f7ff fe0f 	bl	800cd24 <usbd_edpt_xfer>
 800d106:	4603      	mov	r3, r0
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3710      	adds	r7, #16
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}

0800d110 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800d110:	b580      	push	{r7, lr}
 800d112:	b082      	sub	sp, #8
 800d114:	af00      	add	r7, sp, #0
 800d116:	4603      	mov	r3, r0
 800d118:	6039      	str	r1, [r7, #0]
 800d11a:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800d11c:	4b0b      	ldr	r3, [pc, #44]	@ (800d14c <tud_control_status+0x3c>)
 800d11e:	683a      	ldr	r2, [r7, #0]
 800d120:	6810      	ldr	r0, [r2, #0]
 800d122:	6851      	ldr	r1, [r2, #4]
 800d124:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800d126:	4b09      	ldr	r3, [pc, #36]	@ (800d14c <tud_control_status+0x3c>)
 800d128:	2200      	movs	r2, #0
 800d12a:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800d12c:	4b07      	ldr	r3, [pc, #28]	@ (800d14c <tud_control_status+0x3c>)
 800d12e:	2200      	movs	r2, #0
 800d130:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800d132:	4b06      	ldr	r3, [pc, #24]	@ (800d14c <tud_control_status+0x3c>)
 800d134:	2200      	movs	r2, #0
 800d136:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800d138:	79fb      	ldrb	r3, [r7, #7]
 800d13a:	6839      	ldr	r1, [r7, #0]
 800d13c:	4618      	mov	r0, r3
 800d13e:	f7ff ffc9 	bl	800d0d4 <status_stage_xact>
 800d142:	4603      	mov	r3, r0
}
 800d144:	4618      	mov	r0, r3
 800d146:	3708      	adds	r7, #8
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}
 800d14c:	200014e0 	.word	0x200014e0

0800d150 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800d150:	b590      	push	{r4, r7, lr}
 800d152:	b08b      	sub	sp, #44	@ 0x2c
 800d154:	af02      	add	r7, sp, #8
 800d156:	4603      	mov	r3, r0
 800d158:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800d15a:	4b2d      	ldr	r3, [pc, #180]	@ (800d210 <data_stage_xact+0xc0>)
 800d15c:	899a      	ldrh	r2, [r3, #12]
 800d15e:	4b2c      	ldr	r3, [pc, #176]	@ (800d210 <data_stage_xact+0xc0>)
 800d160:	89db      	ldrh	r3, [r3, #14]
 800d162:	1ad3      	subs	r3, r2, r3
 800d164:	b29b      	uxth	r3, r3
 800d166:	837b      	strh	r3, [r7, #26]
 800d168:	2340      	movs	r3, #64	@ 0x40
 800d16a:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800d16c:	8b7a      	ldrh	r2, [r7, #26]
 800d16e:	8b3b      	ldrh	r3, [r7, #24]
 800d170:	4293      	cmp	r3, r2
 800d172:	bf28      	it	cs
 800d174:	4613      	movcs	r3, r2
 800d176:	b29b      	uxth	r3, r3
 800d178:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800d17a:	2300      	movs	r3, #0
 800d17c:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800d17e:	4b24      	ldr	r3, [pc, #144]	@ (800d210 <data_stage_xact+0xc0>)
 800d180:	781b      	ldrb	r3, [r3, #0]
 800d182:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d186:	b2db      	uxtb	r3, r3
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d02f      	beq.n	800d1ec <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800d18c:	2380      	movs	r3, #128	@ 0x80
 800d18e:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800d190:	8bbb      	ldrh	r3, [r7, #28]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d02a      	beq.n	800d1ec <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800d196:	4b1e      	ldr	r3, [pc, #120]	@ (800d210 <data_stage_xact+0xc0>)
 800d198:	689a      	ldr	r2, [r3, #8]
 800d19a:	8bbb      	ldrh	r3, [r7, #28]
 800d19c:	491d      	ldr	r1, [pc, #116]	@ (800d214 <data_stage_xact+0xc4>)
 800d19e:	6179      	str	r1, [r7, #20]
 800d1a0:	2140      	movs	r1, #64	@ 0x40
 800d1a2:	6139      	str	r1, [r7, #16]
 800d1a4:	60fa      	str	r2, [r7, #12]
 800d1a6:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800d1a8:	697b      	ldr	r3, [r7, #20]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d102      	bne.n	800d1b4 <data_stage_xact+0x64>
    return -1;
 800d1ae:	f04f 33ff 	mov.w	r3, #4294967295
 800d1b2:	e017      	b.n	800d1e4 <data_stage_xact+0x94>
  if (count == 0u) {
 800d1b4:	68bb      	ldr	r3, [r7, #8]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d101      	bne.n	800d1be <data_stage_xact+0x6e>
    return 0;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	e012      	b.n	800d1e4 <data_stage_xact+0x94>
  if (src == NULL) {
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d102      	bne.n	800d1ca <data_stage_xact+0x7a>
    return -1;
 800d1c4:	f04f 33ff 	mov.w	r3, #4294967295
 800d1c8:	e00c      	b.n	800d1e4 <data_stage_xact+0x94>
  if (count > destsz) {
 800d1ca:	693a      	ldr	r2, [r7, #16]
 800d1cc:	68bb      	ldr	r3, [r7, #8]
 800d1ce:	429a      	cmp	r2, r3
 800d1d0:	d202      	bcs.n	800d1d8 <data_stage_xact+0x88>
    return -1;
 800d1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800d1d6:	e005      	b.n	800d1e4 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800d1d8:	68ba      	ldr	r2, [r7, #8]
 800d1da:	68f9      	ldr	r1, [r7, #12]
 800d1dc:	6978      	ldr	r0, [r7, #20]
 800d1de:	f003 f96d 	bl	80104bc <memcpy>
  return 0;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d001      	beq.n	800d1ec <data_stage_xact+0x9c>
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	e00d      	b.n	800d208 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800d1ec:	8bbb      	ldrh	r3, [r7, #28]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d001      	beq.n	800d1f6 <data_stage_xact+0xa6>
 800d1f2:	4a08      	ldr	r2, [pc, #32]	@ (800d214 <data_stage_xact+0xc4>)
 800d1f4:	e000      	b.n	800d1f8 <data_stage_xact+0xa8>
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	8bbb      	ldrh	r3, [r7, #28]
 800d1fa:	7ff9      	ldrb	r1, [r7, #31]
 800d1fc:	79f8      	ldrb	r0, [r7, #7]
 800d1fe:	2400      	movs	r4, #0
 800d200:	9400      	str	r4, [sp, #0]
 800d202:	f7ff fd8f 	bl	800cd24 <usbd_edpt_xfer>
 800d206:	4603      	mov	r3, r0
}
 800d208:	4618      	mov	r0, r3
 800d20a:	3724      	adds	r7, #36	@ 0x24
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd90      	pop	{r4, r7, pc}
 800d210:	200014e0 	.word	0x200014e0
 800d214:	200014f4 	.word	0x200014f4

0800d218 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800d218:	b580      	push	{r7, lr}
 800d21a:	b088      	sub	sp, #32
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	60b9      	str	r1, [r7, #8]
 800d220:	607a      	str	r2, [r7, #4]
 800d222:	461a      	mov	r2, r3
 800d224:	4603      	mov	r3, r0
 800d226:	73fb      	strb	r3, [r7, #15]
 800d228:	4613      	mov	r3, r2
 800d22a:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800d22c:	4b30      	ldr	r3, [pc, #192]	@ (800d2f0 <tud_control_xfer+0xd8>)
 800d22e:	68ba      	ldr	r2, [r7, #8]
 800d230:	6810      	ldr	r0, [r2, #0]
 800d232:	6851      	ldr	r1, [r2, #4]
 800d234:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800d236:	4a2e      	ldr	r2, [pc, #184]	@ (800d2f0 <tud_control_xfer+0xd8>)
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800d23c:	4b2c      	ldr	r3, [pc, #176]	@ (800d2f0 <tud_control_xfer+0xd8>)
 800d23e:	2200      	movs	r2, #0
 800d240:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	88db      	ldrh	r3, [r3, #6]
 800d246:	b29a      	uxth	r2, r3
 800d248:	89bb      	ldrh	r3, [r7, #12]
 800d24a:	827b      	strh	r3, [r7, #18]
 800d24c:	4613      	mov	r3, r2
 800d24e:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800d250:	8a7a      	ldrh	r2, [r7, #18]
 800d252:	8a3b      	ldrh	r3, [r7, #16]
 800d254:	4293      	cmp	r3, r2
 800d256:	bf28      	it	cs
 800d258:	4613      	movcs	r3, r2
 800d25a:	b29a      	uxth	r2, r3
 800d25c:	4b24      	ldr	r3, [pc, #144]	@ (800d2f0 <tud_control_xfer+0xd8>)
 800d25e:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800d260:	68bb      	ldr	r3, [r7, #8]
 800d262:	88db      	ldrh	r3, [r3, #6]
 800d264:	b29b      	uxth	r3, r3
 800d266:	2b00      	cmp	r3, #0
 800d268:	d026      	beq.n	800d2b8 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800d26a:	4b21      	ldr	r3, [pc, #132]	@ (800d2f0 <tud_control_xfer+0xd8>)
 800d26c:	899b      	ldrh	r3, [r3, #12]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d00d      	beq.n	800d28e <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d10a      	bne.n	800d28e <tud_control_xfer+0x76>
 800d278:	4b1e      	ldr	r3, [pc, #120]	@ (800d2f4 <tud_control_xfer+0xdc>)
 800d27a:	61bb      	str	r3, [r7, #24]
 800d27c:	69bb      	ldr	r3, [r7, #24]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	f003 0301 	and.w	r3, r3, #1
 800d284:	2b00      	cmp	r3, #0
 800d286:	d000      	beq.n	800d28a <tud_control_xfer+0x72>
 800d288:	be00      	bkpt	0x0000
 800d28a:	2300      	movs	r3, #0
 800d28c:	e02b      	b.n	800d2e6 <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800d28e:	7bfb      	ldrb	r3, [r7, #15]
 800d290:	4618      	mov	r0, r3
 800d292:	f7ff ff5d 	bl	800d150 <data_stage_xact>
 800d296:	4603      	mov	r3, r0
 800d298:	f083 0301 	eor.w	r3, r3, #1
 800d29c:	b2db      	uxtb	r3, r3
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d020      	beq.n	800d2e4 <tud_control_xfer+0xcc>
 800d2a2:	4b14      	ldr	r3, [pc, #80]	@ (800d2f4 <tud_control_xfer+0xdc>)
 800d2a4:	617b      	str	r3, [r7, #20]
 800d2a6:	697b      	ldr	r3, [r7, #20]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f003 0301 	and.w	r3, r3, #1
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d000      	beq.n	800d2b4 <tud_control_xfer+0x9c>
 800d2b2:	be00      	bkpt	0x0000
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	e016      	b.n	800d2e6 <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800d2b8:	7bfb      	ldrb	r3, [r7, #15]
 800d2ba:	68b9      	ldr	r1, [r7, #8]
 800d2bc:	4618      	mov	r0, r3
 800d2be:	f7ff ff09 	bl	800d0d4 <status_stage_xact>
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	f083 0301 	eor.w	r3, r3, #1
 800d2c8:	b2db      	uxtb	r3, r3
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d00a      	beq.n	800d2e4 <tud_control_xfer+0xcc>
 800d2ce:	4b09      	ldr	r3, [pc, #36]	@ (800d2f4 <tud_control_xfer+0xdc>)
 800d2d0:	61fb      	str	r3, [r7, #28]
 800d2d2:	69fb      	ldr	r3, [r7, #28]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	f003 0301 	and.w	r3, r3, #1
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d000      	beq.n	800d2e0 <tud_control_xfer+0xc8>
 800d2de:	be00      	bkpt	0x0000
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	e000      	b.n	800d2e6 <tud_control_xfer+0xce>
  }

  return true;
 800d2e4:	2301      	movs	r3, #1
}
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	3720      	adds	r7, #32
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	bd80      	pop	{r7, pc}
 800d2ee:	bf00      	nop
 800d2f0:	200014e0 	.word	0x200014e0
 800d2f4:	e000edf0 	.word	0xe000edf0

0800d2f8 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800d2fc:	2214      	movs	r2, #20
 800d2fe:	2100      	movs	r1, #0
 800d300:	4802      	ldr	r0, [pc, #8]	@ (800d30c <usbd_control_reset+0x14>)
 800d302:	f003 f8a7 	bl	8010454 <memset>
}
 800d306:	bf00      	nop
 800d308:	bd80      	pop	{r7, pc}
 800d30a:	bf00      	nop
 800d30c:	200014e0 	.word	0x200014e0

0800d310 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800d310:	b480      	push	{r7}
 800d312:	b083      	sub	sp, #12
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800d318:	4a04      	ldr	r2, [pc, #16]	@ (800d32c <usbd_control_set_complete_callback+0x1c>)
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	6113      	str	r3, [r2, #16]
}
 800d31e:	bf00      	nop
 800d320:	370c      	adds	r7, #12
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr
 800d32a:	bf00      	nop
 800d32c:	200014e0 	.word	0x200014e0

0800d330 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800d330:	b480      	push	{r7}
 800d332:	b083      	sub	sp, #12
 800d334:	af00      	add	r7, sp, #0
 800d336:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800d338:	4b09      	ldr	r3, [pc, #36]	@ (800d360 <usbd_control_set_request+0x30>)
 800d33a:	687a      	ldr	r2, [r7, #4]
 800d33c:	6810      	ldr	r0, [r2, #0]
 800d33e:	6851      	ldr	r1, [r2, #4]
 800d340:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800d342:	4b07      	ldr	r3, [pc, #28]	@ (800d360 <usbd_control_set_request+0x30>)
 800d344:	2200      	movs	r2, #0
 800d346:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800d348:	4b05      	ldr	r3, [pc, #20]	@ (800d360 <usbd_control_set_request+0x30>)
 800d34a:	2200      	movs	r2, #0
 800d34c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800d34e:	4b04      	ldr	r3, [pc, #16]	@ (800d360 <usbd_control_set_request+0x30>)
 800d350:	2200      	movs	r2, #0
 800d352:	819a      	strh	r2, [r3, #12]
}
 800d354:	bf00      	nop
 800d356:	370c      	adds	r7, #12
 800d358:	46bd      	mov	sp, r7
 800d35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35e:	4770      	bx	lr
 800d360:	200014e0 	.word	0x200014e0

0800d364 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800d364:	b580      	push	{r7, lr}
 800d366:	b088      	sub	sp, #32
 800d368:	af00      	add	r7, sp, #0
 800d36a:	603b      	str	r3, [r7, #0]
 800d36c:	4603      	mov	r3, r0
 800d36e:	71fb      	strb	r3, [r7, #7]
 800d370:	460b      	mov	r3, r1
 800d372:	71bb      	strb	r3, [r7, #6]
 800d374:	4613      	mov	r3, r2
 800d376:	717b      	strb	r3, [r7, #5]
 800d378:	79bb      	ldrb	r3, [r7, #6]
 800d37a:	73fb      	strb	r3, [r7, #15]
 800d37c:	7bfb      	ldrb	r3, [r7, #15]
 800d37e:	09db      	lsrs	r3, r3, #7
 800d380:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800d382:	4a4f      	ldr	r2, [pc, #316]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d384:	7812      	ldrb	r2, [r2, #0]
 800d386:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800d38a:	b2d2      	uxtb	r2, r2
 800d38c:	4293      	cmp	r3, r2
 800d38e:	d01e      	beq.n	800d3ce <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d00a      	beq.n	800d3ac <usbd_control_xfer_cb+0x48>
 800d396:	4b4b      	ldr	r3, [pc, #300]	@ (800d4c4 <usbd_control_xfer_cb+0x160>)
 800d398:	613b      	str	r3, [r7, #16]
 800d39a:	693b      	ldr	r3, [r7, #16]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	f003 0301 	and.w	r3, r3, #1
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d000      	beq.n	800d3a8 <usbd_control_xfer_cb+0x44>
 800d3a6:	be00      	bkpt	0x0000
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	e084      	b.n	800d4b6 <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800d3ac:	79fb      	ldrb	r3, [r7, #7]
 800d3ae:	4944      	ldr	r1, [pc, #272]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7ff fe83 	bl	800d0bc <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800d3b6:	4b42      	ldr	r3, [pc, #264]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d3b8:	691b      	ldr	r3, [r3, #16]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d005      	beq.n	800d3ca <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800d3be:	4b40      	ldr	r3, [pc, #256]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d3c0:	691b      	ldr	r3, [r3, #16]
 800d3c2:	79f8      	ldrb	r0, [r7, #7]
 800d3c4:	4a3e      	ldr	r2, [pc, #248]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d3c6:	2103      	movs	r1, #3
 800d3c8:	4798      	blx	r3
    }

    return true;
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	e073      	b.n	800d4b6 <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800d3ce:	4b3c      	ldr	r3, [pc, #240]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d3d0:	781b      	ldrb	r3, [r3, #0]
 800d3d2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d3d6:	b2db      	uxtb	r3, r3
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d10c      	bne.n	800d3f6 <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800d3dc:	4b38      	ldr	r3, [pc, #224]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d3de:	689b      	ldr	r3, [r3, #8]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d101      	bne.n	800d3e8 <usbd_control_xfer_cb+0x84>
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	e066      	b.n	800d4b6 <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800d3e8:	4b35      	ldr	r3, [pc, #212]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d3ea:	689b      	ldr	r3, [r3, #8]
 800d3ec:	683a      	ldr	r2, [r7, #0]
 800d3ee:	4936      	ldr	r1, [pc, #216]	@ (800d4c8 <usbd_control_xfer_cb+0x164>)
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	f003 f863 	bl	80104bc <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800d3f6:	4b32      	ldr	r3, [pc, #200]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d3f8:	89da      	ldrh	r2, [r3, #14]
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	4413      	add	r3, r2
 800d400:	b29a      	uxth	r2, r3
 800d402:	4b2f      	ldr	r3, [pc, #188]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d404:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800d406:	4b2e      	ldr	r3, [pc, #184]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d408:	689a      	ldr	r2, [r3, #8]
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	4413      	add	r3, r2
 800d40e:	4a2c      	ldr	r2, [pc, #176]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d410:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800d412:	4b2b      	ldr	r3, [pc, #172]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d414:	88da      	ldrh	r2, [r3, #6]
 800d416:	4b2a      	ldr	r3, [pc, #168]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d418:	89db      	ldrh	r3, [r3, #14]
 800d41a:	429a      	cmp	r2, r3
 800d41c:	d002      	beq.n	800d424 <usbd_control_xfer_cb+0xc0>
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	2b3f      	cmp	r3, #63	@ 0x3f
 800d422:	d831      	bhi.n	800d488 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800d424:	2301      	movs	r3, #1
 800d426:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800d428:	4b25      	ldr	r3, [pc, #148]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d42a:	691b      	ldr	r3, [r3, #16]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d007      	beq.n	800d440 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800d430:	4b23      	ldr	r3, [pc, #140]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d432:	691b      	ldr	r3, [r3, #16]
 800d434:	79f8      	ldrb	r0, [r7, #7]
 800d436:	4a22      	ldr	r2, [pc, #136]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d438:	2102      	movs	r1, #2
 800d43a:	4798      	blx	r3
 800d43c:	4603      	mov	r3, r0
 800d43e:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800d440:	7ffb      	ldrb	r3, [r7, #31]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d015      	beq.n	800d472 <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800d446:	79fb      	ldrb	r3, [r7, #7]
 800d448:	491d      	ldr	r1, [pc, #116]	@ (800d4c0 <usbd_control_xfer_cb+0x15c>)
 800d44a:	4618      	mov	r0, r3
 800d44c:	f7ff fe42 	bl	800d0d4 <status_stage_xact>
 800d450:	4603      	mov	r3, r0
 800d452:	f083 0301 	eor.w	r3, r3, #1
 800d456:	b2db      	uxtb	r3, r3
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d02a      	beq.n	800d4b2 <usbd_control_xfer_cb+0x14e>
 800d45c:	4b19      	ldr	r3, [pc, #100]	@ (800d4c4 <usbd_control_xfer_cb+0x160>)
 800d45e:	617b      	str	r3, [r7, #20]
 800d460:	697b      	ldr	r3, [r7, #20]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f003 0301 	and.w	r3, r3, #1
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d000      	beq.n	800d46e <usbd_control_xfer_cb+0x10a>
 800d46c:	be00      	bkpt	0x0000
 800d46e:	2300      	movs	r3, #0
 800d470:	e021      	b.n	800d4b6 <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800d472:	79fb      	ldrb	r3, [r7, #7]
 800d474:	2100      	movs	r1, #0
 800d476:	4618      	mov	r0, r3
 800d478:	f001 f81c 	bl	800e4b4 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800d47c:	79fb      	ldrb	r3, [r7, #7]
 800d47e:	2180      	movs	r1, #128	@ 0x80
 800d480:	4618      	mov	r0, r3
 800d482:	f001 f817 	bl	800e4b4 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800d486:	e014      	b.n	800d4b2 <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800d488:	79fb      	ldrb	r3, [r7, #7]
 800d48a:	4618      	mov	r0, r3
 800d48c:	f7ff fe60 	bl	800d150 <data_stage_xact>
 800d490:	4603      	mov	r3, r0
 800d492:	f083 0301 	eor.w	r3, r3, #1
 800d496:	b2db      	uxtb	r3, r3
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d00b      	beq.n	800d4b4 <usbd_control_xfer_cb+0x150>
 800d49c:	4b09      	ldr	r3, [pc, #36]	@ (800d4c4 <usbd_control_xfer_cb+0x160>)
 800d49e:	61bb      	str	r3, [r7, #24]
 800d4a0:	69bb      	ldr	r3, [r7, #24]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	f003 0301 	and.w	r3, r3, #1
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d000      	beq.n	800d4ae <usbd_control_xfer_cb+0x14a>
 800d4ac:	be00      	bkpt	0x0000
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	e001      	b.n	800d4b6 <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800d4b2:	bf00      	nop
  }

  return true;
 800d4b4:	2301      	movs	r3, #1
}
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	3720      	adds	r7, #32
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	bd80      	pop	{r7, pc}
 800d4be:	bf00      	nop
 800d4c0:	200014e0 	.word	0x200014e0
 800d4c4:	e000edf0 	.word	0xe000edf0
 800d4c8:	200014f4 	.word	0x200014f4

0800d4cc <__NVIC_EnableIRQ>:
{
 800d4cc:	b480      	push	{r7}
 800d4ce:	b083      	sub	sp, #12
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d4d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	db0b      	blt.n	800d4f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d4de:	79fb      	ldrb	r3, [r7, #7]
 800d4e0:	f003 021f 	and.w	r2, r3, #31
 800d4e4:	4907      	ldr	r1, [pc, #28]	@ (800d504 <__NVIC_EnableIRQ+0x38>)
 800d4e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d4ea:	095b      	lsrs	r3, r3, #5
 800d4ec:	2001      	movs	r0, #1
 800d4ee:	fa00 f202 	lsl.w	r2, r0, r2
 800d4f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800d4f6:	bf00      	nop
 800d4f8:	370c      	adds	r7, #12
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d500:	4770      	bx	lr
 800d502:	bf00      	nop
 800d504:	e000e100 	.word	0xe000e100

0800d508 <__NVIC_DisableIRQ>:
{
 800d508:	b480      	push	{r7}
 800d50a:	b083      	sub	sp, #12
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	4603      	mov	r3, r0
 800d510:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d516:	2b00      	cmp	r3, #0
 800d518:	db12      	blt.n	800d540 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d51a:	79fb      	ldrb	r3, [r7, #7]
 800d51c:	f003 021f 	and.w	r2, r3, #31
 800d520:	490a      	ldr	r1, [pc, #40]	@ (800d54c <__NVIC_DisableIRQ+0x44>)
 800d522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d526:	095b      	lsrs	r3, r3, #5
 800d528:	2001      	movs	r0, #1
 800d52a:	fa00 f202 	lsl.w	r2, r0, r2
 800d52e:	3320      	adds	r3, #32
 800d530:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800d534:	f3bf 8f4f 	dsb	sy
}
 800d538:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800d53a:	f3bf 8f6f 	isb	sy
}
 800d53e:	bf00      	nop
}
 800d540:	bf00      	nop
 800d542:	370c      	adds	r7, #12
 800d544:	46bd      	mov	sp, r7
 800d546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54a:	4770      	bx	lr
 800d54c:	e000e100 	.word	0xe000e100

0800d550 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800d550:	b480      	push	{r7}
 800d552:	b087      	sub	sp, #28
 800d554:	af00      	add	r7, sp, #0
 800d556:	4603      	mov	r3, r0
 800d558:	71fb      	strb	r3, [r7, #7]
 800d55a:	79fb      	ldrb	r3, [r7, #7]
 800d55c:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800d55e:	7cfb      	ldrb	r3, [r7, #19]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d001      	beq.n	800d568 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800d564:	2300      	movs	r3, #0
 800d566:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800d568:	7cfb      	ldrb	r3, [r7, #19]
 800d56a:	4a15      	ldr	r2, [pc, #84]	@ (800d5c0 <dma_setup_prepare+0x70>)
 800d56c:	011b      	lsls	r3, r3, #4
 800d56e:	4413      	add	r3, r2
 800d570:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800d572:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800d574:	697b      	ldr	r3, [r7, #20]
 800d576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d578:	4a12      	ldr	r2, [pc, #72]	@ (800d5c4 <dma_setup_prepare+0x74>)
 800d57a:	4293      	cmp	r3, r2
 800d57c:	d909      	bls.n	800d592 <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800d57e:	697b      	ldr	r3, [r7, #20]
 800d580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d584:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	0fdb      	lsrs	r3, r3, #31
 800d58c:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d110      	bne.n	800d5b4 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800d592:	697b      	ldr	r3, [r7, #20]
 800d594:	4a0c      	ldr	r2, [pc, #48]	@ (800d5c8 <dma_setup_prepare+0x78>)
 800d596:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800d59a:	4a0c      	ldr	r2, [pc, #48]	@ (800d5cc <dma_setup_prepare+0x7c>)
 800d59c:	697b      	ldr	r3, [r7, #20]
 800d59e:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800d5a2:	697b      	ldr	r3, [r7, #20]
 800d5a4:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800d5a8:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800d5ac:	697b      	ldr	r3, [r7, #20]
 800d5ae:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800d5b2:	e000      	b.n	800d5b6 <dma_setup_prepare+0x66>
      return;
 800d5b4:	bf00      	nop
}
 800d5b6:	371c      	adds	r7, #28
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5be:	4770      	bx	lr
 800d5c0:	08011014 	.word	0x08011014
 800d5c4:	4f543009 	.word	0x4f543009
 800d5c8:	20080008 	.word	0x20080008
 800d5cc:	200015bc 	.word	0x200015bc

0800d5d0 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800d5d0:	b480      	push	{r7}
 800d5d2:	b091      	sub	sp, #68	@ 0x44
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	71fb      	strb	r3, [r7, #7]
 800d5da:	460b      	mov	r3, r1
 800d5dc:	71bb      	strb	r3, [r7, #6]
 800d5de:	4613      	mov	r3, r2
 800d5e0:	80bb      	strh	r3, [r7, #4]
 800d5e2:	79fb      	ldrb	r3, [r7, #7]
 800d5e4:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800d5e6:	7e7b      	ldrb	r3, [r7, #25]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d001      	beq.n	800d5f0 <dfifo_alloc+0x20>
    rhport = 0;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800d5f0:	7e7b      	ldrb	r3, [r7, #25]
 800d5f2:	4a64      	ldr	r2, [pc, #400]	@ (800d784 <dfifo_alloc+0x1b4>)
 800d5f4:	011b      	lsls	r3, r3, #4
 800d5f6:	4413      	add	r3, r2
 800d5f8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800d5fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800d5fc:	79fb      	ldrb	r3, [r7, #7]
 800d5fe:	011b      	lsls	r3, r3, #4
 800d600:	4a60      	ldr	r2, [pc, #384]	@ (800d784 <dfifo_alloc+0x1b4>)
 800d602:	4413      	add	r3, r2
 800d604:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800d606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d608:	7a1b      	ldrb	r3, [r3, #8]
 800d60a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800d60e:	79bb      	ldrb	r3, [r7, #6]
 800d610:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d612:	7ebb      	ldrb	r3, [r7, #26]
 800d614:	f003 030f 	and.w	r3, r3, #15
 800d618:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800d61a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800d61e:	79bb      	ldrb	r3, [r7, #6]
 800d620:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d622:	7efb      	ldrb	r3, [r7, #27]
 800d624:	09db      	lsrs	r3, r3, #7
 800d626:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800d628:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800d62c:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800d630:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d634:	429a      	cmp	r2, r3
 800d636:	d30a      	bcc.n	800d64e <dfifo_alloc+0x7e>
 800d638:	4b53      	ldr	r3, [pc, #332]	@ (800d788 <dfifo_alloc+0x1b8>)
 800d63a:	61fb      	str	r3, [r7, #28]
 800d63c:	69fb      	ldr	r3, [r7, #28]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	f003 0301 	and.w	r3, r3, #1
 800d644:	2b00      	cmp	r3, #0
 800d646:	d000      	beq.n	800d64a <dfifo_alloc+0x7a>
 800d648:	be00      	bkpt	0x0000
 800d64a:	2300      	movs	r3, #0
 800d64c:	e094      	b.n	800d778 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800d64e:	88bb      	ldrh	r3, [r7, #4]
 800d650:	617b      	str	r3, [r7, #20]
 800d652:	2304      	movs	r3, #4
 800d654:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800d656:	697a      	ldr	r2, [r7, #20]
 800d658:	693b      	ldr	r3, [r7, #16]
 800d65a:	4413      	add	r3, r2
 800d65c:	1e5a      	subs	r2, r3, #1
 800d65e:	693b      	ldr	r3, [r7, #16]
 800d660:	fbb2 f3f3 	udiv	r3, r2, r3
 800d664:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800d666:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d12a      	bne.n	800d6c4 <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800d66e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d670:	009b      	lsls	r3, r3, #2
 800d672:	b29b      	uxth	r3, r3
 800d674:	81fb      	strh	r3, [r7, #14]
 800d676:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d67a:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800d67c:	89fb      	ldrh	r3, [r7, #14]
 800d67e:	089b      	lsrs	r3, r3, #2
 800d680:	b29b      	uxth	r3, r3
 800d682:	f103 0208 	add.w	r2, r3, #8
 800d686:	7b7b      	ldrb	r3, [r7, #13]
 800d688:	4413      	add	r3, r2
 800d68a:	b29b      	uxth	r3, r3
 800d68c:	005b      	lsls	r3, r3, #1
 800d68e:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800d690:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800d692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d694:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d696:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d698:	429a      	cmp	r2, r3
 800d69a:	d26c      	bcs.n	800d776 <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800d69c:	4b3b      	ldr	r3, [pc, #236]	@ (800d78c <dfifo_alloc+0x1bc>)
 800d69e:	889b      	ldrh	r3, [r3, #4]
 800d6a0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d90a      	bls.n	800d6bc <dfifo_alloc+0xec>
 800d6a6:	4b38      	ldr	r3, [pc, #224]	@ (800d788 <dfifo_alloc+0x1b8>)
 800d6a8:	623b      	str	r3, [r7, #32]
 800d6aa:	6a3b      	ldr	r3, [r7, #32]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	f003 0301 	and.w	r3, r3, #1
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d000      	beq.n	800d6b8 <dfifo_alloc+0xe8>
 800d6b6:	be00      	bkpt	0x0000
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	e05d      	b.n	800d778 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800d6bc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800d6be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6c0:	625a      	str	r2, [r3, #36]	@ 0x24
 800d6c2:	e058      	b.n	800d776 <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800d6c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6c6:	7a5b      	ldrb	r3, [r3, #9]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d016      	beq.n	800d6fa <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800d6cc:	4b2f      	ldr	r3, [pc, #188]	@ (800d78c <dfifo_alloc+0x1bc>)
 800d6ce:	799a      	ldrb	r2, [r3, #6]
 800d6d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6d2:	7a5b      	ldrb	r3, [r3, #9]
 800d6d4:	429a      	cmp	r2, r3
 800d6d6:	d30a      	bcc.n	800d6ee <dfifo_alloc+0x11e>
 800d6d8:	4b2b      	ldr	r3, [pc, #172]	@ (800d788 <dfifo_alloc+0x1b8>)
 800d6da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d6dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f003 0301 	and.w	r3, r3, #1
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d000      	beq.n	800d6ea <dfifo_alloc+0x11a>
 800d6e8:	be00      	bkpt	0x0000
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	e044      	b.n	800d778 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800d6ee:	4b27      	ldr	r3, [pc, #156]	@ (800d78c <dfifo_alloc+0x1bc>)
 800d6f0:	799b      	ldrb	r3, [r3, #6]
 800d6f2:	3301      	adds	r3, #1
 800d6f4:	b2da      	uxtb	r2, r3
 800d6f6:	4b25      	ldr	r3, [pc, #148]	@ (800d78c <dfifo_alloc+0x1bc>)
 800d6f8:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800d6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6fc:	689b      	ldr	r3, [r3, #8]
 800d6fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d702:	2b00      	cmp	r3, #0
 800d704:	d102      	bne.n	800d70c <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800d706:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d708:	005b      	lsls	r3, r3, #1
 800d70a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800d70c:	4b1f      	ldr	r3, [pc, #124]	@ (800d78c <dfifo_alloc+0x1bc>)
 800d70e:	889b      	ldrh	r3, [r3, #4]
 800d710:	4619      	mov	r1, r3
 800d712:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800d714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d718:	4413      	add	r3, r2
 800d71a:	4299      	cmp	r1, r3
 800d71c:	d20a      	bcs.n	800d734 <dfifo_alloc+0x164>
 800d71e:	4b1a      	ldr	r3, [pc, #104]	@ (800d788 <dfifo_alloc+0x1b8>)
 800d720:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	f003 0301 	and.w	r3, r3, #1
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d000      	beq.n	800d730 <dfifo_alloc+0x160>
 800d72e:	be00      	bkpt	0x0000
 800d730:	2300      	movs	r3, #0
 800d732:	e021      	b.n	800d778 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800d734:	4b15      	ldr	r3, [pc, #84]	@ (800d78c <dfifo_alloc+0x1bc>)
 800d736:	889a      	ldrh	r2, [r3, #4]
 800d738:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d73a:	1ad3      	subs	r3, r2, r3
 800d73c:	b29a      	uxth	r2, r3
 800d73e:	4b13      	ldr	r3, [pc, #76]	@ (800d78c <dfifo_alloc+0x1bc>)
 800d740:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800d742:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d746:	2b00      	cmp	r3, #0
 800d748:	d107      	bne.n	800d75a <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800d74a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d74c:	041b      	lsls	r3, r3, #16
 800d74e:	4a0f      	ldr	r2, [pc, #60]	@ (800d78c <dfifo_alloc+0x1bc>)
 800d750:	8892      	ldrh	r2, [r2, #4]
 800d752:	431a      	orrs	r2, r3
 800d754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d756:	629a      	str	r2, [r3, #40]	@ 0x28
 800d758:	e00d      	b.n	800d776 <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800d75a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d75c:	041a      	lsls	r2, r3, #16
 800d75e:	4b0b      	ldr	r3, [pc, #44]	@ (800d78c <dfifo_alloc+0x1bc>)
 800d760:	889b      	ldrh	r3, [r3, #4]
 800d762:	4619      	mov	r1, r3
 800d764:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800d768:	3b01      	subs	r3, #1
 800d76a:	430a      	orrs	r2, r1
 800d76c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d76e:	3340      	adds	r3, #64	@ 0x40
 800d770:	009b      	lsls	r3, r3, #2
 800d772:	440b      	add	r3, r1
 800d774:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800d776:	2301      	movs	r3, #1
}
 800d778:	4618      	mov	r0, r3
 800d77a:	3744      	adds	r7, #68	@ 0x44
 800d77c:	46bd      	mov	sp, r7
 800d77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d782:	4770      	bx	lr
 800d784:	08011014 	.word	0x08011014
 800d788:	e000edf0 	.word	0xe000edf0
 800d78c:	200015b4 	.word	0x200015b4

0800d790 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800d790:	b580      	push	{r7, lr}
 800d792:	b088      	sub	sp, #32
 800d794:	af00      	add	r7, sp, #0
 800d796:	4603      	mov	r3, r0
 800d798:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800d79a:	79fb      	ldrb	r3, [r7, #7]
 800d79c:	011b      	lsls	r3, r3, #4
 800d79e:	4a27      	ldr	r2, [pc, #156]	@ (800d83c <dfifo_device_init+0xac>)
 800d7a0:	4413      	add	r3, r2
 800d7a2:	61fb      	str	r3, [r7, #28]
 800d7a4:	79fb      	ldrb	r3, [r7, #7]
 800d7a6:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800d7a8:	7b3b      	ldrb	r3, [r7, #12]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d001      	beq.n	800d7b2 <dfifo_device_init+0x22>
    rhport = 0;
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800d7b2:	7b3b      	ldrb	r3, [r7, #12]
 800d7b4:	4a21      	ldr	r2, [pc, #132]	@ (800d83c <dfifo_device_init+0xac>)
 800d7b6:	011b      	lsls	r3, r3, #4
 800d7b8:	4413      	add	r3, r2
 800d7ba:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800d7bc:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800d7be:	69fb      	ldr	r3, [r7, #28]
 800d7c0:	7a1b      	ldrb	r3, [r3, #8]
 800d7c2:	2240      	movs	r2, #64	@ 0x40
 800d7c4:	81fa      	strh	r2, [r7, #14]
 800d7c6:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800d7c8:	89fb      	ldrh	r3, [r7, #14]
 800d7ca:	089b      	lsrs	r3, r3, #2
 800d7cc:	b29b      	uxth	r3, r3
 800d7ce:	f103 0208 	add.w	r2, r3, #8
 800d7d2:	7b7b      	ldrb	r3, [r7, #13]
 800d7d4:	4413      	add	r3, r2
 800d7d6:	b29b      	uxth	r3, r3
 800d7d8:	005b      	lsls	r3, r3, #1
 800d7da:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800d7dc:	461a      	mov	r2, r3
 800d7de:	69bb      	ldr	r3, [r7, #24]
 800d7e0:	625a      	str	r2, [r3, #36]	@ 0x24
 800d7e2:	69bb      	ldr	r3, [r7, #24]
 800d7e4:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800d7e6:	693b      	ldr	r3, [r7, #16]
 800d7e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d7ea:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800d7ec:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800d7ee:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800d7f0:	69fb      	ldr	r3, [r7, #28]
 800d7f2:	68db      	ldr	r3, [r3, #12]
 800d7f4:	089b      	lsrs	r3, r3, #2
 800d7f6:	b29a      	uxth	r2, r3
 800d7f8:	4b11      	ldr	r3, [pc, #68]	@ (800d840 <dfifo_device_init+0xb0>)
 800d7fa:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800d7fc:	7dfb      	ldrb	r3, [r7, #23]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d009      	beq.n	800d816 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800d802:	4b0f      	ldr	r3, [pc, #60]	@ (800d840 <dfifo_device_init+0xb0>)
 800d804:	889a      	ldrh	r2, [r3, #4]
 800d806:	69fb      	ldr	r3, [r7, #28]
 800d808:	7a1b      	ldrb	r3, [r3, #8]
 800d80a:	005b      	lsls	r3, r3, #1
 800d80c:	b29b      	uxth	r3, r3
 800d80e:	1ad3      	subs	r3, r2, r3
 800d810:	b29a      	uxth	r2, r3
 800d812:	4b0b      	ldr	r3, [pc, #44]	@ (800d840 <dfifo_device_init+0xb0>)
 800d814:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800d816:	4b0a      	ldr	r3, [pc, #40]	@ (800d840 <dfifo_device_init+0xb0>)
 800d818:	889b      	ldrh	r3, [r3, #4]
 800d81a:	461a      	mov	r2, r3
 800d81c:	4613      	mov	r3, r2
 800d81e:	041b      	lsls	r3, r3, #16
 800d820:	441a      	add	r2, r3
 800d822:	69bb      	ldr	r3, [r7, #24]
 800d824:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800d826:	79fb      	ldrb	r3, [r7, #7]
 800d828:	2240      	movs	r2, #64	@ 0x40
 800d82a:	2180      	movs	r1, #128	@ 0x80
 800d82c:	4618      	mov	r0, r3
 800d82e:	f7ff fecf 	bl	800d5d0 <dfifo_alloc>
}
 800d832:	bf00      	nop
 800d834:	3720      	adds	r7, #32
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}
 800d83a:	bf00      	nop
 800d83c:	08011014 	.word	0x08011014
 800d840:	200015b4 	.word	0x200015b4

0800d844 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800d844:	b480      	push	{r7}
 800d846:	b08b      	sub	sp, #44	@ 0x2c
 800d848:	af00      	add	r7, sp, #0
 800d84a:	4603      	mov	r3, r0
 800d84c:	6039      	str	r1, [r7, #0]
 800d84e:	71fb      	strb	r3, [r7, #7]
 800d850:	79fb      	ldrb	r3, [r7, #7]
 800d852:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800d854:	7c7b      	ldrb	r3, [r7, #17]
 800d856:	2b00      	cmp	r3, #0
 800d858:	d001      	beq.n	800d85e <edpt_activate+0x1a>
    rhport = 0;
 800d85a:	2300      	movs	r3, #0
 800d85c:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800d85e:	7c7b      	ldrb	r3, [r7, #17]
 800d860:	4a4f      	ldr	r2, [pc, #316]	@ (800d9a0 <edpt_activate+0x15c>)
 800d862:	011b      	lsls	r3, r3, #4
 800d864:	4413      	add	r3, r2
 800d866:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800d868:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800d86a:	683b      	ldr	r3, [r7, #0]
 800d86c:	789b      	ldrb	r3, [r3, #2]
 800d86e:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d870:	7cbb      	ldrb	r3, [r7, #18]
 800d872:	f003 030f 	and.w	r3, r3, #15
 800d876:	b2db      	uxtb	r3, r3
 800d878:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	789b      	ldrb	r3, [r3, #2]
 800d880:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d882:	7cfb      	ldrb	r3, [r7, #19]
 800d884:	09db      	lsrs	r3, r3, #7
 800d886:	b2db      	uxtb	r3, r3
 800d888:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800d88c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800d890:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800d894:	0052      	lsls	r2, r2, #1
 800d896:	4413      	add	r3, r2
 800d898:	011b      	lsls	r3, r3, #4
 800d89a:	4a42      	ldr	r2, [pc, #264]	@ (800d9a4 <edpt_activate+0x160>)
 800d89c:	4413      	add	r3, r2
 800d89e:	61fb      	str	r3, [r7, #28]
 800d8a0:	683b      	ldr	r3, [r7, #0]
 800d8a2:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800d8a4:	697b      	ldr	r3, [r7, #20]
 800d8a6:	889b      	ldrh	r3, [r3, #4]
 800d8a8:	b29b      	uxth	r3, r3
 800d8aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d8ae:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800d8b0:	69fb      	ldr	r3, [r7, #28]
 800d8b2:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800d8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8b6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800d8ba:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800d8bc:	7b3b      	ldrb	r3, [r7, #12]
 800d8be:	f003 0306 	and.w	r3, r3, #6
 800d8c2:	b2db      	uxtb	r3, r3
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d109      	bne.n	800d8dc <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	799b      	ldrb	r3, [r3, #6]
 800d8cc:	3b01      	subs	r3, #1
 800d8ce:	2201      	movs	r2, #1
 800d8d0:	fa02 f303 	lsl.w	r3, r2, r3
 800d8d4:	b2da      	uxtb	r2, r3
 800d8d6:	69fb      	ldr	r3, [r7, #28]
 800d8d8:	731a      	strb	r2, [r3, #12]
 800d8da:	e003      	b.n	800d8e4 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	799a      	ldrb	r2, [r3, #6]
 800d8e0:	69fb      	ldr	r3, [r7, #28]
 800d8e2:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800d8e8:	69fb      	ldr	r3, [r7, #28]
 800d8ea:	895b      	ldrh	r3, [r3, #10]
 800d8ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d8f0:	b29a      	uxth	r2, r3
 800d8f2:	893b      	ldrh	r3, [r7, #8]
 800d8f4:	f362 030a 	bfi	r3, r2, #0, #11
 800d8f8:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800d8fa:	7a7b      	ldrb	r3, [r7, #9]
 800d8fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d900:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800d902:	683b      	ldr	r3, [r7, #0]
 800d904:	78db      	ldrb	r3, [r3, #3]
 800d906:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d90a:	b2da      	uxtb	r2, r3
 800d90c:	7abb      	ldrb	r3, [r7, #10]
 800d90e:	f362 0383 	bfi	r3, r2, #2, #2
 800d912:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	78db      	ldrb	r3, [r3, #3]
 800d918:	f003 0303 	and.w	r3, r3, #3
 800d91c:	b2db      	uxtb	r3, r3
 800d91e:	2b01      	cmp	r3, #1
 800d920:	d003      	beq.n	800d92a <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800d922:	7afb      	ldrb	r3, [r7, #11]
 800d924:	f043 0310 	orr.w	r3, r3, #16
 800d928:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800d92a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800d92e:	2b01      	cmp	r3, #1
 800d930:	d108      	bne.n	800d944 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800d932:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d936:	f003 030f 	and.w	r3, r3, #15
 800d93a:	b2da      	uxtb	r2, r3
 800d93c:	897b      	ldrh	r3, [r7, #10]
 800d93e:	f362 1389 	bfi	r3, r2, #6, #4
 800d942:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800d944:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800d948:	2b01      	cmp	r3, #1
 800d94a:	bf14      	ite	ne
 800d94c:	2301      	movne	r3, #1
 800d94e:	2300      	moveq	r3, #0
 800d950:	b2db      	uxtb	r3, r3
 800d952:	461a      	mov	r2, r3
 800d954:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d958:	0112      	lsls	r2, r2, #4
 800d95a:	4413      	add	r3, r2
 800d95c:	3348      	adds	r3, #72	@ 0x48
 800d95e:	015b      	lsls	r3, r3, #5
 800d960:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d962:	4413      	add	r3, r2
 800d964:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800d966:	68ba      	ldr	r2, [r7, #8]
 800d968:	69bb      	ldr	r3, [r7, #24]
 800d96a:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800d96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d96e:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800d972:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d976:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800d97a:	2901      	cmp	r1, #1
 800d97c:	d101      	bne.n	800d982 <edpt_activate+0x13e>
 800d97e:	2100      	movs	r1, #0
 800d980:	e000      	b.n	800d984 <edpt_activate+0x140>
 800d982:	2110      	movs	r1, #16
 800d984:	440b      	add	r3, r1
 800d986:	2101      	movs	r1, #1
 800d988:	fa01 f303 	lsl.w	r3, r1, r3
 800d98c:	431a      	orrs	r2, r3
 800d98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d990:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800d994:	bf00      	nop
 800d996:	372c      	adds	r7, #44	@ 0x2c
 800d998:	46bd      	mov	sp, r7
 800d99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d99e:	4770      	bx	lr
 800d9a0:	08011014 	.word	0x08011014
 800d9a4:	20001534 	.word	0x20001534

0800d9a8 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800d9a8:	b480      	push	{r7}
 800d9aa:	b08d      	sub	sp, #52	@ 0x34
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	71fb      	strb	r3, [r7, #7]
 800d9b2:	460b      	mov	r3, r1
 800d9b4:	71bb      	strb	r3, [r7, #6]
 800d9b6:	4613      	mov	r3, r2
 800d9b8:	717b      	strb	r3, [r7, #5]
 800d9ba:	79fb      	ldrb	r3, [r7, #7]
 800d9bc:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800d9be:	7f7b      	ldrb	r3, [r7, #29]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d001      	beq.n	800d9c8 <edpt_disable+0x20>
    rhport = 0;
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800d9c8:	7f7b      	ldrb	r3, [r7, #29]
 800d9ca:	4a5e      	ldr	r2, [pc, #376]	@ (800db44 <edpt_disable+0x19c>)
 800d9cc:	011b      	lsls	r3, r3, #4
 800d9ce:	4413      	add	r3, r2
 800d9d0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800d9d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d9d4:	79bb      	ldrb	r3, [r7, #6]
 800d9d6:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d9d8:	7fbb      	ldrb	r3, [r7, #30]
 800d9da:	f003 030f 	and.w	r3, r3, #15
 800d9de:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800d9e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d9e4:	79bb      	ldrb	r3, [r7, #6]
 800d9e6:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d9e8:	7ffb      	ldrb	r3, [r7, #31]
 800d9ea:	09db      	lsrs	r3, r3, #7
 800d9ec:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800d9ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800d9f2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800d9f6:	2b01      	cmp	r3, #1
 800d9f8:	bf14      	ite	ne
 800d9fa:	2301      	movne	r3, #1
 800d9fc:	2300      	moveq	r3, #0
 800d9fe:	b2db      	uxtb	r3, r3
 800da00:	461a      	mov	r2, r3
 800da02:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800da06:	0112      	lsls	r2, r2, #4
 800da08:	4413      	add	r3, r2
 800da0a:	3348      	adds	r3, #72	@ 0x48
 800da0c:	015b      	lsls	r3, r3, #5
 800da0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da10:	4413      	add	r3, r2
 800da12:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800da14:	797b      	ldrb	r3, [r7, #5]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d002      	beq.n	800da20 <edpt_disable+0x78>
 800da1a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800da1e:	e000      	b.n	800da22 <edpt_disable+0x7a>
 800da20:	2300      	movs	r3, #0
 800da22:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800da24:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800da28:	2b01      	cmp	r3, #1
 800da2a:	d145      	bne.n	800dab8 <edpt_disable+0x110>
 800da2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da2e:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	0fdb      	lsrs	r3, r3, #31
 800da36:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800da38:	f083 0301 	eor.w	r3, r3, #1
 800da3c:	b2db      	uxtb	r3, r3
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d008      	beq.n	800da54 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800da42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da44:	681a      	ldr	r2, [r3, #0]
 800da46:	6a3b      	ldr	r3, [r7, #32]
 800da48:	4313      	orrs	r3, r2
 800da4a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800da4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da50:	601a      	str	r2, [r3, #0]
 800da52:	e01e      	b.n	800da92 <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800da54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800da5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da5e:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800da60:	bf00      	nop
 800da62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da64:	689b      	ldr	r3, [r3, #8]
 800da66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d0f9      	beq.n	800da62 <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800da6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da70:	681a      	ldr	r2, [r3, #0]
 800da72:	6a3b      	ldr	r3, [r7, #32]
 800da74:	4313      	orrs	r3, r2
 800da76:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800da7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da7c:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800da7e:	bf00      	nop
 800da80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da82:	689b      	ldr	r3, [r3, #8]
 800da84:	f003 0302 	and.w	r3, r3, #2
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d0f9      	beq.n	800da80 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800da8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da8e:	2202      	movs	r2, #2
 800da90:	609a      	str	r2, [r3, #8]
 800da92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da94:	617b      	str	r3, [r7, #20]
 800da96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800da9a:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800da9c:	7cfb      	ldrb	r3, [r7, #19]
 800da9e:	019b      	lsls	r3, r3, #6
 800daa0:	f043 0220 	orr.w	r2, r3, #32
 800daa4:	697b      	ldr	r3, [r7, #20]
 800daa6:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800daa8:	bf00      	nop
 800daaa:	697b      	ldr	r3, [r7, #20]
 800daac:	691b      	ldr	r3, [r3, #16]
 800daae:	f003 0320 	and.w	r3, r3, #32
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d1f9      	bne.n	800daaa <edpt_disable+0x102>
}
 800dab6:	e03f      	b.n	800db38 <edpt_disable+0x190>
 800dab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daba:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	0fdb      	lsrs	r3, r3, #31
 800dac2:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800dac4:	f083 0301 	eor.w	r3, r3, #1
 800dac8:	b2db      	uxtb	r3, r3
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d103      	bne.n	800dad6 <edpt_disable+0x12e>
 800dace:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d106      	bne.n	800dae4 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800dad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dad8:	681a      	ldr	r2, [r3, #0]
 800dada:	6a3b      	ldr	r3, [r7, #32]
 800dadc:	431a      	orrs	r2, r3
 800dade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae0:	601a      	str	r2, [r3, #0]
 800dae2:	e029      	b.n	800db38 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800dae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800daea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800daee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daf0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800daf4:	bf00      	nop
 800daf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daf8:	695b      	ldr	r3, [r3, #20]
 800dafa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d0f9      	beq.n	800daf6 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800db02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db04:	681a      	ldr	r2, [r3, #0]
 800db06:	6a3b      	ldr	r3, [r7, #32]
 800db08:	4313      	orrs	r3, r2
 800db0a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800db0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db10:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800db12:	bf00      	nop
 800db14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db16:	689b      	ldr	r3, [r3, #8]
 800db18:	f003 0302 	and.w	r3, r3, #2
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d0f9      	beq.n	800db14 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800db20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db22:	2202      	movs	r2, #2
 800db24:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800db26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db28:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800db2c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800db30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db32:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800db36:	bf00      	nop
 800db38:	bf00      	nop
 800db3a:	3734      	adds	r7, #52	@ 0x34
 800db3c:	46bd      	mov	sp, r7
 800db3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db42:	4770      	bx	lr
 800db44:	08011014 	.word	0x08011014

0800db48 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800db48:	b580      	push	{r7, lr}
 800db4a:	b08c      	sub	sp, #48	@ 0x30
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	4603      	mov	r3, r0
 800db50:	460a      	mov	r2, r1
 800db52:	71fb      	strb	r3, [r7, #7]
 800db54:	4613      	mov	r3, r2
 800db56:	71bb      	strb	r3, [r7, #6]
 800db58:	79fb      	ldrb	r3, [r7, #7]
 800db5a:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800db5c:	7cfb      	ldrb	r3, [r7, #19]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d001      	beq.n	800db66 <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800db62:	2300      	movs	r3, #0
 800db64:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800db66:	7cfb      	ldrb	r3, [r7, #19]
 800db68:	4a37      	ldr	r2, [pc, #220]	@ (800dc48 <epin_write_tx_fifo+0x100>)
 800db6a:	011b      	lsls	r3, r3, #4
 800db6c:	4413      	add	r3, r2
 800db6e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800db70:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800db72:	79bb      	ldrb	r3, [r7, #6]
 800db74:	3348      	adds	r3, #72	@ 0x48
 800db76:	015b      	lsls	r3, r3, #5
 800db78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800db7a:	4413      	add	r3, r2
 800db7c:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800db7e:	79bb      	ldrb	r3, [r7, #6]
 800db80:	015b      	lsls	r3, r3, #5
 800db82:	3310      	adds	r3, #16
 800db84:	4a31      	ldr	r2, [pc, #196]	@ (800dc4c <epin_write_tx_fifo+0x104>)
 800db86:	4413      	add	r3, r2
 800db88:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800db8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db8c:	691b      	ldr	r3, [r3, #16]
 800db8e:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800db90:	897b      	ldrh	r3, [r7, #10]
 800db92:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800db96:	b29b      	uxth	r3, r3
 800db98:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800db9a:	2300      	movs	r3, #0
 800db9c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800db9e:	2300      	movs	r3, #0
 800dba0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800dba2:	e045      	b.n	800dc30 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800dba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dba6:	691b      	ldr	r3, [r3, #16]
 800dba8:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dbb0:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800dbb2:	6a3b      	ldr	r3, [r7, #32]
 800dbb4:	895a      	ldrh	r2, [r3, #10]
 800dbb6:	8bbb      	ldrh	r3, [r7, #28]
 800dbb8:	823b      	strh	r3, [r7, #16]
 800dbba:	4613      	mov	r3, r2
 800dbbc:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800dbbe:	8a3a      	ldrh	r2, [r7, #16]
 800dbc0:	89fb      	ldrh	r3, [r7, #14]
 800dbc2:	4293      	cmp	r3, r2
 800dbc4:	bf28      	it	cs
 800dbc6:	4613      	movcs	r3, r2
 800dbc8:	b29b      	uxth	r3, r3
 800dbca:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800dbcc:	8b7a      	ldrh	r2, [r7, #26]
 800dbce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbd0:	699b      	ldr	r3, [r3, #24]
 800dbd2:	0099      	lsls	r1, r3, #2
 800dbd4:	4b1e      	ldr	r3, [pc, #120]	@ (800dc50 <epin_write_tx_fifo+0x108>)
 800dbd6:	400b      	ands	r3, r1
 800dbd8:	429a      	cmp	r2, r3
 800dbda:	d82e      	bhi.n	800dc3a <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800dbdc:	6a3b      	ldr	r3, [r7, #32]
 800dbde:	685b      	ldr	r3, [r3, #4]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d011      	beq.n	800dc08 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800dbe4:	79bb      	ldrb	r3, [r7, #6]
 800dbe6:	3301      	adds	r3, #1
 800dbe8:	031b      	lsls	r3, r3, #12
 800dbea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dbec:	4413      	add	r3, r2
 800dbee:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800dbf0:	6a3b      	ldr	r3, [r7, #32]
 800dbf2:	6858      	ldr	r0, [r3, #4]
 800dbf4:	8b7a      	ldrh	r2, [r7, #26]
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	6979      	ldr	r1, [r7, #20]
 800dbfa:	f7fd f861 	bl	800acc0 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800dbfe:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800dc00:	8b7b      	ldrh	r3, [r7, #26]
 800dc02:	4413      	add	r3, r2
 800dc04:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800dc06:	e010      	b.n	800dc2a <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800dc08:	6a3b      	ldr	r3, [r7, #32]
 800dc0a:	681a      	ldr	r2, [r3, #0]
 800dc0c:	8b7b      	ldrh	r3, [r7, #26]
 800dc0e:	79b9      	ldrb	r1, [r7, #6]
 800dc10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc12:	f001 fd3a 	bl	800f68a <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800dc16:	6a3b      	ldr	r3, [r7, #32]
 800dc18:	681a      	ldr	r2, [r3, #0]
 800dc1a:	8b7b      	ldrh	r3, [r7, #26]
 800dc1c:	441a      	add	r2, r3
 800dc1e:	6a3b      	ldr	r3, [r7, #32]
 800dc20:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800dc22:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800dc24:	8b7b      	ldrh	r3, [r7, #26]
 800dc26:	4413      	add	r3, r2
 800dc28:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800dc2a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800dc2c:	3301      	adds	r3, #1
 800dc2e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800dc30:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800dc32:	8bfb      	ldrh	r3, [r7, #30]
 800dc34:	429a      	cmp	r2, r3
 800dc36:	d3b5      	bcc.n	800dba4 <epin_write_tx_fifo+0x5c>
 800dc38:	e000      	b.n	800dc3c <epin_write_tx_fifo+0xf4>
      break;
 800dc3a:	bf00      	nop
    }
  }
  return total_bytes_written;
 800dc3c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3730      	adds	r7, #48	@ 0x30
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop
 800dc48:	08011014 	.word	0x08011014
 800dc4c:	20001534 	.word	0x20001534
 800dc50:	0003fffc 	.word	0x0003fffc

0800dc54 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b092      	sub	sp, #72	@ 0x48
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	71fb      	strb	r3, [r7, #7]
 800dc5e:	460b      	mov	r3, r1
 800dc60:	71bb      	strb	r3, [r7, #6]
 800dc62:	4613      	mov	r3, r2
 800dc64:	717b      	strb	r3, [r7, #5]
 800dc66:	79fb      	ldrb	r3, [r7, #7]
 800dc68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800dc6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d002      	beq.n	800dc7a <edpt_schedule_packets+0x26>
    rhport = 0;
 800dc74:	2300      	movs	r3, #0
 800dc76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800dc7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dc7e:	4a77      	ldr	r2, [pc, #476]	@ (800de5c <edpt_schedule_packets+0x208>)
 800dc80:	011b      	lsls	r3, r3, #4
 800dc82:	4413      	add	r3, r2
 800dc84:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800dc86:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800dc88:	79ba      	ldrb	r2, [r7, #6]
 800dc8a:	797b      	ldrb	r3, [r7, #5]
 800dc8c:	0052      	lsls	r2, r2, #1
 800dc8e:	4413      	add	r3, r2
 800dc90:	011b      	lsls	r3, r3, #4
 800dc92:	4a73      	ldr	r2, [pc, #460]	@ (800de60 <edpt_schedule_packets+0x20c>)
 800dc94:	4413      	add	r3, r2
 800dc96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800dc98:	797b      	ldrb	r3, [r7, #5]
 800dc9a:	2b01      	cmp	r3, #1
 800dc9c:	bf14      	ite	ne
 800dc9e:	2301      	movne	r3, #1
 800dca0:	2300      	moveq	r3, #0
 800dca2:	b2db      	uxtb	r3, r3
 800dca4:	461a      	mov	r2, r3
 800dca6:	79bb      	ldrb	r3, [r7, #6]
 800dca8:	0112      	lsls	r2, r2, #4
 800dcaa:	4413      	add	r3, r2
 800dcac:	3348      	adds	r3, #72	@ 0x48
 800dcae:	015b      	lsls	r3, r3, #5
 800dcb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dcb2:	4413      	add	r3, r2
 800dcb4:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800dcb6:	79bb      	ldrb	r3, [r7, #6]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d11e      	bne.n	800dcfa <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800dcbc:	797b      	ldrb	r3, [r7, #5]
 800dcbe:	4a69      	ldr	r2, [pc, #420]	@ (800de64 <edpt_schedule_packets+0x210>)
 800dcc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dcc4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800dcc6:	2340      	movs	r3, #64	@ 0x40
 800dcc8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800dcca:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800dccc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	bf28      	it	cs
 800dcd2:	4613      	movcs	r3, r2
 800dcd4:	b29b      	uxth	r3, r3
 800dcd6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800dcda:	797b      	ldrb	r3, [r7, #5]
 800dcdc:	4a61      	ldr	r2, [pc, #388]	@ (800de64 <edpt_schedule_packets+0x210>)
 800dcde:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800dce2:	797b      	ldrb	r3, [r7, #5]
 800dce4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800dce8:	1a8a      	subs	r2, r1, r2
 800dcea:	b291      	uxth	r1, r2
 800dcec:	4a5d      	ldr	r2, [pc, #372]	@ (800de64 <edpt_schedule_packets+0x210>)
 800dcee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800dcf2:	2301      	movs	r3, #1
 800dcf4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800dcf8:	e019      	b.n	800dd2e <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800dcfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcfc:	891b      	ldrh	r3, [r3, #8]
 800dcfe:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800dd02:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800dd06:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dd08:	8952      	ldrh	r2, [r2, #10]
 800dd0a:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd0c:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800dd0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dd10:	6a3b      	ldr	r3, [r7, #32]
 800dd12:	4413      	add	r3, r2
 800dd14:	1e5a      	subs	r2, r3, #1
 800dd16:	6a3b      	ldr	r3, [r7, #32]
 800dd18:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd1c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800dd20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d102      	bne.n	800dd2e <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800dd28:	2301      	movs	r3, #1
 800dd2a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800dd2e:	2300      	movs	r3, #0
 800dd30:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800dd32:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800dd36:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800dd3a:	69bb      	ldr	r3, [r7, #24]
 800dd3c:	f362 0312 	bfi	r3, r2, #0, #19
 800dd40:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800dd42:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dd46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd4a:	b29a      	uxth	r2, r3
 800dd4c:	8b7b      	ldrh	r3, [r7, #26]
 800dd4e:	f362 03cc 	bfi	r3, r2, #3, #10
 800dd52:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800dd54:	69ba      	ldr	r2, [r7, #24]
 800dd56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd58:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800dd5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800dd60:	7dfb      	ldrb	r3, [r7, #23]
 800dd62:	f043 0304 	orr.w	r3, r3, #4
 800dd66:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800dd68:	7dfb      	ldrb	r3, [r7, #23]
 800dd6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd6e:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800dd70:	7dbb      	ldrb	r3, [r7, #22]
 800dd72:	f003 030c 	and.w	r3, r3, #12
 800dd76:	b2db      	uxtb	r3, r3
 800dd78:	2b04      	cmp	r3, #4
 800dd7a:	d116      	bne.n	800ddaa <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800dd7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd7e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800dd82:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800dd8a:	b29b      	uxth	r3, r3
 800dd8c:	f003 0301 	and.w	r3, r3, #1
 800dd90:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800dd92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d004      	beq.n	800dda2 <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800dd98:	7dfb      	ldrb	r3, [r7, #23]
 800dd9a:	f043 0310 	orr.w	r3, r3, #16
 800dd9e:	75fb      	strb	r3, [r7, #23]
 800dda0:	e003      	b.n	800ddaa <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800dda2:	7dfb      	ldrb	r3, [r7, #23]
 800dda4:	f043 0320 	orr.w	r3, r3, #32
 800dda8:	75fb      	strb	r3, [r7, #23]
 800ddaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ddac:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ddae:	69fb      	ldr	r3, [r7, #28]
 800ddb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ddb2:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ddb4:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800ddb6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800ddba:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d021      	beq.n	800de06 <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800ddc2:	797b      	ldrb	r3, [r7, #5]
 800ddc4:	2b01      	cmp	r3, #1
 800ddc6:	d10b      	bne.n	800dde0 <edpt_schedule_packets+0x18c>
 800ddc8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d007      	beq.n	800dde0 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800ddd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800ddd8:	4611      	mov	r1, r2
 800ddda:	4618      	mov	r0, r3
 800dddc:	f7fd faff 	bl	800b3de <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800dde0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	461a      	mov	r2, r3
 800dde6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dde8:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800ddea:	697a      	ldr	r2, [r7, #20]
 800ddec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddee:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800ddf0:	79bb      	ldrb	r3, [r7, #6]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d12e      	bne.n	800de54 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800ddf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddf8:	681a      	ldr	r2, [r3, #0]
 800ddfa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ddfe:	441a      	add	r2, r3
 800de00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de02:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800de04:	e026      	b.n	800de54 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800de06:	697a      	ldr	r2, [r7, #20]
 800de08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de0a:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800de0c:	797b      	ldrb	r3, [r7, #5]
 800de0e:	2b01      	cmp	r3, #1
 800de10:	d120      	bne.n	800de54 <edpt_schedule_packets+0x200>
 800de12:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800de16:	2b00      	cmp	r3, #0
 800de18:	d01c      	beq.n	800de54 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800de1a:	79ba      	ldrb	r2, [r7, #6]
 800de1c:	79fb      	ldrb	r3, [r7, #7]
 800de1e:	4611      	mov	r1, r2
 800de20:	4618      	mov	r0, r3
 800de22:	f7ff fe91 	bl	800db48 <epin_write_tx_fifo>
 800de26:	4603      	mov	r3, r0
 800de28:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800de2a:	79bb      	ldrb	r3, [r7, #6]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d011      	beq.n	800de54 <edpt_schedule_packets+0x200>
 800de30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de32:	891b      	ldrh	r3, [r3, #8]
 800de34:	461a      	mov	r2, r3
 800de36:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800de38:	1ad3      	subs	r3, r2, r3
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	dd0a      	ble.n	800de54 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800de3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de40:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800de44:	79bb      	ldrb	r3, [r7, #6]
 800de46:	2101      	movs	r1, #1
 800de48:	fa01 f303 	lsl.w	r3, r1, r3
 800de4c:	431a      	orrs	r2, r3
 800de4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de50:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800de54:	bf00      	nop
 800de56:	3748      	adds	r7, #72	@ 0x48
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}
 800de5c:	08011014 	.word	0x08011014
 800de60:	20001534 	.word	0x20001534
 800de64:	200015b4 	.word	0x200015b4

0800de68 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800de68:	b580      	push	{r7, lr}
 800de6a:	b08c      	sub	sp, #48	@ 0x30
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	4603      	mov	r3, r0
 800de70:	6039      	str	r1, [r7, #0]
 800de72:	71fb      	strb	r3, [r7, #7]
 800de74:	79fb      	ldrb	r3, [r7, #7]
 800de76:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800de78:	7dfb      	ldrb	r3, [r7, #23]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d001      	beq.n	800de82 <dcd_init+0x1a>
    rhport = 0;
 800de7e:	2300      	movs	r3, #0
 800de80:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800de82:	7dfb      	ldrb	r3, [r7, #23]
 800de84:	4a43      	ldr	r2, [pc, #268]	@ (800df94 <dcd_init+0x12c>)
 800de86:	011b      	lsls	r3, r3, #4
 800de88:	4413      	add	r3, r2
 800de8a:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800de8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800de8e:	2208      	movs	r2, #8
 800de90:	2100      	movs	r1, #0
 800de92:	4841      	ldr	r0, [pc, #260]	@ (800df98 <dcd_init+0x130>)
 800de94:	f002 fade 	bl	8010454 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800de98:	2101      	movs	r1, #1
 800de9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800de9c:	f001 fafa 	bl	800f494 <dwc2_core_is_highspeed>
 800dea0:	4603      	mov	r3, r0
 800dea2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dea8:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800deaa:	69bb      	ldr	r3, [r7, #24]
 800deac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800deae:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800deb0:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800deb2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800deb6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800deba:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800debe:	79fb      	ldrb	r3, [r7, #7]
 800dec0:	4618      	mov	r0, r3
 800dec2:	f001 fb05 	bl	800f4d0 <dwc2_core_init>
 800dec6:	4603      	mov	r3, r0
 800dec8:	f083 0301 	eor.w	r3, r3, #1
 800decc:	b2db      	uxtb	r3, r3
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d00a      	beq.n	800dee8 <dcd_init+0x80>
 800ded2:	4b32      	ldr	r3, [pc, #200]	@ (800df9c <dcd_init+0x134>)
 800ded4:	61fb      	str	r3, [r7, #28]
 800ded6:	69fb      	ldr	r3, [r7, #28]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	f003 0301 	and.w	r3, r3, #1
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d000      	beq.n	800dee4 <dcd_init+0x7c>
 800dee2:	be00      	bkpt	0x0000
 800dee4:	2300      	movs	r3, #0
 800dee6:	e050      	b.n	800df8a <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800dee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deea:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800deee:	f023 0303 	bic.w	r3, r3, #3
 800def2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800def4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800def8:	2b00      	cmp	r3, #0
 800defa:	d00d      	beq.n	800df18 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800defc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800defe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800df00:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800df02:	7b3b      	ldrb	r3, [r7, #12]
 800df04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800df08:	b2db      	uxtb	r3, r3
 800df0a:	2b80      	cmp	r3, #128	@ 0x80
 800df0c:	d108      	bne.n	800df20 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800df0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800df14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800df16:	e003      	b.n	800df20 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800df18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df1a:	f043 0303 	orr.w	r3, r3, #3
 800df1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800df20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df22:	f043 0304 	orr.w	r3, r3, #4
 800df26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800df28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df2c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800df30:	79fb      	ldrb	r3, [r7, #7]
 800df32:	4618      	mov	r0, r3
 800df34:	f000 f8e2 	bl	800e0fc <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800df38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df3a:	68db      	ldr	r3, [r3, #12]
 800df3c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800df40:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800df44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df46:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800df48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800df50:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800df54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df56:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800df58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df5a:	699a      	ldr	r2, [r3, #24]
 800df5c:	4b10      	ldr	r3, [pc, #64]	@ (800dfa0 <dcd_init+0x138>)
 800df5e:	4313      	orrs	r3, r2
 800df60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df62:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800df64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df66:	689b      	ldr	r3, [r3, #8]
 800df68:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 800df6a:	6a3b      	ldr	r3, [r7, #32]
 800df6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df70:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800df72:	6a3b      	ldr	r3, [r7, #32]
 800df74:	f043 0301 	orr.w	r3, r3, #1
 800df78:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800df7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df7c:	6a3a      	ldr	r2, [r7, #32]
 800df7e:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800df80:	79fb      	ldrb	r3, [r7, #7]
 800df82:	4618      	mov	r0, r3
 800df84:	f000 f898 	bl	800e0b8 <dcd_connect>
  return true;
 800df88:	2301      	movs	r3, #1
}
 800df8a:	4618      	mov	r0, r3
 800df8c:	3730      	adds	r7, #48	@ 0x30
 800df8e:	46bd      	mov	sp, r7
 800df90:	bd80      	pop	{r7, pc}
 800df92:	bf00      	nop
 800df94:	08011014 	.word	0x08011014
 800df98:	200015b4 	.word	0x200015b4
 800df9c:	e000edf0 	.word	0xe000edf0
 800dfa0:	80003004 	.word	0x80003004

0800dfa4 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b084      	sub	sp, #16
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	4603      	mov	r3, r0
 800dfac:	71fb      	strb	r3, [r7, #7]
 800dfae:	79fb      	ldrb	r3, [r7, #7]
 800dfb0:	73fb      	strb	r3, [r7, #15]
 800dfb2:	2301      	movs	r3, #1
 800dfb4:	73bb      	strb	r3, [r7, #14]
 800dfb6:	2301      	movs	r3, #1
 800dfb8:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800dfba:	7bfb      	ldrb	r3, [r7, #15]
 800dfbc:	4a0c      	ldr	r2, [pc, #48]	@ (800dff0 <dcd_int_enable+0x4c>)
 800dfbe:	011b      	lsls	r3, r3, #4
 800dfc0:	4413      	add	r3, r2
 800dfc2:	3304      	adds	r3, #4
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800dfc8:	7b7b      	ldrb	r3, [r7, #13]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d005      	beq.n	800dfda <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800dfce:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	f7ff fa7a 	bl	800d4cc <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800dfd8:	e004      	b.n	800dfe4 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800dfda:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7ff fa92 	bl	800d508 <__NVIC_DisableIRQ>
}
 800dfe4:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800dfe6:	bf00      	nop
 800dfe8:	3710      	adds	r7, #16
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}
 800dfee:	bf00      	nop
 800dff0:	08011014 	.word	0x08011014

0800dff4 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b084      	sub	sp, #16
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	4603      	mov	r3, r0
 800dffc:	71fb      	strb	r3, [r7, #7]
 800dffe:	79fb      	ldrb	r3, [r7, #7]
 800e000:	73fb      	strb	r3, [r7, #15]
 800e002:	2301      	movs	r3, #1
 800e004:	73bb      	strb	r3, [r7, #14]
 800e006:	2300      	movs	r3, #0
 800e008:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800e00a:	7bfb      	ldrb	r3, [r7, #15]
 800e00c:	4a0c      	ldr	r2, [pc, #48]	@ (800e040 <dcd_int_disable+0x4c>)
 800e00e:	011b      	lsls	r3, r3, #4
 800e010:	4413      	add	r3, r2
 800e012:	3304      	adds	r3, #4
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800e018:	7b7b      	ldrb	r3, [r7, #13]
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d005      	beq.n	800e02a <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800e01e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e022:	4618      	mov	r0, r3
 800e024:	f7ff fa52 	bl	800d4cc <__NVIC_EnableIRQ>
}
 800e028:	e004      	b.n	800e034 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800e02a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e02e:	4618      	mov	r0, r3
 800e030:	f7ff fa6a 	bl	800d508 <__NVIC_DisableIRQ>
}
 800e034:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800e036:	bf00      	nop
 800e038:	3710      	adds	r7, #16
 800e03a:	46bd      	mov	sp, r7
 800e03c:	bd80      	pop	{r7, pc}
 800e03e:	bf00      	nop
 800e040:	08011014 	.word	0x08011014

0800e044 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800e044:	b580      	push	{r7, lr}
 800e046:	b086      	sub	sp, #24
 800e048:	af02      	add	r7, sp, #8
 800e04a:	4603      	mov	r3, r0
 800e04c:	460a      	mov	r2, r1
 800e04e:	71fb      	strb	r3, [r7, #7]
 800e050:	4613      	mov	r3, r2
 800e052:	71bb      	strb	r3, [r7, #6]
 800e054:	79fb      	ldrb	r3, [r7, #7]
 800e056:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e058:	7a7b      	ldrb	r3, [r7, #9]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d001      	beq.n	800e062 <dcd_set_address+0x1e>
    rhport = 0;
 800e05e:	2300      	movs	r3, #0
 800e060:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e062:	7a7b      	ldrb	r3, [r7, #9]
 800e064:	4a13      	ldr	r2, [pc, #76]	@ (800e0b4 <dcd_set_address+0x70>)
 800e066:	011b      	lsls	r3, r3, #4
 800e068:	4413      	add	r3, r2
 800e06a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e06c:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800e074:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800e078:	79bb      	ldrb	r3, [r7, #6]
 800e07a:	011b      	lsls	r3, r3, #4
 800e07c:	431a      	orrs	r2, r3
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800e084:	2300      	movs	r3, #0
 800e086:	72fb      	strb	r3, [r7, #11]
 800e088:	2301      	movs	r3, #1
 800e08a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800e08c:	7abb      	ldrb	r3, [r7, #10]
 800e08e:	2b01      	cmp	r3, #1
 800e090:	d101      	bne.n	800e096 <dcd_set_address+0x52>
 800e092:	2280      	movs	r2, #128	@ 0x80
 800e094:	e000      	b.n	800e098 <dcd_set_address+0x54>
 800e096:	2200      	movs	r2, #0
 800e098:	7afb      	ldrb	r3, [r7, #11]
 800e09a:	4313      	orrs	r3, r2
 800e09c:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800e09e:	79f8      	ldrb	r0, [r7, #7]
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	9300      	str	r3, [sp, #0]
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	2200      	movs	r2, #0
 800e0a8:	f000 f94a 	bl	800e340 <dcd_edpt_xfer>
}
 800e0ac:	bf00      	nop
 800e0ae:	3710      	adds	r7, #16
 800e0b0:	46bd      	mov	sp, r7
 800e0b2:	bd80      	pop	{r7, pc}
 800e0b4:	08011014 	.word	0x08011014

0800e0b8 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800e0b8:	b480      	push	{r7}
 800e0ba:	b085      	sub	sp, #20
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	4603      	mov	r3, r0
 800e0c0:	71fb      	strb	r3, [r7, #7]
 800e0c2:	79fb      	ldrb	r3, [r7, #7]
 800e0c4:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e0c6:	7afb      	ldrb	r3, [r7, #11]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d001      	beq.n	800e0d0 <dcd_connect+0x18>
    rhport = 0;
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e0d0:	7afb      	ldrb	r3, [r7, #11]
 800e0d2:	4a09      	ldr	r2, [pc, #36]	@ (800e0f8 <dcd_connect+0x40>)
 800e0d4:	011b      	lsls	r3, r3, #4
 800e0d6:	4413      	add	r3, r2
 800e0d8:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e0da:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800e0e2:	f023 0202 	bic.w	r2, r3, #2
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800e0ec:	bf00      	nop
 800e0ee:	3714      	adds	r7, #20
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f6:	4770      	bx	lr
 800e0f8:	08011014 	.word	0x08011014

0800e0fc <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800e0fc:	b480      	push	{r7}
 800e0fe:	b085      	sub	sp, #20
 800e100:	af00      	add	r7, sp, #0
 800e102:	4603      	mov	r3, r0
 800e104:	71fb      	strb	r3, [r7, #7]
 800e106:	79fb      	ldrb	r3, [r7, #7]
 800e108:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e10a:	7afb      	ldrb	r3, [r7, #11]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d001      	beq.n	800e114 <dcd_disconnect+0x18>
    rhport = 0;
 800e110:	2300      	movs	r3, #0
 800e112:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e114:	7afb      	ldrb	r3, [r7, #11]
 800e116:	4a09      	ldr	r2, [pc, #36]	@ (800e13c <dcd_disconnect+0x40>)
 800e118:	011b      	lsls	r3, r3, #4
 800e11a:	4413      	add	r3, r2
 800e11c:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e11e:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800e126:	f043 0202 	orr.w	r2, r3, #2
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800e130:	bf00      	nop
 800e132:	3714      	adds	r7, #20
 800e134:	46bd      	mov	sp, r7
 800e136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13a:	4770      	bx	lr
 800e13c:	08011014 	.word	0x08011014

0800e140 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800e140:	b480      	push	{r7}
 800e142:	b085      	sub	sp, #20
 800e144:	af00      	add	r7, sp, #0
 800e146:	4603      	mov	r3, r0
 800e148:	460a      	mov	r2, r1
 800e14a:	71fb      	strb	r3, [r7, #7]
 800e14c:	4613      	mov	r3, r2
 800e14e:	71bb      	strb	r3, [r7, #6]
 800e150:	79fb      	ldrb	r3, [r7, #7]
 800e152:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e154:	7afb      	ldrb	r3, [r7, #11]
 800e156:	2b00      	cmp	r3, #0
 800e158:	d001      	beq.n	800e15e <dcd_sof_enable+0x1e>
    rhport = 0;
 800e15a:	2300      	movs	r3, #0
 800e15c:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e15e:	7afb      	ldrb	r3, [r7, #11]
 800e160:	4a10      	ldr	r2, [pc, #64]	@ (800e1a4 <dcd_sof_enable+0x64>)
 800e162:	011b      	lsls	r3, r3, #4
 800e164:	4413      	add	r3, r2
 800e166:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e168:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 800e16a:	4a0f      	ldr	r2, [pc, #60]	@ (800e1a8 <dcd_sof_enable+0x68>)
 800e16c:	79bb      	ldrb	r3, [r7, #6]
 800e16e:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800e170:	79bb      	ldrb	r3, [r7, #6]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d009      	beq.n	800e18a <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	2208      	movs	r2, #8
 800e17a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	699b      	ldr	r3, [r3, #24]
 800e180:	f043 0208 	orr.w	r2, r3, #8
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 800e188:	e005      	b.n	800e196 <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	699b      	ldr	r3, [r3, #24]
 800e18e:	f023 0208 	bic.w	r2, r3, #8
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	619a      	str	r2, [r3, #24]
}
 800e196:	bf00      	nop
 800e198:	3714      	adds	r7, #20
 800e19a:	46bd      	mov	sp, r7
 800e19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a0:	4770      	bx	lr
 800e1a2:	bf00      	nop
 800e1a4:	08011014 	.word	0x08011014
 800e1a8:	200015b4 	.word	0x200015b4

0800e1ac <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b084      	sub	sp, #16
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	6039      	str	r1, [r7, #0]
 800e1b6:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	7899      	ldrb	r1, [r3, #2]
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800e1c0:	68bb      	ldr	r3, [r7, #8]
 800e1c2:	889b      	ldrh	r3, [r3, #4]
 800e1c4:	b29b      	uxth	r3, r3
 800e1c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e1ca:	b29a      	uxth	r2, r3
 800e1cc:	79fb      	ldrb	r3, [r7, #7]
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	f7ff f9fe 	bl	800d5d0 <dfifo_alloc>
 800e1d4:	4603      	mov	r3, r0
 800e1d6:	f083 0301 	eor.w	r3, r3, #1
 800e1da:	b2db      	uxtb	r3, r3
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d00a      	beq.n	800e1f6 <dcd_edpt_open+0x4a>
 800e1e0:	4b0a      	ldr	r3, [pc, #40]	@ (800e20c <dcd_edpt_open+0x60>)
 800e1e2:	60fb      	str	r3, [r7, #12]
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	f003 0301 	and.w	r3, r3, #1
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d000      	beq.n	800e1f2 <dcd_edpt_open+0x46>
 800e1f0:	be00      	bkpt	0x0000
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	e005      	b.n	800e202 <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 800e1f6:	79fb      	ldrb	r3, [r7, #7]
 800e1f8:	6839      	ldr	r1, [r7, #0]
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	f7ff fb22 	bl	800d844 <edpt_activate>
  return true;
 800e200:	2301      	movs	r3, #1
}
 800e202:	4618      	mov	r0, r3
 800e204:	3710      	adds	r7, #16
 800e206:	46bd      	mov	sp, r7
 800e208:	bd80      	pop	{r7, pc}
 800e20a:	bf00      	nop
 800e20c:	e000edf0 	.word	0xe000edf0

0800e210 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 800e210:	b580      	push	{r7, lr}
 800e212:	b08c      	sub	sp, #48	@ 0x30
 800e214:	af00      	add	r7, sp, #0
 800e216:	4603      	mov	r3, r0
 800e218:	71fb      	strb	r3, [r7, #7]
 800e21a:	79fb      	ldrb	r3, [r7, #7]
 800e21c:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e21e:	7ffb      	ldrb	r3, [r7, #31]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d001      	beq.n	800e228 <dcd_edpt_close_all+0x18>
    rhport = 0;
 800e224:	2300      	movs	r3, #0
 800e226:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e228:	7ffb      	ldrb	r3, [r7, #31]
 800e22a:	4a42      	ldr	r2, [pc, #264]	@ (800e334 <dcd_edpt_close_all+0x124>)
 800e22c:	011b      	lsls	r3, r3, #4
 800e22e:	4413      	add	r3, r2
 800e230:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e232:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800e234:	79fb      	ldrb	r3, [r7, #7]
 800e236:	4a3f      	ldr	r2, [pc, #252]	@ (800e334 <dcd_edpt_close_all+0x124>)
 800e238:	011b      	lsls	r3, r3, #4
 800e23a:	4413      	add	r3, r2
 800e23c:	3308      	adds	r3, #8
 800e23e:	781b      	ldrb	r3, [r3, #0]
 800e240:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800e244:	2000      	movs	r0, #0
 800e246:	f7fe fc23 	bl	800ca90 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 800e24a:	4b3b      	ldr	r3, [pc, #236]	@ (800e338 <dcd_edpt_close_all+0x128>)
 800e24c:	2200      	movs	r2, #0
 800e24e:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800e250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e252:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800e256:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 800e25a:	2301      	movs	r3, #1
 800e25c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e260:	e038      	b.n	800e2d4 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800e262:	2300      	movs	r3, #0
 800e264:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800e268:	e02b      	b.n	800e2c2 <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 800e26a:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800e26e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e272:	0112      	lsls	r2, r2, #4
 800e274:	4413      	add	r3, r2
 800e276:	3348      	adds	r3, #72	@ 0x48
 800e278:	015b      	lsls	r3, r3, #5
 800e27a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e27c:	4413      	add	r3, r2
 800e27e:	623b      	str	r3, [r7, #32]
 800e280:	6a3b      	ldr	r3, [r7, #32]
 800e282:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e284:	69bb      	ldr	r3, [r7, #24]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	0fdb      	lsrs	r3, r3, #31
 800e28a:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d005      	beq.n	800e29c <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 800e290:	6a3b      	ldr	r3, [r7, #32]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800e298:	6a3b      	ldr	r3, [r7, #32]
 800e29a:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 800e29c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800e2a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e2a4:	f1c3 0301 	rsb	r3, r3, #1
 800e2a8:	4924      	ldr	r1, [pc, #144]	@ (800e33c <dcd_edpt_close_all+0x12c>)
 800e2aa:	0052      	lsls	r2, r2, #1
 800e2ac:	4413      	add	r3, r2
 800e2ae:	011b      	lsls	r3, r3, #4
 800e2b0:	440b      	add	r3, r1
 800e2b2:	330a      	adds	r3, #10
 800e2b4:	2200      	movs	r2, #0
 800e2b6:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 800e2b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e2bc:	3301      	adds	r3, #1
 800e2be:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800e2c2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e2c6:	2b01      	cmp	r3, #1
 800e2c8:	d9cf      	bls.n	800e26a <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 800e2ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e2ce:	3301      	adds	r3, #1
 800e2d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800e2d4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800e2d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e2dc:	429a      	cmp	r2, r3
 800e2de:	d3c0      	bcc.n	800e262 <dcd_edpt_close_all+0x52>
 800e2e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2e2:	613b      	str	r3, [r7, #16]
 800e2e4:	2310      	movs	r3, #16
 800e2e6:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800e2e8:	7bfb      	ldrb	r3, [r7, #15]
 800e2ea:	019b      	lsls	r3, r3, #6
 800e2ec:	f043 0220 	orr.w	r2, r3, #32
 800e2f0:	693b      	ldr	r3, [r7, #16]
 800e2f2:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800e2f4:	bf00      	nop
 800e2f6:	693b      	ldr	r3, [r7, #16]
 800e2f8:	691b      	ldr	r3, [r3, #16]
 800e2fa:	f003 0320 	and.w	r3, r3, #32
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d1f9      	bne.n	800e2f6 <dcd_edpt_close_all+0xe6>
}
 800e302:	bf00      	nop
 800e304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e306:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800e308:	697b      	ldr	r3, [r7, #20]
 800e30a:	2210      	movs	r2, #16
 800e30c:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800e30e:	bf00      	nop
 800e310:	697b      	ldr	r3, [r7, #20]
 800e312:	691b      	ldr	r3, [r3, #16]
 800e314:	f003 0310 	and.w	r3, r3, #16
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d1f9      	bne.n	800e310 <dcd_edpt_close_all+0x100>
}
 800e31c:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 800e31e:	79fb      	ldrb	r3, [r7, #7]
 800e320:	4618      	mov	r0, r3
 800e322:	f7ff fa35 	bl	800d790 <dfifo_device_init>

  usbd_spin_unlock(false);
 800e326:	2000      	movs	r0, #0
 800e328:	f7fe fbd6 	bl	800cad8 <usbd_spin_unlock>
}
 800e32c:	bf00      	nop
 800e32e:	3730      	adds	r7, #48	@ 0x30
 800e330:	46bd      	mov	sp, r7
 800e332:	bd80      	pop	{r7, pc}
 800e334:	08011014 	.word	0x08011014
 800e338:	200015b4 	.word	0x200015b4
 800e33c:	20001534 	.word	0x20001534

0800e340 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800e340:	b580      	push	{r7, lr}
 800e342:	b086      	sub	sp, #24
 800e344:	af00      	add	r7, sp, #0
 800e346:	603a      	str	r2, [r7, #0]
 800e348:	461a      	mov	r2, r3
 800e34a:	4603      	mov	r3, r0
 800e34c:	71fb      	strb	r3, [r7, #7]
 800e34e:	460b      	mov	r3, r1
 800e350:	71bb      	strb	r3, [r7, #6]
 800e352:	4613      	mov	r3, r2
 800e354:	80bb      	strh	r3, [r7, #4]
 800e356:	79bb      	ldrb	r3, [r7, #6]
 800e358:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e35a:	7bbb      	ldrb	r3, [r7, #14]
 800e35c:	f003 030f 	and.w	r3, r3, #15
 800e360:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e362:	75bb      	strb	r3, [r7, #22]
 800e364:	79bb      	ldrb	r3, [r7, #6]
 800e366:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e368:	7bfb      	ldrb	r3, [r7, #15]
 800e36a:	09db      	lsrs	r3, r3, #7
 800e36c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e36e:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800e370:	7dba      	ldrb	r2, [r7, #22]
 800e372:	7d7b      	ldrb	r3, [r7, #21]
 800e374:	0052      	lsls	r2, r2, #1
 800e376:	4413      	add	r3, r2
 800e378:	011b      	lsls	r3, r3, #4
 800e37a:	4a1b      	ldr	r2, [pc, #108]	@ (800e3e8 <dcd_edpt_xfer+0xa8>)
 800e37c:	4413      	add	r3, r2
 800e37e:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800e380:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e384:	4618      	mov	r0, r3
 800e386:	f7fe fb83 	bl	800ca90 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800e38a:	693b      	ldr	r3, [r7, #16]
 800e38c:	895b      	ldrh	r3, [r3, #10]
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d102      	bne.n	800e398 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800e392:	2300      	movs	r3, #0
 800e394:	75fb      	strb	r3, [r7, #23]
 800e396:	e01c      	b.n	800e3d2 <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800e398:	693b      	ldr	r3, [r7, #16]
 800e39a:	683a      	ldr	r2, [r7, #0]
 800e39c:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800e39e:	693b      	ldr	r3, [r7, #16]
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800e3a4:	693b      	ldr	r3, [r7, #16]
 800e3a6:	88ba      	ldrh	r2, [r7, #4]
 800e3a8:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800e3aa:	693b      	ldr	r3, [r7, #16]
 800e3ac:	7b1a      	ldrb	r2, [r3, #12]
 800e3ae:	693b      	ldr	r3, [r7, #16]
 800e3b0:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800e3b2:	7dbb      	ldrb	r3, [r7, #22]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d104      	bne.n	800e3c2 <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800e3b8:	7d7b      	ldrb	r3, [r7, #21]
 800e3ba:	490c      	ldr	r1, [pc, #48]	@ (800e3ec <dcd_edpt_xfer+0xac>)
 800e3bc:	88ba      	ldrh	r2, [r7, #4]
 800e3be:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800e3c2:	7d7a      	ldrb	r2, [r7, #21]
 800e3c4:	7db9      	ldrb	r1, [r7, #22]
 800e3c6:	79fb      	ldrb	r3, [r7, #7]
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f7ff fc43 	bl	800dc54 <edpt_schedule_packets>
    ret = true;
 800e3ce:	2301      	movs	r3, #1
 800e3d0:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800e3d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	f7fe fb7e 	bl	800cad8 <usbd_spin_unlock>

  return ret;
 800e3dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3de:	4618      	mov	r0, r3
 800e3e0:	3718      	adds	r7, #24
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}
 800e3e6:	bf00      	nop
 800e3e8:	20001534 	.word	0x20001534
 800e3ec:	200015b4 	.word	0x200015b4

0800e3f0 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b086      	sub	sp, #24
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	603a      	str	r2, [r7, #0]
 800e3f8:	461a      	mov	r2, r3
 800e3fa:	4603      	mov	r3, r0
 800e3fc:	71fb      	strb	r3, [r7, #7]
 800e3fe:	460b      	mov	r3, r1
 800e400:	71bb      	strb	r3, [r7, #6]
 800e402:	4613      	mov	r3, r2
 800e404:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	88db      	ldrh	r3, [r3, #6]
 800e40a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800e40e:	b29b      	uxth	r3, r3
 800e410:	2b01      	cmp	r3, #1
 800e412:	d00a      	beq.n	800e42a <dcd_edpt_xfer_fifo+0x3a>
 800e414:	4b25      	ldr	r3, [pc, #148]	@ (800e4ac <dcd_edpt_xfer_fifo+0xbc>)
 800e416:	60fb      	str	r3, [r7, #12]
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	f003 0301 	and.w	r3, r3, #1
 800e420:	2b00      	cmp	r3, #0
 800e422:	d000      	beq.n	800e426 <dcd_edpt_xfer_fifo+0x36>
 800e424:	be00      	bkpt	0x0000
 800e426:	2300      	movs	r3, #0
 800e428:	e03b      	b.n	800e4a2 <dcd_edpt_xfer_fifo+0xb2>
 800e42a:	79bb      	ldrb	r3, [r7, #6]
 800e42c:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e42e:	7abb      	ldrb	r3, [r7, #10]
 800e430:	f003 030f 	and.w	r3, r3, #15
 800e434:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e436:	75bb      	strb	r3, [r7, #22]
 800e438:	79bb      	ldrb	r3, [r7, #6]
 800e43a:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e43c:	7afb      	ldrb	r3, [r7, #11]
 800e43e:	09db      	lsrs	r3, r3, #7
 800e440:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e442:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800e444:	7dba      	ldrb	r2, [r7, #22]
 800e446:	7d7b      	ldrb	r3, [r7, #21]
 800e448:	0052      	lsls	r2, r2, #1
 800e44a:	4413      	add	r3, r2
 800e44c:	011b      	lsls	r3, r3, #4
 800e44e:	4a18      	ldr	r2, [pc, #96]	@ (800e4b0 <dcd_edpt_xfer_fifo+0xc0>)
 800e450:	4413      	add	r3, r2
 800e452:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800e454:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e458:	4618      	mov	r0, r3
 800e45a:	f7fe fb19 	bl	800ca90 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800e45e:	693b      	ldr	r3, [r7, #16]
 800e460:	895b      	ldrh	r3, [r3, #10]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d102      	bne.n	800e46c <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800e466:	2300      	movs	r3, #0
 800e468:	75fb      	strb	r3, [r7, #23]
 800e46a:	e014      	b.n	800e496 <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800e46c:	693b      	ldr	r3, [r7, #16]
 800e46e:	2200      	movs	r2, #0
 800e470:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800e472:	693b      	ldr	r3, [r7, #16]
 800e474:	683a      	ldr	r2, [r7, #0]
 800e476:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800e478:	693b      	ldr	r3, [r7, #16]
 800e47a:	88ba      	ldrh	r2, [r7, #4]
 800e47c:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800e47e:	693b      	ldr	r3, [r7, #16]
 800e480:	7b1a      	ldrb	r2, [r3, #12]
 800e482:	693b      	ldr	r3, [r7, #16]
 800e484:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800e486:	7d7a      	ldrb	r2, [r7, #21]
 800e488:	7db9      	ldrb	r1, [r7, #22]
 800e48a:	79fb      	ldrb	r3, [r7, #7]
 800e48c:	4618      	mov	r0, r3
 800e48e:	f7ff fbe1 	bl	800dc54 <edpt_schedule_packets>
    ret = true;
 800e492:	2301      	movs	r3, #1
 800e494:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800e496:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e49a:	4618      	mov	r0, r3
 800e49c:	f7fe fb1c 	bl	800cad8 <usbd_spin_unlock>

  return ret;
 800e4a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	3718      	adds	r7, #24
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
 800e4aa:	bf00      	nop
 800e4ac:	e000edf0 	.word	0xe000edf0
 800e4b0:	20001534 	.word	0x20001534

0800e4b4 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b086      	sub	sp, #24
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	4603      	mov	r3, r0
 800e4bc:	460a      	mov	r2, r1
 800e4be:	71fb      	strb	r3, [r7, #7]
 800e4c0:	4613      	mov	r3, r2
 800e4c2:	71bb      	strb	r3, [r7, #6]
 800e4c4:	79fb      	ldrb	r3, [r7, #7]
 800e4c6:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e4c8:	7cbb      	ldrb	r3, [r7, #18]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d001      	beq.n	800e4d2 <dcd_edpt_stall+0x1e>
    rhport = 0;
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e4d2:	7cbb      	ldrb	r3, [r7, #18]
 800e4d4:	4a11      	ldr	r2, [pc, #68]	@ (800e51c <dcd_edpt_stall+0x68>)
 800e4d6:	011b      	lsls	r3, r3, #4
 800e4d8:	4413      	add	r3, r2
 800e4da:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e4dc:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 800e4de:	79b9      	ldrb	r1, [r7, #6]
 800e4e0:	79fb      	ldrb	r3, [r7, #7]
 800e4e2:	2201      	movs	r2, #1
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	f7ff fa5f 	bl	800d9a8 <edpt_disable>
 800e4ea:	79bb      	ldrb	r3, [r7, #6]
 800e4ec:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e4ee:	7cfb      	ldrb	r3, [r7, #19]
 800e4f0:	f003 030f 	and.w	r3, r3, #15
 800e4f4:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d10b      	bne.n	800e512 <dcd_edpt_stall+0x5e>
 800e4fa:	697b      	ldr	r3, [r7, #20]
 800e4fc:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e502:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800e504:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 800e506:	2b00      	cmp	r3, #0
 800e508:	d003      	beq.n	800e512 <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 800e50a:	79fb      	ldrb	r3, [r7, #7]
 800e50c:	4618      	mov	r0, r3
 800e50e:	f7ff f81f 	bl	800d550 <dma_setup_prepare>
    }
  }
}
 800e512:	bf00      	nop
 800e514:	3718      	adds	r7, #24
 800e516:	46bd      	mov	sp, r7
 800e518:	bd80      	pop	{r7, pc}
 800e51a:	bf00      	nop
 800e51c:	08011014 	.word	0x08011014

0800e520 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800e520:	b480      	push	{r7}
 800e522:	b087      	sub	sp, #28
 800e524:	af00      	add	r7, sp, #0
 800e526:	4603      	mov	r3, r0
 800e528:	460a      	mov	r2, r1
 800e52a:	71fb      	strb	r3, [r7, #7]
 800e52c:	4613      	mov	r3, r2
 800e52e:	71bb      	strb	r3, [r7, #6]
 800e530:	79fb      	ldrb	r3, [r7, #7]
 800e532:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e534:	7a7b      	ldrb	r3, [r7, #9]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d001      	beq.n	800e53e <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 800e53a:	2300      	movs	r3, #0
 800e53c:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e53e:	7a7b      	ldrb	r3, [r7, #9]
 800e540:	4a19      	ldr	r2, [pc, #100]	@ (800e5a8 <dcd_edpt_clear_stall+0x88>)
 800e542:	011b      	lsls	r3, r3, #4
 800e544:	4413      	add	r3, r2
 800e546:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e548:	617b      	str	r3, [r7, #20]
 800e54a:	79bb      	ldrb	r3, [r7, #6]
 800e54c:	72bb      	strb	r3, [r7, #10]
 800e54e:	7abb      	ldrb	r3, [r7, #10]
 800e550:	f003 030f 	and.w	r3, r3, #15
 800e554:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e556:	74fb      	strb	r3, [r7, #19]
 800e558:	79bb      	ldrb	r3, [r7, #6]
 800e55a:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e55c:	7afb      	ldrb	r3, [r7, #11]
 800e55e:	09db      	lsrs	r3, r3, #7
 800e560:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e562:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800e564:	7cbb      	ldrb	r3, [r7, #18]
 800e566:	2b01      	cmp	r3, #1
 800e568:	bf14      	ite	ne
 800e56a:	2301      	movne	r3, #1
 800e56c:	2300      	moveq	r3, #0
 800e56e:	b2db      	uxtb	r3, r3
 800e570:	461a      	mov	r2, r3
 800e572:	7cfb      	ldrb	r3, [r7, #19]
 800e574:	0112      	lsls	r2, r2, #4
 800e576:	4413      	add	r3, r2
 800e578:	3348      	adds	r3, #72	@ 0x48
 800e57a:	015b      	lsls	r3, r3, #5
 800e57c:	697a      	ldr	r2, [r7, #20]
 800e57e:	4413      	add	r3, r2
 800e580:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	601a      	str	r2, [r3, #0]
}
 800e59a:	bf00      	nop
 800e59c:	371c      	adds	r7, #28
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a4:	4770      	bx	lr
 800e5a6:	bf00      	nop
 800e5a8:	08011014 	.word	0x08011014

0800e5ac <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b090      	sub	sp, #64	@ 0x40
 800e5b0:	af00      	add	r7, sp, #0
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	71fb      	strb	r3, [r7, #7]
 800e5b6:	79fb      	ldrb	r3, [r7, #7]
 800e5b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e5bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d002      	beq.n	800e5ca <handle_bus_reset+0x1e>
    rhport = 0;
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e5ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e5ce:	4a75      	ldr	r2, [pc, #468]	@ (800e7a4 <handle_bus_reset+0x1f8>)
 800e5d0:	011b      	lsls	r3, r3, #4
 800e5d2:	4413      	add	r3, r2
 800e5d4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800e5d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e5d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800e5dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e5e0:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 800e5e2:	7a7b      	ldrb	r3, [r7, #9]
 800e5e4:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800e5e8:	b2db      	uxtb	r3, r3
 800e5ea:	3301      	adds	r3, #1
 800e5ec:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 800e5ee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 800e5f2:	2280      	movs	r2, #128	@ 0x80
 800e5f4:	2100      	movs	r1, #0
 800e5f6:	486c      	ldr	r0, [pc, #432]	@ (800e7a8 <handle_bus_reset+0x1fc>)
 800e5f8:	f001 ff2c 	bl	8010454 <memset>

  _dcd_data.sof_en = false;
 800e5fc:	4b6b      	ldr	r3, [pc, #428]	@ (800e7ac <handle_bus_reset+0x200>)
 800e5fe:	2200      	movs	r2, #0
 800e600:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 800e602:	4b6a      	ldr	r3, [pc, #424]	@ (800e7ac <handle_bus_reset+0x200>)
 800e604:	2200      	movs	r2, #0
 800e606:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800e608:	2300      	movs	r3, #0
 800e60a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e60e:	e014      	b.n	800e63a <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800e610:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e614:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e616:	3358      	adds	r3, #88	@ 0x58
 800e618:	015b      	lsls	r3, r3, #5
 800e61a:	4413      	add	r3, r2
 800e61c:	681a      	ldr	r2, [r3, #0]
 800e61e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e622:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800e626:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e628:	3358      	adds	r3, #88	@ 0x58
 800e62a:	015b      	lsls	r3, r3, #5
 800e62c:	440b      	add	r3, r1
 800e62e:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800e630:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e634:	3301      	adds	r3, #1
 800e636:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e63a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800e63e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e642:	429a      	cmp	r2, r3
 800e644:	d3e4      	bcc.n	800e610 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800e646:	2300      	movs	r3, #0
 800e648:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800e64c:	e019      	b.n	800e682 <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 800e64e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e652:	3348      	adds	r3, #72	@ 0x48
 800e654:	015b      	lsls	r3, r3, #5
 800e656:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e658:	4413      	add	r3, r2
 800e65a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e65c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e65e:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	0fdb      	lsrs	r3, r3, #31
 800e666:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d005      	beq.n	800e678 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 800e66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800e674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e676:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800e678:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e67c:	3301      	adds	r3, #1
 800e67e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800e682:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800e686:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e68a:	429a      	cmp	r2, r3
 800e68c:	d3df      	bcc.n	800e64e <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800e68e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e690:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800e694:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800e698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e69a:	2209      	movs	r2, #9
 800e69c:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 800e6a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6a2:	2209      	movs	r2, #9
 800e6a4:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 800e6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6aa:	61fb      	str	r3, [r7, #28]
 800e6ac:	2310      	movs	r3, #16
 800e6ae:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800e6b0:	7efb      	ldrb	r3, [r7, #27]
 800e6b2:	019b      	lsls	r3, r3, #6
 800e6b4:	f043 0220 	orr.w	r2, r3, #32
 800e6b8:	69fb      	ldr	r3, [r7, #28]
 800e6ba:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800e6bc:	bf00      	nop
 800e6be:	69fb      	ldr	r3, [r7, #28]
 800e6c0:	691b      	ldr	r3, [r3, #16]
 800e6c2:	f003 0320 	and.w	r3, r3, #32
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d1f9      	bne.n	800e6be <handle_bus_reset+0x112>
}
 800e6ca:	bf00      	nop
 800e6cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6ce:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800e6d0:	6a3b      	ldr	r3, [r7, #32]
 800e6d2:	2210      	movs	r2, #16
 800e6d4:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800e6d6:	bf00      	nop
 800e6d8:	6a3b      	ldr	r3, [r7, #32]
 800e6da:	691b      	ldr	r3, [r3, #16]
 800e6dc:	f003 0310 	and.w	r3, r3, #16
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d1f9      	bne.n	800e6d8 <handle_bus_reset+0x12c>
}
 800e6e4:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 800e6e6:	79fb      	ldrb	r3, [r7, #7]
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	f7ff f851 	bl	800d790 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 800e6ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6f0:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800e6f4:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 800e6f6:	8a3b      	ldrh	r3, [r7, #16]
 800e6f8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800e6fc:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 800e6fe:	693a      	ldr	r2, [r7, #16]
 800e700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e702:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 800e706:	2300      	movs	r3, #0
 800e708:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 800e70c:	2300      	movs	r3, #0
 800e70e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800e712:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 800e714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e716:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800e71a:	f023 0203 	bic.w	r2, r3, #3
 800e71e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e720:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 800e724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e726:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800e72a:	f023 0203 	bic.w	r2, r3, #3
 800e72e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e730:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 800e734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e736:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800e73a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800e73e:	431a      	orrs	r2, r3
 800e740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e742:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 800e746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e748:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800e74c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800e750:	431a      	orrs	r2, r3
 800e752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e754:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800e758:	4b13      	ldr	r3, [pc, #76]	@ (800e7a8 <handle_bus_reset+0x1fc>)
 800e75a:	2240      	movs	r2, #64	@ 0x40
 800e75c:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800e75e:	4b12      	ldr	r3, [pc, #72]	@ (800e7a8 <handle_bus_reset+0x1fc>)
 800e760:	2240      	movs	r2, #64	@ 0x40
 800e762:	835a      	strh	r2, [r3, #26]
 800e764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e766:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800e768:	697b      	ldr	r3, [r7, #20]
 800e76a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e76c:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800e76e:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 800e770:	2b00      	cmp	r3, #0
 800e772:	d004      	beq.n	800e77e <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 800e774:	79fb      	ldrb	r3, [r7, #7]
 800e776:	4618      	mov	r0, r3
 800e778:	f7fe feea 	bl	800d550 <dma_setup_prepare>
 800e77c:	e007      	b.n	800e78e <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800e77e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e780:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800e784:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800e788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e78a:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 800e78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e790:	699b      	ldr	r3, [r3, #24]
 800e792:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 800e796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e798:	619a      	str	r2, [r3, #24]
}
 800e79a:	bf00      	nop
 800e79c:	3740      	adds	r7, #64	@ 0x40
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	bd80      	pop	{r7, pc}
 800e7a2:	bf00      	nop
 800e7a4:	08011014 	.word	0x08011014
 800e7a8:	20001534 	.word	0x20001534
 800e7ac:	200015b4 	.word	0x200015b4

0800e7b0 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b08a      	sub	sp, #40	@ 0x28
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	71fb      	strb	r3, [r7, #7]
 800e7ba:	79fb      	ldrb	r3, [r7, #7]
 800e7bc:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e7be:	7ffb      	ldrb	r3, [r7, #31]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d001      	beq.n	800e7c8 <handle_enum_done+0x18>
    rhport = 0;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e7c8:	7ffb      	ldrb	r3, [r7, #31]
 800e7ca:	4a1b      	ldr	r2, [pc, #108]	@ (800e838 <handle_enum_done+0x88>)
 800e7cc:	011b      	lsls	r3, r3, #4
 800e7ce:	4413      	add	r3, r2
 800e7d0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800e7d2:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800e7d4:	6a3b      	ldr	r3, [r7, #32]
 800e7d6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800e7da:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 800e7dc:	7e3b      	ldrb	r3, [r7, #24]
 800e7de:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800e7e2:	b2db      	uxtb	r3, r3
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d002      	beq.n	800e7ee <handle_enum_done+0x3e>
 800e7e8:	2b02      	cmp	r3, #2
 800e7ea:	d004      	beq.n	800e7f6 <handle_enum_done+0x46>
 800e7ec:	e007      	b.n	800e7fe <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 800e7ee:	2302      	movs	r3, #2
 800e7f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800e7f4:	e007      	b.n	800e806 <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800e7fc:	e003      	b.n	800e806 <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 800e7fe:	2300      	movs	r3, #0
 800e800:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800e804:	bf00      	nop
 800e806:	79fb      	ldrb	r3, [r7, #7]
 800e808:	77bb      	strb	r3, [r7, #30]
 800e80a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e80e:	777b      	strb	r3, [r7, #29]
 800e810:	2301      	movs	r3, #1
 800e812:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 800e814:	7fbb      	ldrb	r3, [r7, #30]
 800e816:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800e818:	2301      	movs	r3, #1
 800e81a:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 800e81c:	7f7b      	ldrb	r3, [r7, #29]
 800e81e:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800e820:	7f3a      	ldrb	r2, [r7, #28]
 800e822:	f107 030c 	add.w	r3, r7, #12
 800e826:	4611      	mov	r1, r2
 800e828:	4618      	mov	r0, r3
 800e82a:	f7fd fe61 	bl	800c4f0 <dcd_event_handler>
}
 800e82e:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 800e830:	bf00      	nop
 800e832:	3728      	adds	r7, #40	@ 0x28
 800e834:	46bd      	mov	sp, r7
 800e836:	bd80      	pop	{r7, pc}
 800e838:	08011014 	.word	0x08011014

0800e83c <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b08c      	sub	sp, #48	@ 0x30
 800e840:	af00      	add	r7, sp, #0
 800e842:	4603      	mov	r3, r0
 800e844:	71fb      	strb	r3, [r7, #7]
 800e846:	79fb      	ldrb	r3, [r7, #7]
 800e848:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e84a:	7cfb      	ldrb	r3, [r7, #19]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d001      	beq.n	800e854 <handle_rxflvl_irq+0x18>
    rhport = 0;
 800e850:	2300      	movs	r3, #0
 800e852:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e854:	7cfb      	ldrb	r3, [r7, #19]
 800e856:	4a45      	ldr	r2, [pc, #276]	@ (800e96c <handle_rxflvl_irq+0x130>)
 800e858:	011b      	lsls	r3, r3, #4
 800e85a:	4413      	add	r3, r2
 800e85c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e85e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800e860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e862:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e866:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 800e868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e86a:	6a1b      	ldr	r3, [r3, #32]
 800e86c:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800e86e:	7b3b      	ldrb	r3, [r7, #12]
 800e870:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e874:	b2db      	uxtb	r3, r3
 800e876:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800e87a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e87e:	3358      	adds	r3, #88	@ 0x58
 800e880:	015b      	lsls	r3, r3, #5
 800e882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e884:	4413      	add	r3, r2
 800e886:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 800e888:	7bbb      	ldrb	r3, [r7, #14]
 800e88a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800e88e:	b2db      	uxtb	r3, r3
 800e890:	3b01      	subs	r3, #1
 800e892:	2b05      	cmp	r3, #5
 800e894:	d862      	bhi.n	800e95c <handle_rxflvl_irq+0x120>
 800e896:	a201      	add	r2, pc, #4	@ (adr r2, 800e89c <handle_rxflvl_irq+0x60>)
 800e898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e89c:	0800e95d 	.word	0x0800e95d
 800e8a0:	0800e8db 	.word	0x0800e8db
 800e8a4:	0800e95d 	.word	0x0800e95d
 800e8a8:	0800e8cd 	.word	0x0800e8cd
 800e8ac:	0800e95d 	.word	0x0800e95d
 800e8b0:	0800e8b5 	.word	0x0800e8b5
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800e8b4:	4b2e      	ldr	r3, [pc, #184]	@ (800e970 <handle_rxflvl_irq+0x134>)
 800e8b6:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 800e8b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8ba:	681a      	ldr	r2, [r3, #0]
 800e8bc:	69fb      	ldr	r3, [r7, #28]
 800e8be:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 800e8c0:	69fb      	ldr	r3, [r7, #28]
 800e8c2:	3304      	adds	r3, #4
 800e8c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e8c6:	6812      	ldr	r2, [r2, #0]
 800e8c8:	601a      	str	r2, [r3, #0]
      break;
 800e8ca:	e04a      	b.n	800e962 <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800e8cc:	6a3b      	ldr	r3, [r7, #32]
 800e8ce:	691b      	ldr	r3, [r3, #16]
 800e8d0:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800e8d4:	6a3b      	ldr	r3, [r7, #32]
 800e8d6:	611a      	str	r2, [r3, #16]
      break;
 800e8d8:	e043      	b.n	800e962 <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 800e8da:	89bb      	ldrh	r3, [r7, #12]
 800e8dc:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800e8e0:	b29b      	uxth	r3, r3
 800e8e2:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800e8e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e8e8:	015b      	lsls	r3, r3, #5
 800e8ea:	4a22      	ldr	r2, [pc, #136]	@ (800e974 <handle_rxflvl_irq+0x138>)
 800e8ec:	4413      	add	r3, r2
 800e8ee:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 800e8f0:	8b7b      	ldrh	r3, [r7, #26]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d018      	beq.n	800e928 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800e8f6:	697b      	ldr	r3, [r7, #20]
 800e8f8:	685b      	ldr	r3, [r3, #4]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d007      	beq.n	800e90e <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 800e8fe:	697b      	ldr	r3, [r7, #20]
 800e900:	6858      	ldr	r0, [r3, #4]
 800e902:	8b7a      	ldrh	r2, [r7, #26]
 800e904:	2301      	movs	r3, #1
 800e906:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e908:	f7fc fa1e 	bl	800ad48 <tu_fifo_write_n_access_mode>
 800e90c:	e00c      	b.n	800e928 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 800e90e:	697b      	ldr	r3, [r7, #20]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	8b7a      	ldrh	r2, [r7, #26]
 800e914:	4619      	mov	r1, r3
 800e916:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e918:	f000 fe66 	bl	800f5e8 <dfifo_read_packet>
          xfer->buffer += byte_count;
 800e91c:	697b      	ldr	r3, [r7, #20]
 800e91e:	681a      	ldr	r2, [r3, #0]
 800e920:	8b7b      	ldrh	r3, [r7, #26]
 800e922:	441a      	add	r2, r3
 800e924:	697b      	ldr	r3, [r7, #20]
 800e926:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 800e928:	697b      	ldr	r3, [r7, #20]
 800e92a:	895b      	ldrh	r3, [r3, #10]
 800e92c:	8b7a      	ldrh	r2, [r7, #26]
 800e92e:	429a      	cmp	r2, r3
 800e930:	d216      	bcs.n	800e960 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 800e932:	6a3b      	ldr	r3, [r7, #32]
 800e934:	691b      	ldr	r3, [r3, #16]
 800e936:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 800e938:	697b      	ldr	r3, [r7, #20]
 800e93a:	891a      	ldrh	r2, [r3, #8]
 800e93c:	68bb      	ldr	r3, [r7, #8]
 800e93e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e942:	b29b      	uxth	r3, r3
 800e944:	1ad3      	subs	r3, r2, r3
 800e946:	b29a      	uxth	r2, r3
 800e948:	697b      	ldr	r3, [r7, #20]
 800e94a:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800e94c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e950:	2b00      	cmp	r3, #0
 800e952:	d105      	bne.n	800e960 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800e954:	4b08      	ldr	r3, [pc, #32]	@ (800e978 <handle_rxflvl_irq+0x13c>)
 800e956:	2200      	movs	r2, #0
 800e958:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800e95a:	e001      	b.n	800e960 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800e95c:	bf00      	nop
 800e95e:	e000      	b.n	800e962 <handle_rxflvl_irq+0x126>
      break;
 800e960:	bf00      	nop
  }
}
 800e962:	bf00      	nop
 800e964:	3730      	adds	r7, #48	@ 0x30
 800e966:	46bd      	mov	sp, r7
 800e968:	bd80      	pop	{r7, pc}
 800e96a:	bf00      	nop
 800e96c:	08011014 	.word	0x08011014
 800e970:	200015bc 	.word	0x200015bc
 800e974:	20001534 	.word	0x20001534
 800e978:	200015b4 	.word	0x200015b4

0800e97c <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b090      	sub	sp, #64	@ 0x40
 800e980:	af00      	add	r7, sp, #0
 800e982:	4603      	mov	r3, r0
 800e984:	603a      	str	r2, [r7, #0]
 800e986:	71fb      	strb	r3, [r7, #7]
 800e988:	460b      	mov	r3, r1
 800e98a:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800e98c:	783b      	ldrb	r3, [r7, #0]
 800e98e:	f003 0308 	and.w	r3, r3, #8
 800e992:	b2db      	uxtb	r3, r3
 800e994:	2b00      	cmp	r3, #0
 800e996:	d03d      	beq.n	800ea14 <handle_epout_slave+0x98>
 800e998:	79fb      	ldrb	r3, [r7, #7]
 800e99a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e99e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d002      	beq.n	800e9ac <handle_epout_slave+0x30>
    rhport = 0;
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e9ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e9b0:	4a3f      	ldr	r2, [pc, #252]	@ (800eab0 <handle_epout_slave+0x134>)
 800e9b2:	011b      	lsls	r3, r3, #4
 800e9b4:	4413      	add	r3, r2
 800e9b6:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 800e9b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9c0:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e9c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	0fdb      	lsrs	r3, r3, #31
 800e9c8:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d005      	beq.n	800e9da <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800e9ce:	79fb      	ldrb	r3, [r7, #7]
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	2180      	movs	r1, #128	@ 0x80
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	f7fe ffe7 	bl	800d9a8 <edpt_disable>
 800e9da:	79fb      	ldrb	r3, [r7, #7]
 800e9dc:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800e9e0:	4b34      	ldr	r3, [pc, #208]	@ (800eab4 <handle_epout_slave+0x138>)
 800e9e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e9e4:	2301      	movs	r3, #1
 800e9e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 800e9ea:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e9ee:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800e9f0:	2306      	movs	r3, #6
 800e9f2:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800e9f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e9f6:	f107 0318 	add.w	r3, r7, #24
 800e9fa:	6810      	ldr	r0, [r2, #0]
 800e9fc:	6851      	ldr	r1, [r2, #4]
 800e9fe:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800ea00:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800ea04:	f107 0314 	add.w	r3, r7, #20
 800ea08:	4611      	mov	r1, r2
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	f7fd fd70 	bl	800c4f0 <dcd_event_handler>
}
 800ea10:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 800ea12:	e04a      	b.n	800eaaa <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 800ea14:	783b      	ldrb	r3, [r7, #0]
 800ea16:	f003 0301 	and.w	r3, r3, #1
 800ea1a:	b2db      	uxtb	r3, r3
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d044      	beq.n	800eaaa <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 800ea20:	783b      	ldrb	r3, [r7, #0]
 800ea22:	f003 0320 	and.w	r3, r3, #32
 800ea26:	b2db      	uxtb	r3, r3
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d13e      	bne.n	800eaaa <handle_epout_slave+0x12e>
 800ea2c:	787b      	ldrb	r3, [r7, #1]
 800ea2e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ea32:	b2db      	uxtb	r3, r3
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d138      	bne.n	800eaaa <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800ea38:	79bb      	ldrb	r3, [r7, #6]
 800ea3a:	015b      	lsls	r3, r3, #5
 800ea3c:	4a1e      	ldr	r2, [pc, #120]	@ (800eab8 <handle_epout_slave+0x13c>)
 800ea3e:	4413      	add	r3, r2
 800ea40:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800ea42:	79bb      	ldrb	r3, [r7, #6]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d10a      	bne.n	800ea5e <handle_epout_slave+0xe2>
 800ea48:	4b1c      	ldr	r3, [pc, #112]	@ (800eabc <handle_epout_slave+0x140>)
 800ea4a:	881b      	ldrh	r3, [r3, #0]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d006      	beq.n	800ea5e <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 800ea50:	79b9      	ldrb	r1, [r7, #6]
 800ea52:	79fb      	ldrb	r3, [r7, #7]
 800ea54:	2200      	movs	r2, #0
 800ea56:	4618      	mov	r0, r3
 800ea58:	f7ff f8fc 	bl	800dc54 <edpt_schedule_packets>
 800ea5c:	e025      	b.n	800eaaa <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800ea5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ea60:	891b      	ldrh	r3, [r3, #8]
 800ea62:	461a      	mov	r2, r3
 800ea64:	79fb      	ldrb	r3, [r7, #7]
 800ea66:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ea6a:	79bb      	ldrb	r3, [r7, #6]
 800ea6c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800ea70:	627a      	str	r2, [r7, #36]	@ 0x24
 800ea72:	2300      	movs	r3, #0
 800ea74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ea78:	2301      	movs	r3, #1
 800ea7a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800ea7e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ea82:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800ea84:	2307      	movs	r3, #7
 800ea86:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800ea88:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ea8c:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800ea8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea90:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800ea92:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ea96:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800ea98:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800ea9c:	f107 0308 	add.w	r3, r7, #8
 800eaa0:	4611      	mov	r1, r2
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f7fd fd24 	bl	800c4f0 <dcd_event_handler>
}
 800eaa8:	bf00      	nop
      }
    }
  }
}
 800eaaa:	3740      	adds	r7, #64	@ 0x40
 800eaac:	46bd      	mov	sp, r7
 800eaae:	bd80      	pop	{r7, pc}
 800eab0:	08011014 	.word	0x08011014
 800eab4:	200015bc 	.word	0x200015bc
 800eab8:	20001534 	.word	0x20001534
 800eabc:	200015b4 	.word	0x200015b4

0800eac0 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800eac0:	b580      	push	{r7, lr}
 800eac2:	b08e      	sub	sp, #56	@ 0x38
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	4603      	mov	r3, r0
 800eac8:	603a      	str	r2, [r7, #0]
 800eaca:	71fb      	strb	r3, [r7, #7]
 800eacc:	460b      	mov	r3, r1
 800eace:	71bb      	strb	r3, [r7, #6]
 800ead0:	79fb      	ldrb	r3, [r7, #7]
 800ead2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ead6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d002      	beq.n	800eae4 <handle_epin_slave+0x24>
    rhport = 0;
 800eade:	2300      	movs	r3, #0
 800eae0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800eae4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800eae8:	4a42      	ldr	r2, [pc, #264]	@ (800ebf4 <handle_epin_slave+0x134>)
 800eaea:	011b      	lsls	r3, r3, #4
 800eaec:	4413      	add	r3, r2
 800eaee:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800eaf0:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800eaf2:	79bb      	ldrb	r3, [r7, #6]
 800eaf4:	3348      	adds	r3, #72	@ 0x48
 800eaf6:	015b      	lsls	r3, r3, #5
 800eaf8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800eafa:	4413      	add	r3, r2
 800eafc:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800eafe:	79bb      	ldrb	r3, [r7, #6]
 800eb00:	015b      	lsls	r3, r3, #5
 800eb02:	3310      	adds	r3, #16
 800eb04:	4a3c      	ldr	r2, [pc, #240]	@ (800ebf8 <handle_epin_slave+0x138>)
 800eb06:	4413      	add	r3, r2
 800eb08:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 800eb0a:	783b      	ldrb	r3, [r7, #0]
 800eb0c:	f003 0301 	and.w	r3, r3, #1
 800eb10:	b2db      	uxtb	r3, r3
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d037      	beq.n	800eb86 <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800eb16:	79bb      	ldrb	r3, [r7, #6]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d10a      	bne.n	800eb32 <handle_epin_slave+0x72>
 800eb1c:	4b37      	ldr	r3, [pc, #220]	@ (800ebfc <handle_epin_slave+0x13c>)
 800eb1e:	885b      	ldrh	r3, [r3, #2]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d006      	beq.n	800eb32 <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800eb24:	79b9      	ldrb	r1, [r7, #6]
 800eb26:	79fb      	ldrb	r3, [r7, #7]
 800eb28:	2201      	movs	r2, #1
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f7ff f892 	bl	800dc54 <edpt_schedule_packets>
 800eb30:	e029      	b.n	800eb86 <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800eb32:	79bb      	ldrb	r3, [r7, #6]
 800eb34:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800eb38:	b2d9      	uxtb	r1, r3
 800eb3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb3c:	891b      	ldrh	r3, [r3, #8]
 800eb3e:	461a      	mov	r2, r3
 800eb40:	79fb      	ldrb	r3, [r7, #7]
 800eb42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800eb46:	460b      	mov	r3, r1
 800eb48:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800eb4c:	627a      	str	r2, [r7, #36]	@ 0x24
 800eb4e:	2300      	movs	r3, #0
 800eb50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb54:	2301      	movs	r3, #1
 800eb56:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800eb5a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800eb5e:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800eb60:	2307      	movs	r3, #7
 800eb62:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800eb64:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800eb68:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800eb6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb6c:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800eb6e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800eb72:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800eb74:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800eb78:	f107 030c 	add.w	r3, r7, #12
 800eb7c:	4611      	mov	r1, r2
 800eb7e:	4618      	mov	r0, r3
 800eb80:	f7fd fcb6 	bl	800c4f0 <dcd_event_handler>
}
 800eb84:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800eb86:	783b      	ldrb	r3, [r7, #0]
 800eb88:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800eb8c:	b2db      	uxtb	r3, r3
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d02c      	beq.n	800ebec <handle_epin_slave+0x12c>
 800eb92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb94:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800eb98:	61fb      	str	r3, [r7, #28]
 800eb9a:	79bb      	ldrb	r3, [r7, #6]
 800eb9c:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800eb9e:	7efb      	ldrb	r3, [r7, #27]
 800eba0:	69fa      	ldr	r2, [r7, #28]
 800eba2:	fa22 f303 	lsr.w	r3, r2, r3
 800eba6:	f003 0301 	and.w	r3, r3, #1
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	bf14      	ite	ne
 800ebae:	2301      	movne	r3, #1
 800ebb0:	2300      	moveq	r3, #0
 800ebb2:	b2db      	uxtb	r3, r3
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d019      	beq.n	800ebec <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800ebb8:	79ba      	ldrb	r2, [r7, #6]
 800ebba:	79fb      	ldrb	r3, [r7, #7]
 800ebbc:	4611      	mov	r1, r2
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	f7fe ffc2 	bl	800db48 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800ebc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebc6:	691b      	ldr	r3, [r3, #16]
 800ebc8:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800ebca:	68bb      	ldr	r3, [r7, #8]
 800ebcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d10b      	bne.n	800ebec <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800ebd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebd6:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800ebda:	79bb      	ldrb	r3, [r7, #6]
 800ebdc:	2101      	movs	r1, #1
 800ebde:	fa01 f303 	lsl.w	r3, r1, r3
 800ebe2:	43db      	mvns	r3, r3
 800ebe4:	401a      	ands	r2, r3
 800ebe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebe8:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 800ebec:	bf00      	nop
 800ebee:	3738      	adds	r7, #56	@ 0x38
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	bd80      	pop	{r7, pc}
 800ebf4:	08011014 	.word	0x08011014
 800ebf8:	20001534 	.word	0x20001534
 800ebfc:	200015b4 	.word	0x200015b4

0800ec00 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b090      	sub	sp, #64	@ 0x40
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	4603      	mov	r3, r0
 800ec08:	460a      	mov	r2, r1
 800ec0a:	71fb      	strb	r3, [r7, #7]
 800ec0c:	4613      	mov	r3, r2
 800ec0e:	71bb      	strb	r3, [r7, #6]
 800ec10:	79fb      	ldrb	r3, [r7, #7]
 800ec12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ec16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d002      	beq.n	800ec24 <handle_ep_irq+0x24>
    rhport = 0;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ec24:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ec28:	4a3e      	ldr	r2, [pc, #248]	@ (800ed24 <handle_ep_irq+0x124>)
 800ec2a:	011b      	lsls	r3, r3, #4
 800ec2c:	4413      	add	r3, r2
 800ec2e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ec30:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ec32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec34:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ec36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ec3a:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ec3c:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800ec3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ec42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec44:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ec46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ec4a:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 800ec4c:	7c7b      	ldrb	r3, [r7, #17]
 800ec4e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ec52:	b2db      	uxtb	r3, r3
 800ec54:	3301      	adds	r3, #1
 800ec56:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800ec58:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 800ec5c:	79bb      	ldrb	r3, [r7, #6]
 800ec5e:	2b01      	cmp	r3, #1
 800ec60:	d101      	bne.n	800ec66 <handle_ep_irq+0x66>
 800ec62:	2300      	movs	r3, #0
 800ec64:	e000      	b.n	800ec68 <handle_ep_irq+0x68>
 800ec66:	2310      	movs	r3, #16
 800ec68:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 800ec6c:	79bb      	ldrb	r3, [r7, #6]
 800ec6e:	2b01      	cmp	r3, #1
 800ec70:	bf14      	ite	ne
 800ec72:	2301      	movne	r3, #1
 800ec74:	2300      	moveq	r3, #0
 800ec76:	b2db      	uxtb	r3, r3
 800ec78:	025b      	lsls	r3, r3, #9
 800ec7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ec80:	4413      	add	r3, r2
 800ec82:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800ec84:	2300      	movs	r3, #0
 800ec86:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ec8a:	e03f      	b.n	800ed0c <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 800ec8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec8e:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800ec92:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800ec96:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ec9a:	440a      	add	r2, r1
 800ec9c:	b2d2      	uxtb	r2, r2
 800ec9e:	61fb      	str	r3, [r7, #28]
 800eca0:	4613      	mov	r3, r2
 800eca2:	76fb      	strb	r3, [r7, #27]
 800eca4:	7efb      	ldrb	r3, [r7, #27]
 800eca6:	69fa      	ldr	r2, [r7, #28]
 800eca8:	fa22 f303 	lsr.w	r3, r2, r3
 800ecac:	f003 0301 	and.w	r3, r3, #1
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	bf14      	ite	ne
 800ecb4:	2301      	movne	r3, #1
 800ecb6:	2300      	moveq	r3, #0
 800ecb8:	b2db      	uxtb	r3, r3
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d021      	beq.n	800ed02 <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800ecbe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ecc2:	015b      	lsls	r3, r3, #5
 800ecc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ecc6:	4413      	add	r3, r2
 800ecc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800ecca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eccc:	689b      	ldr	r3, [r3, #8]
 800ecce:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 800ecd0:	68fa      	ldr	r2, [r7, #12]
 800ecd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecd4:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800ecd6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d111      	bne.n	800ed02 <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 800ecde:	79bb      	ldrb	r3, [r7, #6]
 800ece0:	2b01      	cmp	r3, #1
 800ece2:	d107      	bne.n	800ecf4 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800ece4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800ece8:	79fb      	ldrb	r3, [r7, #7]
 800ecea:	68fa      	ldr	r2, [r7, #12]
 800ecec:	4618      	mov	r0, r3
 800ecee:	f7ff fee7 	bl	800eac0 <handle_epin_slave>
 800ecf2:	e006      	b.n	800ed02 <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 800ecf4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800ecf8:	79fb      	ldrb	r3, [r7, #7]
 800ecfa:	68fa      	ldr	r2, [r7, #12]
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	f7ff fe3d 	bl	800e97c <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800ed02:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ed06:	3301      	adds	r3, #1
 800ed08:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ed0c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ed10:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800ed14:	429a      	cmp	r2, r3
 800ed16:	d3b9      	bcc.n	800ec8c <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 800ed18:	bf00      	nop
 800ed1a:	bf00      	nop
 800ed1c:	3740      	adds	r7, #64	@ 0x40
 800ed1e:	46bd      	mov	sp, r7
 800ed20:	bd80      	pop	{r7, pc}
 800ed22:	bf00      	nop
 800ed24:	08011014 	.word	0x08011014

0800ed28 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b096      	sub	sp, #88	@ 0x58
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	4603      	mov	r3, r0
 800ed30:	71fb      	strb	r3, [r7, #7]
 800ed32:	79fb      	ldrb	r3, [r7, #7]
 800ed34:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ed38:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d002      	beq.n	800ed46 <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 800ed40:	2300      	movs	r3, #0
 800ed42:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ed46:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ed4a:	4a64      	ldr	r2, [pc, #400]	@ (800eedc <handle_incomplete_iso_in+0x1b4>)
 800ed4c:	011b      	lsls	r3, r3, #4
 800ed4e:	4413      	add	r3, r2
 800ed50:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800ed52:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800ed54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed56:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800ed5a:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 800ed5c:	6a3b      	ldr	r3, [r7, #32]
 800ed5e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800ed62:	b29b      	uxth	r3, r3
 800ed64:	f003 0301 	and.w	r3, r3, #1
 800ed68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ed6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ed6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ed72:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800ed74:	7f7b      	ldrb	r3, [r7, #29]
 800ed76:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ed7a:	b2db      	uxtb	r3, r3
 800ed7c:	3301      	adds	r3, #1
 800ed7e:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800ed80:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800ed84:	2300      	movs	r3, #0
 800ed86:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800ed8a:	e09a      	b.n	800eec2 <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 800ed8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ed90:	3348      	adds	r3, #72	@ 0x48
 800ed92:	015b      	lsls	r3, r3, #5
 800ed94:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ed96:	4413      	add	r3, r2
 800ed98:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800ed9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 800eda0:	7efb      	ldrb	r3, [r7, #27]
 800eda2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800eda6:	b2db      	uxtb	r3, r3
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	f000 8085 	beq.w	800eeb8 <handle_incomplete_iso_in+0x190>
 800edae:	7ebb      	ldrb	r3, [r7, #26]
 800edb0:	f003 030c 	and.w	r3, r3, #12
 800edb4:	b2db      	uxtb	r3, r3
 800edb6:	2b04      	cmp	r3, #4
 800edb8:	d17e      	bne.n	800eeb8 <handle_incomplete_iso_in+0x190>
 800edba:	7ebb      	ldrb	r3, [r7, #26]
 800edbc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800edc0:	b2db      	uxtb	r3, r3
 800edc2:	461a      	mov	r2, r3
 800edc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800edc6:	4293      	cmp	r3, r2
 800edc8:	d176      	bne.n	800eeb8 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800edca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800edce:	015b      	lsls	r3, r3, #5
 800edd0:	3310      	adds	r3, #16
 800edd2:	4a43      	ldr	r2, [pc, #268]	@ (800eee0 <handle_incomplete_iso_in+0x1b8>)
 800edd4:	4413      	add	r3, r2
 800edd6:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 800edd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800edda:	7b5b      	ldrb	r3, [r3, #13]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d038      	beq.n	800ee52 <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 800ede0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ede2:	7b5b      	ldrb	r3, [r3, #13]
 800ede4:	3b01      	subs	r3, #1
 800ede6:	b2da      	uxtb	r2, r3
 800ede8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800edea:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 800edec:	2300      	movs	r3, #0
 800edee:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 800edf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800edf2:	891b      	ldrh	r3, [r3, #8]
 800edf4:	461a      	mov	r2, r3
 800edf6:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800edfa:	68bb      	ldr	r3, [r7, #8]
 800edfc:	f362 0312 	bfi	r3, r2, #0, #19
 800ee00:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800ee02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ee04:	891b      	ldrh	r3, [r3, #8]
 800ee06:	461a      	mov	r2, r3
 800ee08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ee0a:	895b      	ldrh	r3, [r3, #10]
 800ee0c:	637a      	str	r2, [r7, #52]	@ 0x34
 800ee0e:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800ee10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ee12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee14:	4413      	add	r3, r2
 800ee16:	1e5a      	subs	r2, r3, #1
 800ee18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ee22:	b29a      	uxth	r2, r3
 800ee24:	897b      	ldrh	r3, [r7, #10]
 800ee26:	f362 03cc 	bfi	r3, r2, #3, #10
 800ee2a:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 800ee2c:	68ba      	ldr	r2, [r7, #8]
 800ee2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ee30:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 800ee32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d004      	beq.n	800ee42 <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 800ee38:	7efb      	ldrb	r3, [r7, #27]
 800ee3a:	f043 0310 	orr.w	r3, r3, #16
 800ee3e:	76fb      	strb	r3, [r7, #27]
 800ee40:	e003      	b.n	800ee4a <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 800ee42:	7efb      	ldrb	r3, [r7, #27]
 800ee44:	f043 0320 	orr.w	r3, r3, #32
 800ee48:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800ee4a:	69ba      	ldr	r2, [r7, #24]
 800ee4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ee4e:	601a      	str	r2, [r3, #0]
 800ee50:	e032      	b.n	800eeb8 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800ee52:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ee56:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ee5a:	b2d9      	uxtb	r1, r3
 800ee5c:	79fb      	ldrb	r3, [r7, #7]
 800ee5e:	2200      	movs	r2, #0
 800ee60:	4618      	mov	r0, r3
 800ee62:	f7fe fda1 	bl	800d9a8 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800ee66:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ee6a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ee6e:	b2da      	uxtb	r2, r3
 800ee70:	79fb      	ldrb	r3, [r7, #7]
 800ee72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ee76:	4613      	mov	r3, r2
 800ee78:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ee80:	2301      	movs	r3, #1
 800ee82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ee86:	2301      	movs	r3, #1
 800ee88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 800ee8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ee90:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800ee92:	2307      	movs	r3, #7
 800ee94:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800ee96:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ee9a:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800ee9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee9e:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800eea0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eea4:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800eea6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800eeaa:	f107 030c 	add.w	r3, r7, #12
 800eeae:	4611      	mov	r1, r2
 800eeb0:	4618      	mov	r0, r3
 800eeb2:	f7fd fb1d 	bl	800c4f0 <dcd_event_handler>
}
 800eeb6:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800eeb8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800eebc:	3301      	adds	r3, #1
 800eebe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800eec2:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800eec6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800eeca:	429a      	cmp	r2, r3
 800eecc:	f4ff af5e 	bcc.w	800ed8c <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 800eed0:	bf00      	nop
 800eed2:	bf00      	nop
 800eed4:	3758      	adds	r7, #88	@ 0x58
 800eed6:	46bd      	mov	sp, r7
 800eed8:	bd80      	pop	{r7, pc}
 800eeda:	bf00      	nop
 800eedc:	08011014 	.word	0x08011014
 800eee0:	20001534 	.word	0x20001534

0800eee4 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b098      	sub	sp, #96	@ 0x60
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	4603      	mov	r3, r0
 800eeec:	71fb      	strb	r3, [r7, #7]
 800eeee:	79fb      	ldrb	r3, [r7, #7]
 800eef0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800eef4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d002      	beq.n	800ef02 <dcd_int_handler+0x1e>
    rhport = 0;
 800eefc:	2300      	movs	r3, #0
 800eefe:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ef02:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800ef06:	4a94      	ldr	r2, [pc, #592]	@ (800f158 <dcd_int_handler+0x274>)
 800ef08:	011b      	lsls	r3, r3, #4
 800ef0a:	4413      	add	r3, r2
 800ef0c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ef0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 800ef10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef12:	699b      	ldr	r3, [r3, #24]
 800ef14:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 800ef16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef18:	695b      	ldr	r3, [r3, #20]
 800ef1a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ef1c:	4013      	ands	r3, r2
 800ef1e:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 800ef20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d00d      	beq.n	800ef46 <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 800ef2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef2c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ef30:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 800ef32:	2001      	movs	r0, #1
 800ef34:	f7fd fdac 	bl	800ca90 <usbd_spin_lock>
    handle_bus_reset(rhport);
 800ef38:	79fb      	ldrb	r3, [r7, #7]
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	f7ff fb36 	bl	800e5ac <handle_bus_reset>
    usbd_spin_unlock(true);
 800ef40:	2001      	movs	r0, #1
 800ef42:	f7fd fdc9 	bl	800cad8 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800ef46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d011      	beq.n	800ef74 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 800ef50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef52:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800ef56:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 800ef58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ef5e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800ef60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef62:	699b      	ldr	r3, [r3, #24]
 800ef64:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800ef68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef6a:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 800ef6c:	79fb      	ldrb	r3, [r7, #7]
 800ef6e:	4618      	mov	r0, r3
 800ef70:	f7ff fc1e 	bl	800e7b0 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800ef74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d023      	beq.n	800efc6 <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800ef7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ef84:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800ef86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef88:	699b      	ldr	r3, [r3, #24]
 800ef8a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ef8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef90:	619a      	str	r2, [r3, #24]
 800ef92:	79fb      	ldrb	r3, [r7, #7]
 800ef94:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800ef98:	2304      	movs	r3, #4
 800ef9a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800ef9e:	2301      	movs	r3, #1
 800efa0:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800efa4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800efa8:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 800efac:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800efb0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800efb4:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800efb8:	f107 0320 	add.w	r3, r7, #32
 800efbc:	4611      	mov	r1, r2
 800efbe:	4618      	mov	r0, r3
 800efc0:	f7fd fa96 	bl	800c4f0 <dcd_event_handler>
}
 800efc4:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800efc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efc8:	2b00      	cmp	r3, #0
 800efca:	da23      	bge.n	800f014 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 800efcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800efce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800efd2:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800efd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800efd6:	699b      	ldr	r3, [r3, #24]
 800efd8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800efdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800efde:	619a      	str	r2, [r3, #24]
 800efe0:	79fb      	ldrb	r3, [r7, #7]
 800efe2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800efe6:	2305      	movs	r3, #5
 800efe8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800efec:	2301      	movs	r3, #1
 800efee:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800eff2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800eff6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 800effa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800effe:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800f002:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800f006:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800f00a:	4611      	mov	r1, r2
 800f00c:	4618      	mov	r0, r3
 800f00e:	f7fd fa6f 	bl	800c4f0 <dcd_event_handler>
}
 800f012:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 800f014:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f016:	f003 0304 	and.w	r3, r3, #4
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d022      	beq.n	800f064 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 800f01e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f020:	685b      	ldr	r3, [r3, #4]
 800f022:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 800f024:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f026:	f003 0304 	and.w	r3, r3, #4
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d017      	beq.n	800f05e <dcd_int_handler+0x17a>
 800f02e:	79fb      	ldrb	r3, [r7, #7]
 800f030:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800f034:	2302      	movs	r3, #2
 800f036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f03a:	2301      	movs	r3, #1
 800f03c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 800f040:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800f044:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800f046:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f04a:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800f04c:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800f050:	f107 0314 	add.w	r3, r7, #20
 800f054:	4611      	mov	r1, r2
 800f056:	4618      	mov	r0, r3
 800f058:	f7fd fa4a 	bl	800c4f0 <dcd_event_handler>
}
 800f05c:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 800f05e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f060:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f062:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800f064:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f066:	f003 0308 	and.w	r3, r3, #8
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d034      	beq.n	800f0d8 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 800f06e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f070:	2208      	movs	r2, #8
 800f072:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800f074:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f076:	699b      	ldr	r3, [r3, #24]
 800f078:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800f07c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f07e:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 800f080:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f082:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800f086:	0a1b      	lsrs	r3, r3, #8
 800f088:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800f08c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 800f08e:	4b33      	ldr	r3, [pc, #204]	@ (800f15c <dcd_int_handler+0x278>)
 800f090:	79db      	ldrb	r3, [r3, #7]
 800f092:	f083 0301 	eor.w	r3, r3, #1
 800f096:	b2db      	uxtb	r3, r3
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d005      	beq.n	800f0a8 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 800f09c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f09e:	699b      	ldr	r3, [r3, #24]
 800f0a0:	f023 0208 	bic.w	r2, r3, #8
 800f0a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f0a6:	619a      	str	r2, [r3, #24]
 800f0a8:	79fb      	ldrb	r3, [r7, #7]
 800f0aa:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800f0ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f0b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f0b2:	2301      	movs	r3, #1
 800f0b4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800f0b8:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800f0bc:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 800f0be:	2303      	movs	r3, #3
 800f0c0:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800f0c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0c4:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800f0c6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800f0ca:	f107 0308 	add.w	r3, r7, #8
 800f0ce:	4611      	mov	r1, r2
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	f7fd fa0d 	bl	800c4f0 <dcd_event_handler>
}
 800f0d6:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 800f0d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0da:	f003 0310 	and.w	r3, r3, #16
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d015      	beq.n	800f10e <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800f0e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f0e4:	699b      	ldr	r3, [r3, #24]
 800f0e6:	f023 0210 	bic.w	r2, r3, #16
 800f0ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f0ec:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 800f0ee:	79fb      	ldrb	r3, [r7, #7]
 800f0f0:	4618      	mov	r0, r3
 800f0f2:	f7ff fba3 	bl	800e83c <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 800f0f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f0f8:	695b      	ldr	r3, [r3, #20]
 800f0fa:	f003 0310 	and.w	r3, r3, #16
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d1f5      	bne.n	800f0ee <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 800f102:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f104:	699b      	ldr	r3, [r3, #24]
 800f106:	f043 0210 	orr.w	r2, r3, #16
 800f10a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f10c:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 800f10e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f110:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800f114:	2b00      	cmp	r3, #0
 800f116:	d004      	beq.n	800f122 <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 800f118:	79fb      	ldrb	r3, [r7, #7]
 800f11a:	2100      	movs	r1, #0
 800f11c:	4618      	mov	r0, r3
 800f11e:	f7ff fd6f 	bl	800ec00 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 800f122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f124:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d004      	beq.n	800f136 <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 800f12c:	79fb      	ldrb	r3, [r7, #7]
 800f12e:	2101      	movs	r1, #1
 800f130:	4618      	mov	r0, r3
 800f132:	f7ff fd65 	bl	800ec00 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 800f136:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f138:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d007      	beq.n	800f150 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 800f140:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f142:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f146:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 800f148:	79fb      	ldrb	r3, [r7, #7]
 800f14a:	4618      	mov	r0, r3
 800f14c:	f7ff fdec 	bl	800ed28 <handle_incomplete_iso_in>
  }
}
 800f150:	bf00      	nop
 800f152:	3760      	adds	r7, #96	@ 0x60
 800f154:	46bd      	mov	sp, r7
 800f156:	bd80      	pop	{r7, pc}
 800f158:	08011014 	.word	0x08011014
 800f15c:	200015b4 	.word	0x200015b4

0800f160 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800f160:	b480      	push	{r7}
 800f162:	b083      	sub	sp, #12
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
 800f168:	460b      	mov	r3, r1
 800f16a:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800f16c:	78fb      	ldrb	r3, [r7, #3]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d106      	bne.n	800f180 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f176:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 800f17e:	e005      	b.n	800f18c <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f184:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800f18c:	bf00      	nop
 800f18e:	370c      	adds	r7, #12
 800f190:	46bd      	mov	sp, r7
 800f192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f196:	4770      	bx	lr

0800f198 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800f198:	b480      	push	{r7}
 800f19a:	b085      	sub	sp, #20
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	6078      	str	r0, [r7, #4]
 800f1a0:	460b      	mov	r3, r1
 800f1a2:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800f1a4:	78fb      	ldrb	r3, [r7, #3]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d152      	bne.n	800f250 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 800f1aa:	4b2c      	ldr	r3, [pc, #176]	@ (800f25c <dwc2_phy_update+0xc4>)
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	4a2c      	ldr	r2, [pc, #176]	@ (800f260 <dwc2_phy_update+0xc8>)
 800f1b0:	4293      	cmp	r3, r2
 800f1b2:	d302      	bcc.n	800f1ba <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800f1b4:	2306      	movs	r3, #6
 800f1b6:	60fb      	str	r3, [r7, #12]
 800f1b8:	e041      	b.n	800f23e <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 800f1ba:	4b28      	ldr	r3, [pc, #160]	@ (800f25c <dwc2_phy_update+0xc4>)
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	4a29      	ldr	r2, [pc, #164]	@ (800f264 <dwc2_phy_update+0xcc>)
 800f1c0:	4293      	cmp	r3, r2
 800f1c2:	d902      	bls.n	800f1ca <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800f1c4:	2307      	movs	r3, #7
 800f1c6:	60fb      	str	r3, [r7, #12]
 800f1c8:	e039      	b.n	800f23e <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 800f1ca:	4b24      	ldr	r3, [pc, #144]	@ (800f25c <dwc2_phy_update+0xc4>)
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	4a26      	ldr	r2, [pc, #152]	@ (800f268 <dwc2_phy_update+0xd0>)
 800f1d0:	4293      	cmp	r3, r2
 800f1d2:	d302      	bcc.n	800f1da <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 800f1d4:	2308      	movs	r3, #8
 800f1d6:	60fb      	str	r3, [r7, #12]
 800f1d8:	e031      	b.n	800f23e <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 800f1da:	4b20      	ldr	r3, [pc, #128]	@ (800f25c <dwc2_phy_update+0xc4>)
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	4a23      	ldr	r2, [pc, #140]	@ (800f26c <dwc2_phy_update+0xd4>)
 800f1e0:	4293      	cmp	r3, r2
 800f1e2:	d902      	bls.n	800f1ea <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 800f1e4:	2309      	movs	r3, #9
 800f1e6:	60fb      	str	r3, [r7, #12]
 800f1e8:	e029      	b.n	800f23e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 800f1ea:	4b1c      	ldr	r3, [pc, #112]	@ (800f25c <dwc2_phy_update+0xc4>)
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	4a20      	ldr	r2, [pc, #128]	@ (800f270 <dwc2_phy_update+0xd8>)
 800f1f0:	4293      	cmp	r3, r2
 800f1f2:	d902      	bls.n	800f1fa <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 800f1f4:	230a      	movs	r3, #10
 800f1f6:	60fb      	str	r3, [r7, #12]
 800f1f8:	e021      	b.n	800f23e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 800f1fa:	4b18      	ldr	r3, [pc, #96]	@ (800f25c <dwc2_phy_update+0xc4>)
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	4a1d      	ldr	r2, [pc, #116]	@ (800f274 <dwc2_phy_update+0xdc>)
 800f200:	4293      	cmp	r3, r2
 800f202:	d902      	bls.n	800f20a <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 800f204:	230b      	movs	r3, #11
 800f206:	60fb      	str	r3, [r7, #12]
 800f208:	e019      	b.n	800f23e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 800f20a:	4b14      	ldr	r3, [pc, #80]	@ (800f25c <dwc2_phy_update+0xc4>)
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	4a1a      	ldr	r2, [pc, #104]	@ (800f278 <dwc2_phy_update+0xe0>)
 800f210:	4293      	cmp	r3, r2
 800f212:	d302      	bcc.n	800f21a <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 800f214:	230c      	movs	r3, #12
 800f216:	60fb      	str	r3, [r7, #12]
 800f218:	e011      	b.n	800f23e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 800f21a:	4b10      	ldr	r3, [pc, #64]	@ (800f25c <dwc2_phy_update+0xc4>)
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	4a17      	ldr	r2, [pc, #92]	@ (800f27c <dwc2_phy_update+0xe4>)
 800f220:	4293      	cmp	r3, r2
 800f222:	d302      	bcc.n	800f22a <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 800f224:	230d      	movs	r3, #13
 800f226:	60fb      	str	r3, [r7, #12]
 800f228:	e009      	b.n	800f23e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 800f22a:	4b0c      	ldr	r3, [pc, #48]	@ (800f25c <dwc2_phy_update+0xc4>)
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	4a14      	ldr	r2, [pc, #80]	@ (800f280 <dwc2_phy_update+0xe8>)
 800f230:	4293      	cmp	r3, r2
 800f232:	d302      	bcc.n	800f23a <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 800f234:	230e      	movs	r3, #14
 800f236:	60fb      	str	r3, [r7, #12]
 800f238:	e001      	b.n	800f23e <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 800f23a:	230f      	movs	r3, #15
 800f23c:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	68db      	ldr	r3, [r3, #12]
 800f242:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	029b      	lsls	r3, r3, #10
 800f24a:	431a      	orrs	r2, r3
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	60da      	str	r2, [r3, #12]
  }
}
 800f250:	bf00      	nop
 800f252:	3714      	adds	r7, #20
 800f254:	46bd      	mov	sp, r7
 800f256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25a:	4770      	bx	lr
 800f25c:	20000014 	.word	0x20000014
 800f260:	01e84800 	.word	0x01e84800
 800f264:	01a39ddf 	.word	0x01a39ddf
 800f268:	016e3600 	.word	0x016e3600
 800f26c:	014ca43f 	.word	0x014ca43f
 800f270:	01312cff 	.word	0x01312cff
 800f274:	011a499f 	.word	0x011a499f
 800f278:	01067380 	.word	0x01067380
 800f27c:	00f42400 	.word	0x00f42400
 800f280:	00e4e1c0 	.word	0x00e4e1c0

0800f284 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 800f284:	b480      	push	{r7}
 800f286:	b085      	sub	sp, #20
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 800f28c:	bf00      	nop
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	691b      	ldr	r3, [r3, #16]
 800f292:	2b00      	cmp	r3, #0
 800f294:	dafb      	bge.n	800f28e <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f29a:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	691b      	ldr	r3, [r3, #16]
 800f2a0:	f043 0201 	orr.w	r2, r3, #1
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	b29b      	uxth	r3, r3
 800f2ac:	f244 2209 	movw	r2, #16905	@ 0x4209
 800f2b0:	4293      	cmp	r3, r2
 800f2b2:	d807      	bhi.n	800f2c4 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 800f2b4:	bf00      	nop
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	691b      	ldr	r3, [r3, #16]
 800f2ba:	f003 0301 	and.w	r3, r3, #1
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d1f9      	bne.n	800f2b6 <reset_core+0x32>
 800f2c2:	e010      	b.n	800f2e6 <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 800f2c4:	bf00      	nop
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	691b      	ldr	r3, [r3, #16]
 800f2ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d0f9      	beq.n	800f2c6 <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	691b      	ldr	r3, [r3, #16]
 800f2d6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f2da:	f023 0301 	bic.w	r3, r3, #1
 800f2de:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 800f2e6:	bf00      	nop
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	691b      	ldr	r3, [r3, #16]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	dafb      	bge.n	800f2e8 <reset_core+0x64>
}
 800f2f0:	bf00      	nop
 800f2f2:	bf00      	nop
 800f2f4:	3714      	adds	r7, #20
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fc:	4770      	bx	lr

0800f2fe <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 800f2fe:	b580      	push	{r7, lr}
 800f300:	b084      	sub	sp, #16
 800f302:	af00      	add	r7, sp, #0
 800f304:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	68db      	ldr	r3, [r3, #12]
 800f30a:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f312:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	68fa      	ldr	r2, [r7, #12]
 800f318:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800f31a:	2100      	movs	r1, #0
 800f31c:	6878      	ldr	r0, [r7, #4]
 800f31e:	f7ff ff1f 	bl	800f160 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800f322:	6878      	ldr	r0, [r7, #4]
 800f324:	f7ff ffae 	bl	800f284 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800f32e:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800f336:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	68fa      	ldr	r2, [r7, #12]
 800f33c:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800f33e:	2100      	movs	r1, #0
 800f340:	6878      	ldr	r0, [r7, #4]
 800f342:	f7ff ff29 	bl	800f198 <dwc2_phy_update>
}
 800f346:	bf00      	nop
 800f348:	3710      	adds	r7, #16
 800f34a:	46bd      	mov	sp, r7
 800f34c:	bd80      	pop	{r7, pc}

0800f34e <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 800f34e:	b580      	push	{r7, lr}
 800f350:	b086      	sub	sp, #24
 800f352:	af00      	add	r7, sp, #0
 800f354:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	68db      	ldr	r3, [r3, #12]
 800f35a:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f360:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f366:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 800f368:	7a7b      	ldrb	r3, [r7, #9]
 800f36a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f36e:	b2db      	uxtb	r3, r3
 800f370:	2b00      	cmp	r3, #0
 800f372:	d002      	beq.n	800f37a <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 800f374:	2310      	movs	r3, #16
 800f376:	74fb      	strb	r3, [r7, #19]
 800f378:	e001      	b.n	800f37e <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 800f37a:	2308      	movs	r3, #8
 800f37c:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 800f37e:	697b      	ldr	r3, [r7, #20]
 800f380:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f384:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800f386:	7b3b      	ldrb	r3, [r7, #12]
 800f388:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f38c:	b2db      	uxtb	r3, r3
 800f38e:	2b80      	cmp	r3, #128	@ 0x80
 800f390:	d114      	bne.n	800f3bc <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 800f392:	697b      	ldr	r3, [r7, #20]
 800f394:	f043 0310 	orr.w	r3, r3, #16
 800f398:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 800f39a:	697b      	ldr	r3, [r7, #20]
 800f39c:	f023 0308 	bic.w	r3, r3, #8
 800f3a0:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 800f3a2:	697b      	ldr	r3, [r7, #20]
 800f3a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f3a8:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800f3aa:	697b      	ldr	r3, [r7, #20]
 800f3ac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f3b0:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 800f3b2:	697b      	ldr	r3, [r7, #20]
 800f3b4:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800f3b8:	617b      	str	r3, [r7, #20]
 800f3ba:	e00f      	b.n	800f3dc <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 800f3bc:	697b      	ldr	r3, [r7, #20]
 800f3be:	f023 0310 	bic.w	r3, r3, #16
 800f3c2:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 800f3c4:	7cfb      	ldrb	r3, [r7, #19]
 800f3c6:	2b10      	cmp	r3, #16
 800f3c8:	d104      	bne.n	800f3d4 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 800f3ca:	697b      	ldr	r3, [r7, #20]
 800f3cc:	f043 0308 	orr.w	r3, r3, #8
 800f3d0:	617b      	str	r3, [r7, #20]
 800f3d2:	e003      	b.n	800f3dc <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	f023 0308 	bic.w	r3, r3, #8
 800f3da:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	697a      	ldr	r2, [r7, #20]
 800f3e0:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 800f3e2:	7b3b      	ldrb	r3, [r7, #12]
 800f3e4:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800f3e8:	b2db      	uxtb	r3, r3
 800f3ea:	4619      	mov	r1, r3
 800f3ec:	6878      	ldr	r0, [r7, #4]
 800f3ee:	f7ff feb7 	bl	800f160 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800f3f2:	6878      	ldr	r0, [r7, #4]
 800f3f4:	f7ff ff46 	bl	800f284 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800f3f8:	697b      	ldr	r3, [r7, #20]
 800f3fa:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800f3fe:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 800f400:	7cfb      	ldrb	r3, [r7, #19]
 800f402:	2b10      	cmp	r3, #16
 800f404:	d102      	bne.n	800f40c <phy_hs_init+0xbe>
 800f406:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800f40a:	e001      	b.n	800f410 <phy_hs_init+0xc2>
 800f40c:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800f410:	697a      	ldr	r2, [r7, #20]
 800f412:	4313      	orrs	r3, r2
 800f414:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	697a      	ldr	r2, [r7, #20]
 800f41a:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 800f41c:	7b3b      	ldrb	r3, [r7, #12]
 800f41e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800f422:	b2db      	uxtb	r3, r3
 800f424:	4619      	mov	r1, r3
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f7ff feb6 	bl	800f198 <dwc2_phy_update>
}
 800f42c:	bf00      	nop
 800f42e:	3718      	adds	r7, #24
 800f430:	46bd      	mov	sp, r7
 800f432:	bd80      	pop	{r7, pc}

0800f434 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 800f434:	b480      	push	{r7}
 800f436:	b085      	sub	sp, #20
 800f438:	af00      	add	r7, sp, #0
 800f43a:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f440:	0c1b      	lsrs	r3, r3, #16
 800f442:	041b      	lsls	r3, r3, #16
 800f444:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	4a0e      	ldr	r2, [pc, #56]	@ (800f484 <check_dwc2+0x50>)
 800f44a:	4293      	cmp	r3, r2
 800f44c:	d012      	beq.n	800f474 <check_dwc2+0x40>
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	4a0d      	ldr	r2, [pc, #52]	@ (800f488 <check_dwc2+0x54>)
 800f452:	4293      	cmp	r3, r2
 800f454:	d00e      	beq.n	800f474 <check_dwc2+0x40>
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	4a0c      	ldr	r2, [pc, #48]	@ (800f48c <check_dwc2+0x58>)
 800f45a:	4293      	cmp	r3, r2
 800f45c:	d00a      	beq.n	800f474 <check_dwc2+0x40>
 800f45e:	4b0c      	ldr	r3, [pc, #48]	@ (800f490 <check_dwc2+0x5c>)
 800f460:	60bb      	str	r3, [r7, #8]
 800f462:	68bb      	ldr	r3, [r7, #8]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	f003 0301 	and.w	r3, r3, #1
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d000      	beq.n	800f470 <check_dwc2+0x3c>
 800f46e:	be00      	bkpt	0x0000
 800f470:	2300      	movs	r3, #0
 800f472:	e000      	b.n	800f476 <check_dwc2+0x42>
#endif

  return true;
 800f474:	2301      	movs	r3, #1
}
 800f476:	4618      	mov	r0, r3
 800f478:	3714      	adds	r7, #20
 800f47a:	46bd      	mov	sp, r7
 800f47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f480:	4770      	bx	lr
 800f482:	bf00      	nop
 800f484:	4f540000 	.word	0x4f540000
 800f488:	55310000 	.word	0x55310000
 800f48c:	55320000 	.word	0x55320000
 800f490:	e000edf0 	.word	0xe000edf0

0800f494 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 800f494:	b480      	push	{r7}
 800f496:	b085      	sub	sp, #20
 800f498:	af00      	add	r7, sp, #0
 800f49a:	6078      	str	r0, [r7, #4]
 800f49c:	460b      	mov	r3, r1
 800f49e:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 800f4a0:	78fb      	ldrb	r3, [r7, #3]
 800f4a2:	2b01      	cmp	r3, #1
 800f4a4:	d101      	bne.n	800f4aa <dwc2_core_is_highspeed+0x16>
    return false;
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	e00b      	b.n	800f4c2 <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f4ae:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 800f4b0:	7b3b      	ldrb	r3, [r7, #12]
 800f4b2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f4b6:	b2db      	uxtb	r3, r3
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	bf14      	ite	ne
 800f4bc:	2301      	movne	r3, #1
 800f4be:	2300      	moveq	r3, #0
 800f4c0:	b2db      	uxtb	r3, r3
}
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	3714      	adds	r7, #20
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4cc:	4770      	bx	lr
	...

0800f4d0 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b088      	sub	sp, #32
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	4603      	mov	r3, r0
 800f4d8:	71fb      	strb	r3, [r7, #7]
 800f4da:	460b      	mov	r3, r1
 800f4dc:	71bb      	strb	r3, [r7, #6]
 800f4de:	4613      	mov	r3, r2
 800f4e0:	717b      	strb	r3, [r7, #5]
 800f4e2:	79fb      	ldrb	r3, [r7, #7]
 800f4e4:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f4e6:	7dfb      	ldrb	r3, [r7, #23]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d001      	beq.n	800f4f0 <dwc2_core_init+0x20>
    rhport = 0;
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f4f0:	7dfb      	ldrb	r3, [r7, #23]
 800f4f2:	4a3b      	ldr	r2, [pc, #236]	@ (800f5e0 <dwc2_core_init+0x110>)
 800f4f4:	011b      	lsls	r3, r3, #4
 800f4f6:	4413      	add	r3, r2
 800f4f8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f4fa:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 800f4fc:	69f8      	ldr	r0, [r7, #28]
 800f4fe:	f7ff ff99 	bl	800f434 <check_dwc2>
 800f502:	4603      	mov	r3, r0
 800f504:	f083 0301 	eor.w	r3, r3, #1
 800f508:	b2db      	uxtb	r3, r3
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d00a      	beq.n	800f524 <dwc2_core_init+0x54>
 800f50e:	4b35      	ldr	r3, [pc, #212]	@ (800f5e4 <dwc2_core_init+0x114>)
 800f510:	61bb      	str	r3, [r7, #24]
 800f512:	69bb      	ldr	r3, [r7, #24]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	f003 0301 	and.w	r3, r3, #1
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d000      	beq.n	800f520 <dwc2_core_init+0x50>
 800f51e:	be00      	bkpt	0x0000
 800f520:	2300      	movs	r3, #0
 800f522:	e058      	b.n	800f5d6 <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 800f524:	69fb      	ldr	r3, [r7, #28]
 800f526:	689b      	ldr	r3, [r3, #8]
 800f528:	f023 0201 	bic.w	r2, r3, #1
 800f52c:	69fb      	ldr	r3, [r7, #28]
 800f52e:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 800f530:	79bb      	ldrb	r3, [r7, #6]
 800f532:	2b00      	cmp	r3, #0
 800f534:	d003      	beq.n	800f53e <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 800f536:	69f8      	ldr	r0, [r7, #28]
 800f538:	f7ff ff09 	bl	800f34e <phy_hs_init>
 800f53c:	e002      	b.n	800f544 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 800f53e:	69f8      	ldr	r0, [r7, #28]
 800f540:	f7ff fedd 	bl	800f2fe <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 800f544:	69fb      	ldr	r3, [r7, #28]
 800f546:	68db      	ldr	r3, [r3, #12]
 800f548:	f043 0207 	orr.w	r2, r3, #7
 800f54c:	69fb      	ldr	r3, [r7, #28]
 800f54e:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 800f550:	69fb      	ldr	r3, [r7, #28]
 800f552:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800f556:	f023 020f 	bic.w	r2, r3, #15
 800f55a:	69fb      	ldr	r3, [r7, #28]
 800f55c:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 800f560:	69fb      	ldr	r3, [r7, #28]
 800f562:	60fb      	str	r3, [r7, #12]
 800f564:	2310      	movs	r3, #16
 800f566:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800f568:	7afb      	ldrb	r3, [r7, #11]
 800f56a:	019b      	lsls	r3, r3, #6
 800f56c:	f043 0220 	orr.w	r2, r3, #32
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800f574:	bf00      	nop
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	691b      	ldr	r3, [r3, #16]
 800f57a:	f003 0320 	and.w	r3, r3, #32
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d1f9      	bne.n	800f576 <dwc2_core_init+0xa6>
}
 800f582:	bf00      	nop
 800f584:	69fb      	ldr	r3, [r7, #28]
 800f586:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800f588:	693b      	ldr	r3, [r7, #16]
 800f58a:	2210      	movs	r2, #16
 800f58c:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800f58e:	bf00      	nop
 800f590:	693b      	ldr	r3, [r7, #16]
 800f592:	691b      	ldr	r3, [r3, #16]
 800f594:	f003 0310 	and.w	r3, r3, #16
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d1f9      	bne.n	800f590 <dwc2_core_init+0xc0>
}
 800f59c:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 800f59e:	69fb      	ldr	r3, [r7, #28]
 800f5a0:	f04f 32ff 	mov.w	r2, #4294967295
 800f5a4:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 800f5a6:	69fb      	ldr	r3, [r7, #28]
 800f5a8:	f04f 32ff 	mov.w	r2, #4294967295
 800f5ac:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 800f5ae:	69fb      	ldr	r3, [r7, #28]
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 800f5b4:	797b      	ldrb	r3, [r7, #5]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d006      	beq.n	800f5c8 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 800f5ba:	69fb      	ldr	r3, [r7, #28]
 800f5bc:	689b      	ldr	r3, [r3, #8]
 800f5be:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 800f5c2:	69fb      	ldr	r3, [r7, #28]
 800f5c4:	609a      	str	r2, [r3, #8]
 800f5c6:	e005      	b.n	800f5d4 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 800f5c8:	69fb      	ldr	r3, [r7, #28]
 800f5ca:	699b      	ldr	r3, [r3, #24]
 800f5cc:	f043 0210 	orr.w	r2, r3, #16
 800f5d0:	69fb      	ldr	r3, [r7, #28]
 800f5d2:	619a      	str	r2, [r3, #24]
  }

  return true;
 800f5d4:	2301      	movs	r3, #1
}
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	3720      	adds	r7, #32
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	bd80      	pop	{r7, pc}
 800f5de:	bf00      	nop
 800f5e0:	08011024 	.word	0x08011024
 800f5e4:	e000edf0 	.word	0xe000edf0

0800f5e8 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 800f5e8:	b480      	push	{r7}
 800f5ea:	b08f      	sub	sp, #60	@ 0x3c
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	60f8      	str	r0, [r7, #12]
 800f5f0:	60b9      	str	r1, [r7, #8]
 800f5f2:	4613      	mov	r3, r2
 800f5f4:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f5fc:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 800f5fe:	88fb      	ldrh	r3, [r7, #6]
 800f600:	089b      	lsrs	r3, r3, #2
 800f602:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 800f604:	e00b      	b.n	800f61e <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 800f606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	68ba      	ldr	r2, [r7, #8]
 800f60c:	627a      	str	r2, [r7, #36]	@ 0x24
 800f60e:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 800f610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f612:	6a3a      	ldr	r2, [r7, #32]
 800f614:	601a      	str	r2, [r3, #0]
}
 800f616:	bf00      	nop
    dst += 4;
 800f618:	68bb      	ldr	r3, [r7, #8]
 800f61a:	3304      	adds	r3, #4
 800f61c:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 800f61e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f620:	1e5a      	subs	r2, r3, #1
 800f622:	86fa      	strh	r2, [r7, #54]	@ 0x36
 800f624:	2b00      	cmp	r3, #0
 800f626:	d1ee      	bne.n	800f606 <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 800f628:	88fb      	ldrh	r3, [r7, #6]
 800f62a:	b2db      	uxtb	r3, r3
 800f62c:	f003 0303 	and.w	r3, r3, #3
 800f630:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 800f634:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d020      	beq.n	800f67e <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 800f63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f644:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 800f646:	69fb      	ldr	r3, [r7, #28]
 800f648:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 800f64a:	68bb      	ldr	r3, [r7, #8]
 800f64c:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 800f64e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f652:	2b01      	cmp	r3, #1
 800f654:	d907      	bls.n	800f666 <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 800f656:	68bb      	ldr	r3, [r7, #8]
 800f658:	3301      	adds	r3, #1
 800f65a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f65c:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 800f65e:	69ba      	ldr	r2, [r7, #24]
 800f660:	0a12      	lsrs	r2, r2, #8
 800f662:	b2d2      	uxtb	r2, r2
 800f664:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 800f666:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f66a:	2b02      	cmp	r3, #2
 800f66c:	d907      	bls.n	800f67e <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 800f66e:	68bb      	ldr	r3, [r7, #8]
 800f670:	3302      	adds	r3, #2
 800f672:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f674:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 800f676:	697a      	ldr	r2, [r7, #20]
 800f678:	0c12      	lsrs	r2, r2, #16
 800f67a:	b2d2      	uxtb	r2, r2
 800f67c:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800f67e:	bf00      	nop
 800f680:	373c      	adds	r7, #60	@ 0x3c
 800f682:	46bd      	mov	sp, r7
 800f684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f688:	4770      	bx	lr

0800f68a <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 800f68a:	b480      	push	{r7}
 800f68c:	b08b      	sub	sp, #44	@ 0x2c
 800f68e:	af00      	add	r7, sp, #0
 800f690:	60f8      	str	r0, [r7, #12]
 800f692:	607a      	str	r2, [r7, #4]
 800f694:	461a      	mov	r2, r3
 800f696:	460b      	mov	r3, r1
 800f698:	72fb      	strb	r3, [r7, #11]
 800f69a:	4613      	mov	r3, r2
 800f69c:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 800f69e:	7afb      	ldrb	r3, [r7, #11]
 800f6a0:	3301      	adds	r3, #1
 800f6a2:	031b      	lsls	r3, r3, #12
 800f6a4:	68fa      	ldr	r2, [r7, #12]
 800f6a6:	4413      	add	r3, r2
 800f6a8:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 800f6aa:	893b      	ldrh	r3, [r7, #8]
 800f6ac:	089b      	lsrs	r3, r3, #2
 800f6ae:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 800f6b0:	e008      	b.n	800f6c4 <dfifo_write_packet+0x3a>
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 800f6b6:	697b      	ldr	r3, [r7, #20]
 800f6b8:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 800f6ba:	69fb      	ldr	r3, [r7, #28]
 800f6bc:	601a      	str	r2, [r3, #0]
    src += 4;
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	3304      	adds	r3, #4
 800f6c2:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 800f6c4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f6c6:	1e5a      	subs	r2, r3, #1
 800f6c8:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d1f1      	bne.n	800f6b2 <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 800f6ce:	893b      	ldrh	r3, [r7, #8]
 800f6d0:	b2db      	uxtb	r3, r3
 800f6d2:	f003 0303 	and.w	r3, r3, #3
 800f6d6:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 800f6d8:	7efb      	ldrb	r3, [r7, #27]
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d019      	beq.n	800f712 <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	781b      	ldrb	r3, [r3, #0]
 800f6e2:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 800f6e4:	7efb      	ldrb	r3, [r7, #27]
 800f6e6:	2b01      	cmp	r3, #1
 800f6e8:	d906      	bls.n	800f6f8 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	3301      	adds	r3, #1
 800f6ee:	781b      	ldrb	r3, [r3, #0]
 800f6f0:	021b      	lsls	r3, r3, #8
 800f6f2:	6a3a      	ldr	r2, [r7, #32]
 800f6f4:	4313      	orrs	r3, r2
 800f6f6:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 800f6f8:	7efb      	ldrb	r3, [r7, #27]
 800f6fa:	2b02      	cmp	r3, #2
 800f6fc:	d906      	bls.n	800f70c <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	3302      	adds	r3, #2
 800f702:	781b      	ldrb	r3, [r3, #0]
 800f704:	041b      	lsls	r3, r3, #16
 800f706:	6a3a      	ldr	r2, [r7, #32]
 800f708:	4313      	orrs	r3, r2
 800f70a:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 800f70c:	69fb      	ldr	r3, [r7, #28]
 800f70e:	6a3a      	ldr	r2, [r7, #32]
 800f710:	601a      	str	r2, [r3, #0]
  }
}
 800f712:	bf00      	nop
 800f714:	372c      	adds	r7, #44	@ 0x2c
 800f716:	46bd      	mov	sp, r7
 800f718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f71c:	4770      	bx	lr
	...

0800f720 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800f720:	b580      	push	{r7, lr}
 800f722:	b086      	sub	sp, #24
 800f724:	af00      	add	r7, sp, #0
 800f726:	4603      	mov	r3, r0
 800f728:	6039      	str	r1, [r7, #0]
 800f72a:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 800f72c:	683b      	ldr	r3, [r7, #0]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d11f      	bne.n	800f772 <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 800f732:	2301      	movs	r3, #1
 800f734:	723b      	strb	r3, [r7, #8]
 800f736:	2300      	movs	r3, #0
 800f738:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 800f73a:	f107 0308 	add.w	r3, r7, #8
 800f73e:	4619      	mov	r1, r3
 800f740:	2000      	movs	r0, #0
 800f742:	f7fb feb5 	bl	800b4b0 <tud_rhport_init>
 800f746:	4603      	mov	r3, r0
 800f748:	f083 0301 	eor.w	r3, r3, #1
 800f74c:	b2db      	uxtb	r3, r3
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d00a      	beq.n	800f768 <tusb_rhport_init+0x48>
 800f752:	4b23      	ldr	r3, [pc, #140]	@ (800f7e0 <tusb_rhport_init+0xc0>)
 800f754:	60fb      	str	r3, [r7, #12]
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	f003 0301 	and.w	r3, r3, #1
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d000      	beq.n	800f764 <tusb_rhport_init+0x44>
 800f762:	be00      	bkpt	0x0000
 800f764:	2300      	movs	r3, #0
 800f766:	e036      	b.n	800f7d6 <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 800f768:	4b1e      	ldr	r3, [pc, #120]	@ (800f7e4 <tusb_rhport_init+0xc4>)
 800f76a:	2201      	movs	r2, #1
 800f76c:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 800f76e:	2301      	movs	r3, #1
 800f770:	e031      	b.n	800f7d6 <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 800f772:	79fb      	ldrb	r3, [r7, #7]
 800f774:	2b01      	cmp	r3, #1
 800f776:	d803      	bhi.n	800f780 <tusb_rhport_init+0x60>
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	781b      	ldrb	r3, [r3, #0]
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d10a      	bne.n	800f796 <tusb_rhport_init+0x76>
 800f780:	4b17      	ldr	r3, [pc, #92]	@ (800f7e0 <tusb_rhport_init+0xc0>)
 800f782:	613b      	str	r3, [r7, #16]
 800f784:	693b      	ldr	r3, [r7, #16]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	f003 0301 	and.w	r3, r3, #1
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d000      	beq.n	800f792 <tusb_rhport_init+0x72>
 800f790:	be00      	bkpt	0x0000
 800f792:	2300      	movs	r3, #0
 800f794:	e01f      	b.n	800f7d6 <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 800f796:	79fb      	ldrb	r3, [r7, #7]
 800f798:	683a      	ldr	r2, [r7, #0]
 800f79a:	7811      	ldrb	r1, [r2, #0]
 800f79c:	4a11      	ldr	r2, [pc, #68]	@ (800f7e4 <tusb_rhport_init+0xc4>)
 800f79e:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	781b      	ldrb	r3, [r3, #0]
 800f7a4:	2b01      	cmp	r3, #1
 800f7a6:	d115      	bne.n	800f7d4 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 800f7a8:	79fb      	ldrb	r3, [r7, #7]
 800f7aa:	6839      	ldr	r1, [r7, #0]
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	f7fb fe7f 	bl	800b4b0 <tud_rhport_init>
 800f7b2:	4603      	mov	r3, r0
 800f7b4:	f083 0301 	eor.w	r3, r3, #1
 800f7b8:	b2db      	uxtb	r3, r3
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d00a      	beq.n	800f7d4 <tusb_rhport_init+0xb4>
 800f7be:	4b08      	ldr	r3, [pc, #32]	@ (800f7e0 <tusb_rhport_init+0xc0>)
 800f7c0:	617b      	str	r3, [r7, #20]
 800f7c2:	697b      	ldr	r3, [r7, #20]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	f003 0301 	and.w	r3, r3, #1
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d000      	beq.n	800f7d0 <tusb_rhport_init+0xb0>
 800f7ce:	be00      	bkpt	0x0000
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	e000      	b.n	800f7d6 <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 800f7d4:	2301      	movs	r3, #1
}
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	3718      	adds	r7, #24
 800f7da:	46bd      	mov	sp, r7
 800f7dc:	bd80      	pop	{r7, pc}
 800f7de:	bf00      	nop
 800f7e0:	e000edf0 	.word	0xe000edf0
 800f7e4:	200015c4 	.word	0x200015c4

0800f7e8 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800f7e8:	b480      	push	{r7}
 800f7ea:	b085      	sub	sp, #20
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
 800f7f0:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	781b      	ldrb	r3, [r3, #0]
 800f7f6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800f7fa:	b2db      	uxtb	r3, r3
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d001      	beq.n	800f804 <tu_edpt_claim+0x1c>
 800f800:	2300      	movs	r3, #0
 800f802:	e027      	b.n	800f854 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	781b      	ldrb	r3, [r3, #0]
 800f808:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800f80c:	b2db      	uxtb	r3, r3
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d001      	beq.n	800f816 <tu_edpt_claim+0x2e>
 800f812:	2300      	movs	r3, #0
 800f814:	e01e      	b.n	800f854 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	781b      	ldrb	r3, [r3, #0]
 800f81a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800f81e:	b2db      	uxtb	r3, r3
 800f820:	2b00      	cmp	r3, #0
 800f822:	d108      	bne.n	800f836 <tu_edpt_claim+0x4e>
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	781b      	ldrb	r3, [r3, #0]
 800f828:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800f82c:	b2db      	uxtb	r3, r3
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d101      	bne.n	800f836 <tu_edpt_claim+0x4e>
 800f832:	2301      	movs	r3, #1
 800f834:	e000      	b.n	800f838 <tu_edpt_claim+0x50>
 800f836:	2300      	movs	r3, #0
 800f838:	73fb      	strb	r3, [r7, #15]
 800f83a:	7bfb      	ldrb	r3, [r7, #15]
 800f83c:	f003 0301 	and.w	r3, r3, #1
 800f840:	73fb      	strb	r3, [r7, #15]
  if (available) {
 800f842:	7bfb      	ldrb	r3, [r7, #15]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d004      	beq.n	800f852 <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800f848:	687a      	ldr	r2, [r7, #4]
 800f84a:	7813      	ldrb	r3, [r2, #0]
 800f84c:	f043 0304 	orr.w	r3, r3, #4
 800f850:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800f852:	7bfb      	ldrb	r3, [r7, #15]
}
 800f854:	4618      	mov	r0, r3
 800f856:	3714      	adds	r7, #20
 800f858:	46bd      	mov	sp, r7
 800f85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f85e:	4770      	bx	lr

0800f860 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800f860:	b480      	push	{r7}
 800f862:	b085      	sub	sp, #20
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
 800f868:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	781b      	ldrb	r3, [r3, #0]
 800f86e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800f872:	b2db      	uxtb	r3, r3
 800f874:	2b01      	cmp	r3, #1
 800f876:	d108      	bne.n	800f88a <tu_edpt_release+0x2a>
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	781b      	ldrb	r3, [r3, #0]
 800f87c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800f880:	b2db      	uxtb	r3, r3
 800f882:	2b00      	cmp	r3, #0
 800f884:	d101      	bne.n	800f88a <tu_edpt_release+0x2a>
 800f886:	2301      	movs	r3, #1
 800f888:	e000      	b.n	800f88c <tu_edpt_release+0x2c>
 800f88a:	2300      	movs	r3, #0
 800f88c:	73fb      	strb	r3, [r7, #15]
 800f88e:	7bfb      	ldrb	r3, [r7, #15]
 800f890:	f003 0301 	and.w	r3, r3, #1
 800f894:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800f896:	7bfb      	ldrb	r3, [r7, #15]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d004      	beq.n	800f8a6 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800f89c:	687a      	ldr	r2, [r7, #4]
 800f89e:	7813      	ldrb	r3, [r2, #0]
 800f8a0:	f023 0304 	bic.w	r3, r3, #4
 800f8a4:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800f8a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	3714      	adds	r7, #20
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b2:	4770      	bx	lr

0800f8b4 <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 800f8b4:	b480      	push	{r7}
 800f8b6:	b08b      	sub	sp, #44	@ 0x2c
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
 800f8bc:	460b      	mov	r3, r1
 800f8be:	70fb      	strb	r3, [r7, #3]
 800f8c0:	4613      	mov	r3, r2
 800f8c2:	70bb      	strb	r3, [r7, #2]
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800f8c8:	68bb      	ldr	r3, [r7, #8]
 800f8ca:	889b      	ldrh	r3, [r3, #4]
 800f8cc:	b29b      	uxth	r3, r3
 800f8ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f8d2:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 800f8d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	78db      	ldrb	r3, [r3, #3]
 800f8da:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f8de:	b2db      	uxtb	r3, r3
 800f8e0:	2b03      	cmp	r3, #3
 800f8e2:	d059      	beq.n	800f998 <tu_edpt_validate+0xe4>
 800f8e4:	2b03      	cmp	r3, #3
 800f8e6:	dc6e      	bgt.n	800f9c6 <tu_edpt_validate+0x112>
 800f8e8:	2b01      	cmp	r3, #1
 800f8ea:	d002      	beq.n	800f8f2 <tu_edpt_validate+0x3e>
 800f8ec:	2b02      	cmp	r3, #2
 800f8ee:	d018      	beq.n	800f922 <tu_edpt_validate+0x6e>
 800f8f0:	e069      	b.n	800f9c6 <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 800f8f2:	78fb      	ldrb	r3, [r7, #3]
 800f8f4:	2b02      	cmp	r3, #2
 800f8f6:	d102      	bne.n	800f8fe <tu_edpt_validate+0x4a>
 800f8f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f8fc:	e001      	b.n	800f902 <tu_edpt_validate+0x4e>
 800f8fe:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800f902:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 800f904:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f906:	8a7b      	ldrh	r3, [r7, #18]
 800f908:	429a      	cmp	r2, r3
 800f90a:	d95e      	bls.n	800f9ca <tu_edpt_validate+0x116>
 800f90c:	4b35      	ldr	r3, [pc, #212]	@ (800f9e4 <tu_edpt_validate+0x130>)
 800f90e:	60fb      	str	r3, [r7, #12]
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	f003 0301 	and.w	r3, r3, #1
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d000      	beq.n	800f91e <tu_edpt_validate+0x6a>
 800f91c:	be00      	bkpt	0x0000
 800f91e:	2300      	movs	r3, #0
 800f920:	e059      	b.n	800f9d6 <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 800f922:	78fb      	ldrb	r3, [r7, #3]
 800f924:	2b02      	cmp	r3, #2
 800f926:	d10e      	bne.n	800f946 <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 800f928:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f92a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f92e:	d04e      	beq.n	800f9ce <tu_edpt_validate+0x11a>
 800f930:	4b2c      	ldr	r3, [pc, #176]	@ (800f9e4 <tu_edpt_validate+0x130>)
 800f932:	617b      	str	r3, [r7, #20]
 800f934:	697b      	ldr	r3, [r7, #20]
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	f003 0301 	and.w	r3, r3, #1
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d000      	beq.n	800f942 <tu_edpt_validate+0x8e>
 800f940:	be00      	bkpt	0x0000
 800f942:	2300      	movs	r3, #0
 800f944:	e047      	b.n	800f9d6 <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 800f946:	78bb      	ldrb	r3, [r7, #2]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d00e      	beq.n	800f96a <tu_edpt_validate+0xb6>
 800f94c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f94e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f952:	d10a      	bne.n	800f96a <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 800f958:	69fb      	ldr	r3, [r7, #28]
 800f95a:	2200      	movs	r2, #0
 800f95c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f960:	711a      	strb	r2, [r3, #4]
 800f962:	2200      	movs	r2, #0
 800f964:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 800f966:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 800f968:	e031      	b.n	800f9ce <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 800f96a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f96c:	2b08      	cmp	r3, #8
 800f96e:	d02e      	beq.n	800f9ce <tu_edpt_validate+0x11a>
 800f970:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f972:	2b10      	cmp	r3, #16
 800f974:	d02b      	beq.n	800f9ce <tu_edpt_validate+0x11a>
 800f976:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f978:	2b20      	cmp	r3, #32
 800f97a:	d028      	beq.n	800f9ce <tu_edpt_validate+0x11a>
 800f97c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f97e:	2b40      	cmp	r3, #64	@ 0x40
 800f980:	d025      	beq.n	800f9ce <tu_edpt_validate+0x11a>
 800f982:	4b18      	ldr	r3, [pc, #96]	@ (800f9e4 <tu_edpt_validate+0x130>)
 800f984:	61bb      	str	r3, [r7, #24]
 800f986:	69bb      	ldr	r3, [r7, #24]
 800f988:	681b      	ldr	r3, [r3, #0]
 800f98a:	f003 0301 	and.w	r3, r3, #1
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d000      	beq.n	800f994 <tu_edpt_validate+0xe0>
 800f992:	be00      	bkpt	0x0000
 800f994:	2300      	movs	r3, #0
 800f996:	e01e      	b.n	800f9d6 <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 800f998:	78fb      	ldrb	r3, [r7, #3]
 800f99a:	2b02      	cmp	r3, #2
 800f99c:	d102      	bne.n	800f9a4 <tu_edpt_validate+0xf0>
 800f99e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f9a2:	e000      	b.n	800f9a6 <tu_edpt_validate+0xf2>
 800f9a4:	2340      	movs	r3, #64	@ 0x40
 800f9a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 800f9a8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f9aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f9ac:	429a      	cmp	r2, r3
 800f9ae:	d910      	bls.n	800f9d2 <tu_edpt_validate+0x11e>
 800f9b0:	4b0c      	ldr	r3, [pc, #48]	@ (800f9e4 <tu_edpt_validate+0x130>)
 800f9b2:	623b      	str	r3, [r7, #32]
 800f9b4:	6a3b      	ldr	r3, [r7, #32]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	f003 0301 	and.w	r3, r3, #1
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d000      	beq.n	800f9c2 <tu_edpt_validate+0x10e>
 800f9c0:	be00      	bkpt	0x0000
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	e007      	b.n	800f9d6 <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	e005      	b.n	800f9d6 <tu_edpt_validate+0x122>
      break;
 800f9ca:	bf00      	nop
 800f9cc:	e002      	b.n	800f9d4 <tu_edpt_validate+0x120>
      break;
 800f9ce:	bf00      	nop
 800f9d0:	e000      	b.n	800f9d4 <tu_edpt_validate+0x120>
      break;
 800f9d2:	bf00      	nop
  }

  return true;
 800f9d4:	2301      	movs	r3, #1
}
 800f9d6:	4618      	mov	r0, r3
 800f9d8:	372c      	adds	r7, #44	@ 0x2c
 800f9da:	46bd      	mov	sp, r7
 800f9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e0:	4770      	bx	lr
 800f9e2:	bf00      	nop
 800f9e4:	e000edf0 	.word	0xe000edf0

0800f9e8 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 800f9e8:	b480      	push	{r7}
 800f9ea:	b08d      	sub	sp, #52	@ 0x34
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	60f8      	str	r0, [r7, #12]
 800f9f0:	60b9      	str	r1, [r7, #8]
 800f9f2:	4611      	mov	r1, r2
 800f9f4:	461a      	mov	r2, r3
 800f9f6:	460b      	mov	r3, r1
 800f9f8:	80fb      	strh	r3, [r7, #6]
 800f9fa:	4613      	mov	r3, r2
 800f9fc:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 800f9fe:	68bb      	ldr	r3, [r7, #8]
 800fa00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 800fa02:	88fb      	ldrh	r3, [r7, #6]
 800fa04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fa06:	4413      	add	r3, r2
 800fa08:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 800fa0a:	e027      	b.n	800fa5c <tu_edpt_bind_driver+0x74>
 800fa0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa0e:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800fa10:	6a3b      	ldr	r3, [r7, #32]
 800fa12:	3301      	adds	r3, #1
 800fa14:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 800fa16:	2b05      	cmp	r3, #5
 800fa18:	d116      	bne.n	800fa48 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 800fa1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa1c:	789b      	ldrb	r3, [r3, #2]
 800fa1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800fa22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fa26:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800fa28:	7fbb      	ldrb	r3, [r7, #30]
 800fa2a:	f003 030f 	and.w	r3, r3, #15
 800fa2e:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 800fa30:	005b      	lsls	r3, r3, #1
 800fa32:	68fa      	ldr	r2, [r7, #12]
 800fa34:	4413      	add	r3, r2
 800fa36:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800fa3a:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800fa3c:	7ffa      	ldrb	r2, [r7, #31]
 800fa3e:	09d2      	lsrs	r2, r2, #7
 800fa40:	b2d2      	uxtb	r2, r2
 800fa42:	4611      	mov	r1, r2
 800fa44:	797a      	ldrb	r2, [r7, #5]
 800fa46:	545a      	strb	r2, [r3, r1]
 800fa48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa4a:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800fa4c:	69bb      	ldr	r3, [r7, #24]
 800fa4e:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800fa50:	697b      	ldr	r3, [r7, #20]
 800fa52:	781b      	ldrb	r3, [r3, #0]
 800fa54:	461a      	mov	r2, r3
 800fa56:	697b      	ldr	r3, [r7, #20]
 800fa58:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 800fa5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 800fa5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fa5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa60:	429a      	cmp	r2, r3
 800fa62:	d3d3      	bcc.n	800fa0c <tu_edpt_bind_driver+0x24>
  }
}
 800fa64:	bf00      	nop
 800fa66:	bf00      	nop
 800fa68:	3734      	adds	r7, #52	@ 0x34
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa70:	4770      	bx	lr

0800fa72 <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 800fa72:	b580      	push	{r7, lr}
 800fa74:	b084      	sub	sp, #16
 800fa76:	af02      	add	r7, sp, #8
 800fa78:	6078      	str	r0, [r7, #4]
 800fa7a:	4608      	mov	r0, r1
 800fa7c:	4611      	mov	r1, r2
 800fa7e:	461a      	mov	r2, r3
 800fa80:	4603      	mov	r3, r0
 800fa82:	70fb      	strb	r3, [r7, #3]
 800fa84:	460b      	mov	r3, r1
 800fa86:	70bb      	strb	r3, [r7, #2]
 800fa88:	4613      	mov	r3, r2
 800fa8a:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 800fa8c:	687a      	ldr	r2, [r7, #4]
 800fa8e:	7813      	ldrb	r3, [r2, #0]
 800fa90:	78f9      	ldrb	r1, [r7, #3]
 800fa92:	f361 0300 	bfi	r3, r1, #0, #1
 800fa96:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	f103 0008 	add.w	r0, r3, #8
 800fa9e:	8aba      	ldrh	r2, [r7, #20]
 800faa0:	787b      	ldrb	r3, [r7, #1]
 800faa2:	9300      	str	r3, [sp, #0]
 800faa4:	2301      	movs	r3, #1
 800faa6:	6939      	ldr	r1, [r7, #16]
 800faa8:	f7fa fdce 	bl	800a648 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	69ba      	ldr	r2, [r7, #24]
 800fab0:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	8bba      	ldrh	r2, [r7, #28]
 800fab6:	805a      	strh	r2, [r3, #2]

  return true;
 800fab8:	2301      	movs	r3, #1
}
 800faba:	4618      	mov	r0, r3
 800fabc:	3708      	adds	r7, #8
 800fabe:	46bd      	mov	sp, r7
 800fac0:	bd80      	pop	{r7, pc}

0800fac2 <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 800fac2:	b480      	push	{r7}
 800fac4:	b083      	sub	sp, #12
 800fac6:	af00      	add	r7, sp, #0
 800fac8:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 800faca:	2301      	movs	r3, #1
}
 800facc:	4618      	mov	r0, r3
 800face:	370c      	adds	r7, #12
 800fad0:	46bd      	mov	sp, r7
 800fad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad6:	4770      	bx	lr

0800fad8 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 800fad8:	b590      	push	{r4, r7, lr}
 800fada:	b091      	sub	sp, #68	@ 0x44
 800fadc:	af02      	add	r7, sp, #8
 800fade:	4603      	mov	r3, r0
 800fae0:	60b9      	str	r1, [r7, #8]
 800fae2:	607a      	str	r2, [r7, #4]
 800fae4:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800fae6:	68bb      	ldr	r3, [r7, #8]
 800fae8:	781b      	ldrb	r3, [r3, #0]
 800faea:	f003 0302 	and.w	r3, r3, #2
 800faee:	b2db      	uxtb	r3, r3
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d002      	beq.n	800fafa <tu_edpt_stream_write_zlp_if_needed+0x22>
 800faf4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800faf8:	e000      	b.n	800fafc <tu_edpt_stream_write_zlp_if_needed+0x24>
 800fafa:	2340      	movs	r3, #64	@ 0x40
 800fafc:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 800fafe:	68bb      	ldr	r3, [r7, #8]
 800fb00:	3308      	adds	r3, #8
 800fb02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 800fb04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb06:	891b      	ldrh	r3, [r3, #8]
 800fb08:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 800fb0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb0c:	895b      	ldrh	r3, [r3, #10]
 800fb0e:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 800fb10:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800fb12:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800fb14:	429a      	cmp	r2, r3
 800fb16:	bf0c      	ite	eq
 800fb18:	2301      	moveq	r3, #1
 800fb1a:	2300      	movne	r3, #0
 800fb1c:	b2db      	uxtb	r3, r3
 800fb1e:	f083 0301 	eor.w	r3, r3, #1
 800fb22:	b2db      	uxtb	r3, r3
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d109      	bne.n	800fb3c <tu_edpt_stream_write_zlp_if_needed+0x64>
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d006      	beq.n	800fb3c <tu_edpt_stream_write_zlp_if_needed+0x64>
 800fb2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fb30:	3b01      	subs	r3, #1
 800fb32:	461a      	mov	r2, r3
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	4013      	ands	r3, r2
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	d001      	beq.n	800fb40 <tu_edpt_stream_write_zlp_if_needed+0x68>
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	e05e      	b.n	800fbfe <tu_edpt_stream_write_zlp_if_needed+0x126>
 800fb40:	7bfb      	ldrb	r3, [r7, #15]
 800fb42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800fb46:	68bb      	ldr	r3, [r7, #8]
 800fb48:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 800fb4a:	6a3b      	ldr	r3, [r7, #32]
 800fb4c:	781b      	ldrb	r3, [r3, #0]
 800fb4e:	f003 0301 	and.w	r3, r3, #1
 800fb52:	b2db      	uxtb	r3, r3
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d109      	bne.n	800fb6c <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800fb58:	6a3b      	ldr	r3, [r7, #32]
 800fb5a:	785a      	ldrb	r2, [r3, #1]
 800fb5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fb60:	4611      	mov	r1, r2
 800fb62:	4618      	mov	r0, r3
 800fb64:	f7fd f88e 	bl	800cc84 <usbd_edpt_claim>
 800fb68:	4603      	mov	r3, r0
 800fb6a:	e000      	b.n	800fb6e <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 800fb6c:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 800fb6e:	f083 0301 	eor.w	r3, r3, #1
 800fb72:	b2db      	uxtb	r3, r3
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d001      	beq.n	800fb7c <tu_edpt_stream_write_zlp_if_needed+0xa4>
 800fb78:	2300      	movs	r3, #0
 800fb7a:	e040      	b.n	800fbfe <tu_edpt_stream_write_zlp_if_needed+0x126>
 800fb7c:	7bfb      	ldrb	r3, [r7, #15]
 800fb7e:	77fb      	strb	r3, [r7, #31]
 800fb80:	68bb      	ldr	r3, [r7, #8]
 800fb82:	61bb      	str	r3, [r7, #24]
 800fb84:	2300      	movs	r3, #0
 800fb86:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800fb88:	69bb      	ldr	r3, [r7, #24]
 800fb8a:	781b      	ldrb	r3, [r3, #0]
 800fb8c:	f003 0301 	and.w	r3, r3, #1
 800fb90:	b2db      	uxtb	r3, r3
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d121      	bne.n	800fbda <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 800fb96:	69bb      	ldr	r3, [r7, #24]
 800fb98:	685b      	ldr	r3, [r3, #4]
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d10c      	bne.n	800fbb8 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800fb9e:	69bb      	ldr	r3, [r7, #24]
 800fba0:	7859      	ldrb	r1, [r3, #1]
 800fba2:	69bb      	ldr	r3, [r7, #24]
 800fba4:	f103 0208 	add.w	r2, r3, #8
 800fba8:	8afb      	ldrh	r3, [r7, #22]
 800fbaa:	7ff8      	ldrb	r0, [r7, #31]
 800fbac:	2400      	movs	r4, #0
 800fbae:	9400      	str	r4, [sp, #0]
 800fbb0:	f7fd f932 	bl	800ce18 <usbd_edpt_xfer_fifo>
 800fbb4:	4603      	mov	r3, r0
 800fbb6:	e011      	b.n	800fbdc <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800fbb8:	69bb      	ldr	r3, [r7, #24]
 800fbba:	7859      	ldrb	r1, [r3, #1]
 800fbbc:	8afb      	ldrh	r3, [r7, #22]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d002      	beq.n	800fbc8 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 800fbc2:	69bb      	ldr	r3, [r7, #24]
 800fbc4:	685a      	ldr	r2, [r3, #4]
 800fbc6:	e000      	b.n	800fbca <tu_edpt_stream_write_zlp_if_needed+0xf2>
 800fbc8:	2200      	movs	r2, #0
 800fbca:	8afb      	ldrh	r3, [r7, #22]
 800fbcc:	7ff8      	ldrb	r0, [r7, #31]
 800fbce:	2400      	movs	r4, #0
 800fbd0:	9400      	str	r4, [sp, #0]
 800fbd2:	f7fd f8a7 	bl	800cd24 <usbd_edpt_xfer>
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	e000      	b.n	800fbdc <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 800fbda:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 800fbdc:	f083 0301 	eor.w	r3, r3, #1
 800fbe0:	b2db      	uxtb	r3, r3
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d00a      	beq.n	800fbfc <tu_edpt_stream_write_zlp_if_needed+0x124>
 800fbe6:	4b08      	ldr	r3, [pc, #32]	@ (800fc08 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 800fbe8:	633b      	str	r3, [r7, #48]	@ 0x30
 800fbea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	f003 0301 	and.w	r3, r3, #1
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d000      	beq.n	800fbf8 <tu_edpt_stream_write_zlp_if_needed+0x120>
 800fbf6:	be00      	bkpt	0x0000
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	e000      	b.n	800fbfe <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 800fbfc:	2301      	movs	r3, #1
}
 800fbfe:	4618      	mov	r0, r3
 800fc00:	373c      	adds	r7, #60	@ 0x3c
 800fc02:	46bd      	mov	sp, r7
 800fc04:	bd90      	pop	{r4, r7, pc}
 800fc06:	bf00      	nop
 800fc08:	e000edf0 	.word	0xe000edf0

0800fc0c <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800fc0c:	b590      	push	{r4, r7, lr}
 800fc0e:	b093      	sub	sp, #76	@ 0x4c
 800fc10:	af02      	add	r7, sp, #8
 800fc12:	4603      	mov	r3, r0
 800fc14:	6039      	str	r1, [r7, #0]
 800fc16:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	3308      	adds	r3, #8
 800fc1c:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800fc1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc20:	8899      	ldrh	r1, [r3, #4]
 800fc22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc24:	891b      	ldrh	r3, [r3, #8]
 800fc26:	b29a      	uxth	r2, r3
 800fc28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc2a:	895b      	ldrh	r3, [r3, #10]
 800fc2c:	b29b      	uxth	r3, r3
 800fc2e:	8679      	strh	r1, [r7, #50]	@ 0x32
 800fc30:	863a      	strh	r2, [r7, #48]	@ 0x30
 800fc32:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 800fc34:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800fc36:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fc38:	429a      	cmp	r2, r3
 800fc3a:	d304      	bcc.n	800fc46 <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 800fc3c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800fc3e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fc40:	1ad3      	subs	r3, r2, r3
 800fc42:	b29b      	uxth	r3, r3
 800fc44:	e008      	b.n	800fc58 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800fc46:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800fc48:	005b      	lsls	r3, r3, #1
 800fc4a:	b29a      	uxth	r2, r3
 800fc4c:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800fc4e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fc50:	1acb      	subs	r3, r1, r3
 800fc52:	b29b      	uxth	r3, r3
 800fc54:	4413      	add	r3, r2
 800fc56:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800fc58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc5a:	8892      	ldrh	r2, [r2, #4]
 800fc5c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fc5e:	4613      	mov	r3, r2
 800fc60:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800fc62:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800fc64:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fc66:	4293      	cmp	r3, r2
 800fc68:	bf28      	it	cs
 800fc6a:	4613      	movcs	r3, r2
 800fc6c:	b29b      	uxth	r3, r3
 800fc6e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800fc70:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d101      	bne.n	800fc7a <tu_edpt_stream_write_xfer+0x6e>
 800fc76:	2300      	movs	r3, #0
 800fc78:	e091      	b.n	800fd9e <tu_edpt_stream_write_xfer+0x192>
 800fc7a:	79fb      	ldrb	r3, [r7, #7]
 800fc7c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800fc80:	683b      	ldr	r3, [r7, #0]
 800fc82:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 800fc84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc86:	781b      	ldrb	r3, [r3, #0]
 800fc88:	f003 0301 	and.w	r3, r3, #1
 800fc8c:	b2db      	uxtb	r3, r3
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d109      	bne.n	800fca6 <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800fc92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc94:	785a      	ldrb	r2, [r3, #1]
 800fc96:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800fc9a:	4611      	mov	r1, r2
 800fc9c:	4618      	mov	r0, r3
 800fc9e:	f7fc fff1 	bl	800cc84 <usbd_edpt_claim>
 800fca2:	4603      	mov	r3, r0
 800fca4:	e000      	b.n	800fca8 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 800fca6:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 800fca8:	f083 0301 	eor.w	r3, r3, #1
 800fcac:	b2db      	uxtb	r3, r3
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d001      	beq.n	800fcb6 <tu_edpt_stream_write_xfer+0xaa>
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	e073      	b.n	800fd9e <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800fcb6:	683b      	ldr	r3, [r7, #0]
 800fcb8:	685b      	ldr	r3, [r3, #4]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d102      	bne.n	800fcc4 <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 800fcbe:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800fcc0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800fcc2:	e012      	b.n	800fcea <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800fcc4:	683b      	ldr	r3, [r7, #0]
 800fcc6:	f103 0208 	add.w	r2, r3, #8
 800fcca:	683b      	ldr	r3, [r7, #0]
 800fccc:	685b      	ldr	r3, [r3, #4]
 800fcce:	6839      	ldr	r1, [r7, #0]
 800fcd0:	8849      	ldrh	r1, [r1, #2]
 800fcd2:	623a      	str	r2, [r7, #32]
 800fcd4:	61fb      	str	r3, [r7, #28]
 800fcd6:	460b      	mov	r3, r1
 800fcd8:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800fcda:	8b7a      	ldrh	r2, [r7, #26]
 800fcdc:	2300      	movs	r3, #0
 800fcde:	69f9      	ldr	r1, [r7, #28]
 800fce0:	6a38      	ldr	r0, [r7, #32]
 800fce2:	f7fa ffed 	bl	800acc0 <tu_fifo_read_n_access_mode>
 800fce6:	4603      	mov	r3, r0
 800fce8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 800fcea:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d041      	beq.n	800fd74 <tu_edpt_stream_write_xfer+0x168>
 800fcf0:	79fb      	ldrb	r3, [r7, #7]
 800fcf2:	767b      	strb	r3, [r7, #25]
 800fcf4:	683b      	ldr	r3, [r7, #0]
 800fcf6:	617b      	str	r3, [r7, #20]
 800fcf8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800fcfa:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 800fcfc:	697b      	ldr	r3, [r7, #20]
 800fcfe:	781b      	ldrb	r3, [r3, #0]
 800fd00:	f003 0301 	and.w	r3, r3, #1
 800fd04:	b2db      	uxtb	r3, r3
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d121      	bne.n	800fd4e <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 800fd0a:	697b      	ldr	r3, [r7, #20]
 800fd0c:	685b      	ldr	r3, [r3, #4]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d10c      	bne.n	800fd2c <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800fd12:	697b      	ldr	r3, [r7, #20]
 800fd14:	7859      	ldrb	r1, [r3, #1]
 800fd16:	697b      	ldr	r3, [r7, #20]
 800fd18:	f103 0208 	add.w	r2, r3, #8
 800fd1c:	8a7b      	ldrh	r3, [r7, #18]
 800fd1e:	7e78      	ldrb	r0, [r7, #25]
 800fd20:	2400      	movs	r4, #0
 800fd22:	9400      	str	r4, [sp, #0]
 800fd24:	f7fd f878 	bl	800ce18 <usbd_edpt_xfer_fifo>
 800fd28:	4603      	mov	r3, r0
 800fd2a:	e011      	b.n	800fd50 <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800fd2c:	697b      	ldr	r3, [r7, #20]
 800fd2e:	7859      	ldrb	r1, [r3, #1]
 800fd30:	8a7b      	ldrh	r3, [r7, #18]
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d002      	beq.n	800fd3c <tu_edpt_stream_write_xfer+0x130>
 800fd36:	697b      	ldr	r3, [r7, #20]
 800fd38:	685a      	ldr	r2, [r3, #4]
 800fd3a:	e000      	b.n	800fd3e <tu_edpt_stream_write_xfer+0x132>
 800fd3c:	2200      	movs	r2, #0
 800fd3e:	8a7b      	ldrh	r3, [r7, #18]
 800fd40:	7e78      	ldrb	r0, [r7, #25]
 800fd42:	2400      	movs	r4, #0
 800fd44:	9400      	str	r4, [sp, #0]
 800fd46:	f7fc ffed 	bl	800cd24 <usbd_edpt_xfer>
 800fd4a:	4603      	mov	r3, r0
 800fd4c:	e000      	b.n	800fd50 <tu_edpt_stream_write_xfer+0x144>
  return false;
 800fd4e:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800fd50:	f083 0301 	eor.w	r3, r3, #1
 800fd54:	b2db      	uxtb	r3, r3
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d00a      	beq.n	800fd70 <tu_edpt_stream_write_xfer+0x164>
 800fd5a:	4b13      	ldr	r3, [pc, #76]	@ (800fda8 <tu_edpt_stream_write_xfer+0x19c>)
 800fd5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fd5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	f003 0301 	and.w	r3, r3, #1
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d000      	beq.n	800fd6c <tu_edpt_stream_write_xfer+0x160>
 800fd6a:	be00      	bkpt	0x0000
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	e016      	b.n	800fd9e <tu_edpt_stream_write_xfer+0x192>
    return count;
 800fd70:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800fd72:	e014      	b.n	800fd9e <tu_edpt_stream_write_xfer+0x192>
 800fd74:	79fb      	ldrb	r3, [r7, #7]
 800fd76:	747b      	strb	r3, [r7, #17]
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	781b      	ldrb	r3, [r3, #0]
 800fd80:	f003 0301 	and.w	r3, r3, #1
 800fd84:	b2db      	uxtb	r3, r3
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d107      	bne.n	800fd9a <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	785a      	ldrb	r2, [r3, #1]
 800fd8e:	7c7b      	ldrb	r3, [r7, #17]
 800fd90:	4611      	mov	r1, r2
 800fd92:	4618      	mov	r0, r3
 800fd94:	f7fc ff9e 	bl	800ccd4 <usbd_edpt_release>
 800fd98:	e000      	b.n	800fd9c <tu_edpt_stream_write_xfer+0x190>
  return false;
 800fd9a:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 800fd9c:	2300      	movs	r3, #0
  }
}
 800fd9e:	4618      	mov	r0, r3
 800fda0:	3744      	adds	r7, #68	@ 0x44
 800fda2:	46bd      	mov	sp, r7
 800fda4:	bd90      	pop	{r4, r7, pc}
 800fda6:	bf00      	nop
 800fda8:	e000edf0 	.word	0xe000edf0

0800fdac <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800fdac:	b590      	push	{r4, r7, lr}
 800fdae:	b09b      	sub	sp, #108	@ 0x6c
 800fdb0:	af02      	add	r7, sp, #8
 800fdb2:	60b9      	str	r1, [r7, #8]
 800fdb4:	607a      	str	r2, [r7, #4]
 800fdb6:	603b      	str	r3, [r7, #0]
 800fdb8:	4603      	mov	r3, r0
 800fdba:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 800fdbc:	683b      	ldr	r3, [r7, #0]
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d101      	bne.n	800fdc6 <tu_edpt_stream_write+0x1a>
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	e0e3      	b.n	800ff8e <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 800fdc6:	68bb      	ldr	r3, [r7, #8]
 800fdc8:	3308      	adds	r3, #8
 800fdca:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 800fdcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fdce:	889b      	ldrh	r3, [r3, #4]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d17e      	bne.n	800fed2 <tu_edpt_stream_write+0x126>
 800fdd4:	7bfb      	ldrb	r3, [r7, #15]
 800fdd6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800fdda:	68bb      	ldr	r3, [r7, #8]
 800fddc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 800fdde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fde0:	781b      	ldrb	r3, [r3, #0]
 800fde2:	f003 0301 	and.w	r3, r3, #1
 800fde6:	b2db      	uxtb	r3, r3
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d109      	bne.n	800fe00 <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800fdec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fdee:	785a      	ldrb	r2, [r3, #1]
 800fdf0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800fdf4:	4611      	mov	r1, r2
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	f7fc ff44 	bl	800cc84 <usbd_edpt_claim>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	e000      	b.n	800fe02 <tu_edpt_stream_write+0x56>
  return false;
 800fe00:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 800fe02:	f083 0301 	eor.w	r3, r3, #1
 800fe06:	b2db      	uxtb	r3, r3
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d001      	beq.n	800fe10 <tu_edpt_stream_write+0x64>
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	e0be      	b.n	800ff8e <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 800fe10:	68bb      	ldr	r3, [r7, #8]
 800fe12:	685b      	ldr	r3, [r3, #4]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d013      	beq.n	800fe40 <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 800fe18:	68bb      	ldr	r3, [r7, #8]
 800fe1a:	885b      	ldrh	r3, [r3, #2]
 800fe1c:	461a      	mov	r2, r3
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	647b      	str	r3, [r7, #68]	@ 0x44
 800fe22:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800fe24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fe28:	4293      	cmp	r3, r2
 800fe2a:	bf28      	it	cs
 800fe2c:	4613      	movcs	r3, r2
 800fe2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 800fe30:	68bb      	ldr	r3, [r7, #8]
 800fe32:	685b      	ldr	r3, [r3, #4]
 800fe34:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fe36:	6879      	ldr	r1, [r7, #4]
 800fe38:	4618      	mov	r0, r3
 800fe3a:	f000 fb3f 	bl	80104bc <memcpy>
 800fe3e:	e001      	b.n	800fe44 <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 800fe40:	683b      	ldr	r3, [r7, #0]
 800fe42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800fe44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe46:	b29a      	uxth	r2, r3
 800fe48:	7bfb      	ldrb	r3, [r7, #15]
 800fe4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800fe4e:	68bb      	ldr	r3, [r7, #8]
 800fe50:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fe52:	4613      	mov	r3, r2
 800fe54:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 800fe56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe58:	781b      	ldrb	r3, [r3, #0]
 800fe5a:	f003 0301 	and.w	r3, r3, #1
 800fe5e:	b2db      	uxtb	r3, r3
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d123      	bne.n	800feac <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 800fe64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe66:	685b      	ldr	r3, [r3, #4]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d10d      	bne.n	800fe88 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800fe6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe6e:	7859      	ldrb	r1, [r3, #1]
 800fe70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe72:	f103 0208 	add.w	r2, r3, #8
 800fe76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fe78:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800fe7c:	2400      	movs	r4, #0
 800fe7e:	9400      	str	r4, [sp, #0]
 800fe80:	f7fc ffca 	bl	800ce18 <usbd_edpt_xfer_fifo>
 800fe84:	4603      	mov	r3, r0
 800fe86:	e012      	b.n	800feae <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800fe88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe8a:	7859      	ldrb	r1, [r3, #1]
 800fe8c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d002      	beq.n	800fe98 <tu_edpt_stream_write+0xec>
 800fe92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe94:	685a      	ldr	r2, [r3, #4]
 800fe96:	e000      	b.n	800fe9a <tu_edpt_stream_write+0xee>
 800fe98:	2200      	movs	r2, #0
 800fe9a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fe9c:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800fea0:	2400      	movs	r4, #0
 800fea2:	9400      	str	r4, [sp, #0]
 800fea4:	f7fc ff3e 	bl	800cd24 <usbd_edpt_xfer>
 800fea8:	4603      	mov	r3, r0
 800feaa:	e000      	b.n	800feae <tu_edpt_stream_write+0x102>
  return false;
 800feac:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800feae:	f083 0301 	eor.w	r3, r3, #1
 800feb2:	b2db      	uxtb	r3, r3
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d00a      	beq.n	800fece <tu_edpt_stream_write+0x122>
 800feb8:	4b37      	ldr	r3, [pc, #220]	@ (800ff98 <tu_edpt_stream_write+0x1ec>)
 800feba:	657b      	str	r3, [r7, #84]	@ 0x54
 800febc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	f003 0301 	and.w	r3, r3, #1
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d000      	beq.n	800feca <tu_edpt_stream_write+0x11e>
 800fec8:	be00      	bkpt	0x0000
 800feca:	2300      	movs	r3, #0
 800fecc:	e05f      	b.n	800ff8e <tu_edpt_stream_write+0x1e2>

    return xact_len;
 800fece:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fed0:	e05d      	b.n	800ff8e <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800fed2:	68bb      	ldr	r3, [r7, #8]
 800fed4:	3308      	adds	r3, #8
 800fed6:	683a      	ldr	r2, [r7, #0]
 800fed8:	b292      	uxth	r2, r2
 800feda:	633b      	str	r3, [r7, #48]	@ 0x30
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fee0:	4613      	mov	r3, r2
 800fee2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800fee4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800fee6:	2300      	movs	r3, #0
 800fee8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800feea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800feec:	f7fa ff2c 	bl	800ad48 <tu_fifo_write_n_access_mode>
 800fef0:	4603      	mov	r3, r0
 800fef2:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800fef6:	68bb      	ldr	r3, [r7, #8]
 800fef8:	781b      	ldrb	r3, [r3, #0]
 800fefa:	f003 0302 	and.w	r3, r3, #2
 800fefe:	b2db      	uxtb	r3, r3
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d002      	beq.n	800ff0a <tu_edpt_stream_write+0x15e>
 800ff04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ff08:	e000      	b.n	800ff0c <tu_edpt_stream_write+0x160>
 800ff0a:	2340      	movs	r3, #64	@ 0x40
 800ff0c:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 800ff10:	68bb      	ldr	r3, [r7, #8]
 800ff12:	3308      	adds	r3, #8
 800ff14:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800ff16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff18:	8899      	ldrh	r1, [r3, #4]
 800ff1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff1c:	891b      	ldrh	r3, [r3, #8]
 800ff1e:	b29a      	uxth	r2, r3
 800ff20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff22:	895b      	ldrh	r3, [r3, #10]
 800ff24:	b29b      	uxth	r3, r3
 800ff26:	8479      	strh	r1, [r7, #34]	@ 0x22
 800ff28:	843a      	strh	r2, [r7, #32]
 800ff2a:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800ff2c:	8c3a      	ldrh	r2, [r7, #32]
 800ff2e:	8bfb      	ldrh	r3, [r7, #30]
 800ff30:	429a      	cmp	r2, r3
 800ff32:	d304      	bcc.n	800ff3e <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 800ff34:	8c3a      	ldrh	r2, [r7, #32]
 800ff36:	8bfb      	ldrh	r3, [r7, #30]
 800ff38:	1ad3      	subs	r3, r2, r3
 800ff3a:	b29b      	uxth	r3, r3
 800ff3c:	e008      	b.n	800ff50 <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800ff3e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ff40:	005b      	lsls	r3, r3, #1
 800ff42:	b29a      	uxth	r2, r3
 800ff44:	8c39      	ldrh	r1, [r7, #32]
 800ff46:	8bfb      	ldrh	r3, [r7, #30]
 800ff48:	1acb      	subs	r3, r1, r3
 800ff4a:	b29b      	uxth	r3, r3
 800ff4c:	4413      	add	r3, r2
 800ff4e:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800ff50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ff52:	8892      	ldrh	r2, [r2, #4]
 800ff54:	83bb      	strh	r3, [r7, #28]
 800ff56:	4613      	mov	r3, r2
 800ff58:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800ff5a:	8bba      	ldrh	r2, [r7, #28]
 800ff5c:	8b7b      	ldrh	r3, [r7, #26]
 800ff5e:	4293      	cmp	r3, r2
 800ff60:	bf28      	it	cs
 800ff62:	4613      	movcs	r3, r2
 800ff64:	b29b      	uxth	r3, r3
 800ff66:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800ff6a:	429a      	cmp	r2, r3
 800ff6c:	d908      	bls.n	800ff80 <tu_edpt_stream_write+0x1d4>
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	3308      	adds	r3, #8
 800ff72:	617b      	str	r3, [r7, #20]
  return f->depth;
 800ff74:	697b      	ldr	r3, [r7, #20]
 800ff76:	889b      	ldrh	r3, [r3, #4]
 800ff78:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800ff7c:	429a      	cmp	r2, r3
 800ff7e:	d904      	bls.n	800ff8a <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 800ff80:	7bfb      	ldrb	r3, [r7, #15]
 800ff82:	68b9      	ldr	r1, [r7, #8]
 800ff84:	4618      	mov	r0, r3
 800ff86:	f7ff fe41 	bl	800fc0c <tu_edpt_stream_write_xfer>
    }
    return ret;
 800ff8a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 800ff8e:	4618      	mov	r0, r3
 800ff90:	3764      	adds	r7, #100	@ 0x64
 800ff92:	46bd      	mov	sp, r7
 800ff94:	bd90      	pop	{r4, r7, pc}
 800ff96:	bf00      	nop
 800ff98:	e000edf0 	.word	0xe000edf0

0800ff9c <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(uint8_t hwid, tu_edpt_stream_t* s) {
 800ff9c:	b580      	push	{r7, lr}
 800ff9e:	b08a      	sub	sp, #40	@ 0x28
 800ffa0:	af00      	add	r7, sp, #0
 800ffa2:	4603      	mov	r3, r0
 800ffa4:	6039      	str	r1, [r7, #0]
 800ffa6:	71fb      	strb	r3, [r7, #7]
  if (tu_fifo_depth(&s->ff) > 0) {
 800ffa8:	683b      	ldr	r3, [r7, #0]
 800ffaa:	3308      	adds	r3, #8
 800ffac:	623b      	str	r3, [r7, #32]
 800ffae:	6a3b      	ldr	r3, [r7, #32]
 800ffb0:	889b      	ldrh	r3, [r3, #4]
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d031      	beq.n	801001a <tu_edpt_stream_write_available+0x7e>
    return (uint32_t) tu_fifo_remaining(&s->ff);
 800ffb6:	683b      	ldr	r3, [r7, #0]
 800ffb8:	3308      	adds	r3, #8
 800ffba:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800ffbc:	69fb      	ldr	r3, [r7, #28]
 800ffbe:	8899      	ldrh	r1, [r3, #4]
 800ffc0:	69fb      	ldr	r3, [r7, #28]
 800ffc2:	891b      	ldrh	r3, [r3, #8]
 800ffc4:	b29a      	uxth	r2, r3
 800ffc6:	69fb      	ldr	r3, [r7, #28]
 800ffc8:	895b      	ldrh	r3, [r3, #10]
 800ffca:	b29b      	uxth	r3, r3
 800ffcc:	8379      	strh	r1, [r7, #26]
 800ffce:	833a      	strh	r2, [r7, #24]
 800ffd0:	82fb      	strh	r3, [r7, #22]
 800ffd2:	8b7b      	ldrh	r3, [r7, #26]
 800ffd4:	82bb      	strh	r3, [r7, #20]
 800ffd6:	8b3b      	ldrh	r3, [r7, #24]
 800ffd8:	827b      	strh	r3, [r7, #18]
 800ffda:	8afb      	ldrh	r3, [r7, #22]
 800ffdc:	823b      	strh	r3, [r7, #16]
  if (wr_idx >= rd_idx) {
 800ffde:	8a7a      	ldrh	r2, [r7, #18]
 800ffe0:	8a3b      	ldrh	r3, [r7, #16]
 800ffe2:	429a      	cmp	r2, r3
 800ffe4:	d304      	bcc.n	800fff0 <tu_edpt_stream_write_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 800ffe6:	8a7a      	ldrh	r2, [r7, #18]
 800ffe8:	8a3b      	ldrh	r3, [r7, #16]
 800ffea:	1ad3      	subs	r3, r2, r3
 800ffec:	b29b      	uxth	r3, r3
 800ffee:	e008      	b.n	8010002 <tu_edpt_stream_write_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800fff0:	8abb      	ldrh	r3, [r7, #20]
 800fff2:	005b      	lsls	r3, r3, #1
 800fff4:	b29a      	uxth	r2, r3
 800fff6:	8a79      	ldrh	r1, [r7, #18]
 800fff8:	8a3b      	ldrh	r3, [r7, #16]
 800fffa:	1acb      	subs	r3, r1, r3
 800fffc:	b29b      	uxth	r3, r3
 800fffe:	4413      	add	r3, r2
 8010000:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8010002:	81fb      	strh	r3, [r7, #14]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8010004:	8b7a      	ldrh	r2, [r7, #26]
 8010006:	89fb      	ldrh	r3, [r7, #14]
 8010008:	429a      	cmp	r2, r3
 801000a:	d904      	bls.n	8010016 <tu_edpt_stream_write_available+0x7a>
 801000c:	8b7a      	ldrh	r2, [r7, #26]
 801000e:	89fb      	ldrh	r3, [r7, #14]
 8010010:	1ad3      	subs	r3, r2, r3
 8010012:	b29b      	uxth	r3, r3
 8010014:	e01d      	b.n	8010052 <tu_edpt_stream_write_available+0xb6>
 8010016:	2300      	movs	r3, #0
 8010018:	e01b      	b.n	8010052 <tu_edpt_stream_write_available+0xb6>
  } else {
    // non-fifo mode
    bool is_busy = true;
 801001a:	2301      	movs	r3, #1
 801001c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (s->is_host) {
 8010020:	683b      	ldr	r3, [r7, #0]
 8010022:	781b      	ldrb	r3, [r3, #0]
 8010024:	f003 0301 	and.w	r3, r3, #1
 8010028:	b2db      	uxtb	r3, r3
 801002a:	2b00      	cmp	r3, #0
 801002c:	d109      	bne.n	8010042 <tu_edpt_stream_write_available+0xa6>
      #if CFG_TUH_ENABLED
      is_busy = usbh_edpt_busy(hwid, s->ep_addr);
      #endif
    } else {
      #if CFG_TUD_ENABLED
      is_busy = usbd_edpt_busy(hwid, s->ep_addr);
 801002e:	683b      	ldr	r3, [r7, #0]
 8010030:	785a      	ldrb	r2, [r3, #1]
 8010032:	79fb      	ldrb	r3, [r7, #7]
 8010034:	4611      	mov	r1, r2
 8010036:	4618      	mov	r0, r3
 8010038:	f7fc ff68 	bl	800cf0c <usbd_edpt_busy>
 801003c:	4603      	mov	r3, r0
 801003e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      #endif
    }
    return is_busy ? 0 : s->ep_bufsize;
 8010042:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010046:	2b00      	cmp	r3, #0
 8010048:	d001      	beq.n	801004e <tu_edpt_stream_write_available+0xb2>
 801004a:	2300      	movs	r3, #0
 801004c:	e001      	b.n	8010052 <tu_edpt_stream_write_available+0xb6>
 801004e:	683b      	ldr	r3, [r7, #0]
 8010050:	885b      	ldrh	r3, [r3, #2]
  }
}
 8010052:	4618      	mov	r0, r3
 8010054:	3728      	adds	r7, #40	@ 0x28
 8010056:	46bd      	mov	sp, r7
 8010058:	bd80      	pop	{r7, pc}
	...

0801005c <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 801005c:	b590      	push	{r4, r7, lr}
 801005e:	b09f      	sub	sp, #124	@ 0x7c
 8010060:	af02      	add	r7, sp, #8
 8010062:	4603      	mov	r3, r0
 8010064:	6039      	str	r1, [r7, #0]
 8010066:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 8010068:	683b      	ldr	r3, [r7, #0]
 801006a:	3308      	adds	r3, #8
 801006c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 801006e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010070:	889b      	ldrh	r3, [r3, #4]
 8010072:	2b00      	cmp	r3, #0
 8010074:	d16f      	bne.n	8010156 <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 8010076:	683b      	ldr	r3, [r7, #0]
 8010078:	685b      	ldr	r3, [r3, #4]
 801007a:	2b00      	cmp	r3, #0
 801007c:	d101      	bne.n	8010082 <tu_edpt_stream_read_xfer+0x26>
 801007e:	2300      	movs	r3, #0
 8010080:	e181      	b.n	8010386 <tu_edpt_stream_read_xfer+0x32a>
 8010082:	79fb      	ldrb	r3, [r7, #7]
 8010084:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 801008c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801008e:	781b      	ldrb	r3, [r3, #0]
 8010090:	f003 0301 	and.w	r3, r3, #1
 8010094:	b2db      	uxtb	r3, r3
 8010096:	2b00      	cmp	r3, #0
 8010098:	d109      	bne.n	80100ae <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 801009a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801009c:	785a      	ldrb	r2, [r3, #1]
 801009e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80100a2:	4611      	mov	r1, r2
 80100a4:	4618      	mov	r0, r3
 80100a6:	f7fc fded 	bl	800cc84 <usbd_edpt_claim>
 80100aa:	4603      	mov	r3, r0
 80100ac:	e000      	b.n	80100b0 <tu_edpt_stream_read_xfer+0x54>
  return false;
 80100ae:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 80100b0:	f083 0301 	eor.w	r3, r3, #1
 80100b4:	b2db      	uxtb	r3, r3
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d001      	beq.n	80100be <tu_edpt_stream_read_xfer+0x62>
 80100ba:	2300      	movs	r3, #0
 80100bc:	e163      	b.n	8010386 <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 80100be:	683b      	ldr	r3, [r7, #0]
 80100c0:	885a      	ldrh	r2, [r3, #2]
 80100c2:	79fb      	ldrb	r3, [r7, #7]
 80100c4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80100c8:	683b      	ldr	r3, [r7, #0]
 80100ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80100cc:	4613      	mov	r3, r2
 80100ce:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 80100d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100d4:	781b      	ldrb	r3, [r3, #0]
 80100d6:	f003 0301 	and.w	r3, r3, #1
 80100da:	b2db      	uxtb	r3, r3
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d126      	bne.n	801012e <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 80100e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100e2:	685b      	ldr	r3, [r3, #4]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d10e      	bne.n	8010106 <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 80100e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100ea:	7859      	ldrb	r1, [r3, #1]
 80100ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100ee:	f103 0208 	add.w	r2, r3, #8
 80100f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80100f6:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 80100fa:	2400      	movs	r4, #0
 80100fc:	9400      	str	r4, [sp, #0]
 80100fe:	f7fc fe8b 	bl	800ce18 <usbd_edpt_xfer_fifo>
 8010102:	4603      	mov	r3, r0
 8010104:	e014      	b.n	8010130 <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8010106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010108:	7859      	ldrb	r1, [r3, #1]
 801010a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 801010e:	2b00      	cmp	r3, #0
 8010110:	d002      	beq.n	8010118 <tu_edpt_stream_read_xfer+0xbc>
 8010112:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010114:	685a      	ldr	r2, [r3, #4]
 8010116:	e000      	b.n	801011a <tu_edpt_stream_read_xfer+0xbe>
 8010118:	2200      	movs	r2, #0
 801011a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 801011e:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 8010122:	2400      	movs	r4, #0
 8010124:	9400      	str	r4, [sp, #0]
 8010126:	f7fc fdfd 	bl	800cd24 <usbd_edpt_xfer>
 801012a:	4603      	mov	r3, r0
 801012c:	e000      	b.n	8010130 <tu_edpt_stream_read_xfer+0xd4>
  return false;
 801012e:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 8010130:	f083 0301 	eor.w	r3, r3, #1
 8010134:	b2db      	uxtb	r3, r3
 8010136:	2b00      	cmp	r3, #0
 8010138:	d00a      	beq.n	8010150 <tu_edpt_stream_read_xfer+0xf4>
 801013a:	4b95      	ldr	r3, [pc, #596]	@ (8010390 <tu_edpt_stream_read_xfer+0x334>)
 801013c:	663b      	str	r3, [r7, #96]	@ 0x60
 801013e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	f003 0301 	and.w	r3, r3, #1
 8010146:	2b00      	cmp	r3, #0
 8010148:	d000      	beq.n	801014c <tu_edpt_stream_read_xfer+0xf0>
 801014a:	be00      	bkpt	0x0000
 801014c:	2300      	movs	r3, #0
 801014e:	e11a      	b.n	8010386 <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 8010150:	683b      	ldr	r3, [r7, #0]
 8010152:	885b      	ldrh	r3, [r3, #2]
 8010154:	e117      	b.n	8010386 <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	781b      	ldrb	r3, [r3, #0]
 801015a:	f003 0302 	and.w	r3, r3, #2
 801015e:	b2db      	uxtb	r3, r3
 8010160:	2b00      	cmp	r3, #0
 8010162:	d002      	beq.n	801016a <tu_edpt_stream_read_xfer+0x10e>
 8010164:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010168:	e000      	b.n	801016c <tu_edpt_stream_read_xfer+0x110>
 801016a:	2340      	movs	r3, #64	@ 0x40
 801016c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 8010170:	683b      	ldr	r3, [r7, #0]
 8010172:	3308      	adds	r3, #8
 8010174:	647b      	str	r3, [r7, #68]	@ 0x44
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8010176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010178:	8899      	ldrh	r1, [r3, #4]
 801017a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801017c:	891b      	ldrh	r3, [r3, #8]
 801017e:	b29a      	uxth	r2, r3
 8010180:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010182:	895b      	ldrh	r3, [r3, #10]
 8010184:	b29b      	uxth	r3, r3
 8010186:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 801018a:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 801018e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010190:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010194:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8010196:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801019a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 801019c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801019e:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 80101a0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80101a2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80101a4:	429a      	cmp	r2, r3
 80101a6:	d304      	bcc.n	80101b2 <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 80101a8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80101aa:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80101ac:	1ad3      	subs	r3, r2, r3
 80101ae:	b29b      	uxth	r3, r3
 80101b0:	e008      	b.n	80101c4 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80101b2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80101b4:	005b      	lsls	r3, r3, #1
 80101b6:	b29a      	uxth	r2, r3
 80101b8:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 80101ba:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80101bc:	1acb      	subs	r3, r1, r3
 80101be:	b29b      	uxth	r3, r3
 80101c0:	4413      	add	r3, r2
 80101c2:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 80101c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 80101c6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80101ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80101cc:	429a      	cmp	r2, r3
 80101ce:	d905      	bls.n	80101dc <tu_edpt_stream_read_xfer+0x180>
 80101d0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80101d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80101d6:	1ad3      	subs	r3, r2, r3
 80101d8:	b29b      	uxth	r3, r3
 80101da:	e000      	b.n	80101de <tu_edpt_stream_read_xfer+0x182>
 80101dc:	2300      	movs	r3, #0
 80101de:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 80101e2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80101e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80101ea:	429a      	cmp	r2, r3
 80101ec:	d201      	bcs.n	80101f2 <tu_edpt_stream_read_xfer+0x196>
 80101ee:	2300      	movs	r3, #0
 80101f0:	e0c9      	b.n	8010386 <tu_edpt_stream_read_xfer+0x32a>
 80101f2:	79fb      	ldrb	r3, [r7, #7]
 80101f4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80101f8:	683b      	ldr	r3, [r7, #0]
 80101fa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 80101fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101fe:	781b      	ldrb	r3, [r3, #0]
 8010200:	f003 0301 	and.w	r3, r3, #1
 8010204:	b2db      	uxtb	r3, r3
 8010206:	2b00      	cmp	r3, #0
 8010208:	d109      	bne.n	801021e <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 801020a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801020c:	785a      	ldrb	r2, [r3, #1]
 801020e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8010212:	4611      	mov	r1, r2
 8010214:	4618      	mov	r0, r3
 8010216:	f7fc fd35 	bl	800cc84 <usbd_edpt_claim>
 801021a:	4603      	mov	r3, r0
 801021c:	e000      	b.n	8010220 <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 801021e:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 8010220:	f083 0301 	eor.w	r3, r3, #1
 8010224:	b2db      	uxtb	r3, r3
 8010226:	2b00      	cmp	r3, #0
 8010228:	d001      	beq.n	801022e <tu_edpt_stream_read_xfer+0x1d2>
 801022a:	2300      	movs	r3, #0
 801022c:	e0ab      	b.n	8010386 <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 801022e:	683b      	ldr	r3, [r7, #0]
 8010230:	3308      	adds	r3, #8
 8010232:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8010234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010236:	8899      	ldrh	r1, [r3, #4]
 8010238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801023a:	891b      	ldrh	r3, [r3, #8]
 801023c:	b29a      	uxth	r2, r3
 801023e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010240:	895b      	ldrh	r3, [r3, #10]
 8010242:	b29b      	uxth	r3, r3
 8010244:	8579      	strh	r1, [r7, #42]	@ 0x2a
 8010246:	853a      	strh	r2, [r7, #40]	@ 0x28
 8010248:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801024a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801024c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 801024e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010250:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010252:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010254:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 8010256:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010258:	8c3b      	ldrh	r3, [r7, #32]
 801025a:	429a      	cmp	r2, r3
 801025c:	d304      	bcc.n	8010268 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 801025e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010260:	8c3b      	ldrh	r3, [r7, #32]
 8010262:	1ad3      	subs	r3, r2, r3
 8010264:	b29b      	uxth	r3, r3
 8010266:	e008      	b.n	801027a <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8010268:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801026a:	005b      	lsls	r3, r3, #1
 801026c:	b29a      	uxth	r2, r3
 801026e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8010270:	8c3b      	ldrh	r3, [r7, #32]
 8010272:	1acb      	subs	r3, r1, r3
 8010274:	b29b      	uxth	r3, r3
 8010276:	4413      	add	r3, r2
 8010278:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801027a:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 801027c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 801027e:	8bfb      	ldrh	r3, [r7, #30]
 8010280:	429a      	cmp	r2, r3
 8010282:	d904      	bls.n	801028e <tu_edpt_stream_read_xfer+0x232>
 8010284:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8010286:	8bfb      	ldrh	r3, [r7, #30]
 8010288:	1ad3      	subs	r3, r2, r3
 801028a:	b29b      	uxth	r3, r3
 801028c:	e000      	b.n	8010290 <tu_edpt_stream_read_xfer+0x234>
 801028e:	2300      	movs	r3, #0
 8010290:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 8010294:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8010298:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801029c:	429a      	cmp	r2, r3
 801029e:	d35d      	bcc.n	801035c <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 80102a0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80102a4:	425b      	negs	r3, r3
 80102a6:	b29b      	uxth	r3, r3
 80102a8:	b21a      	sxth	r2, r3
 80102aa:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 80102ae:	4013      	ands	r3, r2
 80102b0:	b21b      	sxth	r3, r3
 80102b2:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 80102b6:	683b      	ldr	r3, [r7, #0]
 80102b8:	885a      	ldrh	r2, [r3, #2]
 80102ba:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80102be:	82bb      	strh	r3, [r7, #20]
 80102c0:	4613      	mov	r3, r2
 80102c2:	827b      	strh	r3, [r7, #18]
 80102c4:	8aba      	ldrh	r2, [r7, #20]
 80102c6:	8a7b      	ldrh	r3, [r7, #18]
 80102c8:	4293      	cmp	r3, r2
 80102ca:	bf28      	it	cs
 80102cc:	4613      	movcs	r3, r2
 80102ce:	b29b      	uxth	r3, r3
 80102d0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80102d4:	79fb      	ldrb	r3, [r7, #7]
 80102d6:	777b      	strb	r3, [r7, #29]
 80102d8:	683b      	ldr	r3, [r7, #0]
 80102da:	61bb      	str	r3, [r7, #24]
 80102dc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80102e0:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 80102e2:	69bb      	ldr	r3, [r7, #24]
 80102e4:	781b      	ldrb	r3, [r3, #0]
 80102e6:	f003 0301 	and.w	r3, r3, #1
 80102ea:	b2db      	uxtb	r3, r3
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d121      	bne.n	8010334 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 80102f0:	69bb      	ldr	r3, [r7, #24]
 80102f2:	685b      	ldr	r3, [r3, #4]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d10c      	bne.n	8010312 <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 80102f8:	69bb      	ldr	r3, [r7, #24]
 80102fa:	7859      	ldrb	r1, [r3, #1]
 80102fc:	69bb      	ldr	r3, [r7, #24]
 80102fe:	f103 0208 	add.w	r2, r3, #8
 8010302:	8afb      	ldrh	r3, [r7, #22]
 8010304:	7f78      	ldrb	r0, [r7, #29]
 8010306:	2400      	movs	r4, #0
 8010308:	9400      	str	r4, [sp, #0]
 801030a:	f7fc fd85 	bl	800ce18 <usbd_edpt_xfer_fifo>
 801030e:	4603      	mov	r3, r0
 8010310:	e011      	b.n	8010336 <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8010312:	69bb      	ldr	r3, [r7, #24]
 8010314:	7859      	ldrb	r1, [r3, #1]
 8010316:	8afb      	ldrh	r3, [r7, #22]
 8010318:	2b00      	cmp	r3, #0
 801031a:	d002      	beq.n	8010322 <tu_edpt_stream_read_xfer+0x2c6>
 801031c:	69bb      	ldr	r3, [r7, #24]
 801031e:	685a      	ldr	r2, [r3, #4]
 8010320:	e000      	b.n	8010324 <tu_edpt_stream_read_xfer+0x2c8>
 8010322:	2200      	movs	r2, #0
 8010324:	8afb      	ldrh	r3, [r7, #22]
 8010326:	7f78      	ldrb	r0, [r7, #29]
 8010328:	2400      	movs	r4, #0
 801032a:	9400      	str	r4, [sp, #0]
 801032c:	f7fc fcfa 	bl	800cd24 <usbd_edpt_xfer>
 8010330:	4603      	mov	r3, r0
 8010332:	e000      	b.n	8010336 <tu_edpt_stream_read_xfer+0x2da>
  return false;
 8010334:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 8010336:	f083 0301 	eor.w	r3, r3, #1
 801033a:	b2db      	uxtb	r3, r3
 801033c:	2b00      	cmp	r3, #0
 801033e:	d00a      	beq.n	8010356 <tu_edpt_stream_read_xfer+0x2fa>
 8010340:	4b13      	ldr	r3, [pc, #76]	@ (8010390 <tu_edpt_stream_read_xfer+0x334>)
 8010342:	667b      	str	r3, [r7, #100]	@ 0x64
 8010344:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	f003 0301 	and.w	r3, r3, #1
 801034c:	2b00      	cmp	r3, #0
 801034e:	d000      	beq.n	8010352 <tu_edpt_stream_read_xfer+0x2f6>
 8010350:	be00      	bkpt	0x0000
 8010352:	2300      	movs	r3, #0
 8010354:	e017      	b.n	8010386 <tu_edpt_stream_read_xfer+0x32a>
      return count;
 8010356:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 801035a:	e014      	b.n	8010386 <tu_edpt_stream_read_xfer+0x32a>
 801035c:	79fb      	ldrb	r3, [r7, #7]
 801035e:	747b      	strb	r3, [r7, #17]
 8010360:	683b      	ldr	r3, [r7, #0]
 8010362:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	781b      	ldrb	r3, [r3, #0]
 8010368:	f003 0301 	and.w	r3, r3, #1
 801036c:	b2db      	uxtb	r3, r3
 801036e:	2b00      	cmp	r3, #0
 8010370:	d107      	bne.n	8010382 <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	785a      	ldrb	r2, [r3, #1]
 8010376:	7c7b      	ldrb	r3, [r7, #17]
 8010378:	4611      	mov	r1, r2
 801037a:	4618      	mov	r0, r3
 801037c:	f7fc fcaa 	bl	800ccd4 <usbd_edpt_release>
 8010380:	e000      	b.n	8010384 <tu_edpt_stream_read_xfer+0x328>
  return false;
 8010382:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 8010384:	2300      	movs	r3, #0
    }
  }
}
 8010386:	4618      	mov	r0, r3
 8010388:	3774      	adds	r7, #116	@ 0x74
 801038a:	46bd      	mov	sp, r7
 801038c:	bd90      	pop	{r4, r7, pc}
 801038e:	bf00      	nop
 8010390:	e000edf0 	.word	0xe000edf0

08010394 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 8010394:	b580      	push	{r7, lr}
 8010396:	b088      	sub	sp, #32
 8010398:	af00      	add	r7, sp, #0
 801039a:	60b9      	str	r1, [r7, #8]
 801039c:	607a      	str	r2, [r7, #4]
 801039e:	603b      	str	r3, [r7, #0]
 80103a0:	4603      	mov	r3, r0
 80103a2:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 80103a4:	68bb      	ldr	r3, [r7, #8]
 80103a6:	3308      	adds	r3, #8
 80103a8:	683a      	ldr	r2, [r7, #0]
 80103aa:	b292      	uxth	r2, r2
 80103ac:	61bb      	str	r3, [r7, #24]
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	617b      	str	r3, [r7, #20]
 80103b2:	4613      	mov	r3, r2
 80103b4:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 80103b6:	8a7a      	ldrh	r2, [r7, #18]
 80103b8:	2300      	movs	r3, #0
 80103ba:	6979      	ldr	r1, [r7, #20]
 80103bc:	69b8      	ldr	r0, [r7, #24]
 80103be:	f7fa fc7f 	bl	800acc0 <tu_fifo_read_n_access_mode>
 80103c2:	4603      	mov	r3, r0
 80103c4:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 80103c6:	7bfb      	ldrb	r3, [r7, #15]
 80103c8:	68b9      	ldr	r1, [r7, #8]
 80103ca:	4618      	mov	r0, r3
 80103cc:	f7ff fe46 	bl	801005c <tu_edpt_stream_read_xfer>
  return num_read;
 80103d0:	69fb      	ldr	r3, [r7, #28]
}
 80103d2:	4618      	mov	r0, r3
 80103d4:	3720      	adds	r7, #32
 80103d6:	46bd      	mov	sp, r7
 80103d8:	bd80      	pop	{r7, pc}
	...

080103dc <siprintf>:
 80103dc:	b40e      	push	{r1, r2, r3}
 80103de:	b510      	push	{r4, lr}
 80103e0:	b09d      	sub	sp, #116	@ 0x74
 80103e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80103e4:	9002      	str	r0, [sp, #8]
 80103e6:	9006      	str	r0, [sp, #24]
 80103e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80103ec:	480a      	ldr	r0, [pc, #40]	@ (8010418 <siprintf+0x3c>)
 80103ee:	9107      	str	r1, [sp, #28]
 80103f0:	9104      	str	r1, [sp, #16]
 80103f2:	490a      	ldr	r1, [pc, #40]	@ (801041c <siprintf+0x40>)
 80103f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80103f8:	9105      	str	r1, [sp, #20]
 80103fa:	2400      	movs	r4, #0
 80103fc:	a902      	add	r1, sp, #8
 80103fe:	6800      	ldr	r0, [r0, #0]
 8010400:	9301      	str	r3, [sp, #4]
 8010402:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010404:	f000 f9bc 	bl	8010780 <_svfiprintf_r>
 8010408:	9b02      	ldr	r3, [sp, #8]
 801040a:	701c      	strb	r4, [r3, #0]
 801040c:	b01d      	add	sp, #116	@ 0x74
 801040e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010412:	b003      	add	sp, #12
 8010414:	4770      	bx	lr
 8010416:	bf00      	nop
 8010418:	2000004c 	.word	0x2000004c
 801041c:	ffff0208 	.word	0xffff0208

08010420 <memmove>:
 8010420:	4288      	cmp	r0, r1
 8010422:	b510      	push	{r4, lr}
 8010424:	eb01 0402 	add.w	r4, r1, r2
 8010428:	d902      	bls.n	8010430 <memmove+0x10>
 801042a:	4284      	cmp	r4, r0
 801042c:	4623      	mov	r3, r4
 801042e:	d807      	bhi.n	8010440 <memmove+0x20>
 8010430:	1e43      	subs	r3, r0, #1
 8010432:	42a1      	cmp	r1, r4
 8010434:	d008      	beq.n	8010448 <memmove+0x28>
 8010436:	f811 2b01 	ldrb.w	r2, [r1], #1
 801043a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801043e:	e7f8      	b.n	8010432 <memmove+0x12>
 8010440:	4402      	add	r2, r0
 8010442:	4601      	mov	r1, r0
 8010444:	428a      	cmp	r2, r1
 8010446:	d100      	bne.n	801044a <memmove+0x2a>
 8010448:	bd10      	pop	{r4, pc}
 801044a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801044e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010452:	e7f7      	b.n	8010444 <memmove+0x24>

08010454 <memset>:
 8010454:	4402      	add	r2, r0
 8010456:	4603      	mov	r3, r0
 8010458:	4293      	cmp	r3, r2
 801045a:	d100      	bne.n	801045e <memset+0xa>
 801045c:	4770      	bx	lr
 801045e:	f803 1b01 	strb.w	r1, [r3], #1
 8010462:	e7f9      	b.n	8010458 <memset+0x4>

08010464 <__errno>:
 8010464:	4b01      	ldr	r3, [pc, #4]	@ (801046c <__errno+0x8>)
 8010466:	6818      	ldr	r0, [r3, #0]
 8010468:	4770      	bx	lr
 801046a:	bf00      	nop
 801046c:	2000004c 	.word	0x2000004c

08010470 <__libc_init_array>:
 8010470:	b570      	push	{r4, r5, r6, lr}
 8010472:	4d0d      	ldr	r5, [pc, #52]	@ (80104a8 <__libc_init_array+0x38>)
 8010474:	4c0d      	ldr	r4, [pc, #52]	@ (80104ac <__libc_init_array+0x3c>)
 8010476:	1b64      	subs	r4, r4, r5
 8010478:	10a4      	asrs	r4, r4, #2
 801047a:	2600      	movs	r6, #0
 801047c:	42a6      	cmp	r6, r4
 801047e:	d109      	bne.n	8010494 <__libc_init_array+0x24>
 8010480:	4d0b      	ldr	r5, [pc, #44]	@ (80104b0 <__libc_init_array+0x40>)
 8010482:	4c0c      	ldr	r4, [pc, #48]	@ (80104b4 <__libc_init_array+0x44>)
 8010484:	f000 fc4a 	bl	8010d1c <_init>
 8010488:	1b64      	subs	r4, r4, r5
 801048a:	10a4      	asrs	r4, r4, #2
 801048c:	2600      	movs	r6, #0
 801048e:	42a6      	cmp	r6, r4
 8010490:	d105      	bne.n	801049e <__libc_init_array+0x2e>
 8010492:	bd70      	pop	{r4, r5, r6, pc}
 8010494:	f855 3b04 	ldr.w	r3, [r5], #4
 8010498:	4798      	blx	r3
 801049a:	3601      	adds	r6, #1
 801049c:	e7ee      	b.n	801047c <__libc_init_array+0xc>
 801049e:	f855 3b04 	ldr.w	r3, [r5], #4
 80104a2:	4798      	blx	r3
 80104a4:	3601      	adds	r6, #1
 80104a6:	e7f2      	b.n	801048e <__libc_init_array+0x1e>
 80104a8:	08011070 	.word	0x08011070
 80104ac:	08011070 	.word	0x08011070
 80104b0:	08011070 	.word	0x08011070
 80104b4:	08011074 	.word	0x08011074

080104b8 <__retarget_lock_acquire_recursive>:
 80104b8:	4770      	bx	lr

080104ba <__retarget_lock_release_recursive>:
 80104ba:	4770      	bx	lr

080104bc <memcpy>:
 80104bc:	440a      	add	r2, r1
 80104be:	4291      	cmp	r1, r2
 80104c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80104c4:	d100      	bne.n	80104c8 <memcpy+0xc>
 80104c6:	4770      	bx	lr
 80104c8:	b510      	push	{r4, lr}
 80104ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80104ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80104d2:	4291      	cmp	r1, r2
 80104d4:	d1f9      	bne.n	80104ca <memcpy+0xe>
 80104d6:	bd10      	pop	{r4, pc}

080104d8 <_free_r>:
 80104d8:	b538      	push	{r3, r4, r5, lr}
 80104da:	4605      	mov	r5, r0
 80104dc:	2900      	cmp	r1, #0
 80104de:	d041      	beq.n	8010564 <_free_r+0x8c>
 80104e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80104e4:	1f0c      	subs	r4, r1, #4
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	bfb8      	it	lt
 80104ea:	18e4      	addlt	r4, r4, r3
 80104ec:	f000 f8e0 	bl	80106b0 <__malloc_lock>
 80104f0:	4a1d      	ldr	r2, [pc, #116]	@ (8010568 <_free_r+0x90>)
 80104f2:	6813      	ldr	r3, [r2, #0]
 80104f4:	b933      	cbnz	r3, 8010504 <_free_r+0x2c>
 80104f6:	6063      	str	r3, [r4, #4]
 80104f8:	6014      	str	r4, [r2, #0]
 80104fa:	4628      	mov	r0, r5
 80104fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010500:	f000 b8dc 	b.w	80106bc <__malloc_unlock>
 8010504:	42a3      	cmp	r3, r4
 8010506:	d908      	bls.n	801051a <_free_r+0x42>
 8010508:	6820      	ldr	r0, [r4, #0]
 801050a:	1821      	adds	r1, r4, r0
 801050c:	428b      	cmp	r3, r1
 801050e:	bf01      	itttt	eq
 8010510:	6819      	ldreq	r1, [r3, #0]
 8010512:	685b      	ldreq	r3, [r3, #4]
 8010514:	1809      	addeq	r1, r1, r0
 8010516:	6021      	streq	r1, [r4, #0]
 8010518:	e7ed      	b.n	80104f6 <_free_r+0x1e>
 801051a:	461a      	mov	r2, r3
 801051c:	685b      	ldr	r3, [r3, #4]
 801051e:	b10b      	cbz	r3, 8010524 <_free_r+0x4c>
 8010520:	42a3      	cmp	r3, r4
 8010522:	d9fa      	bls.n	801051a <_free_r+0x42>
 8010524:	6811      	ldr	r1, [r2, #0]
 8010526:	1850      	adds	r0, r2, r1
 8010528:	42a0      	cmp	r0, r4
 801052a:	d10b      	bne.n	8010544 <_free_r+0x6c>
 801052c:	6820      	ldr	r0, [r4, #0]
 801052e:	4401      	add	r1, r0
 8010530:	1850      	adds	r0, r2, r1
 8010532:	4283      	cmp	r3, r0
 8010534:	6011      	str	r1, [r2, #0]
 8010536:	d1e0      	bne.n	80104fa <_free_r+0x22>
 8010538:	6818      	ldr	r0, [r3, #0]
 801053a:	685b      	ldr	r3, [r3, #4]
 801053c:	6053      	str	r3, [r2, #4]
 801053e:	4408      	add	r0, r1
 8010540:	6010      	str	r0, [r2, #0]
 8010542:	e7da      	b.n	80104fa <_free_r+0x22>
 8010544:	d902      	bls.n	801054c <_free_r+0x74>
 8010546:	230c      	movs	r3, #12
 8010548:	602b      	str	r3, [r5, #0]
 801054a:	e7d6      	b.n	80104fa <_free_r+0x22>
 801054c:	6820      	ldr	r0, [r4, #0]
 801054e:	1821      	adds	r1, r4, r0
 8010550:	428b      	cmp	r3, r1
 8010552:	bf04      	itt	eq
 8010554:	6819      	ldreq	r1, [r3, #0]
 8010556:	685b      	ldreq	r3, [r3, #4]
 8010558:	6063      	str	r3, [r4, #4]
 801055a:	bf04      	itt	eq
 801055c:	1809      	addeq	r1, r1, r0
 801055e:	6021      	streq	r1, [r4, #0]
 8010560:	6054      	str	r4, [r2, #4]
 8010562:	e7ca      	b.n	80104fa <_free_r+0x22>
 8010564:	bd38      	pop	{r3, r4, r5, pc}
 8010566:	bf00      	nop
 8010568:	2000170c 	.word	0x2000170c

0801056c <sbrk_aligned>:
 801056c:	b570      	push	{r4, r5, r6, lr}
 801056e:	4e0f      	ldr	r6, [pc, #60]	@ (80105ac <sbrk_aligned+0x40>)
 8010570:	460c      	mov	r4, r1
 8010572:	6831      	ldr	r1, [r6, #0]
 8010574:	4605      	mov	r5, r0
 8010576:	b911      	cbnz	r1, 801057e <sbrk_aligned+0x12>
 8010578:	f000 fb8a 	bl	8010c90 <_sbrk_r>
 801057c:	6030      	str	r0, [r6, #0]
 801057e:	4621      	mov	r1, r4
 8010580:	4628      	mov	r0, r5
 8010582:	f000 fb85 	bl	8010c90 <_sbrk_r>
 8010586:	1c43      	adds	r3, r0, #1
 8010588:	d103      	bne.n	8010592 <sbrk_aligned+0x26>
 801058a:	f04f 34ff 	mov.w	r4, #4294967295
 801058e:	4620      	mov	r0, r4
 8010590:	bd70      	pop	{r4, r5, r6, pc}
 8010592:	1cc4      	adds	r4, r0, #3
 8010594:	f024 0403 	bic.w	r4, r4, #3
 8010598:	42a0      	cmp	r0, r4
 801059a:	d0f8      	beq.n	801058e <sbrk_aligned+0x22>
 801059c:	1a21      	subs	r1, r4, r0
 801059e:	4628      	mov	r0, r5
 80105a0:	f000 fb76 	bl	8010c90 <_sbrk_r>
 80105a4:	3001      	adds	r0, #1
 80105a6:	d1f2      	bne.n	801058e <sbrk_aligned+0x22>
 80105a8:	e7ef      	b.n	801058a <sbrk_aligned+0x1e>
 80105aa:	bf00      	nop
 80105ac:	20001708 	.word	0x20001708

080105b0 <_malloc_r>:
 80105b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80105b4:	1ccd      	adds	r5, r1, #3
 80105b6:	f025 0503 	bic.w	r5, r5, #3
 80105ba:	3508      	adds	r5, #8
 80105bc:	2d0c      	cmp	r5, #12
 80105be:	bf38      	it	cc
 80105c0:	250c      	movcc	r5, #12
 80105c2:	2d00      	cmp	r5, #0
 80105c4:	4606      	mov	r6, r0
 80105c6:	db01      	blt.n	80105cc <_malloc_r+0x1c>
 80105c8:	42a9      	cmp	r1, r5
 80105ca:	d904      	bls.n	80105d6 <_malloc_r+0x26>
 80105cc:	230c      	movs	r3, #12
 80105ce:	6033      	str	r3, [r6, #0]
 80105d0:	2000      	movs	r0, #0
 80105d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80105d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80106ac <_malloc_r+0xfc>
 80105da:	f000 f869 	bl	80106b0 <__malloc_lock>
 80105de:	f8d8 3000 	ldr.w	r3, [r8]
 80105e2:	461c      	mov	r4, r3
 80105e4:	bb44      	cbnz	r4, 8010638 <_malloc_r+0x88>
 80105e6:	4629      	mov	r1, r5
 80105e8:	4630      	mov	r0, r6
 80105ea:	f7ff ffbf 	bl	801056c <sbrk_aligned>
 80105ee:	1c43      	adds	r3, r0, #1
 80105f0:	4604      	mov	r4, r0
 80105f2:	d158      	bne.n	80106a6 <_malloc_r+0xf6>
 80105f4:	f8d8 4000 	ldr.w	r4, [r8]
 80105f8:	4627      	mov	r7, r4
 80105fa:	2f00      	cmp	r7, #0
 80105fc:	d143      	bne.n	8010686 <_malloc_r+0xd6>
 80105fe:	2c00      	cmp	r4, #0
 8010600:	d04b      	beq.n	801069a <_malloc_r+0xea>
 8010602:	6823      	ldr	r3, [r4, #0]
 8010604:	4639      	mov	r1, r7
 8010606:	4630      	mov	r0, r6
 8010608:	eb04 0903 	add.w	r9, r4, r3
 801060c:	f000 fb40 	bl	8010c90 <_sbrk_r>
 8010610:	4581      	cmp	r9, r0
 8010612:	d142      	bne.n	801069a <_malloc_r+0xea>
 8010614:	6821      	ldr	r1, [r4, #0]
 8010616:	1a6d      	subs	r5, r5, r1
 8010618:	4629      	mov	r1, r5
 801061a:	4630      	mov	r0, r6
 801061c:	f7ff ffa6 	bl	801056c <sbrk_aligned>
 8010620:	3001      	adds	r0, #1
 8010622:	d03a      	beq.n	801069a <_malloc_r+0xea>
 8010624:	6823      	ldr	r3, [r4, #0]
 8010626:	442b      	add	r3, r5
 8010628:	6023      	str	r3, [r4, #0]
 801062a:	f8d8 3000 	ldr.w	r3, [r8]
 801062e:	685a      	ldr	r2, [r3, #4]
 8010630:	bb62      	cbnz	r2, 801068c <_malloc_r+0xdc>
 8010632:	f8c8 7000 	str.w	r7, [r8]
 8010636:	e00f      	b.n	8010658 <_malloc_r+0xa8>
 8010638:	6822      	ldr	r2, [r4, #0]
 801063a:	1b52      	subs	r2, r2, r5
 801063c:	d420      	bmi.n	8010680 <_malloc_r+0xd0>
 801063e:	2a0b      	cmp	r2, #11
 8010640:	d917      	bls.n	8010672 <_malloc_r+0xc2>
 8010642:	1961      	adds	r1, r4, r5
 8010644:	42a3      	cmp	r3, r4
 8010646:	6025      	str	r5, [r4, #0]
 8010648:	bf18      	it	ne
 801064a:	6059      	strne	r1, [r3, #4]
 801064c:	6863      	ldr	r3, [r4, #4]
 801064e:	bf08      	it	eq
 8010650:	f8c8 1000 	streq.w	r1, [r8]
 8010654:	5162      	str	r2, [r4, r5]
 8010656:	604b      	str	r3, [r1, #4]
 8010658:	4630      	mov	r0, r6
 801065a:	f000 f82f 	bl	80106bc <__malloc_unlock>
 801065e:	f104 000b 	add.w	r0, r4, #11
 8010662:	1d23      	adds	r3, r4, #4
 8010664:	f020 0007 	bic.w	r0, r0, #7
 8010668:	1ac2      	subs	r2, r0, r3
 801066a:	bf1c      	itt	ne
 801066c:	1a1b      	subne	r3, r3, r0
 801066e:	50a3      	strne	r3, [r4, r2]
 8010670:	e7af      	b.n	80105d2 <_malloc_r+0x22>
 8010672:	6862      	ldr	r2, [r4, #4]
 8010674:	42a3      	cmp	r3, r4
 8010676:	bf0c      	ite	eq
 8010678:	f8c8 2000 	streq.w	r2, [r8]
 801067c:	605a      	strne	r2, [r3, #4]
 801067e:	e7eb      	b.n	8010658 <_malloc_r+0xa8>
 8010680:	4623      	mov	r3, r4
 8010682:	6864      	ldr	r4, [r4, #4]
 8010684:	e7ae      	b.n	80105e4 <_malloc_r+0x34>
 8010686:	463c      	mov	r4, r7
 8010688:	687f      	ldr	r7, [r7, #4]
 801068a:	e7b6      	b.n	80105fa <_malloc_r+0x4a>
 801068c:	461a      	mov	r2, r3
 801068e:	685b      	ldr	r3, [r3, #4]
 8010690:	42a3      	cmp	r3, r4
 8010692:	d1fb      	bne.n	801068c <_malloc_r+0xdc>
 8010694:	2300      	movs	r3, #0
 8010696:	6053      	str	r3, [r2, #4]
 8010698:	e7de      	b.n	8010658 <_malloc_r+0xa8>
 801069a:	230c      	movs	r3, #12
 801069c:	6033      	str	r3, [r6, #0]
 801069e:	4630      	mov	r0, r6
 80106a0:	f000 f80c 	bl	80106bc <__malloc_unlock>
 80106a4:	e794      	b.n	80105d0 <_malloc_r+0x20>
 80106a6:	6005      	str	r5, [r0, #0]
 80106a8:	e7d6      	b.n	8010658 <_malloc_r+0xa8>
 80106aa:	bf00      	nop
 80106ac:	2000170c 	.word	0x2000170c

080106b0 <__malloc_lock>:
 80106b0:	4801      	ldr	r0, [pc, #4]	@ (80106b8 <__malloc_lock+0x8>)
 80106b2:	f7ff bf01 	b.w	80104b8 <__retarget_lock_acquire_recursive>
 80106b6:	bf00      	nop
 80106b8:	20001704 	.word	0x20001704

080106bc <__malloc_unlock>:
 80106bc:	4801      	ldr	r0, [pc, #4]	@ (80106c4 <__malloc_unlock+0x8>)
 80106be:	f7ff befc 	b.w	80104ba <__retarget_lock_release_recursive>
 80106c2:	bf00      	nop
 80106c4:	20001704 	.word	0x20001704

080106c8 <__ssputs_r>:
 80106c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106cc:	688e      	ldr	r6, [r1, #8]
 80106ce:	461f      	mov	r7, r3
 80106d0:	42be      	cmp	r6, r7
 80106d2:	680b      	ldr	r3, [r1, #0]
 80106d4:	4682      	mov	sl, r0
 80106d6:	460c      	mov	r4, r1
 80106d8:	4690      	mov	r8, r2
 80106da:	d82d      	bhi.n	8010738 <__ssputs_r+0x70>
 80106dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80106e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80106e4:	d026      	beq.n	8010734 <__ssputs_r+0x6c>
 80106e6:	6965      	ldr	r5, [r4, #20]
 80106e8:	6909      	ldr	r1, [r1, #16]
 80106ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80106ee:	eba3 0901 	sub.w	r9, r3, r1
 80106f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80106f6:	1c7b      	adds	r3, r7, #1
 80106f8:	444b      	add	r3, r9
 80106fa:	106d      	asrs	r5, r5, #1
 80106fc:	429d      	cmp	r5, r3
 80106fe:	bf38      	it	cc
 8010700:	461d      	movcc	r5, r3
 8010702:	0553      	lsls	r3, r2, #21
 8010704:	d527      	bpl.n	8010756 <__ssputs_r+0x8e>
 8010706:	4629      	mov	r1, r5
 8010708:	f7ff ff52 	bl	80105b0 <_malloc_r>
 801070c:	4606      	mov	r6, r0
 801070e:	b360      	cbz	r0, 801076a <__ssputs_r+0xa2>
 8010710:	6921      	ldr	r1, [r4, #16]
 8010712:	464a      	mov	r2, r9
 8010714:	f7ff fed2 	bl	80104bc <memcpy>
 8010718:	89a3      	ldrh	r3, [r4, #12]
 801071a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801071e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010722:	81a3      	strh	r3, [r4, #12]
 8010724:	6126      	str	r6, [r4, #16]
 8010726:	6165      	str	r5, [r4, #20]
 8010728:	444e      	add	r6, r9
 801072a:	eba5 0509 	sub.w	r5, r5, r9
 801072e:	6026      	str	r6, [r4, #0]
 8010730:	60a5      	str	r5, [r4, #8]
 8010732:	463e      	mov	r6, r7
 8010734:	42be      	cmp	r6, r7
 8010736:	d900      	bls.n	801073a <__ssputs_r+0x72>
 8010738:	463e      	mov	r6, r7
 801073a:	6820      	ldr	r0, [r4, #0]
 801073c:	4632      	mov	r2, r6
 801073e:	4641      	mov	r1, r8
 8010740:	f7ff fe6e 	bl	8010420 <memmove>
 8010744:	68a3      	ldr	r3, [r4, #8]
 8010746:	1b9b      	subs	r3, r3, r6
 8010748:	60a3      	str	r3, [r4, #8]
 801074a:	6823      	ldr	r3, [r4, #0]
 801074c:	4433      	add	r3, r6
 801074e:	6023      	str	r3, [r4, #0]
 8010750:	2000      	movs	r0, #0
 8010752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010756:	462a      	mov	r2, r5
 8010758:	f000 faaa 	bl	8010cb0 <_realloc_r>
 801075c:	4606      	mov	r6, r0
 801075e:	2800      	cmp	r0, #0
 8010760:	d1e0      	bne.n	8010724 <__ssputs_r+0x5c>
 8010762:	6921      	ldr	r1, [r4, #16]
 8010764:	4650      	mov	r0, sl
 8010766:	f7ff feb7 	bl	80104d8 <_free_r>
 801076a:	230c      	movs	r3, #12
 801076c:	f8ca 3000 	str.w	r3, [sl]
 8010770:	89a3      	ldrh	r3, [r4, #12]
 8010772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010776:	81a3      	strh	r3, [r4, #12]
 8010778:	f04f 30ff 	mov.w	r0, #4294967295
 801077c:	e7e9      	b.n	8010752 <__ssputs_r+0x8a>
	...

08010780 <_svfiprintf_r>:
 8010780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010784:	4698      	mov	r8, r3
 8010786:	898b      	ldrh	r3, [r1, #12]
 8010788:	061b      	lsls	r3, r3, #24
 801078a:	b09d      	sub	sp, #116	@ 0x74
 801078c:	4607      	mov	r7, r0
 801078e:	460d      	mov	r5, r1
 8010790:	4614      	mov	r4, r2
 8010792:	d510      	bpl.n	80107b6 <_svfiprintf_r+0x36>
 8010794:	690b      	ldr	r3, [r1, #16]
 8010796:	b973      	cbnz	r3, 80107b6 <_svfiprintf_r+0x36>
 8010798:	2140      	movs	r1, #64	@ 0x40
 801079a:	f7ff ff09 	bl	80105b0 <_malloc_r>
 801079e:	6028      	str	r0, [r5, #0]
 80107a0:	6128      	str	r0, [r5, #16]
 80107a2:	b930      	cbnz	r0, 80107b2 <_svfiprintf_r+0x32>
 80107a4:	230c      	movs	r3, #12
 80107a6:	603b      	str	r3, [r7, #0]
 80107a8:	f04f 30ff 	mov.w	r0, #4294967295
 80107ac:	b01d      	add	sp, #116	@ 0x74
 80107ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107b2:	2340      	movs	r3, #64	@ 0x40
 80107b4:	616b      	str	r3, [r5, #20]
 80107b6:	2300      	movs	r3, #0
 80107b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80107ba:	2320      	movs	r3, #32
 80107bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80107c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80107c4:	2330      	movs	r3, #48	@ 0x30
 80107c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010964 <_svfiprintf_r+0x1e4>
 80107ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80107ce:	f04f 0901 	mov.w	r9, #1
 80107d2:	4623      	mov	r3, r4
 80107d4:	469a      	mov	sl, r3
 80107d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80107da:	b10a      	cbz	r2, 80107e0 <_svfiprintf_r+0x60>
 80107dc:	2a25      	cmp	r2, #37	@ 0x25
 80107de:	d1f9      	bne.n	80107d4 <_svfiprintf_r+0x54>
 80107e0:	ebba 0b04 	subs.w	fp, sl, r4
 80107e4:	d00b      	beq.n	80107fe <_svfiprintf_r+0x7e>
 80107e6:	465b      	mov	r3, fp
 80107e8:	4622      	mov	r2, r4
 80107ea:	4629      	mov	r1, r5
 80107ec:	4638      	mov	r0, r7
 80107ee:	f7ff ff6b 	bl	80106c8 <__ssputs_r>
 80107f2:	3001      	adds	r0, #1
 80107f4:	f000 80a7 	beq.w	8010946 <_svfiprintf_r+0x1c6>
 80107f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80107fa:	445a      	add	r2, fp
 80107fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80107fe:	f89a 3000 	ldrb.w	r3, [sl]
 8010802:	2b00      	cmp	r3, #0
 8010804:	f000 809f 	beq.w	8010946 <_svfiprintf_r+0x1c6>
 8010808:	2300      	movs	r3, #0
 801080a:	f04f 32ff 	mov.w	r2, #4294967295
 801080e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010812:	f10a 0a01 	add.w	sl, sl, #1
 8010816:	9304      	str	r3, [sp, #16]
 8010818:	9307      	str	r3, [sp, #28]
 801081a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801081e:	931a      	str	r3, [sp, #104]	@ 0x68
 8010820:	4654      	mov	r4, sl
 8010822:	2205      	movs	r2, #5
 8010824:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010828:	484e      	ldr	r0, [pc, #312]	@ (8010964 <_svfiprintf_r+0x1e4>)
 801082a:	f7ef fce1 	bl	80001f0 <memchr>
 801082e:	9a04      	ldr	r2, [sp, #16]
 8010830:	b9d8      	cbnz	r0, 801086a <_svfiprintf_r+0xea>
 8010832:	06d0      	lsls	r0, r2, #27
 8010834:	bf44      	itt	mi
 8010836:	2320      	movmi	r3, #32
 8010838:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801083c:	0711      	lsls	r1, r2, #28
 801083e:	bf44      	itt	mi
 8010840:	232b      	movmi	r3, #43	@ 0x2b
 8010842:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010846:	f89a 3000 	ldrb.w	r3, [sl]
 801084a:	2b2a      	cmp	r3, #42	@ 0x2a
 801084c:	d015      	beq.n	801087a <_svfiprintf_r+0xfa>
 801084e:	9a07      	ldr	r2, [sp, #28]
 8010850:	4654      	mov	r4, sl
 8010852:	2000      	movs	r0, #0
 8010854:	f04f 0c0a 	mov.w	ip, #10
 8010858:	4621      	mov	r1, r4
 801085a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801085e:	3b30      	subs	r3, #48	@ 0x30
 8010860:	2b09      	cmp	r3, #9
 8010862:	d94b      	bls.n	80108fc <_svfiprintf_r+0x17c>
 8010864:	b1b0      	cbz	r0, 8010894 <_svfiprintf_r+0x114>
 8010866:	9207      	str	r2, [sp, #28]
 8010868:	e014      	b.n	8010894 <_svfiprintf_r+0x114>
 801086a:	eba0 0308 	sub.w	r3, r0, r8
 801086e:	fa09 f303 	lsl.w	r3, r9, r3
 8010872:	4313      	orrs	r3, r2
 8010874:	9304      	str	r3, [sp, #16]
 8010876:	46a2      	mov	sl, r4
 8010878:	e7d2      	b.n	8010820 <_svfiprintf_r+0xa0>
 801087a:	9b03      	ldr	r3, [sp, #12]
 801087c:	1d19      	adds	r1, r3, #4
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	9103      	str	r1, [sp, #12]
 8010882:	2b00      	cmp	r3, #0
 8010884:	bfbb      	ittet	lt
 8010886:	425b      	neglt	r3, r3
 8010888:	f042 0202 	orrlt.w	r2, r2, #2
 801088c:	9307      	strge	r3, [sp, #28]
 801088e:	9307      	strlt	r3, [sp, #28]
 8010890:	bfb8      	it	lt
 8010892:	9204      	strlt	r2, [sp, #16]
 8010894:	7823      	ldrb	r3, [r4, #0]
 8010896:	2b2e      	cmp	r3, #46	@ 0x2e
 8010898:	d10a      	bne.n	80108b0 <_svfiprintf_r+0x130>
 801089a:	7863      	ldrb	r3, [r4, #1]
 801089c:	2b2a      	cmp	r3, #42	@ 0x2a
 801089e:	d132      	bne.n	8010906 <_svfiprintf_r+0x186>
 80108a0:	9b03      	ldr	r3, [sp, #12]
 80108a2:	1d1a      	adds	r2, r3, #4
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	9203      	str	r2, [sp, #12]
 80108a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80108ac:	3402      	adds	r4, #2
 80108ae:	9305      	str	r3, [sp, #20]
 80108b0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010974 <_svfiprintf_r+0x1f4>
 80108b4:	7821      	ldrb	r1, [r4, #0]
 80108b6:	2203      	movs	r2, #3
 80108b8:	4650      	mov	r0, sl
 80108ba:	f7ef fc99 	bl	80001f0 <memchr>
 80108be:	b138      	cbz	r0, 80108d0 <_svfiprintf_r+0x150>
 80108c0:	9b04      	ldr	r3, [sp, #16]
 80108c2:	eba0 000a 	sub.w	r0, r0, sl
 80108c6:	2240      	movs	r2, #64	@ 0x40
 80108c8:	4082      	lsls	r2, r0
 80108ca:	4313      	orrs	r3, r2
 80108cc:	3401      	adds	r4, #1
 80108ce:	9304      	str	r3, [sp, #16]
 80108d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108d4:	4824      	ldr	r0, [pc, #144]	@ (8010968 <_svfiprintf_r+0x1e8>)
 80108d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80108da:	2206      	movs	r2, #6
 80108dc:	f7ef fc88 	bl	80001f0 <memchr>
 80108e0:	2800      	cmp	r0, #0
 80108e2:	d036      	beq.n	8010952 <_svfiprintf_r+0x1d2>
 80108e4:	4b21      	ldr	r3, [pc, #132]	@ (801096c <_svfiprintf_r+0x1ec>)
 80108e6:	bb1b      	cbnz	r3, 8010930 <_svfiprintf_r+0x1b0>
 80108e8:	9b03      	ldr	r3, [sp, #12]
 80108ea:	3307      	adds	r3, #7
 80108ec:	f023 0307 	bic.w	r3, r3, #7
 80108f0:	3308      	adds	r3, #8
 80108f2:	9303      	str	r3, [sp, #12]
 80108f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108f6:	4433      	add	r3, r6
 80108f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80108fa:	e76a      	b.n	80107d2 <_svfiprintf_r+0x52>
 80108fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8010900:	460c      	mov	r4, r1
 8010902:	2001      	movs	r0, #1
 8010904:	e7a8      	b.n	8010858 <_svfiprintf_r+0xd8>
 8010906:	2300      	movs	r3, #0
 8010908:	3401      	adds	r4, #1
 801090a:	9305      	str	r3, [sp, #20]
 801090c:	4619      	mov	r1, r3
 801090e:	f04f 0c0a 	mov.w	ip, #10
 8010912:	4620      	mov	r0, r4
 8010914:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010918:	3a30      	subs	r2, #48	@ 0x30
 801091a:	2a09      	cmp	r2, #9
 801091c:	d903      	bls.n	8010926 <_svfiprintf_r+0x1a6>
 801091e:	2b00      	cmp	r3, #0
 8010920:	d0c6      	beq.n	80108b0 <_svfiprintf_r+0x130>
 8010922:	9105      	str	r1, [sp, #20]
 8010924:	e7c4      	b.n	80108b0 <_svfiprintf_r+0x130>
 8010926:	fb0c 2101 	mla	r1, ip, r1, r2
 801092a:	4604      	mov	r4, r0
 801092c:	2301      	movs	r3, #1
 801092e:	e7f0      	b.n	8010912 <_svfiprintf_r+0x192>
 8010930:	ab03      	add	r3, sp, #12
 8010932:	9300      	str	r3, [sp, #0]
 8010934:	462a      	mov	r2, r5
 8010936:	4b0e      	ldr	r3, [pc, #56]	@ (8010970 <_svfiprintf_r+0x1f0>)
 8010938:	a904      	add	r1, sp, #16
 801093a:	4638      	mov	r0, r7
 801093c:	f3af 8000 	nop.w
 8010940:	1c42      	adds	r2, r0, #1
 8010942:	4606      	mov	r6, r0
 8010944:	d1d6      	bne.n	80108f4 <_svfiprintf_r+0x174>
 8010946:	89ab      	ldrh	r3, [r5, #12]
 8010948:	065b      	lsls	r3, r3, #25
 801094a:	f53f af2d 	bmi.w	80107a8 <_svfiprintf_r+0x28>
 801094e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010950:	e72c      	b.n	80107ac <_svfiprintf_r+0x2c>
 8010952:	ab03      	add	r3, sp, #12
 8010954:	9300      	str	r3, [sp, #0]
 8010956:	462a      	mov	r2, r5
 8010958:	4b05      	ldr	r3, [pc, #20]	@ (8010970 <_svfiprintf_r+0x1f0>)
 801095a:	a904      	add	r1, sp, #16
 801095c:	4638      	mov	r0, r7
 801095e:	f000 f879 	bl	8010a54 <_printf_i>
 8010962:	e7ed      	b.n	8010940 <_svfiprintf_r+0x1c0>
 8010964:	08011034 	.word	0x08011034
 8010968:	0801103e 	.word	0x0801103e
 801096c:	00000000 	.word	0x00000000
 8010970:	080106c9 	.word	0x080106c9
 8010974:	0801103a 	.word	0x0801103a

08010978 <_printf_common>:
 8010978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801097c:	4616      	mov	r6, r2
 801097e:	4698      	mov	r8, r3
 8010980:	688a      	ldr	r2, [r1, #8]
 8010982:	690b      	ldr	r3, [r1, #16]
 8010984:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010988:	4293      	cmp	r3, r2
 801098a:	bfb8      	it	lt
 801098c:	4613      	movlt	r3, r2
 801098e:	6033      	str	r3, [r6, #0]
 8010990:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010994:	4607      	mov	r7, r0
 8010996:	460c      	mov	r4, r1
 8010998:	b10a      	cbz	r2, 801099e <_printf_common+0x26>
 801099a:	3301      	adds	r3, #1
 801099c:	6033      	str	r3, [r6, #0]
 801099e:	6823      	ldr	r3, [r4, #0]
 80109a0:	0699      	lsls	r1, r3, #26
 80109a2:	bf42      	ittt	mi
 80109a4:	6833      	ldrmi	r3, [r6, #0]
 80109a6:	3302      	addmi	r3, #2
 80109a8:	6033      	strmi	r3, [r6, #0]
 80109aa:	6825      	ldr	r5, [r4, #0]
 80109ac:	f015 0506 	ands.w	r5, r5, #6
 80109b0:	d106      	bne.n	80109c0 <_printf_common+0x48>
 80109b2:	f104 0a19 	add.w	sl, r4, #25
 80109b6:	68e3      	ldr	r3, [r4, #12]
 80109b8:	6832      	ldr	r2, [r6, #0]
 80109ba:	1a9b      	subs	r3, r3, r2
 80109bc:	42ab      	cmp	r3, r5
 80109be:	dc26      	bgt.n	8010a0e <_printf_common+0x96>
 80109c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80109c4:	6822      	ldr	r2, [r4, #0]
 80109c6:	3b00      	subs	r3, #0
 80109c8:	bf18      	it	ne
 80109ca:	2301      	movne	r3, #1
 80109cc:	0692      	lsls	r2, r2, #26
 80109ce:	d42b      	bmi.n	8010a28 <_printf_common+0xb0>
 80109d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80109d4:	4641      	mov	r1, r8
 80109d6:	4638      	mov	r0, r7
 80109d8:	47c8      	blx	r9
 80109da:	3001      	adds	r0, #1
 80109dc:	d01e      	beq.n	8010a1c <_printf_common+0xa4>
 80109de:	6823      	ldr	r3, [r4, #0]
 80109e0:	6922      	ldr	r2, [r4, #16]
 80109e2:	f003 0306 	and.w	r3, r3, #6
 80109e6:	2b04      	cmp	r3, #4
 80109e8:	bf02      	ittt	eq
 80109ea:	68e5      	ldreq	r5, [r4, #12]
 80109ec:	6833      	ldreq	r3, [r6, #0]
 80109ee:	1aed      	subeq	r5, r5, r3
 80109f0:	68a3      	ldr	r3, [r4, #8]
 80109f2:	bf0c      	ite	eq
 80109f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80109f8:	2500      	movne	r5, #0
 80109fa:	4293      	cmp	r3, r2
 80109fc:	bfc4      	itt	gt
 80109fe:	1a9b      	subgt	r3, r3, r2
 8010a00:	18ed      	addgt	r5, r5, r3
 8010a02:	2600      	movs	r6, #0
 8010a04:	341a      	adds	r4, #26
 8010a06:	42b5      	cmp	r5, r6
 8010a08:	d11a      	bne.n	8010a40 <_printf_common+0xc8>
 8010a0a:	2000      	movs	r0, #0
 8010a0c:	e008      	b.n	8010a20 <_printf_common+0xa8>
 8010a0e:	2301      	movs	r3, #1
 8010a10:	4652      	mov	r2, sl
 8010a12:	4641      	mov	r1, r8
 8010a14:	4638      	mov	r0, r7
 8010a16:	47c8      	blx	r9
 8010a18:	3001      	adds	r0, #1
 8010a1a:	d103      	bne.n	8010a24 <_printf_common+0xac>
 8010a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a24:	3501      	adds	r5, #1
 8010a26:	e7c6      	b.n	80109b6 <_printf_common+0x3e>
 8010a28:	18e1      	adds	r1, r4, r3
 8010a2a:	1c5a      	adds	r2, r3, #1
 8010a2c:	2030      	movs	r0, #48	@ 0x30
 8010a2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010a32:	4422      	add	r2, r4
 8010a34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010a38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010a3c:	3302      	adds	r3, #2
 8010a3e:	e7c7      	b.n	80109d0 <_printf_common+0x58>
 8010a40:	2301      	movs	r3, #1
 8010a42:	4622      	mov	r2, r4
 8010a44:	4641      	mov	r1, r8
 8010a46:	4638      	mov	r0, r7
 8010a48:	47c8      	blx	r9
 8010a4a:	3001      	adds	r0, #1
 8010a4c:	d0e6      	beq.n	8010a1c <_printf_common+0xa4>
 8010a4e:	3601      	adds	r6, #1
 8010a50:	e7d9      	b.n	8010a06 <_printf_common+0x8e>
	...

08010a54 <_printf_i>:
 8010a54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010a58:	7e0f      	ldrb	r7, [r1, #24]
 8010a5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010a5c:	2f78      	cmp	r7, #120	@ 0x78
 8010a5e:	4691      	mov	r9, r2
 8010a60:	4680      	mov	r8, r0
 8010a62:	460c      	mov	r4, r1
 8010a64:	469a      	mov	sl, r3
 8010a66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010a6a:	d807      	bhi.n	8010a7c <_printf_i+0x28>
 8010a6c:	2f62      	cmp	r7, #98	@ 0x62
 8010a6e:	d80a      	bhi.n	8010a86 <_printf_i+0x32>
 8010a70:	2f00      	cmp	r7, #0
 8010a72:	f000 80d1 	beq.w	8010c18 <_printf_i+0x1c4>
 8010a76:	2f58      	cmp	r7, #88	@ 0x58
 8010a78:	f000 80b8 	beq.w	8010bec <_printf_i+0x198>
 8010a7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010a80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010a84:	e03a      	b.n	8010afc <_printf_i+0xa8>
 8010a86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010a8a:	2b15      	cmp	r3, #21
 8010a8c:	d8f6      	bhi.n	8010a7c <_printf_i+0x28>
 8010a8e:	a101      	add	r1, pc, #4	@ (adr r1, 8010a94 <_printf_i+0x40>)
 8010a90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010a94:	08010aed 	.word	0x08010aed
 8010a98:	08010b01 	.word	0x08010b01
 8010a9c:	08010a7d 	.word	0x08010a7d
 8010aa0:	08010a7d 	.word	0x08010a7d
 8010aa4:	08010a7d 	.word	0x08010a7d
 8010aa8:	08010a7d 	.word	0x08010a7d
 8010aac:	08010b01 	.word	0x08010b01
 8010ab0:	08010a7d 	.word	0x08010a7d
 8010ab4:	08010a7d 	.word	0x08010a7d
 8010ab8:	08010a7d 	.word	0x08010a7d
 8010abc:	08010a7d 	.word	0x08010a7d
 8010ac0:	08010bff 	.word	0x08010bff
 8010ac4:	08010b2b 	.word	0x08010b2b
 8010ac8:	08010bb9 	.word	0x08010bb9
 8010acc:	08010a7d 	.word	0x08010a7d
 8010ad0:	08010a7d 	.word	0x08010a7d
 8010ad4:	08010c21 	.word	0x08010c21
 8010ad8:	08010a7d 	.word	0x08010a7d
 8010adc:	08010b2b 	.word	0x08010b2b
 8010ae0:	08010a7d 	.word	0x08010a7d
 8010ae4:	08010a7d 	.word	0x08010a7d
 8010ae8:	08010bc1 	.word	0x08010bc1
 8010aec:	6833      	ldr	r3, [r6, #0]
 8010aee:	1d1a      	adds	r2, r3, #4
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	6032      	str	r2, [r6, #0]
 8010af4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010af8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010afc:	2301      	movs	r3, #1
 8010afe:	e09c      	b.n	8010c3a <_printf_i+0x1e6>
 8010b00:	6833      	ldr	r3, [r6, #0]
 8010b02:	6820      	ldr	r0, [r4, #0]
 8010b04:	1d19      	adds	r1, r3, #4
 8010b06:	6031      	str	r1, [r6, #0]
 8010b08:	0606      	lsls	r6, r0, #24
 8010b0a:	d501      	bpl.n	8010b10 <_printf_i+0xbc>
 8010b0c:	681d      	ldr	r5, [r3, #0]
 8010b0e:	e003      	b.n	8010b18 <_printf_i+0xc4>
 8010b10:	0645      	lsls	r5, r0, #25
 8010b12:	d5fb      	bpl.n	8010b0c <_printf_i+0xb8>
 8010b14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010b18:	2d00      	cmp	r5, #0
 8010b1a:	da03      	bge.n	8010b24 <_printf_i+0xd0>
 8010b1c:	232d      	movs	r3, #45	@ 0x2d
 8010b1e:	426d      	negs	r5, r5
 8010b20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010b24:	4858      	ldr	r0, [pc, #352]	@ (8010c88 <_printf_i+0x234>)
 8010b26:	230a      	movs	r3, #10
 8010b28:	e011      	b.n	8010b4e <_printf_i+0xfa>
 8010b2a:	6821      	ldr	r1, [r4, #0]
 8010b2c:	6833      	ldr	r3, [r6, #0]
 8010b2e:	0608      	lsls	r0, r1, #24
 8010b30:	f853 5b04 	ldr.w	r5, [r3], #4
 8010b34:	d402      	bmi.n	8010b3c <_printf_i+0xe8>
 8010b36:	0649      	lsls	r1, r1, #25
 8010b38:	bf48      	it	mi
 8010b3a:	b2ad      	uxthmi	r5, r5
 8010b3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8010b3e:	4852      	ldr	r0, [pc, #328]	@ (8010c88 <_printf_i+0x234>)
 8010b40:	6033      	str	r3, [r6, #0]
 8010b42:	bf14      	ite	ne
 8010b44:	230a      	movne	r3, #10
 8010b46:	2308      	moveq	r3, #8
 8010b48:	2100      	movs	r1, #0
 8010b4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010b4e:	6866      	ldr	r6, [r4, #4]
 8010b50:	60a6      	str	r6, [r4, #8]
 8010b52:	2e00      	cmp	r6, #0
 8010b54:	db05      	blt.n	8010b62 <_printf_i+0x10e>
 8010b56:	6821      	ldr	r1, [r4, #0]
 8010b58:	432e      	orrs	r6, r5
 8010b5a:	f021 0104 	bic.w	r1, r1, #4
 8010b5e:	6021      	str	r1, [r4, #0]
 8010b60:	d04b      	beq.n	8010bfa <_printf_i+0x1a6>
 8010b62:	4616      	mov	r6, r2
 8010b64:	fbb5 f1f3 	udiv	r1, r5, r3
 8010b68:	fb03 5711 	mls	r7, r3, r1, r5
 8010b6c:	5dc7      	ldrb	r7, [r0, r7]
 8010b6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010b72:	462f      	mov	r7, r5
 8010b74:	42bb      	cmp	r3, r7
 8010b76:	460d      	mov	r5, r1
 8010b78:	d9f4      	bls.n	8010b64 <_printf_i+0x110>
 8010b7a:	2b08      	cmp	r3, #8
 8010b7c:	d10b      	bne.n	8010b96 <_printf_i+0x142>
 8010b7e:	6823      	ldr	r3, [r4, #0]
 8010b80:	07df      	lsls	r7, r3, #31
 8010b82:	d508      	bpl.n	8010b96 <_printf_i+0x142>
 8010b84:	6923      	ldr	r3, [r4, #16]
 8010b86:	6861      	ldr	r1, [r4, #4]
 8010b88:	4299      	cmp	r1, r3
 8010b8a:	bfde      	ittt	le
 8010b8c:	2330      	movle	r3, #48	@ 0x30
 8010b8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010b92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010b96:	1b92      	subs	r2, r2, r6
 8010b98:	6122      	str	r2, [r4, #16]
 8010b9a:	f8cd a000 	str.w	sl, [sp]
 8010b9e:	464b      	mov	r3, r9
 8010ba0:	aa03      	add	r2, sp, #12
 8010ba2:	4621      	mov	r1, r4
 8010ba4:	4640      	mov	r0, r8
 8010ba6:	f7ff fee7 	bl	8010978 <_printf_common>
 8010baa:	3001      	adds	r0, #1
 8010bac:	d14a      	bne.n	8010c44 <_printf_i+0x1f0>
 8010bae:	f04f 30ff 	mov.w	r0, #4294967295
 8010bb2:	b004      	add	sp, #16
 8010bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010bb8:	6823      	ldr	r3, [r4, #0]
 8010bba:	f043 0320 	orr.w	r3, r3, #32
 8010bbe:	6023      	str	r3, [r4, #0]
 8010bc0:	4832      	ldr	r0, [pc, #200]	@ (8010c8c <_printf_i+0x238>)
 8010bc2:	2778      	movs	r7, #120	@ 0x78
 8010bc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010bc8:	6823      	ldr	r3, [r4, #0]
 8010bca:	6831      	ldr	r1, [r6, #0]
 8010bcc:	061f      	lsls	r7, r3, #24
 8010bce:	f851 5b04 	ldr.w	r5, [r1], #4
 8010bd2:	d402      	bmi.n	8010bda <_printf_i+0x186>
 8010bd4:	065f      	lsls	r7, r3, #25
 8010bd6:	bf48      	it	mi
 8010bd8:	b2ad      	uxthmi	r5, r5
 8010bda:	6031      	str	r1, [r6, #0]
 8010bdc:	07d9      	lsls	r1, r3, #31
 8010bde:	bf44      	itt	mi
 8010be0:	f043 0320 	orrmi.w	r3, r3, #32
 8010be4:	6023      	strmi	r3, [r4, #0]
 8010be6:	b11d      	cbz	r5, 8010bf0 <_printf_i+0x19c>
 8010be8:	2310      	movs	r3, #16
 8010bea:	e7ad      	b.n	8010b48 <_printf_i+0xf4>
 8010bec:	4826      	ldr	r0, [pc, #152]	@ (8010c88 <_printf_i+0x234>)
 8010bee:	e7e9      	b.n	8010bc4 <_printf_i+0x170>
 8010bf0:	6823      	ldr	r3, [r4, #0]
 8010bf2:	f023 0320 	bic.w	r3, r3, #32
 8010bf6:	6023      	str	r3, [r4, #0]
 8010bf8:	e7f6      	b.n	8010be8 <_printf_i+0x194>
 8010bfa:	4616      	mov	r6, r2
 8010bfc:	e7bd      	b.n	8010b7a <_printf_i+0x126>
 8010bfe:	6833      	ldr	r3, [r6, #0]
 8010c00:	6825      	ldr	r5, [r4, #0]
 8010c02:	6961      	ldr	r1, [r4, #20]
 8010c04:	1d18      	adds	r0, r3, #4
 8010c06:	6030      	str	r0, [r6, #0]
 8010c08:	062e      	lsls	r6, r5, #24
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	d501      	bpl.n	8010c12 <_printf_i+0x1be>
 8010c0e:	6019      	str	r1, [r3, #0]
 8010c10:	e002      	b.n	8010c18 <_printf_i+0x1c4>
 8010c12:	0668      	lsls	r0, r5, #25
 8010c14:	d5fb      	bpl.n	8010c0e <_printf_i+0x1ba>
 8010c16:	8019      	strh	r1, [r3, #0]
 8010c18:	2300      	movs	r3, #0
 8010c1a:	6123      	str	r3, [r4, #16]
 8010c1c:	4616      	mov	r6, r2
 8010c1e:	e7bc      	b.n	8010b9a <_printf_i+0x146>
 8010c20:	6833      	ldr	r3, [r6, #0]
 8010c22:	1d1a      	adds	r2, r3, #4
 8010c24:	6032      	str	r2, [r6, #0]
 8010c26:	681e      	ldr	r6, [r3, #0]
 8010c28:	6862      	ldr	r2, [r4, #4]
 8010c2a:	2100      	movs	r1, #0
 8010c2c:	4630      	mov	r0, r6
 8010c2e:	f7ef fadf 	bl	80001f0 <memchr>
 8010c32:	b108      	cbz	r0, 8010c38 <_printf_i+0x1e4>
 8010c34:	1b80      	subs	r0, r0, r6
 8010c36:	6060      	str	r0, [r4, #4]
 8010c38:	6863      	ldr	r3, [r4, #4]
 8010c3a:	6123      	str	r3, [r4, #16]
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010c42:	e7aa      	b.n	8010b9a <_printf_i+0x146>
 8010c44:	6923      	ldr	r3, [r4, #16]
 8010c46:	4632      	mov	r2, r6
 8010c48:	4649      	mov	r1, r9
 8010c4a:	4640      	mov	r0, r8
 8010c4c:	47d0      	blx	sl
 8010c4e:	3001      	adds	r0, #1
 8010c50:	d0ad      	beq.n	8010bae <_printf_i+0x15a>
 8010c52:	6823      	ldr	r3, [r4, #0]
 8010c54:	079b      	lsls	r3, r3, #30
 8010c56:	d413      	bmi.n	8010c80 <_printf_i+0x22c>
 8010c58:	68e0      	ldr	r0, [r4, #12]
 8010c5a:	9b03      	ldr	r3, [sp, #12]
 8010c5c:	4298      	cmp	r0, r3
 8010c5e:	bfb8      	it	lt
 8010c60:	4618      	movlt	r0, r3
 8010c62:	e7a6      	b.n	8010bb2 <_printf_i+0x15e>
 8010c64:	2301      	movs	r3, #1
 8010c66:	4632      	mov	r2, r6
 8010c68:	4649      	mov	r1, r9
 8010c6a:	4640      	mov	r0, r8
 8010c6c:	47d0      	blx	sl
 8010c6e:	3001      	adds	r0, #1
 8010c70:	d09d      	beq.n	8010bae <_printf_i+0x15a>
 8010c72:	3501      	adds	r5, #1
 8010c74:	68e3      	ldr	r3, [r4, #12]
 8010c76:	9903      	ldr	r1, [sp, #12]
 8010c78:	1a5b      	subs	r3, r3, r1
 8010c7a:	42ab      	cmp	r3, r5
 8010c7c:	dcf2      	bgt.n	8010c64 <_printf_i+0x210>
 8010c7e:	e7eb      	b.n	8010c58 <_printf_i+0x204>
 8010c80:	2500      	movs	r5, #0
 8010c82:	f104 0619 	add.w	r6, r4, #25
 8010c86:	e7f5      	b.n	8010c74 <_printf_i+0x220>
 8010c88:	08011045 	.word	0x08011045
 8010c8c:	08011056 	.word	0x08011056

08010c90 <_sbrk_r>:
 8010c90:	b538      	push	{r3, r4, r5, lr}
 8010c92:	4d06      	ldr	r5, [pc, #24]	@ (8010cac <_sbrk_r+0x1c>)
 8010c94:	2300      	movs	r3, #0
 8010c96:	4604      	mov	r4, r0
 8010c98:	4608      	mov	r0, r1
 8010c9a:	602b      	str	r3, [r5, #0]
 8010c9c:	f7f0 fc32 	bl	8001504 <_sbrk>
 8010ca0:	1c43      	adds	r3, r0, #1
 8010ca2:	d102      	bne.n	8010caa <_sbrk_r+0x1a>
 8010ca4:	682b      	ldr	r3, [r5, #0]
 8010ca6:	b103      	cbz	r3, 8010caa <_sbrk_r+0x1a>
 8010ca8:	6023      	str	r3, [r4, #0]
 8010caa:	bd38      	pop	{r3, r4, r5, pc}
 8010cac:	20001700 	.word	0x20001700

08010cb0 <_realloc_r>:
 8010cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cb4:	4607      	mov	r7, r0
 8010cb6:	4614      	mov	r4, r2
 8010cb8:	460d      	mov	r5, r1
 8010cba:	b921      	cbnz	r1, 8010cc6 <_realloc_r+0x16>
 8010cbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010cc0:	4611      	mov	r1, r2
 8010cc2:	f7ff bc75 	b.w	80105b0 <_malloc_r>
 8010cc6:	b92a      	cbnz	r2, 8010cd4 <_realloc_r+0x24>
 8010cc8:	f7ff fc06 	bl	80104d8 <_free_r>
 8010ccc:	4625      	mov	r5, r4
 8010cce:	4628      	mov	r0, r5
 8010cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cd4:	f000 f81a 	bl	8010d0c <_malloc_usable_size_r>
 8010cd8:	4284      	cmp	r4, r0
 8010cda:	4606      	mov	r6, r0
 8010cdc:	d802      	bhi.n	8010ce4 <_realloc_r+0x34>
 8010cde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010ce2:	d8f4      	bhi.n	8010cce <_realloc_r+0x1e>
 8010ce4:	4621      	mov	r1, r4
 8010ce6:	4638      	mov	r0, r7
 8010ce8:	f7ff fc62 	bl	80105b0 <_malloc_r>
 8010cec:	4680      	mov	r8, r0
 8010cee:	b908      	cbnz	r0, 8010cf4 <_realloc_r+0x44>
 8010cf0:	4645      	mov	r5, r8
 8010cf2:	e7ec      	b.n	8010cce <_realloc_r+0x1e>
 8010cf4:	42b4      	cmp	r4, r6
 8010cf6:	4622      	mov	r2, r4
 8010cf8:	4629      	mov	r1, r5
 8010cfa:	bf28      	it	cs
 8010cfc:	4632      	movcs	r2, r6
 8010cfe:	f7ff fbdd 	bl	80104bc <memcpy>
 8010d02:	4629      	mov	r1, r5
 8010d04:	4638      	mov	r0, r7
 8010d06:	f7ff fbe7 	bl	80104d8 <_free_r>
 8010d0a:	e7f1      	b.n	8010cf0 <_realloc_r+0x40>

08010d0c <_malloc_usable_size_r>:
 8010d0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010d10:	1f18      	subs	r0, r3, #4
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	bfbc      	itt	lt
 8010d16:	580b      	ldrlt	r3, [r1, r0]
 8010d18:	18c0      	addlt	r0, r0, r3
 8010d1a:	4770      	bx	lr

08010d1c <_init>:
 8010d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d1e:	bf00      	nop
 8010d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d22:	bc08      	pop	{r3}
 8010d24:	469e      	mov	lr, r3
 8010d26:	4770      	bx	lr

08010d28 <_fini>:
 8010d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d2a:	bf00      	nop
 8010d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d2e:	bc08      	pop	{r3}
 8010d30:	469e      	mov	lr, r3
 8010d32:	4770      	bx	lr
