Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Aug 26 15:47:20 2024
| Host         : max running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file interpolator_timing_summary_routed.rpt -pb interpolator_timing_summary_routed.pb -rpx interpolator_timing_summary_routed.rpx -warn_on_violation
| Design       : interpolator
| Device       : 7a200ti-fbg676
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[0]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[1]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: PIX_CNT/t_cnt_reg[9]_rep/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__1/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__28/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[3]_rep/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[4]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[5]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[6]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[7]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[8]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: PIX_CNT_DISPLAY/t_cnt_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_FILE_CNT/t_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_FILE_CNT/t_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_FILE_CNT/t_cnt_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.176        0.000                      0                75216        0.013        0.000                      0                75216       11.949        0.000                       0                 75066  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
ccd_clocks/inst/clk_in1  {0.000 16.949}     33.898          29.500          
  adc_clk_wiz_0          {0.000 16.949}     33.898          29.500          
  clamp_clk_wiz_0        {0.942 4.230}      33.898          29.500          
  clkfbout_clk_wiz_0     {0.000 16.949}     33.898          29.500          
  hphi_1_clk_wiz_0       {0.000 16.949}     33.898          29.500          
  hphi_2_clk_wiz_0       {16.949 33.898}    33.898          29.500          
  phirg_clk_wiz_0        {0.000 3.288}      33.898          29.500          
  sample_clk_wiz_0       {4.230 34.840}     33.898          29.500          
clk_display_pin          {0.000 18.500}     37.000          27.027          
clk_pin                  {0.000 17.000}     34.000          29.412          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ccd_clocks/inst/clk_in1                                                                                                                                                   11.949        0.000                       0                     1  
  adc_clk_wiz_0                                                                                                                                                           31.743        0.000                       0                     2  
  clamp_clk_wiz_0                                                                                                                                                         31.743        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                      31.743        0.000                       0                     3  
  hphi_1_clk_wiz_0                                                                                                                                                        31.743        0.000                       0                     2  
  hphi_2_clk_wiz_0                                                                                                                                                        31.743        0.000                       0                     2  
  phirg_clk_wiz_0                                                                                                                                                         31.743        0.000                       0                     2  
  sample_clk_wiz_0                                                                                                                                                        31.743        0.000                       0                     2  
clk_display_pin               25.487        0.000                      0                   96        0.220        0.000                      0                   96       18.000        0.000                       0                    97  
clk_pin                        1.176        0.000                      0                74952        0.013        0.000                      0                74952       16.500        0.000                       0                 74953  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_display_pin    clk_display_pin         24.615        0.000                      0                   96        1.425        0.000                      0                   96  
**async_default**  clk_pin            clk_pin                 21.539        0.000                      0                   72        2.471        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ccd_clocks/inst/clk_in1
  To Clock:  ccd_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.949ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ccd_clocks/inst/clk_in1
Waveform(ns):       { 0.000 16.949 }
Period(ns):         33.898
Sources:            { ccd_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         33.898      32.649     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       33.898      66.102     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.949      11.949     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         16.949      11.949     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.949      11.949     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         16.949      11.949     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_wiz_0
  To Clock:  adc_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_wiz_0
Waveform(ns):       { 0.000 16.949 }
Period(ns):         33.898
Sources:            { ccd_clocks/inst/mmcm_adv_inst/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.898      31.743     BUFGCTRL_X0Y5    ccd_clocks/inst/clkout6_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         33.898      32.649     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       33.898      179.462    MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  clamp_clk_wiz_0
  To Clock:  clamp_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clamp_clk_wiz_0
Waveform(ns):       { 0.942 4.230 }
Period(ns):         33.898
Sources:            { ccd_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.898      31.743     BUFGCTRL_X0Y1    ccd_clocks/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         33.898      32.649     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       33.898      179.462    MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 16.949 }
Period(ns):         33.898
Sources:            { ccd_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         33.898      31.743     BUFGCTRL_X0Y10   ccd_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.898      32.649     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.898      32.649     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.898      66.102     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.898      179.462    MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hphi_1_clk_wiz_0
  To Clock:  hphi_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hphi_1_clk_wiz_0
Waveform(ns):       { 0.000 16.949 }
Period(ns):         33.898
Sources:            { ccd_clocks/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.898      31.743     BUFGCTRL_X0Y4    ccd_clocks/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         33.898      32.649     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       33.898      179.462    MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  hphi_2_clk_wiz_0
  To Clock:  hphi_2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hphi_2_clk_wiz_0
Waveform(ns):       { 16.949 33.898 }
Period(ns):         33.898
Sources:            { ccd_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.898      31.743     BUFGCTRL_X0Y0    ccd_clocks/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.898      32.649     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.898      179.462    MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  phirg_clk_wiz_0
  To Clock:  phirg_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phirg_clk_wiz_0
Waveform(ns):       { 0.000 3.288 }
Period(ns):         33.898
Sources:            { ccd_clocks/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.898      31.743     BUFGCTRL_X0Y3    ccd_clocks/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         33.898      32.649     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       33.898      179.462    MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  sample_clk_wiz_0
  To Clock:  sample_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sample_clk_wiz_0
Waveform(ns):       { 4.230 34.840 }
Period(ns):         33.898
Sources:            { ccd_clocks/inst/mmcm_adv_inst/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         33.898      31.743     BUFGCTRL_X0Y2    ccd_clocks/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.249         33.898      32.649     MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360       33.898      179.462    MMCME2_ADV_X1Y0  ccd_clocks/inst/mmcm_adv_inst/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  clk_display_pin
  To Clock:  clk_display_pin

Setup :            0  Failing Endpoints,  Worst Slack       25.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.487ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__24/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.325ns  (logic 0.583ns (5.148%)  route 10.742ns (94.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 60.562 - 55.500 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 23.964 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.665    23.964    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__24/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.459    24.423 r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__24/Q
                         net (fo=127, routed)        10.271    34.694    PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__15_0
    SLICE_X60Y155        LUT3 (Prop_lut3_I0_O)        0.124    34.818 r  PIX_CNT_DISPLAY/t_cnt[2]_i_1/O
                         net (fo=1, routed)           0.471    35.288    PIX_CNT_DISPLAY/t_cnt[2]
    SLICE_X60Y156        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.536    60.562    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X60Y156        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.272    60.834    
                         clock uncertainty           -0.035    60.798    
    SLICE_X60Y156        FDCE (Setup_fdce_C_D)       -0.023    60.775    PIX_CNT_DISPLAY/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         60.775    
                         arrival time                         -35.288    
  -------------------------------------------------------------------
                         slack                                 25.487    

Slack (MET) :             26.398ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__14/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__18/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        10.370ns  (logic 0.583ns (5.622%)  route 9.787ns (94.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 60.574 - 55.500 ) 
    Source Clock Delay      (SCD):    5.564ns = ( 24.064 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.765    24.064    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X19Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__14/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDCE (Prop_fdce_C_Q)         0.459    24.523 r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__14/Q
                         net (fo=127, routed)         9.408    33.930    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__18_0
    SLICE_X53Y115        LUT2 (Prop_lut2_I0_O)        0.124    34.054 r  PIX_CNT_DISPLAY/t_cnt[1]_rep__18_i_1/O
                         net (fo=1, routed)           0.379    34.433    PIX_CNT_DISPLAY/t_cnt[1]_rep__18_i_1_n_0
    SLICE_X53Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.547    60.574    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X53Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__18/C  (IS_INVERTED)
                         clock pessimism              0.351    60.925    
                         clock uncertainty           -0.035    60.889    
    SLICE_X53Y115        FDCE (Setup_fdce_C_D)       -0.058    60.831    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                         60.831    
                         arrival time                         -34.433    
  -------------------------------------------------------------------
                         slack                                 26.398    

Slack (MET) :             27.064ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        9.717ns  (logic 0.707ns (7.276%)  route 9.010ns (92.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 60.554 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.652    32.173    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X81Y145        LUT6 (Prop_lut6_I4_O)        0.124    32.297 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.879    33.176    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X79Y146        LUT3 (Prop_lut3_I0_O)        0.124    33.300 r  PIX_CNT_DISPLAY/t_cnt[7]_i_1/O
                         net (fo=1, routed)           0.479    33.779    PIX_CNT_DISPLAY/t_cnt[7]
    SLICE_X80Y146        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.527    60.554    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X80Y146        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.351    60.905    
                         clock uncertainty           -0.035    60.869    
    SLICE_X80Y146        FDCE (Setup_fdce_C_D)       -0.026    60.843    PIX_CNT_DISPLAY/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         60.843    
                         arrival time                         -33.779    
  -------------------------------------------------------------------
                         slack                                 27.064    

Slack (MET) :             27.118ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        9.611ns  (logic 0.707ns (7.356%)  route 8.904ns (92.644%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 60.554 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.652    32.173    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X81Y145        LUT6 (Prop_lut6_I4_O)        0.124    32.297 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.872    33.169    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X79Y144        LUT2 (Prop_lut2_I0_O)        0.124    33.293 r  PIX_CNT_DISPLAY/t_cnt[6]_i_1/O
                         net (fo=1, routed)           0.379    33.673    PIX_CNT_DISPLAY/t_cnt[6]
    SLICE_X79Y144        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.527    60.554    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X79Y144        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.351    60.905    
                         clock uncertainty           -0.035    60.869    
    SLICE_X79Y144        FDCE (Setup_fdce_C_D)       -0.078    60.791    PIX_CNT_DISPLAY/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         60.791    
                         arrival time                         -33.673    
  -------------------------------------------------------------------
                         slack                                 27.118    

Slack (MET) :             27.810ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__1/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        8.989ns  (logic 0.648ns (7.209%)  route 8.341ns (92.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 60.557 - 55.500 ) 
    Source Clock Delay      (SCD):    5.454ns = ( 23.954 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.656    23.954    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X60Y156        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y156        FDCE (Prop_fdce_C_Q)         0.524    24.478 r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__9/Q
                         net (fo=127, routed)         7.937    32.416    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__1_2
    SLICE_X77Y114        LUT4 (Prop_lut4_I1_O)        0.124    32.540 r  PIX_CNT_DISPLAY/t_cnt[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.404    32.943    PIX_CNT_DISPLAY/t_cnt[3]_rep__1_i_1_n_0
    SLICE_X76Y114        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.530    60.557    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X76Y114        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.272    60.829    
                         clock uncertainty           -0.035    60.793    
    SLICE_X76Y114        FDCE (Setup_fdce_C_D)       -0.040    60.753    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         60.753    
                         arrival time                         -32.943    
  -------------------------------------------------------------------
                         slack                                 27.810    

Slack (MET) :             27.872ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        8.889ns  (logic 0.583ns (6.558%)  route 8.306ns (93.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 60.539 - 55.500 ) 
    Source Clock Delay      (SCD):    5.450ns = ( 23.950 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.652    23.950    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X54Y162        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y162        FDCE (Prop_fdce_C_Q)         0.459    24.409 r  PIX_CNT_DISPLAY/t_cnt_reg[3]/Q
                         net (fo=112, routed)         7.803    32.213    PIX_CNT_DISPLAY/Q[3]
    SLICE_X79Y118        LUT4 (Prop_lut4_I3_O)        0.124    32.337 r  PIX_CNT_DISPLAY/t_cnt[3]_rep__2_i_1/O
                         net (fo=1, routed)           0.503    32.840    PIX_CNT_DISPLAY/t_cnt[3]_rep__2_i_1_n_0
    SLICE_X82Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.512    60.539    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X82Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.272    60.811    
                         clock uncertainty           -0.035    60.775    
    SLICE_X82Y118        FDCE (Setup_fdce_C_D)       -0.064    60.711    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         60.711    
                         arrival time                         -32.839    
  -------------------------------------------------------------------
                         slack                                 27.872    

Slack (MET) :             27.980ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        8.860ns  (logic 0.707ns (7.980%)  route 8.153ns (92.020%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 60.554 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.652    32.173    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X81Y145        LUT6 (Prop_lut6_I4_O)        0.124    32.297 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.500    32.797    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X81Y145        LUT4 (Prop_lut4_I1_O)        0.124    32.921 r  PIX_CNT_DISPLAY/t_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    32.921    PIX_CNT_DISPLAY/t_cnt[8]
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.527    60.554    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.351    60.905    
                         clock uncertainty           -0.035    60.869    
    SLICE_X81Y145        FDCE (Setup_fdce_C_D)        0.032    60.901    PIX_CNT_DISPLAY/t_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         60.901    
                         arrival time                         -32.921    
  -------------------------------------------------------------------
                         slack                                 27.980    

Slack (MET) :             28.032ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        8.854ns  (logic 0.701ns (7.917%)  route 8.153ns (92.083%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 60.554 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.652    32.173    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X81Y145        LUT6 (Prop_lut6_I4_O)        0.124    32.297 r  PIX_CNT_DISPLAY/t_cnt[9]_i_2/O
                         net (fo=4, routed)           0.500    32.797    PIX_CNT_DISPLAY/t_cnt[9]_i_2_n_0
    SLICE_X81Y145        LUT5 (Prop_lut5_I1_O)        0.118    32.915 r  PIX_CNT_DISPLAY/t_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    32.915    PIX_CNT_DISPLAY/t_cnt[9]
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.527    60.554    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.351    60.905    
                         clock uncertainty           -0.035    60.869    
    SLICE_X81Y145        FDCE (Setup_fdce_C_D)        0.078    60.947    PIX_CNT_DISPLAY/t_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         60.947    
                         arrival time                         -32.915    
  -------------------------------------------------------------------
                         slack                                 28.032    

Slack (MET) :             28.341ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__7/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        8.497ns  (logic 0.583ns (6.861%)  route 7.914ns (93.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 60.582 - 55.500 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 23.964 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.665    23.964    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.459    24.423 r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1/Q
                         net (fo=95, routed)          7.535    31.958    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep_0
    SLICE_X96Y149        LUT2 (Prop_lut2_I1_O)        0.124    32.082 r  PIX_CNT_DISPLAY/t_cnt[1]_rep__7_i_1/O
                         net (fo=1, routed)           0.379    32.461    PIX_CNT_DISPLAY/t_cnt[1]_rep__7_i_1_n_0
    SLICE_X96Y149        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.555    60.582    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X96Y149        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__7/C  (IS_INVERTED)
                         clock pessimism              0.279    60.861    
                         clock uncertainty           -0.035    60.825    
    SLICE_X96Y149        FDCE (Setup_fdce_C_D)       -0.023    60.802    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         60.802    
                         arrival time                         -32.461    
  -------------------------------------------------------------------
                         slack                                 28.341    

Slack (MET) :             28.392ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__24/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__10/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        8.531ns  (logic 0.583ns (6.834%)  route 7.948ns (93.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 60.564 - 55.500 ) 
    Source Clock Delay      (SCD):    5.464ns = ( 23.964 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.665    23.964    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__24/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.459    24.423 r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__24/Q
                         net (fo=127, routed)         7.948    32.370    PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__15_0
    SLICE_X96Y155        LUT2 (Prop_lut2_I0_O)        0.124    32.494 r  PIX_CNT_DISPLAY/t_cnt[1]_rep__10_i_1/O
                         net (fo=1, routed)           0.000    32.494    PIX_CNT_DISPLAY/t_cnt[1]_rep__10_i_1_n_0
    SLICE_X96Y155        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.538    60.564    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X96Y155        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__10/C  (IS_INVERTED)
                         clock pessimism              0.272    60.836    
                         clock uncertainty           -0.035    60.800    
    SLICE_X96Y155        FDCE (Setup_fdce_C_D)        0.086    60.886    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         60.886    
                         arrival time                         -32.494    
  -------------------------------------------------------------------
                         slack                                 28.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__1/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (72.960%)  route 0.086ns (27.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 20.784 - 18.500 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 20.245 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583    20.245    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.133    20.378 r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__1/Q
                         net (fo=127, routed)         0.086    20.464    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1_0
    SLICE_X51Y116        LUT2 (Prop_lut2_I0_O)        0.099    20.563 r  PIX_CNT_DISPLAY/t_cnt[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    20.563    PIX_CNT_DISPLAY/t_cnt[1]_rep__1_i_1_n_0
    SLICE_X51Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851    20.784    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism             -0.539    20.245    
    SLICE_X51Y116        FDCE (Hold_fdce_C_D)         0.098    20.343    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        -20.343    
                         arrival time                          20.563    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__29/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__5/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.419ns  (logic 0.191ns (45.560%)  route 0.228ns (54.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 20.784 - 18.500 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 20.245 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583    20.245    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__29/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.146    20.391 r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__29/Q
                         net (fo=127, routed)         0.228    20.619    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__6_0
    SLICE_X48Y116        LUT2 (Prop_lut2_I0_O)        0.045    20.664 r  PIX_CNT_DISPLAY/t_cnt[1]_rep__5_i_1/O
                         net (fo=1, routed)           0.000    20.664    PIX_CNT_DISPLAY/t_cnt[1]_rep__5_i_1_n_0
    SLICE_X48Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851    20.784    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X48Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__5/C  (IS_INVERTED)
                         clock pessimism             -0.505    20.279    
    SLICE_X48Y116        FDCE (Hold_fdce_C_D)         0.124    20.403    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                        -20.403    
                         arrival time                          20.664    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.746%)  route 0.175ns (45.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 20.780 - 18.500 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 20.239 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.577    20.239    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X92Y150        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDCE (Prop_fdce_C_Q)         0.167    20.406 f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33/Q
                         net (fo=40, routed)          0.175    20.581    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep_0
    SLICE_X92Y150        LUT1 (Prop_lut1_I0_O)        0.045    20.626 r  PIX_CNT_DISPLAY/t_cnt[0]_rep__33_i_1/O
                         net (fo=1, routed)           0.000    20.626    PIX_CNT_DISPLAY/t_cnt[0]_rep__33_i_1_n_0
    SLICE_X92Y150        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.847    20.780    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X92Y150        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33/C  (IS_INVERTED)
                         clock pessimism             -0.541    20.239    
    SLICE_X92Y150        FDCE (Hold_fdce_C_D)         0.124    20.363    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33
  -------------------------------------------------------------------
                         required time                        -20.363    
                         arrival time                          20.626    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.707%)  route 0.220ns (51.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 20.772 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X80Y146        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDCE (Prop_fdce_C_Q)         0.167    20.397 r  PIX_CNT_DISPLAY/t_cnt_reg[7]/Q
                         net (fo=31, routed)          0.220    20.617    PIX_CNT_DISPLAY/Q[7]
    SLICE_X81Y145        LUT5 (Prop_lut5_I0_O)        0.042    20.659 r  PIX_CNT_DISPLAY/t_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    20.659    PIX_CNT_DISPLAY/t_cnt[9]
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.839    20.772    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.526    20.246    
    SLICE_X81Y145        FDCE (Hold_fdce_C_D)         0.114    20.360    PIX_CNT_DISPLAY/t_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        -20.360    
                         arrival time                          20.659    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.432ns  (logic 0.212ns (49.063%)  route 0.220ns (50.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 20.772 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X80Y146        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        FDCE (Prop_fdce_C_Q)         0.167    20.397 r  PIX_CNT_DISPLAY/t_cnt_reg[7]/Q
                         net (fo=31, routed)          0.220    20.617    PIX_CNT_DISPLAY/Q[7]
    SLICE_X81Y145        LUT4 (Prop_lut4_I2_O)        0.045    20.662 r  PIX_CNT_DISPLAY/t_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    20.662    PIX_CNT_DISPLAY/t_cnt[8]
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.839    20.772    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.526    20.246    
    SLICE_X81Y145        FDCE (Hold_fdce_C_D)         0.098    20.344    PIX_CNT_DISPLAY/t_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        -20.344    
                         arrival time                          20.662    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__11/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__5/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.428ns  (logic 0.232ns (54.227%)  route 0.196ns (45.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 20.785 - 18.500 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 20.246 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.584    20.246    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X50Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__11/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_fdce_C_Q)         0.133    20.379 r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__11/Q
                         net (fo=124, routed)         0.196    20.575    PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__5_0
    SLICE_X50Y115        LUT3 (Prop_lut3_I1_O)        0.099    20.674 r  PIX_CNT_DISPLAY/t_cnt[2]_rep__5_i_1/O
                         net (fo=1, routed)           0.000    20.674    PIX_CNT_DISPLAY/t_cnt[2]_rep__5_i_1_n_0
    SLICE_X50Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.852    20.785    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X50Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__5/C  (IS_INVERTED)
                         clock pessimism             -0.539    20.246    
    SLICE_X50Y115        FDCE (Hold_fdce_C_D)         0.099    20.345    PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                        -20.345    
                         arrival time                          20.674    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__0/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.468ns  (logic 0.191ns (40.788%)  route 0.277ns (59.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 20.786 - 18.500 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 20.246 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.584    20.246    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X50Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDCE (Prop_fdce_C_Q)         0.146    20.392 r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__5/Q
                         net (fo=37, routed)          0.277    20.669    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep_0
    SLICE_X57Y113        LUT3 (Prop_lut3_I2_O)        0.045    20.714 r  PIX_CNT_DISPLAY/t_cnt[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    20.714    PIX_CNT_DISPLAY/t_cnt[2]_rep__0_i_1_n_0
    SLICE_X57Y113        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.853    20.786    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X57Y113        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__0/C  (IS_INVERTED)
                         clock pessimism             -0.505    20.281    
    SLICE_X57Y113        FDCE (Hold_fdce_C_D)         0.098    20.379    PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        -20.379    
                         arrival time                          20.714    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__6/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.450ns  (logic 0.191ns (42.433%)  route 0.259ns (57.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 20.785 - 18.500 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 20.245 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583    20.245    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.146    20.391 r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__1/Q
                         net (fo=95, routed)          0.259    20.650    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep_0
    SLICE_X53Y115        LUT2 (Prop_lut2_I1_O)        0.045    20.695 r  PIX_CNT_DISPLAY/t_cnt[1]_rep__6_i_1/O
                         net (fo=1, routed)           0.000    20.695    PIX_CNT_DISPLAY/t_cnt[1]_rep__6_i_1_n_0
    SLICE_X53Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.852    20.785    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X53Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__6/C  (IS_INVERTED)
                         clock pessimism             -0.525    20.260    
    SLICE_X53Y115        FDCE (Hold_fdce_C_D)         0.098    20.358    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                        -20.358    
                         arrival time                          20.695    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__8/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__19/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.500ns  (logic 0.212ns (42.376%)  route 0.288ns (57.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 20.785 - 18.500 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 20.244 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.582    20.244    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X56Y116        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDCE (Prop_fdce_C_Q)         0.167    20.411 r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__8/Q
                         net (fo=127, routed)         0.288    20.699    PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__8_0
    SLICE_X50Y115        LUT2 (Prop_lut2_I0_O)        0.045    20.744 r  PIX_CNT_DISPLAY/t_cnt[1]_rep__19_i_1/O
                         net (fo=1, routed)           0.000    20.744    PIX_CNT_DISPLAY/t_cnt[1]_rep__19_i_1_n_0
    SLICE_X50Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.852    20.785    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X50Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__19/C  (IS_INVERTED)
                         clock pessimism             -0.505    20.280    
    SLICE_X50Y115        FDCE (Hold_fdce_C_D)         0.114    20.394    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__19
  -------------------------------------------------------------------
                         required time                        -20.394    
                         arrival time                          20.744    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__30/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__4/D
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_display_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        0.463ns  (logic 0.232ns (50.093%)  route 0.231ns (49.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 20.785 - 18.500 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 20.246 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.584    20.246    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X53Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__30/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDCE (Prop_fdce_C_Q)         0.133    20.379 r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__30/Q
                         net (fo=127, routed)         0.231    20.610    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__4_0
    SLICE_X50Y115        LUT2 (Prop_lut2_I0_O)        0.099    20.709 r  PIX_CNT_DISPLAY/t_cnt[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    20.709    PIX_CNT_DISPLAY/t_cnt[1]_rep__4_i_1_n_0
    SLICE_X50Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.852    20.785    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X50Y115        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__4/C  (IS_INVERTED)
                         clock pessimism             -0.525    20.260    
    SLICE_X50Y115        FDCE (Hold_fdce_C_D)         0.098    20.358    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                        -20.358    
                         arrival time                          20.709    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_display_pin
Waveform(ns):       { 0.000 18.500 }
Period(ns):         37.000
Sources:            { CLK_DISPLAY }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         37.000      34.845     BUFGCTRL_X0Y16  DISP_MCLK_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X56Y155   PIX_CNT_DISPLAY/t_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X41Y118   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X57Y117   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X51Y116   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__1/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X12Y119   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__10/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X57Y117   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__11/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X10Y114   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__12/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X57Y117   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__13/C
Min Period        n/a     FDCE/C   n/a            1.000         37.000      36.000     SLICE_X19Y116   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__14/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X96Y149   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__27/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X96Y149   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__28/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X96Y149   PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__7/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X56Y155   PIX_CNT_DISPLAY/t_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X41Y118   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X57Y117   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__0/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X51Y116   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X12Y119   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__10/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X57Y117   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__11/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X10Y114   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__12/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X57Y157   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__17/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X17Y162   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__22/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X17Y162   PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__31/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X54Y162   PIX_CNT_DISPLAY/t_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X58Y159   PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__8/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X54Y162   PIX_CNT_DISPLAY/t_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X79Y144   PIX_CNT_DISPLAY/t_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X80Y146   PIX_CNT_DISPLAY/t_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X81Y145   PIX_CNT_DISPLAY/t_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         18.500      18.000     SLICE_X81Y145   PIX_CNT_DISPLAY/t_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.793ns  (logic 0.648ns (4.103%)  route 15.145ns (95.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 39.498 - 34.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 22.480 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.770    22.480    PIX_CNT/CLK
    SLICE_X20Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDCE (Prop_fdce_C_Q)         0.524    23.004 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1269, routed)       14.251    37.255    PIX_CNT/count_pix[6]
    SLICE_X140Y23        LUT6 (Prop_lut6_I4_O)        0.124    37.379 r  PIX_CNT/REG_OUT[7]_i_1__2938/O
                         net (fo=8, routed)           0.895    38.273    RFX/GEN_REG[489].REG_COLX/REG10/ld_w[489]_446[0]
    SLICE_X141Y17        FDRE                                         r  RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.972    39.498    RFX/GEN_REG[489].REG_COLX/REG10/CLK
    SLICE_X141Y17        FDRE                                         r  RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[0]/C
                         clock pessimism              0.191    39.689    
                         clock uncertainty           -0.035    39.654    
    SLICE_X141Y17        FDRE (Setup_fdre_C_CE)      -0.205    39.449    RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -38.273    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.793ns  (logic 0.648ns (4.103%)  route 15.145ns (95.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 39.498 - 34.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 22.480 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.770    22.480    PIX_CNT/CLK
    SLICE_X20Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDCE (Prop_fdce_C_Q)         0.524    23.004 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1269, routed)       14.251    37.255    PIX_CNT/count_pix[6]
    SLICE_X140Y23        LUT6 (Prop_lut6_I4_O)        0.124    37.379 r  PIX_CNT/REG_OUT[7]_i_1__2938/O
                         net (fo=8, routed)           0.895    38.273    RFX/GEN_REG[489].REG_COLX/REG10/ld_w[489]_446[0]
    SLICE_X141Y17        FDRE                                         r  RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.972    39.498    RFX/GEN_REG[489].REG_COLX/REG10/CLK
    SLICE_X141Y17        FDRE                                         r  RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[2]/C
                         clock pessimism              0.191    39.689    
                         clock uncertainty           -0.035    39.654    
    SLICE_X141Y17        FDRE (Setup_fdre_C_CE)      -0.205    39.449    RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -38.273    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.793ns  (logic 0.648ns (4.103%)  route 15.145ns (95.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 39.498 - 34.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 22.480 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.770    22.480    PIX_CNT/CLK
    SLICE_X20Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDCE (Prop_fdce_C_Q)         0.524    23.004 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1269, routed)       14.251    37.255    PIX_CNT/count_pix[6]
    SLICE_X140Y23        LUT6 (Prop_lut6_I4_O)        0.124    37.379 r  PIX_CNT/REG_OUT[7]_i_1__2938/O
                         net (fo=8, routed)           0.895    38.273    RFX/GEN_REG[489].REG_COLX/REG10/ld_w[489]_446[0]
    SLICE_X141Y17        FDRE                                         r  RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.972    39.498    RFX/GEN_REG[489].REG_COLX/REG10/CLK
    SLICE_X141Y17        FDRE                                         r  RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[3]/C
                         clock pessimism              0.191    39.689    
                         clock uncertainty           -0.035    39.654    
    SLICE_X141Y17        FDRE (Setup_fdre_C_CE)      -0.205    39.449    RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -38.273    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.786ns  (logic 0.648ns (4.105%)  route 15.138ns (95.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 39.496 - 34.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 22.480 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.770    22.480    PIX_CNT/CLK
    SLICE_X20Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDCE (Prop_fdce_C_Q)         0.524    23.004 r  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1269, routed)       14.251    37.255    PIX_CNT/count_pix[6]
    SLICE_X140Y23        LUT6 (Prop_lut6_I4_O)        0.124    37.379 r  PIX_CNT/REG_OUT[7]_i_1__2938/O
                         net (fo=8, routed)           0.887    38.266    RFX/GEN_REG[489].REG_COLX/REG10/ld_w[489]_446[0]
    SLICE_X140Y18        FDRE                                         r  RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.970    39.496    RFX/GEN_REG[489].REG_COLX/REG10/CLK
    SLICE_X140Y18        FDRE                                         r  RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[1]/C
                         clock pessimism              0.191    39.687    
                         clock uncertainty           -0.035    39.652    
    SLICE_X140Y18        FDRE (Setup_fdre_C_CE)      -0.169    39.483    RFX/GEN_REG[489].REG_COLX/REG10/REG_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         39.483    
                         arrival time                         -38.266    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[695].REG_COLX/REG7/REG_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.650ns  (logic 0.648ns (4.141%)  route 15.002ns (95.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 39.410 - 34.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 22.480 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.770    22.480    PIX_CNT/CLK
    SLICE_X20Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDCE (Prop_fdce_C_Q)         0.524    23.004 f  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1269, routed)       13.029    36.033    PIX_CNT/count_pix[6]
    SLICE_X151Y211       LUT6 (Prop_lut6_I1_O)        0.124    36.157 r  PIX_CNT/REG_OUT[7]_i_1__2858/O
                         net (fo=8, routed)           1.973    38.130    RFX/GEN_REG[695].REG_COLX/REG7/ld_w[695]_385[0]
    SLICE_X161Y229       FDRE                                         r  RFX/GEN_REG[695].REG_COLX/REG7/REG_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.883    39.410    RFX/GEN_REG[695].REG_COLX/REG7/CLK
    SLICE_X161Y229       FDRE                                         r  RFX/GEN_REG[695].REG_COLX/REG7/REG_OUT_reg[0]/C
                         clock pessimism              0.183    39.593    
                         clock uncertainty           -0.035    39.557    
    SLICE_X161Y229       FDRE (Setup_fdre_C_CE)      -0.205    39.352    RFX/GEN_REG[695].REG_COLX/REG7/REG_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         39.352    
                         arrival time                         -38.130    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[695].REG_COLX/REG7/REG_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.650ns  (logic 0.648ns (4.141%)  route 15.002ns (95.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 39.410 - 34.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 22.480 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.770    22.480    PIX_CNT/CLK
    SLICE_X20Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDCE (Prop_fdce_C_Q)         0.524    23.004 f  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1269, routed)       13.029    36.033    PIX_CNT/count_pix[6]
    SLICE_X151Y211       LUT6 (Prop_lut6_I1_O)        0.124    36.157 r  PIX_CNT/REG_OUT[7]_i_1__2858/O
                         net (fo=8, routed)           1.973    38.130    RFX/GEN_REG[695].REG_COLX/REG7/ld_w[695]_385[0]
    SLICE_X161Y229       FDRE                                         r  RFX/GEN_REG[695].REG_COLX/REG7/REG_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.883    39.410    RFX/GEN_REG[695].REG_COLX/REG7/CLK
    SLICE_X161Y229       FDRE                                         r  RFX/GEN_REG[695].REG_COLX/REG7/REG_OUT_reg[2]/C
                         clock pessimism              0.183    39.593    
                         clock uncertainty           -0.035    39.557    
    SLICE_X161Y229       FDRE (Setup_fdre_C_CE)      -0.205    39.352    RFX/GEN_REG[695].REG_COLX/REG7/REG_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         39.352    
                         arrival time                         -38.130    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[704].REG_COLX/REG9/REG_OUT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.356ns  (logic 0.583ns (3.796%)  route 14.773ns (96.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 39.150 - 34.000 ) 
    Source Clock Delay      (SCD):    5.481ns = ( 22.481 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.771    22.481    PIX_CNT/CLK
    SLICE_X21Y101        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y101        FDCE (Prop_fdce_C_Q)         0.459    22.940 f  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1262, routed)       13.984    36.924    PIX_CNT/count_pix[8]
    SLICE_X132Y195       LUT6 (Prop_lut6_I2_O)        0.124    37.048 r  PIX_CNT/REG_OUT[7]_i_1__3463/O
                         net (fo=8, routed)           0.789    37.837    RFX/GEN_REG[704].REG_COLX/REG9/ld_w[704]_384[0]
    SLICE_X141Y199       FDRE                                         r  RFX/GEN_REG[704].REG_COLX/REG9/REG_OUT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.624    39.150    RFX/GEN_REG[704].REG_COLX/REG9/CLK
    SLICE_X141Y199       FDRE                                         r  RFX/GEN_REG[704].REG_COLX/REG9/REG_OUT_reg[5]/C
                         clock pessimism              0.183    39.333    
                         clock uncertainty           -0.035    39.298    
    SLICE_X141Y199       FDRE (Setup_fdre_C_CE)      -0.205    39.093    RFX/GEN_REG[704].REG_COLX/REG9/REG_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                         -37.837    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[704].REG_COLX/REG9/REG_OUT_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.320ns  (logic 0.583ns (3.805%)  route 14.737ns (96.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 39.088 - 34.000 ) 
    Source Clock Delay      (SCD):    5.481ns = ( 22.481 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.771    22.481    PIX_CNT/CLK
    SLICE_X21Y101        FDCE                                         r  PIX_CNT/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y101        FDCE (Prop_fdce_C_Q)         0.459    22.940 f  PIX_CNT/t_cnt_reg[8]/Q
                         net (fo=1262, routed)       13.984    36.924    PIX_CNT/count_pix[8]
    SLICE_X132Y195       LUT6 (Prop_lut6_I2_O)        0.124    37.048 r  PIX_CNT/REG_OUT[7]_i_1__3463/O
                         net (fo=8, routed)           0.753    37.801    RFX/GEN_REG[704].REG_COLX/REG9/ld_w[704]_384[0]
    SLICE_X136Y199       FDRE                                         r  RFX/GEN_REG[704].REG_COLX/REG9/REG_OUT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.562    39.088    RFX/GEN_REG[704].REG_COLX/REG9/CLK
    SLICE_X136Y199       FDRE                                         r  RFX/GEN_REG[704].REG_COLX/REG9/REG_OUT_reg[7]/C
                         clock pessimism              0.183    39.271    
                         clock uncertainty           -0.035    39.236    
    SLICE_X136Y199       FDRE (Setup_fdre_C_CE)      -0.169    39.067    RFX/GEN_REG[704].REG_COLX/REG9/REG_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                         -37.801    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[531].REG_COLX/REG11/REG_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.735ns  (logic 0.648ns (4.118%)  route 15.087ns (95.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 39.504 - 34.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 22.480 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.770    22.480    PIX_CNT/CLK
    SLICE_X20Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDCE (Prop_fdce_C_Q)         0.524    23.004 f  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1269, routed)       14.439    37.443    PIX_CNT/count_pix[6]
    SLICE_X155Y37        LUT6 (Prop_lut6_I1_O)        0.124    37.567 r  PIX_CNT/REG_OUT[7]_i_1__2653/O
                         net (fo=8, routed)           0.648    38.215    RFX/GEN_REG[531].REG_COLX/REG11/ld_w[531]_436[0]
    SLICE_X152Y34        FDRE                                         r  RFX/GEN_REG[531].REG_COLX/REG11/REG_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.978    39.504    RFX/GEN_REG[531].REG_COLX/REG11/CLK
    SLICE_X152Y34        FDRE                                         r  RFX/GEN_REG[531].REG_COLX/REG11/REG_OUT_reg[0]/C
                         clock pessimism              0.191    39.695    
                         clock uncertainty           -0.035    39.660    
    SLICE_X152Y34        FDRE (Setup_fdre_C_CE)      -0.169    39.491    RFX/GEN_REG[531].REG_COLX/REG11/REG_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         39.491    
                         arrival time                         -38.215    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[531].REG_COLX/REG11/REG_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_pin rise@34.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        15.735ns  (logic 0.648ns (4.118%)  route 15.087ns (95.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 39.504 - 34.000 ) 
    Source Clock Delay      (SCD):    5.480ns = ( 22.480 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.770    22.480    PIX_CNT/CLK
    SLICE_X20Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103        FDCE (Prop_fdce_C_Q)         0.524    23.004 f  PIX_CNT/t_cnt_reg[6]/Q
                         net (fo=1269, routed)       14.439    37.443    PIX_CNT/count_pix[6]
    SLICE_X155Y37        LUT6 (Prop_lut6_I1_O)        0.124    37.567 r  PIX_CNT/REG_OUT[7]_i_1__2653/O
                         net (fo=8, routed)           0.648    38.215    RFX/GEN_REG[531].REG_COLX/REG11/ld_w[531]_436[0]
    SLICE_X152Y34        FDRE                                         r  RFX/GEN_REG[531].REG_COLX/REG11/REG_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   34.000    34.000 r  
    N21                                               0.000    34.000 r  CLK (IN)
                         net (fo=0)                   0.000    34.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    35.395 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    37.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.527 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.978    39.504    RFX/GEN_REG[531].REG_COLX/REG11/CLK
    SLICE_X152Y34        FDRE                                         r  RFX/GEN_REG[531].REG_COLX/REG11/REG_OUT_reg[1]/C
                         clock pessimism              0.191    39.695    
                         clock uncertainty           -0.035    39.660    
    SLICE_X152Y34        FDRE (Setup_fdre_C_CE)      -0.169    39.491    RFX/GEN_REG[531].REG_COLX/REG11/REG_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         39.491    
                         arrival time                         -38.215    
  -------------------------------------------------------------------
                         slack                                  1.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[89].REG_COLX/REG6/REG_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[89].REG_COLX/REG0/REG_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.744%)  route 0.205ns (59.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.582     1.531    RFX/GEN_REG[89].REG_COLX/REG6/CLK
    SLICE_X97Y149        FDRE                                         r  RFX/GEN_REG[89].REG_COLX/REG6/REG_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y149        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  RFX/GEN_REG[89].REG_COLX/REG6/REG_OUT_reg[4]/Q
                         net (fo=1, routed)           0.205     1.877    RFX/GEN_REG[89].REG_COLX/REG0/REG_OUT_reg[7]_1[4]
    SLICE_X96Y150        FDRE                                         r  RFX/GEN_REG[89].REG_COLX/REG0/REG_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.850     2.050    RFX/GEN_REG[89].REG_COLX/REG0/CLK
    SLICE_X96Y150        FDRE                                         r  RFX/GEN_REG[89].REG_COLX/REG0/REG_OUT_reg[4]/C
                         clock pessimism             -0.250     1.800    
    SLICE_X96Y150        FDRE (Hold_fdre_C_D)         0.064     1.864    RFX/GEN_REG[89].REG_COLX/REG0/REG_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[706].REG_COLX/REG7/REG_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[706].REG_COLX/REG1/REG_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.513%)  route 0.118ns (45.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.684     1.633    RFX/GEN_REG[706].REG_COLX/REG7/CLK
    SLICE_X133Y200       FDRE                                         r  RFX/GEN_REG[706].REG_COLX/REG7/REG_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y200       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  RFX/GEN_REG[706].REG_COLX/REG7/REG_OUT_reg[0]/Q
                         net (fo=1, routed)           0.118     1.892    RFX/GEN_REG[706].REG_COLX/REG1/REG_OUT_reg[7]_8[0]
    SLICE_X133Y199       FDRE                                         r  RFX/GEN_REG[706].REG_COLX/REG1/REG_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.864     2.064    RFX/GEN_REG[706].REG_COLX/REG1/CLK
    SLICE_X133Y199       FDRE                                         r  RFX/GEN_REG[706].REG_COLX/REG1/REG_OUT_reg[0]/C
                         clock pessimism             -0.255     1.809    
    SLICE_X133Y199       FDRE (Hold_fdre_C_D)         0.070     1.879    RFX/GEN_REG[706].REG_COLX/REG1/REG_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[398].REG_COLX/REG6/REG_OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[398].REG_COLX/REG0/REG_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581     1.530    RFX/GEN_REG[398].REG_COLX/REG6/CLK
    SLICE_X64Y149        FDRE                                         r  RFX/GEN_REG[398].REG_COLX/REG6/REG_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y149        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  RFX/GEN_REG[398].REG_COLX/REG6/REG_OUT_reg[6]/Q
                         net (fo=1, routed)           0.173     1.867    RFX/GEN_REG[398].REG_COLX/REG0/Q[6]
    SLICE_X64Y150        FDRE                                         r  RFX/GEN_REG[398].REG_COLX/REG0/REG_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.849     2.049    RFX/GEN_REG[398].REG_COLX/REG0/CLK
    SLICE_X64Y150        FDRE                                         r  RFX/GEN_REG[398].REG_COLX/REG0/REG_OUT_reg[6]/C
                         clock pessimism             -0.250     1.799    
    SLICE_X64Y150        FDRE (Hold_fdre_C_D)         0.052     1.851    RFX/GEN_REG[398].REG_COLX/REG0/REG_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[559].REG_COLX/REG8/REG_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[559].REG_COLX/REG2/REG_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.037%)  route 0.147ns (50.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.736     1.685    RFX/GEN_REG[559].REG_COLX/REG8/CLK
    SLICE_X127Y49        FDRE                                         r  RFX/GEN_REG[559].REG_COLX/REG8/REG_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y49        FDRE (Prop_fdre_C_Q)         0.141     1.826 r  RFX/GEN_REG[559].REG_COLX/REG8/REG_OUT_reg[1]/Q
                         net (fo=1, routed)           0.147     1.973    RFX/GEN_REG[559].REG_COLX/REG2/Q[1]
    SLICE_X127Y50        FDRE                                         r  RFX/GEN_REG[559].REG_COLX/REG2/REG_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.936     2.135    RFX/GEN_REG[559].REG_COLX/REG2/CLK
    SLICE_X127Y50        FDRE                                         r  RFX/GEN_REG[559].REG_COLX/REG2/REG_OUT_reg[1]/C
                         clock pessimism             -0.259     1.876    
    SLICE_X127Y50        FDRE (Hold_fdre_C_D)         0.075     1.951    RFX/GEN_REG[559].REG_COLX/REG2/REG_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[259].REG_COLX/REG10/REG_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[259].REG_COLX/REG4/REG_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.823%)  route 0.213ns (60.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.632     1.581    RFX/GEN_REG[259].REG_COLX/REG10/CLK
    SLICE_X83Y50         FDRE                                         r  RFX/GEN_REG[259].REG_COLX/REG10/REG_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     1.722 r  RFX/GEN_REG[259].REG_COLX/REG10/REG_OUT_reg[0]/Q
                         net (fo=1, routed)           0.213     1.935    RFX/GEN_REG[259].REG_COLX/REG4/D[0]
    SLICE_X84Y51         FDRE                                         r  RFX/GEN_REG[259].REG_COLX/REG4/REG_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.907     2.106    RFX/GEN_REG[259].REG_COLX/REG4/CLK
    SLICE_X84Y51         FDRE                                         r  RFX/GEN_REG[259].REG_COLX/REG4/REG_OUT_reg[0]/C
                         clock pessimism             -0.259     1.847    
    SLICE_X84Y51         FDRE (Hold_fdre_C_D)         0.063     1.910    RFX/GEN_REG[259].REG_COLX/REG4/REG_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[295].REG_COLX/REG10/REG_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[295].REG_COLX/REG4/REG_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.238%)  route 0.145ns (50.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.761     1.710    RFX/GEN_REG[295].REG_COLX/REG10/CLK
    SLICE_X29Y49         FDRE                                         r  RFX/GEN_REG[295].REG_COLX/REG10/REG_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.851 r  RFX/GEN_REG[295].REG_COLX/REG10/REG_OUT_reg[3]/Q
                         net (fo=1, routed)           0.145     1.996    RFX/GEN_REG[295].REG_COLX/REG4/D[3]
    SLICE_X29Y50         FDRE                                         r  RFX/GEN_REG[295].REG_COLX/REG4/REG_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.963     2.162    RFX/GEN_REG[295].REG_COLX/REG4/CLK
    SLICE_X29Y50         FDRE                                         r  RFX/GEN_REG[295].REG_COLX/REG4/REG_OUT_reg[3]/C
                         clock pessimism             -0.259     1.903    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.066     1.969    RFX/GEN_REG[295].REG_COLX/REG4/REG_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[429].REG_COLX/REG10/REG_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[429].REG_COLX/REG4/REG_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.350%)  route 0.237ns (62.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.592     1.541    RFX/GEN_REG[429].REG_COLX/REG10/CLK
    SLICE_X118Y150       FDRE                                         r  RFX/GEN_REG[429].REG_COLX/REG10/REG_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y150       FDRE (Prop_fdre_C_Q)         0.141     1.682 r  RFX/GEN_REG[429].REG_COLX/REG10/REG_OUT_reg[4]/Q
                         net (fo=1, routed)           0.237     1.918    RFX/GEN_REG[429].REG_COLX/REG4/D[4]
    SLICE_X118Y149       FDRE                                         r  RFX/GEN_REG[429].REG_COLX/REG4/REG_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.865     2.064    RFX/GEN_REG[429].REG_COLX/REG4/CLK
    SLICE_X118Y149       FDRE                                         r  RFX/GEN_REG[429].REG_COLX/REG4/REG_OUT_reg[4]/C
                         clock pessimism             -0.250     1.814    
    SLICE_X118Y149       FDRE (Hold_fdre_C_D)         0.072     1.886    RFX/GEN_REG[429].REG_COLX/REG4/REG_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[459].REG_COLX/REG11/REG_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[459].REG_COLX/REG5/REG_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.290%)  route 0.170ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.714     1.663    RFX/GEN_REG[459].REG_COLX/REG11/CLK
    SLICE_X159Y99        FDRE                                         r  RFX/GEN_REG[459].REG_COLX/REG11/REG_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y99        FDRE (Prop_fdre_C_Q)         0.141     1.804 r  RFX/GEN_REG[459].REG_COLX/REG11/REG_OUT_reg[0]/Q
                         net (fo=1, routed)           0.170     1.975    RFX/GEN_REG[459].REG_COLX/REG5/D[0]
    SLICE_X160Y100       FDRE                                         r  RFX/GEN_REG[459].REG_COLX/REG5/REG_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.922     2.121    RFX/GEN_REG[459].REG_COLX/REG5/CLK
    SLICE_X160Y100       FDRE                                         r  RFX/GEN_REG[459].REG_COLX/REG5/REG_OUT_reg[0]/C
                         clock pessimism             -0.255     1.866    
    SLICE_X160Y100       FDRE (Hold_fdre_C_D)         0.076     1.942    RFX/GEN_REG[459].REG_COLX/REG5/REG_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[26].REG_COLX/REG7/REG_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[26].REG_COLX/REG1/REG_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.422%)  route 0.156ns (52.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.648     1.597    RFX/GEN_REG[26].REG_COLX/REG7/CLK
    SLICE_X99Y99         FDRE                                         r  RFX/GEN_REG[26].REG_COLX/REG7/REG_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  RFX/GEN_REG[26].REG_COLX/REG7/REG_OUT_reg[5]/Q
                         net (fo=1, routed)           0.156     1.895    RFX/GEN_REG[26].REG_COLX/REG1/REG_OUT_reg[7]_8[5]
    SLICE_X96Y100        FDRE                                         r  RFX/GEN_REG[26].REG_COLX/REG1/REG_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.853     2.052    RFX/GEN_REG[26].REG_COLX/REG1/CLK
    SLICE_X96Y100        FDRE                                         r  RFX/GEN_REG[26].REG_COLX/REG1/REG_OUT_reg[5]/C
                         clock pessimism             -0.255     1.797    
    SLICE_X96Y100        FDRE (Hold_fdre_C_D)         0.063     1.860    RFX/GEN_REG[26].REG_COLX/REG1/REG_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RFX/GEN_REG[631].REG_COLX/REG6/REG_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            RFX/GEN_REG[631].REG_COLX/REG0/REG_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.949 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.721     1.670    RFX/GEN_REG[631].REG_COLX/REG6/CLK
    SLICE_X4Y99          FDRE                                         r  RFX/GEN_REG[631].REG_COLX/REG6/REG_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.811 r  RFX/GEN_REG[631].REG_COLX/REG6/REG_OUT_reg[1]/Q
                         net (fo=1, routed)           0.172     1.984    RFX/GEN_REG[631].REG_COLX/REG0/REG_OUT_reg[7]_0[1]
    SLICE_X3Y100         FDRE                                         r  RFX/GEN_REG[631].REG_COLX/REG0/REG_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    N21                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.200 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.930     2.129    RFX/GEN_REG[631].REG_COLX/REG0/CLK
    SLICE_X3Y100         FDRE                                         r  RFX/GEN_REG[631].REG_COLX/REG0/REG_OUT_reg[1]/C
                         clock pessimism             -0.255     1.874    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.072     1.946    RFX/GEN_REG[631].REG_COLX/REG0/REG_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 17.000 }
Period(ns):         34.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         34.000      31.845     BUFGCTRL_X0Y6   CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X114Y113  RFX/GEN_REG[112].REG_COLX/REG3/REG_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X112Y111  RFX/GEN_REG[112].REG_COLX/REG3/REG_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X109Y113  RFX/GEN_REG[112].REG_COLX/REG3/REG_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X108Y112  RFX/GEN_REG[112].REG_COLX/REG3/REG_OUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X111Y112  RFX/GEN_REG[112].REG_COLX/REG3/REG_OUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X112Y111  RFX/GEN_REG[112].REG_COLX/REG3/REG_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X112Y111  RFX/GEN_REG[112].REG_COLX/REG3/REG_OUT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X112Y110  RFX/GEN_REG[112].REG_COLX/REG3/REG_OUT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         34.000      33.000     SLICE_X100Y158  RFX/GEN_REG[160].REG_COLX/REG5/REG_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X104Y160  RFX/GEN_REG[160].REG_COLX/REG5/REG_OUT_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X107Y139  RFX/GEN_REG[209].REG_COLX/REG7/REG_OUT_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X107Y139  RFX/GEN_REG[209].REG_COLX/REG7/REG_OUT_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X107Y139  RFX/GEN_REG[209].REG_COLX/REG7/REG_OUT_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X108Y144  RFX/GEN_REG[209].REG_COLX/REG9/REG_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X119Y55   RFX/GEN_REG[257].REG_COLX/REG7/REG_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X112Y52   RFX/GEN_REG[257].REG_COLX/REG7/REG_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X119Y55   RFX/GEN_REG[257].REG_COLX/REG7/REG_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X112Y52   RFX/GEN_REG[257].REG_COLX/REG7/REG_OUT_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         17.000      16.500     SLICE_X135Y38   RFX/GEN_REG[553].REG_COLX/REG1/REG_OUT_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X21Y101   PIX_CNT/t_cnt_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X22Y102   PIX_CNT/t_cnt_reg[0]_rep__11/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X21Y101   PIX_CNT/t_cnt_reg[0]_rep__15/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X21Y101   PIX_CNT/t_cnt_reg[0]_rep__18/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X5Y117    PIX_CNT/t_cnt_reg[0]_rep__20/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X22Y101   PIX_CNT/t_cnt_reg[0]_rep__4/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X72Y97    PIX_CNT/t_cnt_reg[0]_rep__7/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X72Y97    PIX_CNT/t_cnt_reg[1]_rep__13/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X22Y101   PIX_CNT/t_cnt_reg[1]_rep__14/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         17.000      16.500     SLICE_X72Y97    PIX_CNT/t_cnt_reg[1]_rep__18/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_display_pin
  To Clock:  clk_display_pin

Setup :            0  Failing Endpoints,  Worst Slack       24.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.615ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__6/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.720ns  (logic 0.803ns (6.851%)  route 10.917ns (93.149%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 60.562 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.863    35.782    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X61Y156        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.536    60.562    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X61Y156        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__6/C  (IS_INVERTED)
                         clock pessimism              0.272    60.834    
                         clock uncertainty           -0.035    60.798    
    SLICE_X61Y156        FDCE (Recov_fdce_C_CLR)     -0.402    60.396    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__6
  -------------------------------------------------------------------
                         required time                         60.396    
                         arrival time                         -35.782    
  -------------------------------------------------------------------
                         slack                                 24.615    

Slack (MET) :             24.621ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.712ns  (logic 0.803ns (6.856%)  route 10.909ns (93.144%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 60.560 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.855    35.774    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X58Y159        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534    60.560    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X58Y159        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__8/C  (IS_INVERTED)
                         clock pessimism              0.272    60.832    
                         clock uncertainty           -0.035    60.796    
    SLICE_X58Y159        FDCE (Recov_fdce_C_CLR)     -0.402    60.394    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         60.394    
                         arrival time                         -35.774    
  -------------------------------------------------------------------
                         slack                                 24.621    

Slack (MET) :             24.621ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.710ns  (logic 0.803ns (6.857%)  route 10.907ns (93.143%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.853    35.772    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X54Y162        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.532    60.558    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X54Y162        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.272    60.830    
                         clock uncertainty           -0.035    60.794    
    SLICE_X54Y162        FDCE (Recov_fdce_C_CLR)     -0.402    60.392    PIX_CNT_DISPLAY/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         60.392    
                         arrival time                         -35.772    
  -------------------------------------------------------------------
                         slack                                 24.621    

Slack (MET) :             24.621ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.710ns  (logic 0.803ns (6.857%)  route 10.907ns (93.143%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 60.558 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.853    35.772    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X54Y162        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.532    60.558    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X54Y162        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.272    60.830    
                         clock uncertainty           -0.035    60.794    
    SLICE_X54Y162        FDCE (Recov_fdce_C_CLR)     -0.402    60.392    PIX_CNT_DISPLAY/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         60.392    
                         arrival time                         -35.772    
  -------------------------------------------------------------------
                         slack                                 24.621    

Slack (MET) :             24.625ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__23/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.708ns  (logic 0.803ns (6.859%)  route 10.905ns (93.141%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 60.560 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.850    35.769    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X57Y160        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.534    60.560    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X57Y160        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__23/C  (IS_INVERTED)
                         clock pessimism              0.272    60.832    
                         clock uncertainty           -0.035    60.796    
    SLICE_X57Y160        FDCE (Recov_fdce_C_CLR)     -0.402    60.394    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__23
  -------------------------------------------------------------------
                         required time                         60.394    
                         arrival time                         -35.769    
  -------------------------------------------------------------------
                         slack                                 24.625    

Slack (MET) :             24.625ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__5/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.707ns  (logic 0.803ns (6.859%)  route 10.904ns (93.141%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 60.559 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.849    35.768    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X57Y161        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.533    60.559    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X57Y161        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__5/C  (IS_INVERTED)
                         clock pessimism              0.272    60.831    
                         clock uncertainty           -0.035    60.795    
    SLICE_X57Y161        FDCE (Recov_fdce_C_CLR)     -0.402    60.393    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         60.393    
                         arrival time                         -35.768    
  -------------------------------------------------------------------
                         slack                                 24.625    

Slack (MET) :             24.625ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__17/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.709ns  (logic 0.803ns (6.858%)  route 10.906ns (93.142%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 60.561 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.851    35.770    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X57Y157        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.535    60.561    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X57Y157        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__17/C  (IS_INVERTED)
                         clock pessimism              0.272    60.833    
                         clock uncertainty           -0.035    60.797    
    SLICE_X57Y157        FDCE (Recov_fdce_C_CLR)     -0.402    60.395    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__17
  -------------------------------------------------------------------
                         required time                         60.395    
                         arrival time                         -35.770    
  -------------------------------------------------------------------
                         slack                                 24.625    

Slack (MET) :             24.627ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__22/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.807ns  (logic 0.803ns (6.801%)  route 11.004ns (93.199%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 60.661 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.949    35.868    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X17Y162        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.635    60.661    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X17Y162        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__22/C  (IS_INVERTED)
                         clock pessimism              0.272    60.933    
                         clock uncertainty           -0.035    60.897    
    SLICE_X17Y162        FDCE (Recov_fdce_C_CLR)     -0.402    60.495    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__22
  -------------------------------------------------------------------
                         required time                         60.495    
                         arrival time                         -35.868    
  -------------------------------------------------------------------
                         slack                                 24.627    

Slack (MET) :             24.627ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__31/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.807ns  (logic 0.803ns (6.801%)  route 11.004ns (93.199%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 60.661 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.949    35.868    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X17Y162        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__31/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.635    60.661    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X17Y162        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__31/C  (IS_INVERTED)
                         clock pessimism              0.272    60.933    
                         clock uncertainty           -0.035    60.897    
    SLICE_X17Y162        FDCE (Recov_fdce_C_CLR)     -0.402    60.495    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__31
  -------------------------------------------------------------------
                         required time                         60.495    
                         arrival time                         -35.868    
  -------------------------------------------------------------------
                         slack                                 24.627    

Slack (MET) :             24.637ns  (required time - arrival time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_display_pin fall@55.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        11.716ns  (logic 0.803ns (6.854%)  route 10.913ns (93.146%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 60.574 - 55.500 ) 
    Source Clock Delay      (SCD):    5.562ns = ( 24.062 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.972    19.472 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.730    22.202    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    22.298 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.763    24.062    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.459    24.521 f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__6/Q
                         net (fo=122, routed)         7.688    32.209    PIX_CNT_DISPLAY/t_cnt_reg[3]_rep__2_1
    SLICE_X78Y146        LUT4 (Prop_lut4_I0_O)        0.124    32.333 r  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.497    32.830    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_2_n_0
    SLICE_X79Y146        LUT4 (Prop_lut4_I2_O)        0.124    32.954 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.869    33.823    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    33.919 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         1.859    35.778    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X91Y144        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     55.500    55.500 f  
    E20                                               0.000    55.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    55.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.838    56.338 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           2.597    58.935    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.026 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          1.547    60.574    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X91Y144        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__4/C  (IS_INVERTED)
                         clock pessimism              0.279    60.853    
                         clock uncertainty           -0.035    60.817    
    SLICE_X91Y144        FDCE (Recov_fdce_C_CLR)     -0.402    60.415    PIX_CNT_DISPLAY/t_cnt_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         60.415    
                         arrival time                         -35.778    
  -------------------------------------------------------------------
                         slack                                 24.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.646ns  (logic 0.217ns (13.186%)  route 1.429ns (86.813%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 20.785 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.644    21.876    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X56Y155        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851    20.785    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X56Y155        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.271    20.514    
    SLICE_X56Y155        FDCE (Remov_fdce_C_CLR)     -0.063    20.451    PIX_CNT_DISPLAY/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.451    
                         arrival time                          21.876    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__26/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.642ns  (logic 0.217ns (13.219%)  route 1.425ns (86.781%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 20.781 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.640    21.872    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X96Y155        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__26/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.847    20.781    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X96Y155        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__26/C  (IS_INVERTED)
                         clock pessimism             -0.271    20.510    
    SLICE_X96Y155        FDCE (Remov_fdce_C_CLR)     -0.063    20.447    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__26
  -------------------------------------------------------------------
                         required time                        -20.447    
                         arrival time                          21.872    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.642ns  (logic 0.217ns (13.219%)  route 1.425ns (86.781%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 20.781 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.640    21.872    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X96Y155        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.847    20.781    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X96Y155        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__10/C  (IS_INVERTED)
                         clock pessimism             -0.271    20.510    
    SLICE_X96Y155        FDCE (Remov_fdce_C_CLR)     -0.063    20.447    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                        -20.447    
                         arrival time                          21.872    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__9/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.642ns  (logic 0.217ns (13.219%)  route 1.425ns (86.781%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 20.781 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.640    21.872    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X96Y155        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.847    20.781    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X96Y155        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__9/C  (IS_INVERTED)
                         clock pessimism             -0.271    20.510    
    SLICE_X96Y155        FDCE (Remov_fdce_C_CLR)     -0.063    20.447    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                        -20.447    
                         arrival time                          21.872    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__27/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.645ns  (logic 0.217ns (13.195%)  route 1.428ns (86.805%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 20.788 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.643    21.874    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X96Y149        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.855    20.788    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X96Y149        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__27/C  (IS_INVERTED)
                         clock pessimism             -0.276    20.512    
    SLICE_X96Y149        FDCE (Remov_fdce_C_CLR)     -0.063    20.449    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__27
  -------------------------------------------------------------------
                         required time                        -20.449    
                         arrival time                          21.874    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__28/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.645ns  (logic 0.217ns (13.195%)  route 1.428ns (86.805%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 20.788 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.643    21.874    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X96Y149        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__28/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.855    20.788    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X96Y149        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__28/C  (IS_INVERTED)
                         clock pessimism             -0.276    20.512    
    SLICE_X96Y149        FDCE (Remov_fdce_C_CLR)     -0.063    20.449    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__28
  -------------------------------------------------------------------
                         required time                        -20.449    
                         arrival time                          21.874    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.645ns  (logic 0.217ns (13.195%)  route 1.428ns (86.805%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 20.788 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.643    21.874    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X96Y149        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.855    20.788    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X96Y149        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__7/C  (IS_INVERTED)
                         clock pessimism             -0.276    20.512    
    SLICE_X96Y149        FDCE (Remov_fdce_C_CLR)     -0.063    20.449    PIX_CNT_DISPLAY/t_cnt_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                        -20.449    
                         arrival time                          21.874    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.642ns  (logic 0.217ns (13.219%)  route 1.425ns (86.781%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 20.780 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.640    21.872    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X92Y150        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.847    20.780    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X92Y150        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33/C  (IS_INVERTED)
                         clock pessimism             -0.271    20.509    
    SLICE_X92Y150        FDCE (Remov_fdce_C_CLR)     -0.063    20.446    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__33
  -------------------------------------------------------------------
                         required time                        -20.446    
                         arrival time                          21.872    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__18/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.654ns  (logic 0.217ns (13.119%)  route 1.437ns (86.881%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 20.783 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.653    21.884    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X60Y156        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.850    20.783    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X60Y156        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__18/C  (IS_INVERTED)
                         clock pessimism             -0.271    20.512    
    SLICE_X60Y156        FDCE (Remov_fdce_C_CLR)     -0.063    20.449    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__18
  -------------------------------------------------------------------
                         required time                        -20.449    
                         arrival time                          21.884    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 PIX_CNT_DISPLAY/t_cnt_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__25/CLR
                            (removal check against rising-edge clock clk_display_pin  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_display_pin fall@18.500ns - clk_display_pin fall@18.500ns)
  Data Path Delay:        1.654ns  (logic 0.217ns (13.119%)  route 1.437ns (86.881%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 20.783 - 18.500 ) 
    Source Clock Delay      (SCD):    1.730ns = ( 20.230 - 18.500 ) 
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.201    18.701 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           0.936    19.636    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    19.662 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568    20.230    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X81Y145        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145        FDCE (Prop_fdce_C_Q)         0.146    20.376 r  PIX_CNT_DISPLAY/t_cnt_reg[8]/Q
                         net (fo=27, routed)          0.475    20.851    PIX_CNT_DISPLAY/Q[8]
    SLICE_X79Y146        LUT4 (Prop_lut4_I1_O)        0.045    20.896 f  PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.309    21.205    reset_pix_cnt_display
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    21.231 f  reset_pix_cnt_display_BUFG_inst/O
                         net (fo=146, routed)         0.653    21.884    PIX_CNT_DISPLAY/reset_pix_cnt_display_BUFG
    SLICE_X60Y156        FDCE                                         f  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__25/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_display_pin fall edge)
                                                     18.500    18.500 f  
    E20                                               0.000    18.500 f  CLK_DISPLAY (IN)
                         net (fo=0)                   0.000    18.500    CLK_DISPLAY
    E20                  IBUF (Prop_ibuf_I_O)         0.390    18.890 f  CLK_DISPLAY_IBUF_inst/O
                         net (fo=1, routed)           1.015    19.904    DISP_MCLK_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    19.933 f  DISP_MCLK_OBUF_BUFG_inst/O
                         net (fo=97, routed)          0.850    20.783    PIX_CNT_DISPLAY/DISP_MCLK_OBUF_BUFG
    SLICE_X60Y156        FDCE                                         r  PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__25/C  (IS_INVERTED)
                         clock pessimism             -0.271    20.512    
    SLICE_X60Y156        FDCE (Remov_fdce_C_CLR)     -0.063    20.449    PIX_CNT_DISPLAY/t_cnt_reg[0]_rep__25
  -------------------------------------------------------------------
                         required time                        -20.449    
                         arrival time                          21.884    
  -------------------------------------------------------------------
                         slack                                  1.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       21.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.539ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        12.070ns  (logic 0.999ns (8.277%)  route 11.071ns (91.723%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 56.175 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          2.353    34.548    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X22Y103        FDCE                                         f  PIX_CNT/t_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.648    56.175    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.303    56.478    
                         clock uncertainty           -0.035    56.443    
    SLICE_X22Y103        FDCE (Recov_fdce_C_CLR)     -0.356    56.087    PIX_CNT/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         56.087    
                         arrival time                         -34.548    
  -------------------------------------------------------------------
                         slack                                 21.539    

Slack (MET) :             21.581ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        12.070ns  (logic 0.999ns (8.277%)  route 11.071ns (91.723%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 56.175 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          2.353    34.548    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X22Y103        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.648    56.175    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.303    56.478    
                         clock uncertainty           -0.035    56.443    
    SLICE_X22Y103        FDCE (Recov_fdce_C_CLR)     -0.314    56.129    PIX_CNT/t_cnt_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         56.129    
                         arrival time                         -34.548    
  -------------------------------------------------------------------
                         slack                                 21.581    

Slack (MET) :             21.581ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        12.070ns  (logic 0.999ns (8.277%)  route 11.071ns (91.723%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 56.175 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          2.353    34.548    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X22Y103        FDCE                                         f  PIX_CNT/t_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.648    56.175    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.303    56.478    
                         clock uncertainty           -0.035    56.443    
    SLICE_X22Y103        FDCE (Recov_fdce_C_CLR)     -0.314    56.129    PIX_CNT/t_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         56.129    
                         arrival time                         -34.548    
  -------------------------------------------------------------------
                         slack                                 21.581    

Slack (MET) :             21.581ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[9]_rep__0/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        12.070ns  (logic 0.999ns (8.277%)  route 11.071ns (91.723%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 56.175 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          2.353    34.548    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X22Y103        FDCE                                         f  PIX_CNT/t_cnt_reg[9]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.648    56.175    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[9]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.303    56.478    
                         clock uncertainty           -0.035    56.443    
    SLICE_X22Y103        FDCE (Recov_fdce_C_CLR)     -0.314    56.129    PIX_CNT/t_cnt_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                         56.129    
                         arrival time                         -34.548    
  -------------------------------------------------------------------
                         slack                                 21.581    

Slack (MET) :             21.581ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[9]_rep__2/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        12.070ns  (logic 0.999ns (8.277%)  route 11.071ns (91.723%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 56.175 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          2.353    34.548    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X22Y103        FDCE                                         f  PIX_CNT/t_cnt_reg[9]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.648    56.175    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[9]_rep__2/C  (IS_INVERTED)
                         clock pessimism              0.303    56.478    
                         clock uncertainty           -0.035    56.443    
    SLICE_X22Y103        FDCE (Recov_fdce_C_CLR)     -0.314    56.129    PIX_CNT/t_cnt_reg[9]_rep__2
  -------------------------------------------------------------------
                         required time                         56.129    
                         arrival time                         -34.548    
  -------------------------------------------------------------------
                         slack                                 21.581    

Slack (MET) :             21.757ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[0]_rep__13/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        11.761ns  (logic 0.999ns (8.494%)  route 10.762ns (91.506%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 56.243 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          2.044    34.239    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X50Y98         FDCE                                         f  PIX_CNT/t_cnt_reg[0]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.716    56.243    PIX_CNT/CLK
    SLICE_X50Y98         FDCE                                         r  PIX_CNT/t_cnt_reg[0]_rep__13/C  (IS_INVERTED)
                         clock pessimism              0.191    56.434    
                         clock uncertainty           -0.035    56.398    
    SLICE_X50Y98         FDCE (Recov_fdce_C_CLR)     -0.402    55.996    PIX_CNT/t_cnt_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                         55.996    
                         arrival time                         -34.239    
  -------------------------------------------------------------------
                         slack                                 21.757    

Slack (MET) :             21.758ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[9]_rep__3/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        11.855ns  (logic 0.999ns (8.427%)  route 10.856ns (91.573%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 56.338 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          2.138    34.333    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X24Y99         FDCE                                         f  PIX_CNT/t_cnt_reg[9]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.811    56.338    PIX_CNT/CLK
    SLICE_X24Y99         FDCE                                         r  PIX_CNT/t_cnt_reg[9]_rep__3/C  (IS_INVERTED)
                         clock pessimism              0.191    56.529    
                         clock uncertainty           -0.035    56.493    
    SLICE_X24Y99         FDCE (Recov_fdce_C_CLR)     -0.402    56.091    PIX_CNT/t_cnt_reg[9]_rep__3
  -------------------------------------------------------------------
                         required time                         56.091    
                         arrival time                         -34.333    
  -------------------------------------------------------------------
                         slack                                 21.758    

Slack (MET) :             21.759ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        11.940ns  (logic 0.999ns (8.367%)  route 10.941ns (91.633%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 56.424 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          2.223    34.418    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X4Y98          FDCE                                         f  PIX_CNT/t_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.897    56.424    PIX_CNT/CLK
    SLICE_X4Y98          FDCE                                         r  PIX_CNT/t_cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.191    56.615    
                         clock uncertainty           -0.035    56.579    
    SLICE_X4Y98          FDCE (Recov_fdce_C_CLR)     -0.402    56.177    PIX_CNT/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         56.177    
                         arrival time                         -34.418    
  -------------------------------------------------------------------
                         slack                                 21.759    

Slack (MET) :             21.838ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[0]_rep__5/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        11.581ns  (logic 0.999ns (8.626%)  route 10.582ns (91.374%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 56.071 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          1.864    34.059    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X54Y114        FDCE                                         f  PIX_CNT/t_cnt_reg[0]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.544    56.071    PIX_CNT/CLK
    SLICE_X54Y114        FDCE                                         r  PIX_CNT/t_cnt_reg[0]_rep__5/C  (IS_INVERTED)
                         clock pessimism              0.263    56.334    
                         clock uncertainty           -0.035    56.299    
    SLICE_X54Y114        FDCE (Recov_fdce_C_CLR)     -0.402    55.897    PIX_CNT/t_cnt_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         55.897    
                         arrival time                         -34.059    
  -------------------------------------------------------------------
                         slack                                 21.838    

Slack (MET) :             21.838ns  (required time - arrival time)
  Source:                 PIX_CNT/t_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            34.000ns  (clk_pin fall@51.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        11.581ns  (logic 0.999ns (8.626%)  route 10.582ns (91.374%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 56.071 - 51.000 ) 
    Source Clock Delay      (SCD):    5.478ns = ( 22.478 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.465    18.465 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    20.614    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.710 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.768    22.478    PIX_CNT/CLK
    SLICE_X22Y103        FDCE                                         r  PIX_CNT/t_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_fdce_C_Q)         0.484    22.962 r  PIX_CNT/t_cnt_reg[7]/Q
                         net (fo=1263, routed)        6.321    29.283    PIX_CNT/count_pix[7]
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.295    29.578 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.656    30.234    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.124    30.358 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.741    32.099    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    32.195 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          1.864    34.059    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X54Y114        FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   51.000    51.000 f  
    N21                                               0.000    51.000 f  CLK (IN)
                         net (fo=0)                   0.000    51.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         1.395    52.395 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    54.436    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    54.527 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       1.544    56.071    PIX_CNT/CLK
    SLICE_X54Y114        FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__8/C  (IS_INVERTED)
                         clock pessimism              0.263    56.334    
                         clock uncertainty           -0.035    56.299    
    SLICE_X54Y114        FDCE (Recov_fdce_C_CLR)     -0.402    55.897    PIX_CNT/t_cnt_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         55.897    
                         arrival time                         -34.059    
  -------------------------------------------------------------------
                         slack                                 21.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.471ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[0]_rep__12/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.789ns  (logic 0.262ns (9.393%)  route 2.527ns (90.607%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 19.166 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.753    21.319    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X22Y97         FDCE                                         f  PIX_CNT/t_cnt_reg[0]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.967    19.166    PIX_CNT/CLK
    SLICE_X22Y97         FDCE                                         r  PIX_CNT/t_cnt_reg[0]_rep__12/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.911    
    SLICE_X22Y97         FDCE (Remov_fdce_C_CLR)     -0.063    18.848    PIX_CNT/t_cnt_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                        -18.848    
                         arrival time                          21.319    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.789ns  (logic 0.262ns (9.393%)  route 2.527ns (90.607%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 19.166 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.753    21.319    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X22Y97         FDCE                                         f  PIX_CNT/t_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.967    19.166    PIX_CNT/CLK
    SLICE_X22Y97         FDCE                                         r  PIX_CNT/t_cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.911    
    SLICE_X22Y97         FDCE (Remov_fdce_C_CLR)     -0.063    18.848    PIX_CNT/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.848    
                         arrival time                          21.319    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[0]_rep__23/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.791ns  (logic 0.262ns (9.386%)  route 2.529ns (90.614%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 19.168 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.755    21.321    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X18Y95         FDCE                                         f  PIX_CNT/t_cnt_reg[0]_rep__23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.969    19.168    PIX_CNT/CLK
    SLICE_X18Y95         FDCE                                         r  PIX_CNT/t_cnt_reg[0]_rep__23/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.913    
    SLICE_X18Y95         FDCE (Remov_fdce_C_CLR)     -0.063    18.850    PIX_CNT/t_cnt_reg[0]_rep__23
  -------------------------------------------------------------------
                         required time                        -18.850    
                         arrival time                          21.321    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[0]_rep__10/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.747ns  (logic 0.262ns (9.537%)  route 2.485ns (90.463%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 19.123 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.711    21.277    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X60Y96         FDCE                                         f  PIX_CNT/t_cnt_reg[0]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.924    19.123    PIX_CNT/CLK
    SLICE_X60Y96         FDCE                                         r  PIX_CNT/t_cnt_reg[0]_rep__10/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.868    
    SLICE_X60Y96         FDCE (Remov_fdce_C_CLR)     -0.063    18.805    PIX_CNT/t_cnt_reg[0]_rep__10
  -------------------------------------------------------------------
                         required time                        -18.805    
                         arrival time                          21.277    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[0]_rep__14/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.747ns  (logic 0.262ns (9.537%)  route 2.485ns (90.463%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 19.123 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.711    21.277    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X60Y96         FDCE                                         f  PIX_CNT/t_cnt_reg[0]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.924    19.123    PIX_CNT/CLK
    SLICE_X60Y96         FDCE                                         r  PIX_CNT/t_cnt_reg[0]_rep__14/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.868    
    SLICE_X60Y96         FDCE (Remov_fdce_C_CLR)     -0.063    18.805    PIX_CNT/t_cnt_reg[0]_rep__14
  -------------------------------------------------------------------
                         required time                        -18.805    
                         arrival time                          21.277    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[0]_rep__7/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.742ns  (logic 0.262ns (9.554%)  route 2.480ns (90.446%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 19.118 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.706    21.272    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X72Y97         FDCE                                         f  PIX_CNT/t_cnt_reg[0]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.919    19.118    PIX_CNT/CLK
    SLICE_X72Y97         FDCE                                         r  PIX_CNT/t_cnt_reg[0]_rep__7/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.863    
    SLICE_X72Y97         FDCE (Remov_fdce_C_CLR)     -0.063    18.800    PIX_CNT/t_cnt_reg[0]_rep__7
  -------------------------------------------------------------------
                         required time                        -18.800    
                         arrival time                          21.272    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[0]_rep__9/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.749ns  (logic 0.262ns (9.530%)  route 2.487ns (90.470%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 19.125 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.713    21.279    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X56Y95         FDCE                                         f  PIX_CNT/t_cnt_reg[0]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.926    19.125    PIX_CNT/CLK
    SLICE_X56Y95         FDCE                                         r  PIX_CNT/t_cnt_reg[0]_rep__9/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.870    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.063    18.807    PIX_CNT/t_cnt_reg[0]_rep__9
  -------------------------------------------------------------------
                         required time                        -18.807    
                         arrival time                          21.279    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.743ns  (logic 0.262ns (9.551%)  route 2.481ns (90.449%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 19.119 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.707    21.273    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X66Y97         FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.920    19.119    PIX_CNT/CLK
    SLICE_X66Y97         FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.864    
    SLICE_X66Y97         FDCE (Remov_fdce_C_CLR)     -0.063    18.801    PIX_CNT/t_cnt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        -18.801    
                         arrival time                          21.273    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__13/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.742ns  (logic 0.262ns (9.554%)  route 2.480ns (90.446%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 19.118 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.706    21.272    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X72Y97         FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.919    19.118    PIX_CNT/CLK
    SLICE_X72Y97         FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__13/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.863    
    SLICE_X72Y97         FDCE (Remov_fdce_C_CLR)     -0.063    18.800    PIX_CNT/t_cnt_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                        -18.800    
                         arrival time                          21.272    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 PIX_CNT/t_cnt_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Destination:            PIX_CNT/t_cnt_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@17.000ns period=34.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@17.000ns - clk_pin fall@17.000ns)
  Data Path Delay:        2.749ns  (logic 0.262ns (9.530%)  route 2.487ns (90.470%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 19.125 - 17.000 ) 
    Source Clock Delay      (SCD):    1.530ns = ( 18.530 - 17.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.233    17.233 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    17.923    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.949 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.581    18.530    PIX_CNT/CLK
    SLICE_X50Y116        FDCE                                         r  PIX_CNT/t_cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_fdce_C_Q)         0.146    18.676 r  PIX_CNT/t_cnt_reg[5]/Q
                         net (fo=352, routed)         0.831    19.507    PIX_CNT/count_pix[5]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045    19.552 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.220    19.771    PIX_CNT/reset_pix_cnt_BUFG_inst_i_2_n_0
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.045    19.816 f  PIX_CNT/reset_pix_cnt_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.724    20.540    reset_pix_cnt
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    20.566 f  reset_pix_cnt_BUFG_inst/O
                         net (fo=75, routed)          0.713    21.279    PIX_CNT/reset_pix_cnt_BUFG
    SLICE_X56Y95         FDCE                                         f  PIX_CNT/t_cnt_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   17.000    17.000 f  
    N21                                               0.000    17.000 f  CLK (IN)
                         net (fo=0)                   0.000    17.000    CLK
    N21                  IBUF (Prop_ibuf_I_O)         0.421    17.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    18.171    CLK_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    18.200 f  CLK_IBUF_BUFG_inst/O
                         net (fo=74953, routed)       0.926    19.125    PIX_CNT/CLK
    SLICE_X56Y95         FDCE                                         r  PIX_CNT/t_cnt_reg[1]_rep__16/C  (IS_INVERTED)
                         clock pessimism             -0.255    18.870    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.063    18.807    PIX_CNT/t_cnt_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                        -18.807    
                         arrival time                          21.279    
  -------------------------------------------------------------------
                         slack                                  2.472    





