 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct  6 21:37:24 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U50/Y (NAND2X2M)                                 0.15       0.66 r
  ALU_I0/U7/Y (OAI2BB1X2M)                                0.07       0.73 f
  ALU_I0/ALU_OUT_reg_15_/D (DFFRQX2M)                     0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_15_/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U50/Y (NAND2X2M)                                 0.15       0.66 r
  ALU_I0/U10/Y (OAI2BB1X2M)                               0.07       0.73 f
  ALU_I0/ALU_OUT_reg_14_/D (DFFRQX2M)                     0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_14_/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U50/Y (NAND2X2M)                                 0.15       0.66 r
  ALU_I0/U9/Y (OAI2BB1X2M)                                0.07       0.73 f
  ALU_I0/ALU_OUT_reg_13_/D (DFFRQX2M)                     0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_13_/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U50/Y (NAND2X2M)                                 0.15       0.66 r
  ALU_I0/U8/Y (OAI2BB1X2M)                                0.07       0.73 f
  ALU_I0/ALU_OUT_reg_12_/D (DFFRQX2M)                     0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_12_/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U50/Y (NAND2X2M)                                 0.15       0.66 r
  ALU_I0/U13/Y (OAI2BB1X2M)                               0.07       0.73 f
  ALU_I0/ALU_OUT_reg_11_/D (DFFRQX2M)                     0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_11_/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U50/Y (NAND2X2M)                                 0.15       0.66 r
  ALU_I0/U12/Y (OAI2BB1X2M)                               0.07       0.73 f
  ALU_I0/ALU_OUT_reg_10_/D (DFFRQX2M)                     0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_10_/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U50/Y (NAND2X2M)                                 0.15       0.66 r
  ALU_I0/U11/Y (OAI2BB1X2M)                               0.07       0.73 f
  ALU_I0/ALU_OUT_reg_9_/D (DFFRQX2M)                      0.00       0.73 f
  data arrival time                                                  0.73

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_9_/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U68/Y (INVX2M)                                   0.22       0.72 r
  ALU_I0/U46/Y (AOI21X2M)                                 0.06       0.78 f
  ALU_I0/ALU_OUT_reg_8_/D (DFFRQX2M)                      0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_8_/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U68/Y (INVX2M)                                   0.22       0.72 r
  ALU_I0/U18/Y (AOI31X2M)                                 0.06       0.78 f
  ALU_I0/ALU_OUT_reg_1_/D (DFFRQX2M)                      0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_1_/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: ALU_I0/ALU_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by ALU_clk)
  Path Group: ALU_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U3/Y (NOR3X2M)               0.09       0.50 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/EN (SYS_CTRL_RX)             0.00       0.50 f
  SYS_CTRL_I0/EN (SYS_CTRL)                               0.00       0.50 f
  ALU_I0/Enable (ALU)                                     0.00       0.50 f
  ALU_I0/U68/Y (INVX2M)                                   0.22       0.72 r
  ALU_I0/U14/Y (AOI31X2M)                                 0.06       0.78 f
  ALU_I0/ALU_OUT_reg_0_/D (DFFRQX2M)                      0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_I0/ALU_OUT_reg_0_/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: RST_SYNC_I0/Sync_flops_reg_0_/CK
              (internal path startpoint clocked by Master_REF_CLK)
  Endpoint: RST_SYNC_I0/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_I0/Sync_flops_reg_0_/CK (DFFRQX2M)             0.00       0.00 r
  RST_SYNC_I0/Sync_flops_reg_0_/Q (DFFRQX2M)              0.46       0.46 f
  RST_SYNC_I0/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_I0/SYNC_RST_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: BIT_SYNC_I0/Sync_flops_reg_0__0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: BIT_SYNC_I0/SYNC_reg_0_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  BIT_SYNC_I0/Sync_flops_reg_0__0_/CK (DFFRQX2M)          0.00       0.00 r
  BIT_SYNC_I0/Sync_flops_reg_0__0_/Q (DFFRQX2M)           0.46       0.46 f
  BIT_SYNC_I0/SYNC_reg_0_/D (DFFRQX2M)                    0.00       0.46 f
  data arrival time                                                  0.46

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  BIT_SYNC_I0/SYNC_reg_0_/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg_0__0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg_0__0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DATA_SYNC_I0/MultiFlipFlop/Sync_flops_reg_0__0_/Q (DFFRQX2M)
                                                          0.46       0.46 f
  DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/D (DFFRQX2M)     0.00       0.46 f
  data arrival time                                                  0.46

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: DATA_SYNC_I0/pulse_Gen_Q_reg
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  DATA_SYNC_I0/MultiFlipFlop/SYNC_reg_0_/Q (DFFRQX2M)     0.48       0.48 f
  DATA_SYNC_I0/MultiFlipFlop/SYNC[0] (Multi_Flip_Flop_0)
                                                          0.00       0.48 f
  DATA_SYNC_I0/pulse_Gen_Q_reg/D (DFFRQX2M)               0.00       0.48 f
  data arrival time                                                  0.48

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_I0/pulse_Gen_Q_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: BIT_SYNC_I0/SYNC_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: SYS_CTRL_I0/SYS_CTRL_TX_I0/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  BIT_SYNC_I0/SYNC_reg_0_/CK (DFFRQX2M)                   0.00       0.00 r
  BIT_SYNC_I0/SYNC_reg_0_/Q (DFFRQX2M)                    0.43       0.43 r
  BIT_SYNC_I0/SYNC[0] (BIT_SYNC)                          0.00       0.43 r
  SYS_CTRL_I0/Busy (SYS_CTRL)                             0.00       0.43 r
  SYS_CTRL_I0/SYS_CTRL_TX_I0/Busy (SYS_CTRL_TX)           0.00       0.43 r
  SYS_CTRL_I0/SYS_CTRL_TX_I0/U15/Y (NOR3X2M)              0.06       0.49 f
  SYS_CTRL_I0/SYS_CTRL_TX_I0/current_state_reg_2_/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_I0/SYS_CTRL_TX_I0/current_state_reg_2_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: RegFile_I0/RdData_Valid_reg
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: SYS_CTRL_I0/SYS_CTRL_TX_I0/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/RdData_Valid_reg/CK (DFFRQX2M)               0.00       0.00 r
  RegFile_I0/RdData_Valid_reg/Q (DFFRQX2M)                0.38       0.38 r
  RegFile_I0/RdData_Valid (RegFile)                       0.00       0.38 r
  SYS_CTRL_I0/RdData_Valid (SYS_CTRL)                     0.00       0.38 r
  SYS_CTRL_I0/SYS_CTRL_TX_I0/RdData_Valid (SYS_CTRL_TX)
                                                          0.00       0.38 r
  SYS_CTRL_I0/SYS_CTRL_TX_I0/U21/Y (INVX2M)               0.06       0.44 f
  SYS_CTRL_I0/SYS_CTRL_TX_I0/U7/Y (NAND3X2M)              0.08       0.52 r
  SYS_CTRL_I0/SYS_CTRL_TX_I0/U6/Y (NAND3BX2M)             0.09       0.60 f
  SYS_CTRL_I0/SYS_CTRL_TX_I0/current_state_reg_1_/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_I0/SYS_CTRL_TX_I0/current_state_reg_1_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: DATA_SYNC_I0/enable_pulse_reg
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_I0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.00 r
  DATA_SYNC_I0/enable_pulse_reg/Q (DFFRQX2M)              0.49       0.49 r
  DATA_SYNC_I0/enable_pulse (DATA_SYNC_0)                 0.00       0.49 r
  SYS_CTRL_I0/RX_D_VLD (SYS_CTRL)                         0.00       0.49 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/RX_D_VLD (SYS_CTRL_RX)       0.00       0.49 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U40/Y (OAI211X2M)            0.12       0.61 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_2_/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_2_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/Q (DFFRQX2M)
                                                          0.48       0.48 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U45/Y (NAND2X2M)             0.07       0.55 r
  SYS_CTRL_I0/SYS_CTRL_RX_I0/U44/Y (OAI211X2M)            0.07       0.62 f
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL_I0/SYS_CTRL_RX_I0/Address_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: RegFile_I0/MEM_reg_2__5_
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: RegFile_I0/MEM_reg_2__5_
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile_I0/MEM_reg_2__5_/CK (DFFSQX2M)                  0.00       0.00 r
  RegFile_I0/MEM_reg_2__5_/Q (DFFSQX2M)                   0.45       0.45 r
  RegFile_I0/U184/Y (OAI2BB2X1M)                          0.15       0.60 r
  RegFile_I0/MEM_reg_2__5_/D (DFFSQX2M)                   0.00       0.60 r
  data arrival time                                                  0.60

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RegFile_I0/MEM_reg_2__5_/CK (DFFSQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: DATA_SYNC_I0/pulse_Gen_Q_reg
              (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Endpoint: DATA_SYNC_I0/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by Master_REF_CLK)
  Path Group: Master_REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC_I0/pulse_Gen_Q_reg/CK (DFFRQX2M)              0.00       0.00 r
  DATA_SYNC_I0/pulse_Gen_Q_reg/Q (DFFRQX2M)               0.36       0.36 r
  DATA_SYNC_I0/U4/Y (NAND2BX2M)                           0.17       0.53 r
  DATA_SYNC_I0/U3/Y (INVX2M)                              0.10       0.63 f
  DATA_SYNC_I0/enable_pulse_reg/D (DFFRQX2M)              0.00       0.63 f
  data arrival time                                                  0.63

  clock Master_REF_CLK (rise edge)                        0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC_I0/enable_pulse_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/QN (DFFRX1M)
                                                          0.36       0.36 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y (OAI32X1M)
                                                          0.06       0.43 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/D (DFFRX1M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: RST_SYNC_I1/Sync_flops_reg_0_/CK
              (internal path startpoint clocked by Master_UART_CLK)
  Endpoint: RST_SYNC_I1/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_I1/Sync_flops_reg_0_/CK (DFFRQX2M)             0.00       0.00 r
  RST_SYNC_I1/Sync_flops_reg_0_/Q (DFFRQX2M)              0.46       0.46 f
  RST_SYNC_I1/SYNC_RST_reg/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_I1/SYNC_RST_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_/Q (DFFRQX2M)
                                                          0.44       0.44 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y (OAI22X1M)
                                                          0.07       0.51 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y (OAI2BB2X1M)
                                                          0.09       0.51 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ClkDiv_I0/counter_reg_3_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: ClkDiv_I0/counter_reg_3_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_I0/counter_reg_3_/CK (DFFRQX2M)                  0.00       0.00 r
  ClkDiv_I0/counter_reg_3_/Q (DFFRQX2M)                   0.42       0.42 r
  ClkDiv_I0/U10/Y (OAI32X1M)                              0.10       0.52 f
  ClkDiv_I0/counter_reg_3_/D (DFFRQX2M)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_I0/counter_reg_3_/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ClkDiv_I0/counter_reg_0_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: ClkDiv_I0/counter_reg_0_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_I0/counter_reg_0_/CK (DFFRQX2M)                  0.00       0.00 r
  ClkDiv_I0/counter_reg_0_/Q (DFFRQX2M)                   0.45       0.45 r
  ClkDiv_I0/U16/Y (NOR2X2M)                               0.07       0.52 f
  ClkDiv_I0/counter_reg_0_/D (DFFRQX2M)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_I0/counter_reg_0_/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ClkDiv_I0/counter_reg_2_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: ClkDiv_I0/counter_reg_2_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_I0/counter_reg_2_/CK (DFFRQX2M)                  0.00       0.00 r
  ClkDiv_I0/counter_reg_2_/Q (DFFRQX2M)                   0.43       0.43 r
  ClkDiv_I0/U18/Y (OAI22X1M)                              0.09       0.52 f
  ClkDiv_I0/counter_reg_2_/D (DFFRQX2M)                   0.00       0.52 f
  data arrival time                                                  0.52

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ClkDiv_I0/counter_reg_2_/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_/Q (DFFRQX2M)
                                                          0.47       0.47 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U18/Y (NOR2X2M)
                                                          0.06       0.53 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_/Q (DFFRQX2M)
                                                          0.43       0.43 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U7/Y (OAI32X1M)
                                                          0.10       0.53 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Endpoint: UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by Master_UART_CLK)
  Path Group: Master_UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_/Q (DFFRQX2M)
                                                          0.46       0.46 r
  UART_I0/UART_RX_I0/edge_bit_counter_I/U10/Y (OAI32X1M)
                                                          0.11       0.58 f
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_/D (DFFRQX2M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock Master_UART_CLK (rise edge)                       0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/QN (DFFRX1M)
                                                          0.39       0.39 r
  UART_I0/UART_TX_I0/serializer_I/U9/Y (OAI32X1M)         0.08       0.47 f
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/D (DFFRX1M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/Q (DFFRQX2M)
                                                          0.39       0.39 r
  UART_I0/UART_TX_I0/serializer_I/U8/Y (OAI32X1M)         0.09       0.48 f
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/Q (DFFRQX2M)
                                                          0.42       0.42 r
  UART_I0/UART_TX_I0/serializer_I/U14/Y (OAI2BB2X1M)      0.09       0.51 f
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/Q (DFFRQX2M)
                                                          0.43       0.43 r
  UART_I0/UART_TX_I0/FSM_I/U7/Y (OAI32X1M)                0.11       0.53 f
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/QN (DFFRX1M)
                                                          0.35       0.35 f
  UART_I0/UART_TX_I0/FSM_I/U13/Y (NAND3X2M)               0.14       0.49 r
  UART_I0/UART_TX_I0/FSM_I/U10/Y (OAI31X1M)               0.06       0.55 f
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/D (DFFRX1M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/Q (DFFRQX2M)
                                                          0.39       0.39 r
  UART_I0/UART_TX_I0/serializer_I/ser_data (serializer)
                                                          0.00       0.39 r
  UART_I0/UART_TX_I0/MUX_I/ser_data (MUX)                 0.00       0.39 r
  UART_I0/UART_TX_I0/MUX_I/U4/Y (NAND3X2M)                0.10       0.49 f
  UART_I0/UART_TX_I0/MUX_I/U3/Y (OAI21X2M)                0.07       0.55 r
  UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/D (DFFRHQX8M)       0.00       0.55 r
  data arrival time                                                  0.55

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK (DFFRHQX8M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/FSM_I/busy_reg
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/Q (DFFRQX2M)
                                                          0.46       0.46 r
  UART_I0/UART_TX_I0/FSM_I/U14/Y (OAI21BX1M)              0.10       0.56 f
  UART_I0/UART_TX_I0/FSM_I/busy_reg/D (DFFRQX2M)          0.00       0.56 f
  data arrival time                                                  0.56

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/FSM_I/busy_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/QN (DFFRX1M)
                                                          0.35       0.35 f
  UART_I0/UART_TX_I0/FSM_I/U12/Y (NAND3X2M)               0.14       0.49 r
  UART_I0/UART_TX_I0/FSM_I/U5/Y (OAI32X1M)                0.08       0.57 f
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_I0/UART_TX_I0/serializer_I/U21/Y (OAI2BB1X2M)      0.15       0.62 f
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_
              (rising edge-triggered flip-flop clocked by TX_clk)
  Endpoint: UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_
            (rising edge-triggered flip-flop clocked by TX_clk)
  Path Group: TX_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/Q (DFFRQX2M)
                                                          0.47       0.47 f
  UART_I0/UART_TX_I0/serializer_I/U19/Y (OAI2BB1X2M)      0.15       0.62 f
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


1
