
Simple.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007718  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000006c  20000000  00007718  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000005c4  2000006c  00007784  0002006c  2**2
                  ALLOC
  3 .stack        00002000  20000630  00007d48  0002006c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002fd09  00000000  00000000  000200ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000046ad  00000000  00000000  0004fdf6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000bcea  00000000  00000000  000544a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ac0  00000000  00000000  0006018d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000a50  00000000  00000000  00060c4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001cb81  00000000  00000000  0006169d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f7e6  00000000  00000000  0007e21e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008ce61  00000000  00000000  0008da04  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000203c  00000000  00000000  0011a868  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	30 26 00 20 99 1e 00 00 95 1e 00 00 95 1e 00 00     0&. ............
	...
      2c:	95 1e 00 00 00 00 00 00 00 00 00 00 95 1e 00 00     ................
      3c:	95 1e 00 00 95 1e 00 00 95 1e 00 00 95 1e 00 00     ................
      4c:	95 1e 00 00 25 0b 00 00 95 1e 00 00 95 1e 00 00     ....%...........
      5c:	95 1e 00 00 95 1e 00 00 91 16 00 00 a1 16 00 00     ................
      6c:	b1 16 00 00 c1 16 00 00 d1 16 00 00 e1 16 00 00     ................
      7c:	95 1e 00 00 95 1e 00 00 95 1e 00 00 45 08 00 00     ............E...
      8c:	95 1e 00 00 95 1e 00 00 00 00 00 00 00 00 00 00     ................
      9c:	95 1e 00 00 95 1e 00 00 95 1e 00 00 95 1e 00 00     ................
      ac:	95 1e 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000006c 	.word	0x2000006c
      d4:	00000000 	.word	0x00000000
      d8:	00007718 	.word	0x00007718

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000070 	.word	0x20000070
     108:	00007718 	.word	0x00007718
     10c:	00007718 	.word	0x00007718
     110:	00000000 	.word	0x00000000

00000114 <buttonInit>:
* @param     driver If driver is set to BTN_CALLBACK, driver is initialized with
*			  callback, othewrise with pooling
* @return    None.
*/
void buttonInit (btn_drv_type_t driver)
{
     114:	b510      	push	{r4, lr}
     116:	b084      	sub	sp, #16
     118:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     11a:	a903      	add	r1, sp, #12
     11c:	2300      	movs	r3, #0
     11e:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     120:	2201      	movs	r2, #1
     122:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     124:	708b      	strb	r3, [r1, #2]
	struct extint_chan_conf extinChan;
	
	port_get_config_defaults(&btnPort);
	btnPort.direction = PORT_PIN_DIR_INPUT;
	btnPort.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(BTN_PIN, &btnPort);
     126:	201c      	movs	r0, #28
     128:	4b0e      	ldr	r3, [pc, #56]	; (164 <buttonInit+0x50>)
     12a:	4798      	blx	r3
	if(driver == BTN_CALLBACK)
     12c:	2c01      	cmp	r4, #1
     12e:	d001      	beq.n	134 <buttonInit+0x20>
		extint_chan_set_config(8, &extinChan);
		extint_chan_enable_callback(8, EXTINT_CALLBACK_TYPE_DETECT);
		system_interrupt_enable_global();
		/* TODO: add callback initialization */
	}
}
     130:	b004      	add	sp, #16
     132:	bd10      	pop	{r4, pc}
		extinChan.gpio_pin = BTN_PIN;
     134:	231c      	movs	r3, #28
     136:	9300      	str	r3, [sp, #0]
		extinChan.gpio_pin_mux = BTN_EXTINT;
     138:	2300      	movs	r3, #0
     13a:	9301      	str	r3, [sp, #4]
		extinChan.gpio_pin_pull = EXTINT_PULL_UP;
     13c:	466b      	mov	r3, sp
     13e:	721c      	strb	r4, [r3, #8]
		extinChan.detection_criteria = EXTINT_DETECT_FALLING;
     140:	2302      	movs	r3, #2
     142:	466a      	mov	r2, sp
     144:	72d3      	strb	r3, [r2, #11]
		extint_chan_set_config(8, &extinChan);
     146:	4669      	mov	r1, sp
     148:	2008      	movs	r0, #8
     14a:	4b07      	ldr	r3, [pc, #28]	; (168 <buttonInit+0x54>)
     14c:	4798      	blx	r3
		extint_chan_enable_callback(8, EXTINT_CALLBACK_TYPE_DETECT);
     14e:	2100      	movs	r1, #0
     150:	2008      	movs	r0, #8
     152:	4b06      	ldr	r3, [pc, #24]	; (16c <buttonInit+0x58>)
     154:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     156:	4b06      	ldr	r3, [pc, #24]	; (170 <buttonInit+0x5c>)
     158:	701c      	strb	r4, [r3, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     15a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     15e:	b662      	cpsie	i
}
     160:	e7e6      	b.n	130 <buttonInit+0x1c>
     162:	46c0      	nop			; (mov r8, r8)
     164:	00000c75 	.word	0x00000c75
     168:	00000bfd 	.word	0x00000bfd
     16c:	00000b05 	.word	0x00000b05
     170:	20000000 	.word	0x20000000

00000174 <buttonGet>:
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     174:	4b03      	ldr	r3, [pc, #12]	; (184 <buttonGet+0x10>)
     176:	6a18      	ldr	r0, [r3, #32]
* @param     None.
* @return    True if button is pressed otherwise false.
*/
bool buttonGet (void)
{
	if(port_pin_get_input_level(BTN_PIN))
     178:	0f00      	lsrs	r0, r0, #28
     17a:	2301      	movs	r3, #1
     17c:	4058      	eors	r0, r3
     17e:	4018      	ands	r0, r3
	}
	else
	{
		return true;
	}
}
     180:	4770      	bx	lr
     182:	46c0      	nop			; (mov r8, r8)
     184:	41004400 	.word	0x41004400

00000188 <pset>:
 * @param x X coordinate
 * @param y Y coordinate
 * @param c C color
 */
void pset(UG_U16 x, UG_U16 y, UG_COLOR c)
{
     188:	b510      	push	{r4, lr}
	unsigned int i,p;

	if ( x > 127 ) return;
     18a:	287f      	cmp	r0, #127	; 0x7f
     18c:	d80c      	bhi.n	1a8 <pset+0x20>
	p = y>>3; // :8
     18e:	08cb      	lsrs	r3, r1, #3
	p = p<<7; // *128
     190:	01db      	lsls	r3, r3, #7
	p +=x;
     192:	18c0      	adds	r0, r0, r3

	if( c )
     194:	2a00      	cmp	r2, #0
     196:	d108      	bne.n	1aa <pset+0x22>
	{
		displayBuffer[p] |= 1 << (y % 8);
	}
	else
	{
		displayBuffer[p] &= ~(1 << (y % 8));
     198:	4c08      	ldr	r4, [pc, #32]	; (1bc <pset+0x34>)
     19a:	2307      	movs	r3, #7
     19c:	4019      	ands	r1, r3
     19e:	2201      	movs	r2, #1
     1a0:	408a      	lsls	r2, r1
     1a2:	5c23      	ldrb	r3, [r4, r0]
     1a4:	4393      	bics	r3, r2
     1a6:	5423      	strb	r3, [r4, r0]
	}

}
     1a8:	bd10      	pop	{r4, pc}
		displayBuffer[p] |= 1 << (y % 8);
     1aa:	4a04      	ldr	r2, [pc, #16]	; (1bc <pset+0x34>)
     1ac:	2307      	movs	r3, #7
     1ae:	4019      	ands	r1, r3
     1b0:	3b06      	subs	r3, #6
     1b2:	408b      	lsls	r3, r1
     1b4:	5c11      	ldrb	r1, [r2, r0]
     1b6:	430b      	orrs	r3, r1
     1b8:	5413      	strb	r3, [r2, r0]
     1ba:	e7f5      	b.n	1a8 <pset+0x20>
     1bc:	2000014c 	.word	0x2000014c

000001c0 <display_comand>:
{
     1c0:	b500      	push	{lr}
     1c2:	b083      	sub	sp, #12
     1c4:	466b      	mov	r3, sp
     1c6:	1dda      	adds	r2, r3, #7
     1c8:	71d8      	strb	r0, [r3, #7]
	displayI2CPacket.regAddress = reg_addr;
     1ca:	4805      	ldr	r0, [pc, #20]	; (1e0 <display_comand+0x20>)
     1cc:	2300      	movs	r3, #0
     1ce:	81c3      	strh	r3, [r0, #14]
	displayI2CPacket.regAddrLen = 1;
     1d0:	3301      	adds	r3, #1
     1d2:	7403      	strb	r3, [r0, #16]
	displayI2CPacket.txBuff = &value;	
     1d4:	6002      	str	r2, [r0, #0]
	displayI2CPacket.txLen = 1;
     1d6:	8103      	strh	r3, [r0, #8]
	i2cIntTx(&displayI2CPacket);
     1d8:	4b02      	ldr	r3, [pc, #8]	; (1e4 <display_comand+0x24>)
     1da:	4798      	blx	r3
}
     1dc:	b003      	add	sp, #12
     1de:	bd00      	pop	{pc}
     1e0:	20000138 	.word	0x20000138
     1e4:	00000a15 	.word	0x00000a15

000001e8 <displayClear>:
/**
 * @brief Clear the dispaly
 *
 */
void displayClear (void)
{
     1e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     1ea:	46ce      	mov	lr, r9
     1ec:	4647      	mov	r7, r8
     1ee:	b580      	push	{r7, lr}
     1f0:	b083      	sub	sp, #12
	uint8_t page, col;
	for(page = 0; page < 8; page++)
     1f2:	2300      	movs	r3, #0
     1f4:	4698      	mov	r8, r3
	display_comand(0xB0 | row);
     1f6:	4b17      	ldr	r3, [pc, #92]	; (254 <displayClear+0x6c>)
     1f8:	4699      	mov	r9, r3
	displayI2CPacket.regAddress = reg_addr;
     1fa:	4c17      	ldr	r4, [pc, #92]	; (258 <displayClear+0x70>)
     1fc:	2740      	movs	r7, #64	; 0x40
     1fe:	e01e      	b.n	23e <displayClear+0x56>
	display_comand(0xB0 | row);
     200:	2050      	movs	r0, #80	; 0x50
     202:	4240      	negs	r0, r0
     204:	4318      	orrs	r0, r3
     206:	b2c0      	uxtb	r0, r0
     208:	47c8      	blx	r9
	display_comand(0x0F & (uint8_t)col);
     20a:	2000      	movs	r0, #0
     20c:	47c8      	blx	r9
	display_comand(0x10 | (col >> 4));
     20e:	2010      	movs	r0, #16
     210:	47c8      	blx	r9
     212:	2580      	movs	r5, #128	; 0x80
	i2cIntTx(&displayI2CPacket);
     214:	4e11      	ldr	r6, [pc, #68]	; (25c <displayClear+0x74>)
     216:	466b      	mov	r3, sp
     218:	1dda      	adds	r2, r3, #7
     21a:	2300      	movs	r3, #0
     21c:	7013      	strb	r3, [r2, #0]
	displayI2CPacket.regAddress = reg_addr;
     21e:	81e7      	strh	r7, [r4, #14]
	displayI2CPacket.regAddrLen = 1;
     220:	3301      	adds	r3, #1
     222:	7423      	strb	r3, [r4, #16]
	displayI2CPacket.txBuff = &value;	
     224:	6022      	str	r2, [r4, #0]
	displayI2CPacket.txLen = 1;
     226:	8123      	strh	r3, [r4, #8]
	i2cIntTx(&displayI2CPacket);
     228:	0020      	movs	r0, r4
     22a:	47b0      	blx	r6
     22c:	3d01      	subs	r5, #1
	{
		display_select_row(page);
		display_select_column(0);
		for(col = 0; col < 128; col++)
     22e:	2d00      	cmp	r5, #0
     230:	d1f1      	bne.n	216 <displayClear+0x2e>
	for(page = 0; page < 8; page++)
     232:	4643      	mov	r3, r8
     234:	3301      	adds	r3, #1
     236:	b2db      	uxtb	r3, r3
     238:	4698      	mov	r8, r3
     23a:	2b08      	cmp	r3, #8
     23c:	d005      	beq.n	24a <displayClear+0x62>
	display_comand(0xB0 | row);
     23e:	4643      	mov	r3, r8
     240:	4642      	mov	r2, r8
     242:	2a08      	cmp	r2, #8
     244:	d9dc      	bls.n	200 <displayClear+0x18>
     246:	2308      	movs	r3, #8
     248:	e7da      	b.n	200 <displayClear+0x18>
		{
			display_data(0x00);
		}
		
	}
}
     24a:	b003      	add	sp, #12
     24c:	bc0c      	pop	{r2, r3}
     24e:	4690      	mov	r8, r2
     250:	4699      	mov	r9, r3
     252:	bdf0      	pop	{r4, r5, r6, r7, pc}
     254:	000001c1 	.word	0x000001c1
     258:	20000138 	.word	0x20000138
     25c:	00000a15 	.word	0x00000a15

00000260 <displayInit>:
 * @brief Initializes the display
 *
 * This function should be called before using display
 */
void displayInit (void)
{
     260:	b510      	push	{r4, lr}
	displayI2CPacket.deviceAddress = DISPLAY_ADR;	
     262:	223c      	movs	r2, #60	; 0x3c
     264:	4b20      	ldr	r3, [pc, #128]	; (2e8 <displayInit+0x88>)
     266:	731a      	strb	r2, [r3, #12]
	i2cIntInit(400);
     268:	20c8      	movs	r0, #200	; 0xc8
     26a:	0040      	lsls	r0, r0, #1
     26c:	4b1f      	ldr	r3, [pc, #124]	; (2ec <displayInit+0x8c>)
     26e:	4798      	blx	r3
	
	twi_init();
	display_comand(SSD1306_DISPLAYOFF);
     270:	20ae      	movs	r0, #174	; 0xae
     272:	4c1f      	ldr	r4, [pc, #124]	; (2f0 <displayInit+0x90>)
     274:	47a0      	blx	r4

	display_comand(SSD1306_SETDISPLAYCLOCKDIV);
     276:	20d5      	movs	r0, #213	; 0xd5
     278:	47a0      	blx	r4
	display_comand(0x80);
     27a:	2080      	movs	r0, #128	; 0x80
     27c:	47a0      	blx	r4

	display_comand(SSD1306_SETMULTIPLEX);
     27e:	20a8      	movs	r0, #168	; 0xa8
     280:	47a0      	blx	r4
	display_comand(0x3F);
     282:	203f      	movs	r0, #63	; 0x3f
     284:	47a0      	blx	r4
	
	display_comand(SSD1306_SETDISPLAYOFFSET);
     286:	20d3      	movs	r0, #211	; 0xd3
     288:	47a0      	blx	r4
	display_comand(0x00);
     28a:	2000      	movs	r0, #0
     28c:	47a0      	blx	r4
	
	display_comand(SSD1306_SETSTARTLINE | 0x00);
     28e:	2040      	movs	r0, #64	; 0x40
     290:	47a0      	blx	r4
	
	// We use internal charge pump
	display_comand(SSD1306_CHARGEPUMP);
     292:	208d      	movs	r0, #141	; 0x8d
     294:	47a0      	blx	r4
	display_comand(0x14);
     296:	2014      	movs	r0, #20
     298:	47a0      	blx	r4
	
	// Horizontal memory mode
	display_comand(SSD1306_MEMORYMODE);
     29a:	2020      	movs	r0, #32
     29c:	47a0      	blx	r4
	display_comand(0x00);
     29e:	2000      	movs	r0, #0
     2a0:	47a0      	blx	r4
	
	display_comand(SSD1306_SEGREMAP | 0x1);
     2a2:	20a1      	movs	r0, #161	; 0xa1
     2a4:	47a0      	blx	r4

	display_comand(SSD1306_COMSCANDEC);
     2a6:	20c8      	movs	r0, #200	; 0xc8
     2a8:	47a0      	blx	r4

	display_comand(SSD1306_SETCOMPINS);
     2aa:	20da      	movs	r0, #218	; 0xda
     2ac:	47a0      	blx	r4
	display_comand(0x12);
     2ae:	2012      	movs	r0, #18
     2b0:	47a0      	blx	r4

	// Max contrast
	display_comand(SSD1306_SETCONTRAST);
     2b2:	2081      	movs	r0, #129	; 0x81
     2b4:	47a0      	blx	r4
	display_comand(0xCF);
     2b6:	20cf      	movs	r0, #207	; 0xcf
     2b8:	47a0      	blx	r4

	display_comand(SSD1306_SETPRECHARGE);
     2ba:	20d9      	movs	r0, #217	; 0xd9
     2bc:	47a0      	blx	r4
	display_comand(0xF1);
     2be:	20f1      	movs	r0, #241	; 0xf1
     2c0:	47a0      	blx	r4

	display_comand(SSD1306_SETVCOMDETECT);
     2c2:	20db      	movs	r0, #219	; 0xdb
     2c4:	47a0      	blx	r4
	display_comand(0x40);
     2c6:	2040      	movs	r0, #64	; 0x40
     2c8:	47a0      	blx	r4

	display_comand(SSD1306_DISPLAYALLON_RESUME);
     2ca:	20a4      	movs	r0, #164	; 0xa4
     2cc:	47a0      	blx	r4

	// Non-inverted display
	display_comand(SSD1306_NORMALDISPLAY);
     2ce:	20a6      	movs	r0, #166	; 0xa6
     2d0:	47a0      	blx	r4
	
	// Turn display back on
	display_comand(SSD1306_DISPLAYON);
     2d2:	20af      	movs	r0, #175	; 0xaf
     2d4:	47a0      	blx	r4
		
	displayClear();
     2d6:	4b07      	ldr	r3, [pc, #28]	; (2f4 <displayInit+0x94>)
     2d8:	4798      	blx	r3
	UG_Init(&Gui, pset, 128, 64);
     2da:	2340      	movs	r3, #64	; 0x40
     2dc:	2280      	movs	r2, #128	; 0x80
     2de:	4906      	ldr	r1, [pc, #24]	; (2f8 <displayInit+0x98>)
     2e0:	4806      	ldr	r0, [pc, #24]	; (2fc <displayInit+0x9c>)
     2e2:	4c07      	ldr	r4, [pc, #28]	; (300 <displayInit+0xa0>)
     2e4:	47a0      	blx	r4
	

}
     2e6:	bd10      	pop	{r4, pc}
     2e8:	20000138 	.word	0x20000138
     2ec:	00000931 	.word	0x00000931
     2f0:	000001c1 	.word	0x000001c1
     2f4:	000001e9 	.word	0x000001e9
     2f8:	00000189 	.word	0x00000189
     2fc:	200000dc 	.word	0x200000dc
     300:	000003e1 	.word	0x000003e1

00000304 <displayUpdate>:
/**
 * @brief Draws data from buffer to display
 *
 */
void displayUpdate (void)
{
     304:	b5f0      	push	{r4, r5, r6, r7, lr}
     306:	46c6      	mov	lr, r8
     308:	b500      	push	{lr}
     30a:	b082      	sub	sp, #8
	display_comand(0x0F & (uint8_t)col);
     30c:	2000      	movs	r0, #0
     30e:	4c10      	ldr	r4, [pc, #64]	; (350 <displayUpdate+0x4c>)
     310:	47a0      	blx	r4
	display_comand(0x10 | (col >> 4));
     312:	2010      	movs	r0, #16
     314:	47a0      	blx	r4
	display_comand(0xB0 | row);
     316:	20b0      	movs	r0, #176	; 0xb0
     318:	47a0      	blx	r4
     31a:	4d0e      	ldr	r5, [pc, #56]	; (354 <displayUpdate+0x50>)
     31c:	2380      	movs	r3, #128	; 0x80
     31e:	00db      	lsls	r3, r3, #3
     320:	4698      	mov	r8, r3
     322:	44a8      	add	r8, r5
	displayI2CPacket.regAddress = reg_addr;
     324:	4c0c      	ldr	r4, [pc, #48]	; (358 <displayUpdate+0x54>)
     326:	2740      	movs	r7, #64	; 0x40
	i2cIntTx(&displayI2CPacket);
     328:	4e0c      	ldr	r6, [pc, #48]	; (35c <displayUpdate+0x58>)
     32a:	466b      	mov	r3, sp
     32c:	1dda      	adds	r2, r3, #7
     32e:	782b      	ldrb	r3, [r5, #0]
     330:	7013      	strb	r3, [r2, #0]
	displayI2CPacket.regAddress = reg_addr;
     332:	81e7      	strh	r7, [r4, #14]
	displayI2CPacket.regAddrLen = 1;
     334:	2301      	movs	r3, #1
     336:	7423      	strb	r3, [r4, #16]
	displayI2CPacket.txBuff = &value;	
     338:	6022      	str	r2, [r4, #0]
	displayI2CPacket.txLen = 1;
     33a:	8123      	strh	r3, [r4, #8]
	i2cIntTx(&displayI2CPacket);
     33c:	0020      	movs	r0, r4
     33e:	47b0      	blx	r6
     340:	3501      	adds	r5, #1
	uint32_t n;
	display_select_column(0);
	display_select_row(0);
	for(n = 0; n < (128 * 64 / 8); n++)
     342:	45a8      	cmp	r8, r5
     344:	d1f1      	bne.n	32a <displayUpdate+0x26>
	{
		display_data(displayBuffer[n]);
	}
}
     346:	b002      	add	sp, #8
     348:	bc04      	pop	{r2}
     34a:	4690      	mov	r8, r2
     34c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     34e:	46c0      	nop			; (mov r8, r8)
     350:	000001c1 	.word	0x000001c1
     354:	2000014c 	.word	0x2000014c
     358:	20000138 	.word	0x20000138
     35c:	00000a15 	.word	0x00000a15

00000360 <displayDrawImage>:
 * @param x X size of image
 * @param y Y size of image
 * @param img Pointer to the image
 */
void displayDrawImage (uint32_t x_size, uint32_t y_size, uint8_t *img)
{
     360:	b5f0      	push	{r4, r5, r6, r7, lr}
     362:	46de      	mov	lr, fp
     364:	4657      	mov	r7, sl
     366:	464e      	mov	r6, r9
     368:	4645      	mov	r5, r8
     36a:	b5e0      	push	{r5, r6, r7, lr}
     36c:	b083      	sub	sp, #12
     36e:	0007      	movs	r7, r0
     370:	4689      	mov	r9, r1
     372:	0015      	movs	r5, r2
	uint32_t x, y, n, byte;
	for(y = 0; y < y_size; y++)
     374:	2600      	movs	r6, #0
     376:	2300      	movs	r3, #0
     378:	9301      	str	r3, [sp, #4]
     37a:	2900      	cmp	r1, #0
     37c:	d026      	beq.n	3cc <displayDrawImage+0x6c>
		{
			byte = ((y * (x_size )) + x) / 8;
			n = x % 8;
			if((*(img + byte)) & (1 <<  7 - n))
			{
				pset(x, y, 1);
     37e:	4b17      	ldr	r3, [pc, #92]	; (3dc <displayDrawImage+0x7c>)
     380:	469b      	mov	fp, r3
			}
			else
			{
				pset(x, y, 0);
     382:	469a      	mov	sl, r3
     384:	e01c      	b.n	3c0 <displayDrawImage+0x60>
     386:	466b      	mov	r3, sp
     388:	8899      	ldrh	r1, [r3, #4]
     38a:	b2a0      	uxth	r0, r4
     38c:	2200      	movs	r2, #0
     38e:	47d0      	blx	sl
		for(x = 0; x < x_size; x++)
     390:	3401      	adds	r4, #1
     392:	42a7      	cmp	r7, r4
     394:	d00d      	beq.n	3b2 <displayDrawImage+0x52>
			byte = ((y * (x_size )) + x) / 8;
     396:	1933      	adds	r3, r6, r4
     398:	08db      	lsrs	r3, r3, #3
			if((*(img + byte)) & (1 <<  7 - n))
     39a:	5ceb      	ldrb	r3, [r5, r3]
     39c:	4642      	mov	r2, r8
     39e:	43a2      	bics	r2, r4
     3a0:	4113      	asrs	r3, r2
     3a2:	07db      	lsls	r3, r3, #31
     3a4:	d5ef      	bpl.n	386 <displayDrawImage+0x26>
				pset(x, y, 1);
     3a6:	466b      	mov	r3, sp
     3a8:	8899      	ldrh	r1, [r3, #4]
     3aa:	b2a0      	uxth	r0, r4
     3ac:	2201      	movs	r2, #1
     3ae:	47d8      	blx	fp
     3b0:	e7ee      	b.n	390 <displayDrawImage+0x30>
	for(y = 0; y < y_size; y++)
     3b2:	9b01      	ldr	r3, [sp, #4]
     3b4:	3301      	adds	r3, #1
     3b6:	9301      	str	r3, [sp, #4]
     3b8:	19f6      	adds	r6, r6, r7
     3ba:	464a      	mov	r2, r9
     3bc:	429a      	cmp	r2, r3
     3be:	d005      	beq.n	3cc <displayDrawImage+0x6c>
		for(x = 0; x < x_size; x++)
     3c0:	2400      	movs	r4, #0
			if((*(img + byte)) & (1 <<  7 - n))
     3c2:	2307      	movs	r3, #7
     3c4:	4698      	mov	r8, r3
		for(x = 0; x < x_size; x++)
     3c6:	2f00      	cmp	r7, #0
     3c8:	d1e5      	bne.n	396 <displayDrawImage+0x36>
     3ca:	e7f2      	b.n	3b2 <displayDrawImage+0x52>
			}
		}
	}
	
}
     3cc:	b003      	add	sp, #12
     3ce:	bc3c      	pop	{r2, r3, r4, r5}
     3d0:	4690      	mov	r8, r2
     3d2:	4699      	mov	r9, r3
     3d4:	46a2      	mov	sl, r4
     3d6:	46ab      	mov	fp, r5
     3d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3da:	46c0      	nop			; (mov r8, r8)
     3dc:	00000189 	.word	0x00000189

000003e0 <UG_Init>:

UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
     3e0:	6001      	str	r1, [r0, #0]
   g->x_dim = x;
     3e2:	8082      	strh	r2, [r0, #4]
   g->y_dim = y;
     3e4:	80c3      	strh	r3, [r0, #6]
   g->console.x_start = 4;
     3e6:	2104      	movs	r1, #4
     3e8:	8401      	strh	r1, [r0, #32]
   g->console.y_start = 4;
     3ea:	8441      	strh	r1, [r0, #34]	; 0x22
   g->console.x_end = g->x_dim - g->console.x_start-1;
     3ec:	3a05      	subs	r2, #5
     3ee:	b212      	sxth	r2, r2
     3f0:	8482      	strh	r2, [r0, #36]	; 0x24
   g->console.y_end = g->y_dim - g->console.x_start-1;
     3f2:	3b05      	subs	r3, #5
     3f4:	b21b      	sxth	r3, r3
     3f6:	84c3      	strh	r3, [r0, #38]	; 0x26
   g->console.x_pos = g->console.x_end;
     3f8:	8382      	strh	r2, [r0, #28]
   g->console.y_pos = g->console.y_end;
     3fa:	83c3      	strh	r3, [r0, #30]
   g->font.char_h_space = 1;
     3fc:	2301      	movs	r3, #1
     3fe:	2238      	movs	r2, #56	; 0x38
     400:	5483      	strb	r3, [r0, r2]
   g->font.char_v_space = 1;
     402:	3201      	adds	r2, #1
     404:	5483      	strb	r3, [r0, r2]
   g->font.p = NULL;
     406:	2300      	movs	r3, #0
     408:	6303      	str	r3, [r0, #48]	; 0x30
   g->desktop_color = 0x5E8BEf;
     40a:	4a09      	ldr	r2, [pc, #36]	; (430 <UG_Init+0x50>)
     40c:	6442      	str	r2, [r0, #68]	; 0x44
   g->fore_color = C_WHITE;
     40e:	4a09      	ldr	r2, [pc, #36]	; (434 <UG_Init+0x54>)
     410:	63c2      	str	r2, [r0, #60]	; 0x3c
   g->back_color = C_BLACK;
     412:	6403      	str	r3, [r0, #64]	; 0x40
   g->next_window = NULL;
     414:	6103      	str	r3, [r0, #16]
   g->active_window = NULL;
     416:	6143      	str	r3, [r0, #20]
   g->last_window = NULL;
     418:	6183      	str	r3, [r0, #24]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
   {
      g->driver[i].driver = NULL;
     41a:	64c3      	str	r3, [r0, #76]	; 0x4c
      g->driver[i].state = 0;
     41c:	2250      	movs	r2, #80	; 0x50
     41e:	5483      	strb	r3, [r0, r2]
      g->driver[i].driver = NULL;
     420:	6543      	str	r3, [r0, #84]	; 0x54
      g->driver[i].state = 0;
     422:	3208      	adds	r2, #8
     424:	5483      	strb	r3, [r0, r2]
   }

   gui = g;
     426:	4b04      	ldr	r3, [pc, #16]	; (438 <UG_Init+0x58>)
     428:	6018      	str	r0, [r3, #0]
   return 1;
}
     42a:	2001      	movs	r0, #1
     42c:	4770      	bx	lr
     42e:	46c0      	nop			; (mov r8, r8)
     430:	005e8bef 	.word	0x005e8bef
     434:	00ffffff 	.word	0x00ffffff
     438:	20000088 	.word	0x20000088

0000043c <UG_FontSelect>:
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
   gui->font.p = font->p;
     43c:	4b05      	ldr	r3, [pc, #20]	; (454 <UG_FontSelect+0x18>)
     43e:	681b      	ldr	r3, [r3, #0]
     440:	6802      	ldr	r2, [r0, #0]
     442:	631a      	str	r2, [r3, #48]	; 0x30
   gui->font.char_width = font->char_width;
     444:	2104      	movs	r1, #4
     446:	5e42      	ldrsh	r2, [r0, r1]
     448:	869a      	strh	r2, [r3, #52]	; 0x34
   gui->font.char_height = font->char_height;
     44a:	2106      	movs	r1, #6
     44c:	5e42      	ldrsh	r2, [r0, r1]
     44e:	86da      	strh	r2, [r3, #54]	; 0x36
}
     450:	4770      	bx	lr
     452:	46c0      	nop			; (mov r8, r8)
     454:	20000088 	.word	0x20000088

00000458 <UG_FillFrame>:
{
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
}

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
     458:	b5f0      	push	{r4, r5, r6, r7, lr}
     45a:	46de      	mov	lr, fp
     45c:	4647      	mov	r7, r8
     45e:	b580      	push	{r7, lr}
     460:	b085      	sub	sp, #20
     462:	4680      	mov	r8, r0
     464:	000d      	movs	r5, r1
     466:	0016      	movs	r6, r2
     468:	469b      	mov	fp, r3
   UG_S16 n,m;

   if ( x2 < x1 )
     46a:	4282      	cmp	r2, r0
     46c:	da01      	bge.n	472 <UG_FillFrame+0x1a>
   {
      n = x2;
      x2 = x1;
      x1 = n;
     46e:	4690      	mov	r8, r2
      x2 = x1;
     470:	0006      	movs	r6, r0
   }
   if ( y2 < y1 )
     472:	45ab      	cmp	fp, r5
     474:	da02      	bge.n	47c <UG_FillFrame+0x24>
     476:	002b      	movs	r3, r5
   {
      n = y2;
      y2 = y1;
      y1 = n;
     478:	465d      	mov	r5, fp
      y2 = y1;
     47a:	469b      	mov	fp, r3
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
     47c:	4b16      	ldr	r3, [pc, #88]	; (4d8 <UG_FillFrame+0x80>)
     47e:	681b      	ldr	r3, [r3, #0]
     480:	2258      	movs	r2, #88	; 0x58
     482:	5c9a      	ldrb	r2, [r3, r2]
     484:	0792      	lsls	r2, r2, #30
     486:	d403      	bmi.n	490 <UG_FillFrame+0x38>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
   }

   for( m=y1; m<=y2; m++ )
   {
      for( n=x1; n<=x2; n++ )
     488:	4643      	mov	r3, r8
     48a:	9303      	str	r3, [sp, #12]
      {
         gui->pset(n,m,c);
     48c:	4f12      	ldr	r7, [pc, #72]	; (4d8 <UG_FillFrame+0x80>)
     48e:	e01e      	b.n	4ce <UG_FillFrame+0x76>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
     490:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     492:	9200      	str	r2, [sp, #0]
     494:	6d5c      	ldr	r4, [r3, #84]	; 0x54
     496:	465b      	mov	r3, fp
     498:	0032      	movs	r2, r6
     49a:	0029      	movs	r1, r5
     49c:	4640      	mov	r0, r8
     49e:	47a0      	blx	r4
     4a0:	2800      	cmp	r0, #0
     4a2:	d001      	beq.n	4a8 <UG_FillFrame+0x50>
   for( m=y1; m<=y2; m++ )
     4a4:	455d      	cmp	r5, fp
     4a6:	ddef      	ble.n	488 <UG_FillFrame+0x30>
      }
   }
}
     4a8:	b005      	add	sp, #20
     4aa:	bc0c      	pop	{r2, r3}
     4ac:	4690      	mov	r8, r2
     4ae:	469b      	mov	fp, r3
     4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
         gui->pset(n,m,c);
     4b2:	683b      	ldr	r3, [r7, #0]
     4b4:	681b      	ldr	r3, [r3, #0]
     4b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     4b8:	0029      	movs	r1, r5
     4ba:	0020      	movs	r0, r4
     4bc:	4798      	blx	r3
     4be:	3401      	adds	r4, #1
     4c0:	b224      	sxth	r4, r4
      for( n=x1; n<=x2; n++ )
     4c2:	42a6      	cmp	r6, r4
     4c4:	daf5      	bge.n	4b2 <UG_FillFrame+0x5a>
     4c6:	3501      	adds	r5, #1
     4c8:	b22d      	sxth	r5, r5
   for( m=y1; m<=y2; m++ )
     4ca:	455d      	cmp	r5, fp
     4cc:	dcec      	bgt.n	4a8 <UG_FillFrame+0x50>
      for( n=x1; n<=x2; n++ )
     4ce:	9c03      	ldr	r4, [sp, #12]
     4d0:	45b0      	cmp	r8, r6
     4d2:	ddee      	ble.n	4b2 <UG_FillFrame+0x5a>
     4d4:	e7f7      	b.n	4c6 <UG_FillFrame+0x6e>
     4d6:	46c0      	nop			; (mov r8, r8)
     4d8:	20000088 	.word	0x20000088

000004dc <UG_FillScreen>:
{
     4dc:	b510      	push	{r4, lr}
     4de:	b082      	sub	sp, #8
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
     4e0:	4b07      	ldr	r3, [pc, #28]	; (500 <UG_FillScreen+0x24>)
     4e2:	681a      	ldr	r2, [r3, #0]
     4e4:	88d3      	ldrh	r3, [r2, #6]
     4e6:	3b01      	subs	r3, #1
     4e8:	b21b      	sxth	r3, r3
     4ea:	8892      	ldrh	r2, [r2, #4]
     4ec:	3a01      	subs	r2, #1
     4ee:	b212      	sxth	r2, r2
     4f0:	9000      	str	r0, [sp, #0]
     4f2:	2100      	movs	r1, #0
     4f4:	2000      	movs	r0, #0
     4f6:	4c03      	ldr	r4, [pc, #12]	; (504 <UG_FillScreen+0x28>)
     4f8:	47a0      	blx	r4
}
     4fa:	b002      	add	sp, #8
     4fc:	bd10      	pop	{r4, pc}
     4fe:	46c0      	nop			; (mov r8, r8)
     500:	20000088 	.word	0x20000088
     504:	00000459 	.word	0x00000459

00000508 <UG_PutChar>:
      str++;
   }
}

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
     508:	b5f0      	push	{r4, r5, r6, r7, lr}
     50a:	46de      	mov	lr, fp
     50c:	4657      	mov	r7, sl
     50e:	464e      	mov	r6, r9
     510:	4645      	mov	r5, r8
     512:	b5e0      	push	{r5, r6, r7, lr}
     514:	b089      	sub	sp, #36	; 0x24
     516:	9106      	str	r1, [sp, #24]
     518:	9302      	str	r3, [sp, #8]
   UG_U8 b,bt;
   unsigned char* p;

   bt = (UG_U8)chr;

   switch ( bt )
     51a:	0003      	movs	r3, r0
     51c:	3350      	adds	r3, #80	; 0x50
     51e:	b2d9      	uxtb	r1, r3
     520:	294c      	cmp	r1, #76	; 0x4c
     522:	d804      	bhi.n	52e <UG_PutChar+0x26>
     524:	008b      	lsls	r3, r1, #2
     526:	4941      	ldr	r1, [pc, #260]	; (62c <UG_PutChar+0x124>)
     528:	58cb      	ldr	r3, [r1, r3]
     52a:	469f      	mov	pc, r3
   {
      case 0xF6: bt = 0x94; break; // ö
     52c:	2094      	movs	r0, #148	; 0x94
      case 0xB5: bt = 0xE6; break; // µ
      case 0xB0: bt = 0xF8; break; // °
   }

   yo = y;
   bn = gui->font.char_width;
     52e:	4b40      	ldr	r3, [pc, #256]	; (630 <UG_PutChar+0x128>)
     530:	6819      	ldr	r1, [r3, #0]
     532:	8e8b      	ldrh	r3, [r1, #52]	; 0x34
   if ( !bn ) return;
     534:	2b00      	cmp	r3, #0
     536:	d072      	beq.n	61e <UG_PutChar+0x116>
   bn >>= 3;
     538:	08dc      	lsrs	r4, r3, #3
     53a:	9405      	str	r4, [sp, #20]
   if ( gui->font.char_width % 8 ) bn++;
     53c:	075b      	lsls	r3, r3, #29
     53e:	d001      	beq.n	544 <UG_PutChar+0x3c>
     540:	3401      	adds	r4, #1
     542:	9405      	str	r4, [sp, #20]
   p = gui->font.p;
   p+= bt * gui->font.char_height * bn;
     544:	2436      	movs	r4, #54	; 0x36
     546:	5f0b      	ldrsh	r3, [r1, r4]
     548:	4358      	muls	r0, r3
     54a:	9c05      	ldr	r4, [sp, #20]
     54c:	4360      	muls	r0, r4
     54e:	6b0c      	ldr	r4, [r1, #48]	; 0x30
     550:	46a4      	mov	ip, r4
     552:	4460      	add	r0, ip
     554:	9004      	str	r0, [sp, #16]

   for( j=0;j<gui->font.char_height;j++ )
     556:	2b00      	cmp	r3, #0
     558:	dd61      	ble.n	61e <UG_PutChar+0x116>
   yo = y;
     55a:	b293      	uxth	r3, r2
     55c:	9307      	str	r3, [sp, #28]
     55e:	9301      	str	r3, [sp, #4]
            {
               gui->pset(xo,yo,fc);
            }
            else
            {
               gui->pset(xo,yo,bc);
     560:	4b33      	ldr	r3, [pc, #204]	; (630 <UG_PutChar+0x128>)
     562:	469a      	mov	sl, r3
               gui->pset(xo,yo,fc);
     564:	469b      	mov	fp, r3
     566:	e049      	b.n	5fc <UG_PutChar+0xf4>
      case 0xD6: bt = 0x99; break; // Ö
     568:	2099      	movs	r0, #153	; 0x99
     56a:	e7e0      	b.n	52e <UG_PutChar+0x26>
      case 0xFC: bt = 0x81; break; // ü
     56c:	2081      	movs	r0, #129	; 0x81
     56e:	e7de      	b.n	52e <UG_PutChar+0x26>
      case 0xDC: bt = 0x9A; break; // Ü
     570:	209a      	movs	r0, #154	; 0x9a
     572:	e7dc      	b.n	52e <UG_PutChar+0x26>
      case 0xE4: bt = 0x84; break; // ä
     574:	2084      	movs	r0, #132	; 0x84
     576:	e7da      	b.n	52e <UG_PutChar+0x26>
      case 0xC4: bt = 0x8E; break; // Ä
     578:	208e      	movs	r0, #142	; 0x8e
     57a:	e7d8      	b.n	52e <UG_PutChar+0x26>
      case 0xB5: bt = 0xE6; break; // µ
     57c:	20e6      	movs	r0, #230	; 0xe6
     57e:	e7d6      	b.n	52e <UG_PutChar+0x26>
      case 0xB0: bt = 0xF8; break; // °
     580:	20f8      	movs	r0, #248	; 0xf8
     582:	e7d4      	b.n	52e <UG_PutChar+0x26>
               gui->pset(xo,yo,bc);
     584:	466b      	mov	r3, sp
     586:	2104      	movs	r1, #4
     588:	5e59      	ldrsh	r1, [r3, r1]
     58a:	b220      	sxth	r0, r4
     58c:	4653      	mov	r3, sl
     58e:	681b      	ldr	r3, [r3, #0]
     590:	681b      	ldr	r3, [r3, #0]
     592:	9a12      	ldr	r2, [sp, #72]	; 0x48
     594:	4798      	blx	r3
            }
            b >>= 1;
     596:	0876      	lsrs	r6, r6, #1
            xo++;
     598:	3401      	adds	r4, #1
     59a:	b2a4      	uxth	r4, r4
            c--;
     59c:	3d01      	subs	r5, #1
     59e:	b2ad      	uxth	r5, r5
         for( k=0;(k<8) && c;k++ )
     5a0:	42a7      	cmp	r7, r4
     5a2:	d00e      	beq.n	5c2 <UG_PutChar+0xba>
     5a4:	2d00      	cmp	r5, #0
     5a6:	d00c      	beq.n	5c2 <UG_PutChar+0xba>
            if( b & 0x01 )
     5a8:	4643      	mov	r3, r8
     5aa:	4233      	tst	r3, r6
     5ac:	d0ea      	beq.n	584 <UG_PutChar+0x7c>
               gui->pset(xo,yo,fc);
     5ae:	466b      	mov	r3, sp
     5b0:	2104      	movs	r1, #4
     5b2:	5e59      	ldrsh	r1, [r3, r1]
     5b4:	b220      	sxth	r0, r4
     5b6:	465b      	mov	r3, fp
     5b8:	681b      	ldr	r3, [r3, #0]
     5ba:	681b      	ldr	r3, [r3, #0]
     5bc:	9a02      	ldr	r2, [sp, #8]
     5be:	4798      	blx	r3
     5c0:	e7e9      	b.n	596 <UG_PutChar+0x8e>
     5c2:	2301      	movs	r3, #1
     5c4:	469c      	mov	ip, r3
     5c6:	44e1      	add	r9, ip
      for( i=0;i<bn;i++ )
     5c8:	9b03      	ldr	r3, [sp, #12]
     5ca:	4599      	cmp	r9, r3
     5cc:	d009      	beq.n	5e2 <UG_PutChar+0xda>
         b = *p++;
     5ce:	464b      	mov	r3, r9
     5d0:	781e      	ldrb	r6, [r3, #0]
         for( k=0;(k<8) && c;k++ )
     5d2:	2d00      	cmp	r5, #0
     5d4:	d0f5      	beq.n	5c2 <UG_PutChar+0xba>
     5d6:	0027      	movs	r7, r4
     5d8:	3708      	adds	r7, #8
     5da:	b2bf      	uxth	r7, r7
            if( b & 0x01 )
     5dc:	2301      	movs	r3, #1
     5de:	4698      	mov	r8, r3
     5e0:	e7e2      	b.n	5a8 <UG_PutChar+0xa0>
         }
      }
      yo++;
     5e2:	9b01      	ldr	r3, [sp, #4]
     5e4:	3301      	adds	r3, #1
     5e6:	b29b      	uxth	r3, r3
     5e8:	9301      	str	r3, [sp, #4]
   for( j=0;j<gui->font.char_height;j++ )
     5ea:	4a11      	ldr	r2, [pc, #68]	; (630 <UG_PutChar+0x128>)
     5ec:	6811      	ldr	r1, [r2, #0]
     5ee:	9a07      	ldr	r2, [sp, #28]
     5f0:	1a9b      	subs	r3, r3, r2
     5f2:	b29b      	uxth	r3, r3
     5f4:	2036      	movs	r0, #54	; 0x36
     5f6:	5e0a      	ldrsh	r2, [r1, r0]
     5f8:	4293      	cmp	r3, r2
     5fa:	da10      	bge.n	61e <UG_PutChar+0x116>
      xo = x;
     5fc:	466b      	mov	r3, sp
     5fe:	8b1c      	ldrh	r4, [r3, #24]
      c=gui->font.char_width;
     600:	8e8d      	ldrh	r5, [r1, #52]	; 0x34
      for( i=0;i<bn;i++ )
     602:	9b05      	ldr	r3, [sp, #20]
     604:	2b00      	cmp	r3, #0
     606:	d0ec      	beq.n	5e2 <UG_PutChar+0xda>
     608:	9904      	ldr	r1, [sp, #16]
     60a:	4689      	mov	r9, r1
     60c:	3b01      	subs	r3, #1
     60e:	b29b      	uxth	r3, r3
     610:	3301      	adds	r3, #1
     612:	468c      	mov	ip, r1
     614:	449c      	add	ip, r3
     616:	4663      	mov	r3, ip
     618:	9304      	str	r3, [sp, #16]
     61a:	9303      	str	r3, [sp, #12]
     61c:	e7d7      	b.n	5ce <UG_PutChar+0xc6>
   }
}
     61e:	b009      	add	sp, #36	; 0x24
     620:	bc3c      	pop	{r2, r3, r4, r5}
     622:	4690      	mov	r8, r2
     624:	4699      	mov	r9, r3
     626:	46a2      	mov	sl, r4
     628:	46ab      	mov	fp, r5
     62a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     62c:	0000447c 	.word	0x0000447c
     630:	20000088 	.word	0x20000088

00000634 <UG_PutString>:
{
     634:	b5f0      	push	{r4, r5, r6, r7, lr}
     636:	46d6      	mov	lr, sl
     638:	464f      	mov	r7, r9
     63a:	4646      	mov	r6, r8
     63c:	b5c0      	push	{r6, r7, lr}
     63e:	b084      	sub	sp, #16
     640:	9003      	str	r0, [sp, #12]
     642:	000e      	movs	r6, r1
     644:	1c54      	adds	r4, r2, #1
   xp=x;
     646:	0005      	movs	r5, r0
      if ( xp+gui->font.char_width > gui->x_dim - 1 )
     648:	4b1b      	ldr	r3, [pc, #108]	; (6b8 <UG_PutString+0x84>)
     64a:	4699      	mov	r9, r3
      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
     64c:	4b1b      	ldr	r3, [pc, #108]	; (6bc <UG_PutString+0x88>)
     64e:	4698      	mov	r8, r3
      xp += gui->font.char_width+gui->font.char_h_space;
     650:	46ca      	mov	sl, r9
   while ( *str != 0 )
     652:	e013      	b.n	67c <UG_PutString+0x48>
         xp = gui->x_dim;
     654:	4b18      	ldr	r3, [pc, #96]	; (6b8 <UG_PutString+0x84>)
     656:	681b      	ldr	r3, [r3, #0]
     658:	2504      	movs	r5, #4
     65a:	5f5d      	ldrsh	r5, [r3, r5]
         continue;
     65c:	e00d      	b.n	67a <UG_PutString+0x46>
      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
     65e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
     660:	6c12      	ldr	r2, [r2, #64]	; 0x40
     662:	9200      	str	r2, [sp, #0]
     664:	0032      	movs	r2, r6
     666:	0029      	movs	r1, r5
     668:	47c0      	blx	r8
      xp += gui->font.char_width+gui->font.char_h_space;
     66a:	4653      	mov	r3, sl
     66c:	681b      	ldr	r3, [r3, #0]
     66e:	2238      	movs	r2, #56	; 0x38
     670:	5699      	ldrsb	r1, [r3, r2]
     672:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
     674:	18c9      	adds	r1, r1, r3
     676:	194d      	adds	r5, r1, r5
     678:	b22d      	sxth	r5, r5
     67a:	3401      	adds	r4, #1
   while ( *str != 0 )
     67c:	1e63      	subs	r3, r4, #1
     67e:	7818      	ldrb	r0, [r3, #0]
     680:	2800      	cmp	r0, #0
     682:	d013      	beq.n	6ac <UG_PutString+0x78>
      if ( chr == '\n' )
     684:	280a      	cmp	r0, #10
     686:	d0e5      	beq.n	654 <UG_PutString+0x20>
      if ( xp+gui->font.char_width > gui->x_dim - 1 )
     688:	464b      	mov	r3, r9
     68a:	681a      	ldr	r2, [r3, #0]
     68c:	2334      	movs	r3, #52	; 0x34
     68e:	5ed1      	ldrsh	r1, [r2, r3]
     690:	1949      	adds	r1, r1, r5
     692:	2704      	movs	r7, #4
     694:	5fd3      	ldrsh	r3, [r2, r7]
     696:	3b01      	subs	r3, #1
     698:	4299      	cmp	r1, r3
     69a:	dde0      	ble.n	65e <UG_PutString+0x2a>
         yp += gui->font.char_height+gui->font.char_v_space;
     69c:	2339      	movs	r3, #57	; 0x39
     69e:	56d3      	ldrsb	r3, [r2, r3]
     6a0:	8ed1      	ldrh	r1, [r2, #54]	; 0x36
     6a2:	185b      	adds	r3, r3, r1
     6a4:	199e      	adds	r6, r3, r6
     6a6:	b236      	sxth	r6, r6
         xp = x;
     6a8:	9d03      	ldr	r5, [sp, #12]
     6aa:	e7d8      	b.n	65e <UG_PutString+0x2a>
}
     6ac:	b004      	add	sp, #16
     6ae:	bc1c      	pop	{r2, r3, r4}
     6b0:	4690      	mov	r8, r2
     6b2:	4699      	mov	r9, r3
     6b4:	46a2      	mov	sl, r4
     6b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6b8:	20000088 	.word	0x20000088
     6bc:	00000509 	.word	0x00000509

000006c0 <ledInit>:
* @brief     Initializes a on board LED.
* @param     None.
* @return    None.
*/
void ledInit (void)
{
     6c0:	b530      	push	{r4, r5, lr}
     6c2:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
     6c4:	ac01      	add	r4, sp, #4
     6c6:	2301      	movs	r3, #1
     6c8:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     6ca:	2200      	movs	r2, #0
     6cc:	70a2      	strb	r2, [r4, #2]
	struct port_config ledPort;
	port_get_config_defaults(&ledPort);
	ledPort.direction = PORT_PIN_DIR_OUTPUT;
     6ce:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(LED_R_PIN, &ledPort);
     6d0:	0021      	movs	r1, r4
     6d2:	200c      	movs	r0, #12
     6d4:	4d0a      	ldr	r5, [pc, #40]	; (700 <ledInit+0x40>)
     6d6:	47a8      	blx	r5
	port_pin_set_config(LED_G_PIN, &ledPort);
     6d8:	0021      	movs	r1, r4
     6da:	202a      	movs	r0, #42	; 0x2a
     6dc:	47a8      	blx	r5
	port_pin_set_config(LED_B_PIN, &ledPort);
     6de:	0021      	movs	r1, r4
     6e0:	202b      	movs	r0, #43	; 0x2b
     6e2:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     6e4:	2280      	movs	r2, #128	; 0x80
     6e6:	0152      	lsls	r2, r2, #5
     6e8:	4b06      	ldr	r3, [pc, #24]	; (704 <ledInit+0x44>)
     6ea:	619a      	str	r2, [r3, #24]
     6ec:	4b06      	ldr	r3, [pc, #24]	; (708 <ledInit+0x48>)
     6ee:	2280      	movs	r2, #128	; 0x80
     6f0:	00d2      	lsls	r2, r2, #3
     6f2:	619a      	str	r2, [r3, #24]
     6f4:	2280      	movs	r2, #128	; 0x80
     6f6:	0112      	lsls	r2, r2, #4
     6f8:	619a      	str	r2, [r3, #24]
	
	port_pin_set_output_level(LED_R_PIN, true);
	port_pin_set_output_level(LED_G_PIN, true);
	port_pin_set_output_level(LED_B_PIN, true);
}
     6fa:	b003      	add	sp, #12
     6fc:	bd30      	pop	{r4, r5, pc}
     6fe:	46c0      	nop			; (mov r8, r8)
     700:	00000c75 	.word	0x00000c75
     704:	41004400 	.word	0x41004400
     708:	41004480 	.word	0x41004480

0000070c <ledSetR>:
	} else {
		port_base->OUTCLR.reg = pin_mask;
     70c:	2280      	movs	r2, #128	; 0x80
     70e:	0152      	lsls	r2, r2, #5
     710:	4b01      	ldr	r3, [pc, #4]	; (718 <ledSetR+0xc>)
     712:	615a      	str	r2, [r3, #20]
*
*/
void ledSetR (void)
{
	port_pin_set_output_level(LED_R_PIN, false);
}
     714:	4770      	bx	lr
     716:	46c0      	nop			; (mov r8, r8)
     718:	41004400 	.word	0x41004400

0000071c <ledClearR>:
		port_base->OUTSET.reg = pin_mask;
     71c:	2280      	movs	r2, #128	; 0x80
     71e:	0152      	lsls	r2, r2, #5
     720:	4b01      	ldr	r3, [pc, #4]	; (728 <ledClearR+0xc>)
     722:	619a      	str	r2, [r3, #24]
*
*/
void ledClearR (void)
{
	port_pin_set_output_level(LED_R_PIN, true);
}
     724:	4770      	bx	lr
     726:	46c0      	nop			; (mov r8, r8)
     728:	41004400 	.word	0x41004400

0000072c <ledSetG>:
		port_base->OUTCLR.reg = pin_mask;
     72c:	2280      	movs	r2, #128	; 0x80
     72e:	00d2      	lsls	r2, r2, #3
     730:	4b01      	ldr	r3, [pc, #4]	; (738 <ledSetG+0xc>)
     732:	615a      	str	r2, [r3, #20]
*
*/
void ledSetG (void)
{
	port_pin_set_output_level(LED_G_PIN, false);
}
     734:	4770      	bx	lr
     736:	46c0      	nop			; (mov r8, r8)
     738:	41004480 	.word	0x41004480

0000073c <ledClearG>:
		port_base->OUTSET.reg = pin_mask;
     73c:	2280      	movs	r2, #128	; 0x80
     73e:	00d2      	lsls	r2, r2, #3
     740:	4b01      	ldr	r3, [pc, #4]	; (748 <ledClearG+0xc>)
     742:	619a      	str	r2, [r3, #24]
*
*/
void ledClearG (void)
{
	port_pin_set_output_level(LED_G_PIN, true);
}
     744:	4770      	bx	lr
     746:	46c0      	nop			; (mov r8, r8)
     748:	41004480 	.word	0x41004480

0000074c <ledSetB>:
		port_base->OUTCLR.reg = pin_mask;
     74c:	2280      	movs	r2, #128	; 0x80
     74e:	0112      	lsls	r2, r2, #4
     750:	4b01      	ldr	r3, [pc, #4]	; (758 <ledSetB+0xc>)
     752:	615a      	str	r2, [r3, #20]
*
*/
void ledSetB (void)
{
	port_pin_set_output_level(LED_B_PIN, false);
}
     754:	4770      	bx	lr
     756:	46c0      	nop			; (mov r8, r8)
     758:	41004480 	.word	0x41004480

0000075c <ledClearB>:
		port_base->OUTSET.reg = pin_mask;
     75c:	2280      	movs	r2, #128	; 0x80
     75e:	0112      	lsls	r2, r2, #4
     760:	4b01      	ldr	r3, [pc, #4]	; (768 <ledClearB+0xc>)
     762:	619a      	str	r2, [r3, #24]
*
*/
void ledClearB (void)
{
	port_pin_set_output_level(LED_B_PIN, true);
}
     764:	4770      	bx	lr
     766:	46c0      	nop			; (mov r8, r8)
     768:	41004480 	.word	0x41004480

0000076c <stimerInit>:
* @brief     Initializes hardware timer to trigger
*			 software timer handle
*
*/
void stimerInit (void)
{
     76c:	b530      	push	{r4, r5, lr}
	GCLK->GENDIV.bit.ID = 2;
     76e:	4b2e      	ldr	r3, [pc, #184]	; (828 <stimerInit+0xbc>)
     770:	6899      	ldr	r1, [r3, #8]
     772:	250f      	movs	r5, #15
     774:	43a9      	bics	r1, r5
     776:	2402      	movs	r4, #2
     778:	4321      	orrs	r1, r4
     77a:	6099      	str	r1, [r3, #8]
	GCLK->GENDIV.bit.DIV = 12;
     77c:	6899      	ldr	r1, [r3, #8]
     77e:	482b      	ldr	r0, [pc, #172]	; (82c <stimerInit+0xc0>)
     780:	4008      	ands	r0, r1
     782:	21c0      	movs	r1, #192	; 0xc0
     784:	0109      	lsls	r1, r1, #4
     786:	4301      	orrs	r1, r0
     788:	6099      	str	r1, [r3, #8]

	GCLK->GENCTRL.bit.ID = 2;
     78a:	685a      	ldr	r2, [r3, #4]
     78c:	43aa      	bics	r2, r5
     78e:	4322      	orrs	r2, r4
     790:	605a      	str	r2, [r3, #4]
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_SRC_DFLL48M;
     792:	6859      	ldr	r1, [r3, #4]
     794:	22e0      	movs	r2, #224	; 0xe0
     796:	00d2      	lsls	r2, r2, #3
     798:	430a      	orrs	r2, r1
     79a:	605a      	str	r2, [r3, #4]
	GCLK->GENCTRL.bit.GENEN = 1;
     79c:	6859      	ldr	r1, [r3, #4]
     79e:	2280      	movs	r2, #128	; 0x80
     7a0:	0252      	lsls	r2, r2, #9
     7a2:	430a      	orrs	r2, r1
     7a4:	605a      	str	r2, [r3, #4]
	GCLK->GENCTRL.bit.OE = 1;
     7a6:	6859      	ldr	r1, [r3, #4]
     7a8:	2280      	movs	r2, #128	; 0x80
     7aa:	0312      	lsls	r2, r2, #12
     7ac:	430a      	orrs	r2, r1
     7ae:	605a      	str	r2, [r3, #4]

	GCLK->CLKCTRL.bit.ID = GCLK_CLKCTRL_ID_TCC2_TC3;
     7b0:	885a      	ldrh	r2, [r3, #2]
     7b2:	213f      	movs	r1, #63	; 0x3f
     7b4:	438a      	bics	r2, r1
     7b6:	211b      	movs	r1, #27
     7b8:	430a      	orrs	r2, r1
     7ba:	805a      	strh	r2, [r3, #2]
	GCLK->CLKCTRL.bit.GEN = 2;
     7bc:	885a      	ldrh	r2, [r3, #2]
     7be:	491c      	ldr	r1, [pc, #112]	; (830 <stimerInit+0xc4>)
     7c0:	4011      	ands	r1, r2
     7c2:	2280      	movs	r2, #128	; 0x80
     7c4:	0092      	lsls	r2, r2, #2
     7c6:	430a      	orrs	r2, r1
     7c8:	805a      	strh	r2, [r3, #2]
	GCLK->CLKCTRL.bit.CLKEN  = 1;
     7ca:	8859      	ldrh	r1, [r3, #2]
     7cc:	2280      	movs	r2, #128	; 0x80
     7ce:	01d2      	lsls	r2, r2, #7
     7d0:	430a      	orrs	r2, r1
     7d2:	805a      	strh	r2, [r3, #2]

	PM->APBCMASK.reg |= PM_APBCMASK_TC3; // enable clock for TC3
     7d4:	4a17      	ldr	r2, [pc, #92]	; (834 <stimerInit+0xc8>)
     7d6:	6a11      	ldr	r1, [r2, #32]
     7d8:	2380      	movs	r3, #128	; 0x80
     7da:	011b      	lsls	r3, r3, #4
     7dc:	430b      	orrs	r3, r1
     7de:	6213      	str	r3, [r2, #32]

	/* Set timer to 8 bit mode */
	TC3->COUNT8.CTRLA.reg |= TC_CTRLA_MODE_COUNT8;
     7e0:	4b15      	ldr	r3, [pc, #84]	; (838 <stimerInit+0xcc>)
     7e2:	881a      	ldrh	r2, [r3, #0]
     7e4:	2104      	movs	r1, #4
     7e6:	430a      	orrs	r2, r1
     7e8:	801a      	strh	r2, [r3, #0]
	/* Set prescaler to 16 */
	TC3->COUNT8.CTRLA.bit.PRESCALER = TC_CTRLA_PRESCALER_DIV16_Val;
     7ea:	881a      	ldrh	r2, [r3, #0]
     7ec:	4913      	ldr	r1, [pc, #76]	; (83c <stimerInit+0xd0>)
     7ee:	4011      	ands	r1, r2
     7f0:	2280      	movs	r2, #128	; 0x80
     7f2:	00d2      	lsls	r2, r2, #3
     7f4:	430a      	orrs	r2, r1
     7f6:	801a      	strh	r2, [r3, #0]


	/*Enable timer */
	TC3->COUNT8.CTRLA.reg |= TC_CTRLA_ENABLE;
     7f8:	881a      	ldrh	r2, [r3, #0]
     7fa:	2102      	movs	r1, #2
     7fc:	430a      	orrs	r2, r1
     7fe:	801a      	strh	r2, [r3, #0]
	/*Wait for clock sync */
	while(TC3->COUNT8.STATUS.bit.SYNCBUSY == 1) {}
     800:	001a      	movs	r2, r3
     802:	7bd3      	ldrb	r3, [r2, #15]
     804:	09db      	lsrs	r3, r3, #7
     806:	2b01      	cmp	r3, #1
     808:	d0fb      	beq.n	802 <stimerInit+0x96>
	/*Set period */
	TC3->COUNT8.PER.reg = 249;
     80a:	4b0b      	ldr	r3, [pc, #44]	; (838 <stimerInit+0xcc>)
     80c:	22f9      	movs	r2, #249	; 0xf9
     80e:	751a      	strb	r2, [r3, #20]
	/*Enable match interrupt */
	TC3->COUNT8.INTENSET.reg |= TC_INTENSET_MC0;
     810:	7b5a      	ldrb	r2, [r3, #13]
     812:	2110      	movs	r1, #16
     814:	430a      	orrs	r2, r1
     816:	735a      	strb	r2, [r3, #13]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     818:	2180      	movs	r1, #128	; 0x80
     81a:	02c9      	lsls	r1, r1, #11
     81c:	4a08      	ldr	r2, [pc, #32]	; (840 <stimerInit+0xd4>)
     81e:	6011      	str	r1, [r2, #0]
     820:	b662      	cpsie	i
	NVIC_EnableIRQ(TC3_IRQn);
	__enable_irq();
	/*Start timer */
	TC3->COUNT8.CTRLBSET.reg = TC_CTRLBSET_CMD_RETRIGGER;
     822:	2240      	movs	r2, #64	; 0x40
     824:	715a      	strb	r2, [r3, #5]
		 
}
     826:	bd30      	pop	{r4, r5, pc}
     828:	40000c00 	.word	0x40000c00
     82c:	ff0000ff 	.word	0xff0000ff
     830:	fffff0ff 	.word	0xfffff0ff
     834:	40000400 	.word	0x40000400
     838:	42002c00 	.word	0x42002c00
     83c:	fffff8ff 	.word	0xfffff8ff
     840:	e000e100 	.word	0xe000e100

00000844 <TC3_Handler>:


void TC3_Handler(void)
{
     844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t n;
	uint32_t ul_dummy;
	TC3->COUNT8.INTFLAG.reg |= TC_INTFLAG_MC0;
     846:	4a14      	ldr	r2, [pc, #80]	; (898 <TC3_Handler+0x54>)
     848:	7b93      	ldrb	r3, [r2, #14]
     84a:	2110      	movs	r1, #16
     84c:	430b      	orrs	r3, r1
     84e:	7393      	strb	r3, [r2, #14]
     850:	4c12      	ldr	r4, [pc, #72]	; (89c <TC3_Handler+0x58>)
     852:	0026      	movs	r6, r4
     854:	3650      	adds	r6, #80	; 0x50
					{
						stimer_times[n].time = stimer_times[n].auto_reload;
					}
					else
					{
						stimer_times[n].running = 0;
     856:	2700      	movs	r7, #0
     858:	e00f      	b.n	87a <TC3_Handler+0x36>
				stimer_times[n].time--;
     85a:	6823      	ldr	r3, [r4, #0]
     85c:	3b01      	subs	r3, #1
     85e:	6023      	str	r3, [r4, #0]
				if(!stimer_times[n].time) // timer has expired
     860:	2b00      	cmp	r3, #0
     862:	d107      	bne.n	874 <TC3_Handler+0x30>
					if(stimer_times[n].function)
     864:	68e3      	ldr	r3, [r4, #12]
     866:	2b00      	cmp	r3, #0
     868:	d000      	beq.n	86c <TC3_Handler+0x28>
						stimer_times[n].function(); // call callback function
     86a:	4798      	blx	r3
					if(stimer_times[n].auto_reload)
     86c:	68ab      	ldr	r3, [r5, #8]
     86e:	2b00      	cmp	r3, #0
     870:	d00e      	beq.n	890 <TC3_Handler+0x4c>
						stimer_times[n].time = stimer_times[n].auto_reload;
     872:	602b      	str	r3, [r5, #0]
     874:	3410      	adds	r4, #16
	for(n = 0; n < STIMER_NBR; n++)
     876:	42b4      	cmp	r4, r6
     878:	d00c      	beq.n	894 <TC3_Handler+0x50>
     87a:	0025      	movs	r5, r4
		if(stimer_times[n].running)
     87c:	7923      	ldrb	r3, [r4, #4]
     87e:	2b00      	cmp	r3, #0
     880:	d0f8      	beq.n	874 <TC3_Handler+0x30>
			if(stimer_times[n].stopwatch) // upcounting mode
     882:	7963      	ldrb	r3, [r4, #5]
     884:	2b00      	cmp	r3, #0
     886:	d0e8      	beq.n	85a <TC3_Handler+0x16>
				stimer_times[n].time++;
     888:	6823      	ldr	r3, [r4, #0]
     88a:	3301      	adds	r3, #1
     88c:	6023      	str	r3, [r4, #0]
     88e:	e7f1      	b.n	874 <TC3_Handler+0x30>
						stimer_times[n].running = 0;
     890:	712f      	strb	r7, [r5, #4]
     892:	e7ef      	b.n	874 <TC3_Handler+0x30>
					}
				}
			}
		}
	}	
}
     894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     896:	46c0      	nop			; (mov r8, r8)
     898:	42002c00 	.word	0x42002c00
     89c:	2000054c 	.word	0x2000054c

000008a0 <stimerSetTime>:
*			 value and start another countdown.	
* @return	 0 on error, 1 on success
*/

uint32_t stimerSetTime(uint8_t timer, uint32_t t, uint8_t autoreload)
{
     8a0:	b510      	push	{r4, lr}
	if(timer > (STIMER_NBR - 1))
	{
		return 0;
     8a2:	2300      	movs	r3, #0
	if(timer > (STIMER_NBR - 1))
     8a4:	2804      	cmp	r0, #4
     8a6:	d80a      	bhi.n	8be <stimerSetTime+0x1e>
	}
	stimer_times[timer].time = t;
     8a8:	0103      	lsls	r3, r0, #4
     8aa:	4c08      	ldr	r4, [pc, #32]	; (8cc <stimerSetTime+0x2c>)
     8ac:	5119      	str	r1, [r3, r4]
	if(autoreload)
     8ae:	2a00      	cmp	r2, #0
     8b0:	d107      	bne.n	8c2 <stimerSetTime+0x22>
	{
		stimer_times[timer].auto_reload = t;
	}
	else
	{
		stimer_times[timer].auto_reload = 0;
     8b2:	0100      	lsls	r0, r0, #4
     8b4:	4b05      	ldr	r3, [pc, #20]	; (8cc <stimerSetTime+0x2c>)
     8b6:	1818      	adds	r0, r3, r0
     8b8:	2300      	movs	r3, #0
     8ba:	6083      	str	r3, [r0, #8]
	}
	return 1;
     8bc:	3301      	adds	r3, #1
}
     8be:	0018      	movs	r0, r3
     8c0:	bd10      	pop	{r4, pc}
		stimer_times[timer].auto_reload = t;
     8c2:	0018      	movs	r0, r3
     8c4:	1820      	adds	r0, r4, r0
     8c6:	6081      	str	r1, [r0, #8]
	return 1;
     8c8:	2301      	movs	r3, #1
     8ca:	e7f8      	b.n	8be <stimerSetTime+0x1e>
     8cc:	2000054c 	.word	0x2000054c

000008d0 <stimerStart>:
*/
uint32_t stimerStart(uint8_t timer)
{
	if(timer > (STIMER_NBR - 1))
	{
		return 0;
     8d0:	2300      	movs	r3, #0
	if(timer > (STIMER_NBR - 1))
     8d2:	2804      	cmp	r0, #4
     8d4:	d816      	bhi.n	904 <stimerStart+0x34>
	}
	if(!stimer_times[timer].running) //check that timer is not running yet
     8d6:	0102      	lsls	r2, r0, #4
     8d8:	4b0b      	ldr	r3, [pc, #44]	; (908 <stimerStart+0x38>)
     8da:	189b      	adds	r3, r3, r2
     8dc:	791a      	ldrb	r2, [r3, #4]
				return 0;
			}
		}
		stimer_times[timer].running = 1;
	}
	return 1;
     8de:	2301      	movs	r3, #1
	if(!stimer_times[timer].running) //check that timer is not running yet
     8e0:	2a00      	cmp	r2, #0
     8e2:	d10f      	bne.n	904 <stimerStart+0x34>
		if(!stimer_times[timer].stopwatch) // downcounting mode
     8e4:	0102      	lsls	r2, r0, #4
     8e6:	4b08      	ldr	r3, [pc, #32]	; (908 <stimerStart+0x38>)
     8e8:	189b      	adds	r3, r3, r2
     8ea:	795b      	ldrb	r3, [r3, #5]
     8ec:	2b00      	cmp	r3, #0
     8ee:	d104      	bne.n	8fa <stimerStart+0x2a>
			if(!stimer_times[timer].time)
     8f0:	0013      	movs	r3, r2
     8f2:	4a05      	ldr	r2, [pc, #20]	; (908 <stimerStart+0x38>)
     8f4:	589b      	ldr	r3, [r3, r2]
     8f6:	2b00      	cmp	r3, #0
     8f8:	d004      	beq.n	904 <stimerStart+0x34>
		stimer_times[timer].running = 1;
     8fa:	0100      	lsls	r0, r0, #4
     8fc:	4b02      	ldr	r3, [pc, #8]	; (908 <stimerStart+0x38>)
     8fe:	1818      	adds	r0, r3, r0
     900:	2301      	movs	r3, #1
     902:	7103      	strb	r3, [r0, #4]
}
     904:	0018      	movs	r0, r3
     906:	4770      	bx	lr
     908:	2000054c 	.word	0x2000054c

0000090c <stimerGetTime>:
* @param	 timer, timer channel
* @return	 Time stored in timer in milliseconds
*/
uint32_t stimerGetTime (uint8_t timer)
{
	return stimer_times[timer].time;
     90c:	0100      	lsls	r0, r0, #4
     90e:	4b01      	ldr	r3, [pc, #4]	; (914 <stimerGetTime+0x8>)
     910:	58c0      	ldr	r0, [r0, r3]
}
     912:	4770      	bx	lr
     914:	2000054c 	.word	0x2000054c

00000918 <stimerRegisterCallback>:
*/
uint32_t stimerRegisterCallback (uint8_t timer, void(*funct)(void))
{
	if(timer > (STIMER_NBR - 1))
	{
		return 0;
     918:	2300      	movs	r3, #0
	if(timer > (STIMER_NBR - 1))
     91a:	2804      	cmp	r0, #4
     91c:	d804      	bhi.n	928 <stimerRegisterCallback+0x10>
	}
	stimer_times[timer].function = funct;
     91e:	0100      	lsls	r0, r0, #4
     920:	4b02      	ldr	r3, [pc, #8]	; (92c <stimerRegisterCallback+0x14>)
     922:	1818      	adds	r0, r3, r0
     924:	60c1      	str	r1, [r0, #12]
	return 1;
     926:	2301      	movs	r3, #1
}
     928:	0018      	movs	r0, r3
     92a:	4770      	bx	lr
     92c:	2000054c 	.word	0x2000054c

00000930 <i2cIntInit>:
* @param     clk I2C clock frequency in kHz
* @return    None.
*
*/
void i2cIntInit(uint32_t clk)
{ 
     930:	b530      	push	{r4, r5, lr}
     932:	b08f      	sub	sp, #60	; 0x3c
	/* Validate clk and set it to default if it is not ok */
	if(clk > I2C_INT_CLK_MAX)
	{
		clk = I2C_INT_CLK_DEFAULT;
	}
	else if (clk < I2C_INT_CLK_MIN)
     934:	0002      	movs	r2, r0
     936:	3a32      	subs	r2, #50	; 0x32
     938:	23af      	movs	r3, #175	; 0xaf
     93a:	005b      	lsls	r3, r3, #1
     93c:	429a      	cmp	r2, r3
     93e:	d900      	bls.n	942 <i2cIntInit+0x12>
	{
		clk = I2C_INT_CLK_DEFAULT;
     940:	2064      	movs	r0, #100	; 0x64
	}
	
	/*Set Pin MUx for I2C Module */
	PORT->Group[0].PMUX[4].bit.PMUXE = 3;
     942:	4b2d      	ldr	r3, [pc, #180]	; (9f8 <i2cIntInit+0xc8>)
     944:	2134      	movs	r1, #52	; 0x34
     946:	5c5a      	ldrb	r2, [r3, r1]
     948:	240f      	movs	r4, #15
     94a:	43a2      	bics	r2, r4
     94c:	2403      	movs	r4, #3
     94e:	4322      	orrs	r2, r4
     950:	545a      	strb	r2, [r3, r1]
	PORT->Group[0].PMUX[4].bit.PMUXO = 3;
     952:	5c5c      	ldrb	r4, [r3, r1]
     954:	220f      	movs	r2, #15
     956:	4022      	ands	r2, r4
     958:	2430      	movs	r4, #48	; 0x30
     95a:	4322      	orrs	r2, r4
     95c:	545a      	strb	r2, [r3, r1]
	PORT->Group[0].PINCFG[8].bit.PMUXEN |= (1 << 0);
     95e:	2248      	movs	r2, #72	; 0x48
     960:	5c99      	ldrb	r1, [r3, r2]
     962:	5c9c      	ldrb	r4, [r3, r2]
     964:	2501      	movs	r5, #1
     966:	432c      	orrs	r4, r5
     968:	549c      	strb	r4, [r3, r2]
	PORT->Group[0].PINCFG[9].bit.PMUXEN |= (1 << 0);
     96a:	3201      	adds	r2, #1
     96c:	5c99      	ldrb	r1, [r3, r2]
     96e:	5c99      	ldrb	r1, [r3, r2]
     970:	4329      	orrs	r1, r5
     972:	5499      	strb	r1, [r3, r2]
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     974:	aa01      	add	r2, sp, #4
     976:	4b21      	ldr	r3, [pc, #132]	; (9fc <i2cIntInit+0xcc>)
     978:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     97a:	2300      	movs	r3, #0
     97c:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     97e:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     980:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     982:	2180      	movs	r1, #128	; 0x80
     984:	0389      	lsls	r1, r1, #14
     986:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
     988:	2101      	movs	r1, #1
     98a:	4249      	negs	r1, r1
     98c:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
     98e:	61d3      	str	r3, [r2, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
     990:	6213      	str	r3, [r2, #32]
	config->scl_low_timeout  = false;
     992:	3125      	adds	r1, #37	; 0x25
     994:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     996:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     998:	3108      	adds	r1, #8
     99a:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     99c:	3101      	adds	r1, #1
     99e:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     9a0:	3101      	adds	r1, #1
     9a2:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     9a4:	33d7      	adds	r3, #215	; 0xd7
     9a6:	8613      	strh	r3, [r2, #48]	; 0x30
		
	i2c_master_get_config_defaults(&i2c);
	i2c.baud_rate = clk;
     9a8:	9001      	str	r0, [sp, #4]
	i2c.buffer_timeout = 100;
     9aa:	3b73      	subs	r3, #115	; 0x73
     9ac:	82d3      	strh	r3, [r2, #22]
	//i2cMasterModule.buffer_timeout = 10;
	//i2cMasterModule.unknown_bus_state_timeout = 1;
	i2c_master_init(&i2cMasterModule, SERCOM2, &i2c);
     9ae:	4c14      	ldr	r4, [pc, #80]	; (a00 <i2cIntInit+0xd0>)
     9b0:	4914      	ldr	r1, [pc, #80]	; (a04 <i2cIntInit+0xd4>)
     9b2:	0020      	movs	r0, r4
     9b4:	4b14      	ldr	r3, [pc, #80]	; (a08 <i2cIntInit+0xd8>)
     9b6:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     9b8:	6824      	ldr	r4, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     9ba:	2207      	movs	r2, #7
     9bc:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
     9be:	421a      	tst	r2, r3
     9c0:	d1fc      	bne.n	9bc <i2cIntInit+0x8c>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     9c2:	6823      	ldr	r3, [r4, #0]
     9c4:	2202      	movs	r2, #2
     9c6:	4313      	orrs	r3, r2
     9c8:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     9ca:	4d0d      	ldr	r5, [pc, #52]	; (a00 <i2cIntInit+0xd0>)
     9cc:	6828      	ldr	r0, [r5, #0]
     9ce:	4b0f      	ldr	r3, [pc, #60]	; (a0c <i2cIntInit+0xdc>)
     9d0:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     9d2:	231f      	movs	r3, #31
     9d4:	4018      	ands	r0, r3
     9d6:	3b1e      	subs	r3, #30
     9d8:	4083      	lsls	r3, r0
     9da:	4a0d      	ldr	r2, [pc, #52]	; (a10 <i2cIntInit+0xe0>)
     9dc:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     9de:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
     9e0:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     9e2:	2110      	movs	r1, #16
     9e4:	8b62      	ldrh	r2, [r4, #26]
     9e6:	420a      	tst	r2, r1
     9e8:	d104      	bne.n	9f4 <i2cIntInit+0xc4>
		timeout_counter++;
     9ea:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     9ec:	4283      	cmp	r3, r0
     9ee:	d3f9      	bcc.n	9e4 <i2cIntInit+0xb4>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     9f0:	2310      	movs	r3, #16
     9f2:	8363      	strh	r3, [r4, #26]
	i2c_master_enable(&i2cMasterModule);
		
}
     9f4:	b00f      	add	sp, #60	; 0x3c
     9f6:	bd30      	pop	{r4, r5, pc}
     9f8:	41004400 	.word	0x41004400
     9fc:	00000d48 	.word	0x00000d48
     a00:	2000059c 	.word	0x2000059c
     a04:	42001000 	.word	0x42001000
     a08:	00000ca5 	.word	0x00000ca5
     a0c:	00001661 	.word	0x00001661
     a10:	e000e100 	.word	0xe000e100

00000a14 <i2cIntTx>:
* @return    I2C_INT_OK on success
*			 I2C_INT_ERR on error 
*
*/
i2cIntRet_t i2cIntTx (i2cIntPacket_t *packet)
{
     a14:	b5f0      	push	{r4, r5, r6, r7, lr}
     a16:	b083      	sub	sp, #12
     a18:	0005      	movs	r5, r0
	uint8_t regAddr[2];
	uint16_t n;
	
	i2cIntRet_t retVal = I2C_INT_ERR;
	if(packet->txLen)
     a1a:	8903      	ldrh	r3, [r0, #8]
     a1c:	2b00      	cmp	r3, #0
     a1e:	d02b      	beq.n	a78 <i2cIntTx+0x64>
	{
		/* Transmit device address and register address */
		regAddr[0] = (uint8_t)(packet->regAddress >> 8) & 0x00FF;
     a20:	89c2      	ldrh	r2, [r0, #14]
     a22:	ab01      	add	r3, sp, #4
     a24:	0a11      	lsrs	r1, r2, #8
     a26:	7019      	strb	r1, [r3, #0]
		regAddr[1] = (uint8_t)packet->regAddress & 0x00FF;
     a28:	705a      	strb	r2, [r3, #1]
		i2cData.address = packet->deviceAddress;
     a2a:	4b14      	ldr	r3, [pc, #80]	; (a7c <i2cIntTx+0x68>)
     a2c:	7b02      	ldrb	r2, [r0, #12]
     a2e:	801a      	strh	r2, [r3, #0]
		i2cData.data_length = packet->regAddrLen;
     a30:	7c02      	ldrb	r2, [r0, #16]
     a32:	805a      	strh	r2, [r3, #2]
		i2cData.data = packet->regAddrLen > 1 ? &regAddr[0] : &regAddr[1];
     a34:	2300      	movs	r3, #0
     a36:	2101      	movs	r1, #1
     a38:	4291      	cmp	r1, r2
     a3a:	415b      	adcs	r3, r3
     a3c:	aa02      	add	r2, sp, #8
     a3e:	4694      	mov	ip, r2
     a40:	4463      	add	r3, ip
     a42:	3b04      	subs	r3, #4
     a44:	490d      	ldr	r1, [pc, #52]	; (a7c <i2cIntTx+0x68>)
     a46:	604b      	str	r3, [r1, #4]
		i2c_master_write_packet_wait_no_stop(&i2cMasterModule, &i2cData);
     a48:	480d      	ldr	r0, [pc, #52]	; (a80 <i2cIntTx+0x6c>)
     a4a:	4b0e      	ldr	r3, [pc, #56]	; (a84 <i2cIntTx+0x70>)
     a4c:	4798      	blx	r3
		
		/* Now write data */
		for(n = 0; n < packet->txLen; n++)
     a4e:	892b      	ldrh	r3, [r5, #8]
     a50:	2b00      	cmp	r3, #0
     a52:	d00b      	beq.n	a6c <i2cIntTx+0x58>
     a54:	2400      	movs	r4, #0
		{
			i2c_master_write_byte(&i2cMasterModule, *((packet->txBuff) + n));
     a56:	4e0a      	ldr	r6, [pc, #40]	; (a80 <i2cIntTx+0x6c>)
     a58:	4f0b      	ldr	r7, [pc, #44]	; (a88 <i2cIntTx+0x74>)
     a5a:	682b      	ldr	r3, [r5, #0]
     a5c:	5d19      	ldrb	r1, [r3, r4]
     a5e:	0030      	movs	r0, r6
     a60:	47b8      	blx	r7
		for(n = 0; n < packet->txLen; n++)
     a62:	3401      	adds	r4, #1
     a64:	b2a4      	uxth	r4, r4
     a66:	892b      	ldrh	r3, [r5, #8]
     a68:	42a3      	cmp	r3, r4
     a6a:	d8f6      	bhi.n	a5a <i2cIntTx+0x46>
		}
		i2c_master_send_stop(&i2cMasterModule);
     a6c:	4804      	ldr	r0, [pc, #16]	; (a80 <i2cIntTx+0x6c>)
     a6e:	4b07      	ldr	r3, [pc, #28]	; (a8c <i2cIntTx+0x78>)
     a70:	4798      	blx	r3
		retVal = I2C_INT_OK;
     a72:	2002      	movs	r0, #2
		
	}
	return retVal;
}
     a74:	b003      	add	sp, #12
     a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
	i2cIntRet_t retVal = I2C_INT_ERR;
     a78:	2000      	movs	r0, #0
     a7a:	e7fb      	b.n	a74 <i2cIntTx+0x60>
     a7c:	200005c4 	.word	0x200005c4
     a80:	2000059c 	.word	0x2000059c
     a84:	0000110d 	.word	0x0000110d
     a88:	00001149 	.word	0x00001149
     a8c:	00001131 	.word	0x00001131

00000a90 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
     a90:	4770      	bx	lr
	...

00000a94 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     a94:	4b0c      	ldr	r3, [pc, #48]	; (ac8 <cpu_irq_enter_critical+0x34>)
     a96:	681b      	ldr	r3, [r3, #0]
     a98:	2b00      	cmp	r3, #0
     a9a:	d106      	bne.n	aaa <cpu_irq_enter_critical+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     a9c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     aa0:	2b00      	cmp	r3, #0
     aa2:	d007      	beq.n	ab4 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     aa4:	2200      	movs	r2, #0
     aa6:	4b09      	ldr	r3, [pc, #36]	; (acc <cpu_irq_enter_critical+0x38>)
     aa8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     aaa:	4a07      	ldr	r2, [pc, #28]	; (ac8 <cpu_irq_enter_critical+0x34>)
     aac:	6813      	ldr	r3, [r2, #0]
     aae:	3301      	adds	r3, #1
     ab0:	6013      	str	r3, [r2, #0]
}
     ab2:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     ab4:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     ab6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     aba:	2200      	movs	r2, #0
     abc:	4b04      	ldr	r3, [pc, #16]	; (ad0 <cpu_irq_enter_critical+0x3c>)
     abe:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     ac0:	3201      	adds	r2, #1
     ac2:	4b02      	ldr	r3, [pc, #8]	; (acc <cpu_irq_enter_critical+0x38>)
     ac4:	701a      	strb	r2, [r3, #0]
     ac6:	e7f0      	b.n	aaa <cpu_irq_enter_critical+0x16>
     ac8:	2000008c 	.word	0x2000008c
     acc:	20000090 	.word	0x20000090
     ad0:	20000000 	.word	0x20000000

00000ad4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     ad4:	4b08      	ldr	r3, [pc, #32]	; (af8 <cpu_irq_leave_critical+0x24>)
     ad6:	681a      	ldr	r2, [r3, #0]
     ad8:	3a01      	subs	r2, #1
     ada:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     adc:	681b      	ldr	r3, [r3, #0]
     ade:	2b00      	cmp	r3, #0
     ae0:	d109      	bne.n	af6 <cpu_irq_leave_critical+0x22>
     ae2:	4b06      	ldr	r3, [pc, #24]	; (afc <cpu_irq_leave_critical+0x28>)
     ae4:	781b      	ldrb	r3, [r3, #0]
     ae6:	2b00      	cmp	r3, #0
     ae8:	d005      	beq.n	af6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     aea:	2201      	movs	r2, #1
     aec:	4b04      	ldr	r3, [pc, #16]	; (b00 <cpu_irq_leave_critical+0x2c>)
     aee:	701a      	strb	r2, [r3, #0]
     af0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     af4:	b662      	cpsie	i
	}
}
     af6:	4770      	bx	lr
     af8:	2000008c 	.word	0x2000008c
     afc:	20000090 	.word	0x20000090
     b00:	20000000 	.word	0x20000000

00000b04 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     b04:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     b06:	2900      	cmp	r1, #0
     b08:	d001      	beq.n	b0e <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     b0a:	0018      	movs	r0, r3
     b0c:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     b0e:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     b10:	281f      	cmp	r0, #31
     b12:	d800      	bhi.n	b16 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     b14:	4a02      	ldr	r2, [pc, #8]	; (b20 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     b16:	2301      	movs	r3, #1
     b18:	4083      	lsls	r3, r0
     b1a:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     b1c:	2300      	movs	r3, #0
     b1e:	e7f4      	b.n	b0a <extint_chan_enable_callback+0x6>
     b20:	40001800 	.word	0x40001800

00000b24 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     b24:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     b26:	2200      	movs	r2, #0
     b28:	4b10      	ldr	r3, [pc, #64]	; (b6c <EIC_Handler+0x48>)
     b2a:	701a      	strb	r2, [r3, #0]
     b2c:	2300      	movs	r3, #0
     b2e:	4910      	ldr	r1, [pc, #64]	; (b70 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     b30:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     b32:	4e10      	ldr	r6, [pc, #64]	; (b74 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     b34:	4c0d      	ldr	r4, [pc, #52]	; (b6c <EIC_Handler+0x48>)
     b36:	e00a      	b.n	b4e <EIC_Handler+0x2a>
		return eics[eic_index];
     b38:	490d      	ldr	r1, [pc, #52]	; (b70 <EIC_Handler+0x4c>)
     b3a:	e008      	b.n	b4e <EIC_Handler+0x2a>
     b3c:	7823      	ldrb	r3, [r4, #0]
     b3e:	3301      	adds	r3, #1
     b40:	b2db      	uxtb	r3, r3
     b42:	7023      	strb	r3, [r4, #0]
     b44:	2b0f      	cmp	r3, #15
     b46:	d810      	bhi.n	b6a <EIC_Handler+0x46>
		return NULL;
     b48:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     b4a:	2b1f      	cmp	r3, #31
     b4c:	d9f4      	bls.n	b38 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     b4e:	0028      	movs	r0, r5
     b50:	4018      	ands	r0, r3
     b52:	2201      	movs	r2, #1
     b54:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     b56:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     b58:	4210      	tst	r0, r2
     b5a:	d0ef      	beq.n	b3c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     b5c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     b5e:	009b      	lsls	r3, r3, #2
     b60:	599b      	ldr	r3, [r3, r6]
     b62:	2b00      	cmp	r3, #0
     b64:	d0ea      	beq.n	b3c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     b66:	4798      	blx	r3
     b68:	e7e8      	b.n	b3c <EIC_Handler+0x18>
			}
		}
	}
}
     b6a:	bd70      	pop	{r4, r5, r6, pc}
     b6c:	200005d0 	.word	0x200005d0
     b70:	40001800 	.word	0x40001800
     b74:	200005d4 	.word	0x200005d4

00000b78 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     b78:	4a04      	ldr	r2, [pc, #16]	; (b8c <_extint_enable+0x14>)
     b7a:	7813      	ldrb	r3, [r2, #0]
     b7c:	2102      	movs	r1, #2
     b7e:	430b      	orrs	r3, r1
     b80:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     b82:	7853      	ldrb	r3, [r2, #1]
     b84:	b25b      	sxtb	r3, r3
     b86:	2b00      	cmp	r3, #0
     b88:	dbfb      	blt.n	b82 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     b8a:	4770      	bx	lr
     b8c:	40001800 	.word	0x40001800

00000b90 <_system_extint_init>:
{
     b90:	b500      	push	{lr}
     b92:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     b94:	4a12      	ldr	r2, [pc, #72]	; (be0 <_system_extint_init+0x50>)
     b96:	6993      	ldr	r3, [r2, #24]
     b98:	2140      	movs	r1, #64	; 0x40
     b9a:	430b      	orrs	r3, r1
     b9c:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     b9e:	a901      	add	r1, sp, #4
     ba0:	2300      	movs	r3, #0
     ba2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     ba4:	2005      	movs	r0, #5
     ba6:	4b0f      	ldr	r3, [pc, #60]	; (be4 <_system_extint_init+0x54>)
     ba8:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     baa:	2005      	movs	r0, #5
     bac:	4b0e      	ldr	r3, [pc, #56]	; (be8 <_system_extint_init+0x58>)
     bae:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     bb0:	4a0e      	ldr	r2, [pc, #56]	; (bec <_system_extint_init+0x5c>)
     bb2:	7813      	ldrb	r3, [r2, #0]
     bb4:	2101      	movs	r1, #1
     bb6:	430b      	orrs	r3, r1
     bb8:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     bba:	7853      	ldrb	r3, [r2, #1]
     bbc:	b25b      	sxtb	r3, r3
     bbe:	2b00      	cmp	r3, #0
     bc0:	dbfb      	blt.n	bba <_system_extint_init+0x2a>
     bc2:	4b0b      	ldr	r3, [pc, #44]	; (bf0 <_system_extint_init+0x60>)
     bc4:	0019      	movs	r1, r3
     bc6:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     bc8:	2200      	movs	r2, #0
     bca:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     bcc:	4299      	cmp	r1, r3
     bce:	d1fc      	bne.n	bca <_system_extint_init+0x3a>
     bd0:	2210      	movs	r2, #16
     bd2:	4b08      	ldr	r3, [pc, #32]	; (bf4 <_system_extint_init+0x64>)
     bd4:	601a      	str	r2, [r3, #0]
	_extint_enable();
     bd6:	4b08      	ldr	r3, [pc, #32]	; (bf8 <_system_extint_init+0x68>)
     bd8:	4798      	blx	r3
}
     bda:	b003      	add	sp, #12
     bdc:	bd00      	pop	{pc}
     bde:	46c0      	nop			; (mov r8, r8)
     be0:	40000400 	.word	0x40000400
     be4:	00001d3d 	.word	0x00001d3d
     be8:	00001cb1 	.word	0x00001cb1
     bec:	40001800 	.word	0x40001800
     bf0:	200005d4 	.word	0x200005d4
     bf4:	e000e100 	.word	0xe000e100
     bf8:	00000b79 	.word	0x00000b79

00000bfc <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
     bfe:	b083      	sub	sp, #12
     c00:	0005      	movs	r5, r0
     c02:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     c04:	a901      	add	r1, sp, #4
     c06:	2300      	movs	r3, #0
     c08:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     c0a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     c0c:	7923      	ldrb	r3, [r4, #4]
     c0e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     c10:	7a23      	ldrb	r3, [r4, #8]
     c12:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     c14:	7820      	ldrb	r0, [r4, #0]
     c16:	4b15      	ldr	r3, [pc, #84]	; (c6c <extint_chan_set_config+0x70>)
     c18:	4798      	blx	r3
		return NULL;
     c1a:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     c1c:	2d1f      	cmp	r5, #31
     c1e:	d800      	bhi.n	c22 <extint_chan_set_config+0x26>
		return eics[eic_index];
     c20:	4813      	ldr	r0, [pc, #76]	; (c70 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     c22:	2207      	movs	r2, #7
     c24:	402a      	ands	r2, r5
     c26:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     c28:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     c2a:	7aa3      	ldrb	r3, [r4, #10]
     c2c:	2b00      	cmp	r3, #0
     c2e:	d001      	beq.n	c34 <extint_chan_set_config+0x38>
     c30:	2308      	movs	r3, #8
     c32:	431f      	orrs	r7, r3
     c34:	08eb      	lsrs	r3, r5, #3
     c36:	009b      	lsls	r3, r3, #2
     c38:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     c3a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     c3c:	260f      	movs	r6, #15
     c3e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     c40:	43b1      	bics	r1, r6
			(new_config << config_pos);
     c42:	4097      	lsls	r7, r2
     c44:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     c46:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     c48:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     c4a:	7a63      	ldrb	r3, [r4, #9]
     c4c:	2b00      	cmp	r3, #0
     c4e:	d106      	bne.n	c5e <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     c50:	6943      	ldr	r3, [r0, #20]
     c52:	2201      	movs	r2, #1
     c54:	40aa      	lsls	r2, r5
     c56:	4393      	bics	r3, r2
     c58:	6143      	str	r3, [r0, #20]
	}
}
     c5a:	b003      	add	sp, #12
     c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     c5e:	6942      	ldr	r2, [r0, #20]
     c60:	2301      	movs	r3, #1
     c62:	40ab      	lsls	r3, r5
     c64:	4313      	orrs	r3, r2
     c66:	6143      	str	r3, [r0, #20]
     c68:	e7f7      	b.n	c5a <extint_chan_set_config+0x5e>
     c6a:	46c0      	nop			; (mov r8, r8)
     c6c:	00001e35 	.word	0x00001e35
     c70:	40001800 	.word	0x40001800

00000c74 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     c74:	b500      	push	{lr}
     c76:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     c78:	ab01      	add	r3, sp, #4
     c7a:	2280      	movs	r2, #128	; 0x80
     c7c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     c7e:	780a      	ldrb	r2, [r1, #0]
     c80:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     c82:	784a      	ldrb	r2, [r1, #1]
     c84:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     c86:	788a      	ldrb	r2, [r1, #2]
     c88:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     c8a:	0019      	movs	r1, r3
     c8c:	4b01      	ldr	r3, [pc, #4]	; (c94 <port_pin_set_config+0x20>)
     c8e:	4798      	blx	r3
}
     c90:	b003      	add	sp, #12
     c92:	bd00      	pop	{pc}
     c94:	00001e35 	.word	0x00001e35

00000c98 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     c98:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     c9a:	2207      	movs	r2, #7
     c9c:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
     c9e:	421a      	tst	r2, r3
     ca0:	d1fc      	bne.n	c9c <_i2c_master_wait_for_sync+0x4>
}
     ca2:	4770      	bx	lr

00000ca4 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
     ca6:	46d6      	mov	lr, sl
     ca8:	464f      	mov	r7, r9
     caa:	4646      	mov	r6, r8
     cac:	b5c0      	push	{r6, r7, lr}
     cae:	b08a      	sub	sp, #40	; 0x28
     cb0:	0006      	movs	r6, r0
     cb2:	000f      	movs	r7, r1
     cb4:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     cb6:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     cb8:	0008      	movs	r0, r1
     cba:	4ba0      	ldr	r3, [pc, #640]	; (f3c <i2c_master_init+0x298>)
     cbc:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     cbe:	4aa0      	ldr	r2, [pc, #640]	; (f40 <i2c_master_init+0x29c>)
     cc0:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     cc2:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     cc4:	2301      	movs	r3, #1
     cc6:	40ab      	lsls	r3, r5
     cc8:	430b      	orrs	r3, r1
     cca:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     ccc:	a909      	add	r1, sp, #36	; 0x24
     cce:	7b23      	ldrb	r3, [r4, #12]
     cd0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     cd2:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     cd4:	b2c5      	uxtb	r5, r0
     cd6:	0028      	movs	r0, r5
     cd8:	4b9a      	ldr	r3, [pc, #616]	; (f44 <i2c_master_init+0x2a0>)
     cda:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     cdc:	0028      	movs	r0, r5
     cde:	4b9a      	ldr	r3, [pc, #616]	; (f48 <i2c_master_init+0x2a4>)
     ce0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     ce2:	7b20      	ldrb	r0, [r4, #12]
     ce4:	2100      	movs	r1, #0
     ce6:	4b99      	ldr	r3, [pc, #612]	; (f4c <i2c_master_init+0x2a8>)
     ce8:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     cea:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     cec:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     cee:	079b      	lsls	r3, r3, #30
     cf0:	d505      	bpl.n	cfe <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     cf2:	b00a      	add	sp, #40	; 0x28
     cf4:	bc1c      	pop	{r2, r3, r4}
     cf6:	4690      	mov	r8, r2
     cf8:	4699      	mov	r9, r3
     cfa:	46a2      	mov	sl, r4
     cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     cfe:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     d00:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     d02:	07db      	lsls	r3, r3, #31
     d04:	d4f5      	bmi.n	cf2 <i2c_master_init+0x4e>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     d06:	6830      	ldr	r0, [r6, #0]
     d08:	4b8c      	ldr	r3, [pc, #560]	; (f3c <i2c_master_init+0x298>)
     d0a:	4699      	mov	r9, r3
     d0c:	4798      	blx	r3
     d0e:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     d10:	498f      	ldr	r1, [pc, #572]	; (f50 <i2c_master_init+0x2ac>)
     d12:	4b90      	ldr	r3, [pc, #576]	; (f54 <i2c_master_init+0x2b0>)
     d14:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     d16:	00ad      	lsls	r5, r5, #2
     d18:	4b8f      	ldr	r3, [pc, #572]	; (f58 <i2c_master_init+0x2b4>)
     d1a:	50ee      	str	r6, [r5, r3]
	module->registered_callback = 0;
     d1c:	2300      	movs	r3, #0
     d1e:	7633      	strb	r3, [r6, #24]
	module->enabled_callback = 0;
     d20:	7673      	strb	r3, [r6, #25]
	module->buffer_length = 0;
     d22:	2500      	movs	r5, #0
     d24:	8373      	strh	r3, [r6, #26]
	module->buffer_remaining = 0;
     d26:	83b3      	strh	r3, [r6, #28]
	module->status = STATUS_OK;
     d28:	2225      	movs	r2, #37	; 0x25
     d2a:	54b5      	strb	r5, [r6, r2]
	module->buffer = NULL;
     d2c:	6233      	str	r3, [r6, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     d2e:	3314      	adds	r3, #20
     d30:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     d32:	6833      	ldr	r3, [r6, #0]
     d34:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     d36:	0018      	movs	r0, r3
     d38:	47c8      	blx	r9
     d3a:	4681      	mov	r9, r0
     d3c:	2380      	movs	r3, #128	; 0x80
     d3e:	aa08      	add	r2, sp, #32
     d40:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d42:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d44:	2301      	movs	r3, #1
     d46:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     d48:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     d4a:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     d4c:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     d4e:	2800      	cmp	r0, #0
     d50:	d100      	bne.n	d54 <i2c_master_init+0xb0>
     d52:	e0af      	b.n	eb4 <i2c_master_init+0x210>
	pin_conf.mux_position = pad0 & 0xFFFF;
     d54:	ab08      	add	r3, sp, #32
     d56:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     d58:	2302      	movs	r3, #2
     d5a:	aa08      	add	r2, sp, #32
     d5c:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     d5e:	0c00      	lsrs	r0, r0, #16
     d60:	b2c0      	uxtb	r0, r0
     d62:	0011      	movs	r1, r2
     d64:	4b7d      	ldr	r3, [pc, #500]	; (f5c <i2c_master_init+0x2b8>)
     d66:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     d68:	2f00      	cmp	r7, #0
     d6a:	d100      	bne.n	d6e <i2c_master_init+0xca>
     d6c:	e0a7      	b.n	ebe <i2c_master_init+0x21a>
	pin_conf.mux_position = pad1 & 0xFFFF;
     d6e:	ab08      	add	r3, sp, #32
     d70:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     d72:	2302      	movs	r3, #2
     d74:	aa08      	add	r2, sp, #32
     d76:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     d78:	0c3f      	lsrs	r7, r7, #16
     d7a:	b2f8      	uxtb	r0, r7
     d7c:	0011      	movs	r1, r2
     d7e:	4b77      	ldr	r3, [pc, #476]	; (f5c <i2c_master_init+0x2b8>)
     d80:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     d82:	8aa3      	ldrh	r3, [r4, #20]
     d84:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     d86:	8ae3      	ldrh	r3, [r4, #22]
     d88:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     d8a:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     d8c:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     d8e:	2b00      	cmp	r3, #0
     d90:	d104      	bne.n	d9c <i2c_master_init+0xf8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     d92:	4b73      	ldr	r3, [pc, #460]	; (f60 <i2c_master_init+0x2bc>)
     d94:	789b      	ldrb	r3, [r3, #2]
     d96:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     d98:	0fdb      	lsrs	r3, r3, #31
     d9a:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     d9c:	68a1      	ldr	r1, [r4, #8]
     d9e:	6923      	ldr	r3, [r4, #16]
     da0:	430b      	orrs	r3, r1
     da2:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     da4:	2224      	movs	r2, #36	; 0x24
     da6:	5ca2      	ldrb	r2, [r4, r2]
     da8:	2a00      	cmp	r2, #0
     daa:	d002      	beq.n	db2 <i2c_master_init+0x10e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     dac:	2280      	movs	r2, #128	; 0x80
     dae:	05d2      	lsls	r2, r2, #23
     db0:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     db2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     db4:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     db6:	222c      	movs	r2, #44	; 0x2c
     db8:	5ca2      	ldrb	r2, [r4, r2]
     dba:	2a00      	cmp	r2, #0
     dbc:	d103      	bne.n	dc6 <i2c_master_init+0x122>
     dbe:	2280      	movs	r2, #128	; 0x80
     dc0:	0492      	lsls	r2, r2, #18
     dc2:	4291      	cmp	r1, r2
     dc4:	d102      	bne.n	dcc <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     dc6:	2280      	movs	r2, #128	; 0x80
     dc8:	0512      	lsls	r2, r2, #20
     dca:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     dcc:	222d      	movs	r2, #45	; 0x2d
     dce:	5ca2      	ldrb	r2, [r4, r2]
     dd0:	2a00      	cmp	r2, #0
     dd2:	d002      	beq.n	dda <i2c_master_init+0x136>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     dd4:	2280      	movs	r2, #128	; 0x80
     dd6:	0412      	lsls	r2, r2, #16
     dd8:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     dda:	222e      	movs	r2, #46	; 0x2e
     ddc:	5ca2      	ldrb	r2, [r4, r2]
     dde:	2a00      	cmp	r2, #0
     de0:	d002      	beq.n	de8 <i2c_master_init+0x144>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     de2:	2280      	movs	r2, #128	; 0x80
     de4:	03d2      	lsls	r2, r2, #15
     de6:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     de8:	4642      	mov	r2, r8
     dea:	6812      	ldr	r2, [r2, #0]
     dec:	4313      	orrs	r3, r2
     dee:	4642      	mov	r2, r8
     df0:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     df2:	2380      	movs	r3, #128	; 0x80
     df4:	005b      	lsls	r3, r3, #1
     df6:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     df8:	4648      	mov	r0, r9
     dfa:	3014      	adds	r0, #20
     dfc:	b2c0      	uxtb	r0, r0
     dfe:	4b59      	ldr	r3, [pc, #356]	; (f64 <i2c_master_init+0x2c0>)
     e00:	4798      	blx	r3
     e02:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     e04:	23fa      	movs	r3, #250	; 0xfa
     e06:	009b      	lsls	r3, r3, #2
     e08:	6822      	ldr	r2, [r4, #0]
     e0a:	435a      	muls	r2, r3
     e0c:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     e0e:	6863      	ldr	r3, [r4, #4]
     e10:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     e12:	4d55      	ldr	r5, [pc, #340]	; (f68 <i2c_master_init+0x2c4>)
     e14:	47a8      	blx	r5
     e16:	9000      	str	r0, [sp, #0]
     e18:	9101      	str	r1, [sp, #4]
     e1a:	464b      	mov	r3, r9
     e1c:	0058      	lsls	r0, r3, #1
     e1e:	47a8      	blx	r5
     e20:	9002      	str	r0, [sp, #8]
     e22:	9103      	str	r1, [sp, #12]
     e24:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     e26:	47a8      	blx	r5
     e28:	9004      	str	r0, [sp, #16]
     e2a:	9105      	str	r1, [sp, #20]
     e2c:	4f4f      	ldr	r7, [pc, #316]	; (f6c <i2c_master_init+0x2c8>)
     e2e:	4a50      	ldr	r2, [pc, #320]	; (f70 <i2c_master_init+0x2cc>)
     e30:	4b50      	ldr	r3, [pc, #320]	; (f74 <i2c_master_init+0x2d0>)
     e32:	9800      	ldr	r0, [sp, #0]
     e34:	9901      	ldr	r1, [sp, #4]
     e36:	47b8      	blx	r7
     e38:	0002      	movs	r2, r0
     e3a:	000b      	movs	r3, r1
     e3c:	9804      	ldr	r0, [sp, #16]
     e3e:	9905      	ldr	r1, [sp, #20]
     e40:	47b8      	blx	r7
     e42:	4e4d      	ldr	r6, [pc, #308]	; (f78 <i2c_master_init+0x2d4>)
     e44:	2200      	movs	r2, #0
     e46:	4b4d      	ldr	r3, [pc, #308]	; (f7c <i2c_master_init+0x2d8>)
     e48:	47b0      	blx	r6
     e4a:	9004      	str	r0, [sp, #16]
     e4c:	9105      	str	r1, [sp, #20]
     e4e:	4648      	mov	r0, r9
     e50:	47a8      	blx	r5
     e52:	0002      	movs	r2, r0
     e54:	000b      	movs	r3, r1
     e56:	9804      	ldr	r0, [sp, #16]
     e58:	9905      	ldr	r1, [sp, #20]
     e5a:	47b8      	blx	r7
     e5c:	0002      	movs	r2, r0
     e5e:	000b      	movs	r3, r1
     e60:	4d47      	ldr	r5, [pc, #284]	; (f80 <i2c_master_init+0x2dc>)
     e62:	9800      	ldr	r0, [sp, #0]
     e64:	9901      	ldr	r1, [sp, #4]
     e66:	47a8      	blx	r5
     e68:	9a02      	ldr	r2, [sp, #8]
     e6a:	9b03      	ldr	r3, [sp, #12]
     e6c:	47b0      	blx	r6
     e6e:	2200      	movs	r2, #0
     e70:	4b44      	ldr	r3, [pc, #272]	; (f84 <i2c_master_init+0x2e0>)
     e72:	47a8      	blx	r5
     e74:	9a02      	ldr	r2, [sp, #8]
     e76:	9b03      	ldr	r3, [sp, #12]
     e78:	4d43      	ldr	r5, [pc, #268]	; (f88 <i2c_master_init+0x2e4>)
     e7a:	47a8      	blx	r5
     e7c:	4b43      	ldr	r3, [pc, #268]	; (f8c <i2c_master_init+0x2e8>)
     e7e:	4798      	blx	r3
     e80:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     e82:	2380      	movs	r3, #128	; 0x80
     e84:	049b      	lsls	r3, r3, #18
     e86:	68a2      	ldr	r2, [r4, #8]
     e88:	429a      	cmp	r2, r3
     e8a:	d01e      	beq.n	eca <i2c_master_init+0x226>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     e8c:	0003      	movs	r3, r0
     e8e:	2040      	movs	r0, #64	; 0x40
     e90:	2dff      	cmp	r5, #255	; 0xff
     e92:	d900      	bls.n	e96 <i2c_master_init+0x1f2>
     e94:	e72d      	b.n	cf2 <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     e96:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     e98:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     e9a:	25ff      	movs	r5, #255	; 0xff
     e9c:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     e9e:	0624      	lsls	r4, r4, #24
     ea0:	4325      	orrs	r5, r4
     ea2:	0400      	lsls	r0, r0, #16
     ea4:	23ff      	movs	r3, #255	; 0xff
     ea6:	041b      	lsls	r3, r3, #16
     ea8:	4018      	ands	r0, r3
     eaa:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     eac:	4643      	mov	r3, r8
     eae:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     eb0:	2000      	movs	r0, #0
     eb2:	e71e      	b.n	cf2 <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     eb4:	2100      	movs	r1, #0
     eb6:	4640      	mov	r0, r8
     eb8:	4b35      	ldr	r3, [pc, #212]	; (f90 <i2c_master_init+0x2ec>)
     eba:	4798      	blx	r3
     ebc:	e74a      	b.n	d54 <i2c_master_init+0xb0>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     ebe:	2101      	movs	r1, #1
     ec0:	4640      	mov	r0, r8
     ec2:	4b33      	ldr	r3, [pc, #204]	; (f90 <i2c_master_init+0x2ec>)
     ec4:	4798      	blx	r3
     ec6:	0007      	movs	r7, r0
     ec8:	e751      	b.n	d6e <i2c_master_init+0xca>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     eca:	26fa      	movs	r6, #250	; 0xfa
     ecc:	00b6      	lsls	r6, r6, #2
     ece:	4653      	mov	r3, sl
     ed0:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     ed2:	9800      	ldr	r0, [sp, #0]
     ed4:	9901      	ldr	r1, [sp, #4]
     ed6:	0002      	movs	r2, r0
     ed8:	000b      	movs	r3, r1
     eda:	4c27      	ldr	r4, [pc, #156]	; (f78 <i2c_master_init+0x2d4>)
     edc:	47a0      	blx	r4
     ede:	9000      	str	r0, [sp, #0]
     ee0:	9101      	str	r1, [sp, #4]
     ee2:	0030      	movs	r0, r6
     ee4:	4b20      	ldr	r3, [pc, #128]	; (f68 <i2c_master_init+0x2c4>)
     ee6:	4798      	blx	r3
     ee8:	2200      	movs	r2, #0
     eea:	4b2a      	ldr	r3, [pc, #168]	; (f94 <i2c_master_init+0x2f0>)
     eec:	47b8      	blx	r7
     eee:	0002      	movs	r2, r0
     ef0:	000b      	movs	r3, r1
     ef2:	9800      	ldr	r0, [sp, #0]
     ef4:	9901      	ldr	r1, [sp, #4]
     ef6:	4c24      	ldr	r4, [pc, #144]	; (f88 <i2c_master_init+0x2e4>)
     ef8:	47a0      	blx	r4
     efa:	2200      	movs	r2, #0
     efc:	4b21      	ldr	r3, [pc, #132]	; (f84 <i2c_master_init+0x2e0>)
     efe:	4c20      	ldr	r4, [pc, #128]	; (f80 <i2c_master_init+0x2dc>)
     f00:	47a0      	blx	r4
     f02:	4b22      	ldr	r3, [pc, #136]	; (f8c <i2c_master_init+0x2e8>)
     f04:	4798      	blx	r3
     f06:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     f08:	d00c      	beq.n	f24 <i2c_master_init+0x280>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     f0a:	0031      	movs	r1, r6
     f0c:	9807      	ldr	r0, [sp, #28]
     f0e:	4b22      	ldr	r3, [pc, #136]	; (f98 <i2c_master_init+0x2f4>)
     f10:	4798      	blx	r3
     f12:	3802      	subs	r0, #2
     f14:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     f16:	002b      	movs	r3, r5
     f18:	2dff      	cmp	r5, #255	; 0xff
     f1a:	d80c      	bhi.n	f36 <i2c_master_init+0x292>
     f1c:	28ff      	cmp	r0, #255	; 0xff
     f1e:	d9bc      	bls.n	e9a <i2c_master_init+0x1f6>
     f20:	2040      	movs	r0, #64	; 0x40
     f22:	e6e6      	b.n	cf2 <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     f24:	0071      	lsls	r1, r6, #1
     f26:	1e48      	subs	r0, r1, #1
     f28:	9b07      	ldr	r3, [sp, #28]
     f2a:	469c      	mov	ip, r3
     f2c:	4460      	add	r0, ip
     f2e:	4b1a      	ldr	r3, [pc, #104]	; (f98 <i2c_master_init+0x2f4>)
     f30:	4798      	blx	r3
     f32:	3801      	subs	r0, #1
     f34:	e7ef      	b.n	f16 <i2c_master_init+0x272>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     f36:	2040      	movs	r0, #64	; 0x40
     f38:	e6db      	b.n	cf2 <i2c_master_init+0x4e>
     f3a:	46c0      	nop			; (mov r8, r8)
     f3c:	000015e9 	.word	0x000015e9
     f40:	40000400 	.word	0x40000400
     f44:	00001d3d 	.word	0x00001d3d
     f48:	00001cb1 	.word	0x00001cb1
     f4c:	00001425 	.word	0x00001425
     f50:	00001239 	.word	0x00001239
     f54:	00001625 	.word	0x00001625
     f58:	20000614 	.word	0x20000614
     f5c:	00001e35 	.word	0x00001e35
     f60:	41002000 	.word	0x41002000
     f64:	00001d59 	.word	0x00001d59
     f68:	00003b49 	.word	0x00003b49
     f6c:	00002fb5 	.word	0x00002fb5
     f70:	e826d695 	.word	0xe826d695
     f74:	3e112e0b 	.word	0x3e112e0b
     f78:	0000232d 	.word	0x0000232d
     f7c:	40240000 	.word	0x40240000
     f80:	000034b5 	.word	0x000034b5
     f84:	3ff00000 	.word	0x3ff00000
     f88:	0000294d 	.word	0x0000294d
     f8c:	00003ae1 	.word	0x00003ae1
     f90:	00001471 	.word	0x00001471
     f94:	40080000 	.word	0x40080000
     f98:	00002215 	.word	0x00002215

00000f9c <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     f9c:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     f9e:	7e1a      	ldrb	r2, [r3, #24]
     fa0:	0792      	lsls	r2, r2, #30
     fa2:	d507      	bpl.n	fb4 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     fa4:	2202      	movs	r2, #2
     fa6:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     fa8:	8b5b      	ldrh	r3, [r3, #26]
     faa:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     fac:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     fae:	17db      	asrs	r3, r3, #31
     fb0:	4018      	ands	r0, r3
}
     fb2:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     fb4:	8b5a      	ldrh	r2, [r3, #26]
     fb6:	0752      	lsls	r2, r2, #29
     fb8:	d506      	bpl.n	fc8 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     fba:	6859      	ldr	r1, [r3, #4]
     fbc:	22c0      	movs	r2, #192	; 0xc0
     fbe:	0292      	lsls	r2, r2, #10
     fc0:	430a      	orrs	r2, r1
     fc2:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     fc4:	2018      	movs	r0, #24
     fc6:	e7f4      	b.n	fb2 <_i2c_master_address_response+0x16>
	return STATUS_OK;
     fc8:	2000      	movs	r0, #0
     fca:	e7f2      	b.n	fb2 <_i2c_master_address_response+0x16>

00000fcc <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     fcc:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     fce:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     fd0:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     fd2:	2401      	movs	r4, #1
     fd4:	2502      	movs	r5, #2
     fd6:	7e11      	ldrb	r1, [r2, #24]
     fd8:	4221      	tst	r1, r4
     fda:	d10b      	bne.n	ff4 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     fdc:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     fde:	4229      	tst	r1, r5
     fe0:	d106      	bne.n	ff0 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     fe2:	3301      	adds	r3, #1
     fe4:	b29b      	uxth	r3, r3
     fe6:	8901      	ldrh	r1, [r0, #8]
     fe8:	4299      	cmp	r1, r3
     fea:	d8f4      	bhi.n	fd6 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     fec:	2012      	movs	r0, #18
     fee:	e002      	b.n	ff6 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     ff0:	2000      	movs	r0, #0
     ff2:	e000      	b.n	ff6 <_i2c_master_wait_for_bus+0x2a>
     ff4:	2000      	movs	r0, #0
}
     ff6:	bd30      	pop	{r4, r5, pc}

00000ff8 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     ff8:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     ffa:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     ffc:	6862      	ldr	r2, [r4, #4]
     ffe:	2380      	movs	r3, #128	; 0x80
    1000:	02db      	lsls	r3, r3, #11
    1002:	4313      	orrs	r3, r2
    1004:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    1006:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1008:	4b02      	ldr	r3, [pc, #8]	; (1014 <_i2c_master_send_hs_master_code+0x1c>)
    100a:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    100c:	2301      	movs	r3, #1
    100e:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    1010:	bd10      	pop	{r4, pc}
    1012:	46c0      	nop			; (mov r8, r8)
    1014:	00000fcd 	.word	0x00000fcd

00001018 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1018:	b5f0      	push	{r4, r5, r6, r7, lr}
    101a:	46de      	mov	lr, fp
    101c:	4657      	mov	r7, sl
    101e:	464e      	mov	r6, r9
    1020:	4645      	mov	r5, r8
    1022:	b5e0      	push	{r5, r6, r7, lr}
    1024:	b083      	sub	sp, #12
    1026:	0006      	movs	r6, r0
    1028:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    102a:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    102c:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    102e:	4b32      	ldr	r3, [pc, #200]	; (10f8 <_i2c_master_write_packet+0xe0>)
    1030:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    1032:	7a7b      	ldrb	r3, [r7, #9]
    1034:	2b00      	cmp	r3, #0
    1036:	d11d      	bne.n	1074 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1038:	686b      	ldr	r3, [r5, #4]
    103a:	4a30      	ldr	r2, [pc, #192]	; (10fc <_i2c_master_write_packet+0xe4>)
    103c:	4013      	ands	r3, r2
    103e:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    1040:	7a3b      	ldrb	r3, [r7, #8]
    1042:	2b00      	cmp	r3, #0
    1044:	d01b      	beq.n	107e <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1046:	883b      	ldrh	r3, [r7, #0]
    1048:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    104a:	7a7a      	ldrb	r2, [r7, #9]
    104c:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    104e:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1050:	2280      	movs	r2, #128	; 0x80
    1052:	0212      	lsls	r2, r2, #8
    1054:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1056:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1058:	0030      	movs	r0, r6
    105a:	4b29      	ldr	r3, [pc, #164]	; (1100 <_i2c_master_write_packet+0xe8>)
    105c:	4798      	blx	r3
    105e:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1060:	2800      	cmp	r0, #0
    1062:	d013      	beq.n	108c <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    1064:	9801      	ldr	r0, [sp, #4]
    1066:	b003      	add	sp, #12
    1068:	bc3c      	pop	{r2, r3, r4, r5}
    106a:	4690      	mov	r8, r2
    106c:	4699      	mov	r9, r3
    106e:	46a2      	mov	sl, r4
    1070:	46ab      	mov	fp, r5
    1072:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1074:	7ab9      	ldrb	r1, [r7, #10]
    1076:	0030      	movs	r0, r6
    1078:	4b22      	ldr	r3, [pc, #136]	; (1104 <_i2c_master_write_packet+0xec>)
    107a:	4798      	blx	r3
    107c:	e7dc      	b.n	1038 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    107e:	883b      	ldrh	r3, [r7, #0]
    1080:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1082:	7a7a      	ldrb	r2, [r7, #9]
    1084:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1086:	4313      	orrs	r3, r2
    1088:	626b      	str	r3, [r5, #36]	; 0x24
    108a:	e7e5      	b.n	1058 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
    108c:	0030      	movs	r0, r6
    108e:	4b1e      	ldr	r3, [pc, #120]	; (1108 <_i2c_master_write_packet+0xf0>)
    1090:	4798      	blx	r3
    1092:	1e03      	subs	r3, r0, #0
    1094:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    1096:	d1e5      	bne.n	1064 <_i2c_master_write_packet+0x4c>
    1098:	46a0      	mov	r8, r4
    109a:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    109c:	3320      	adds	r3, #32
    109e:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
    10a0:	4b15      	ldr	r3, [pc, #84]	; (10f8 <_i2c_master_write_packet+0xe0>)
    10a2:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
    10a4:	4b16      	ldr	r3, [pc, #88]	; (1100 <_i2c_master_write_packet+0xe8>)
    10a6:	469a      	mov	sl, r3
		while (tmp_data_length--) {
    10a8:	4544      	cmp	r4, r8
    10aa:	d015      	beq.n	10d8 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    10ac:	8b6b      	ldrh	r3, [r5, #26]
    10ae:	464a      	mov	r2, r9
    10b0:	4213      	tst	r3, r2
    10b2:	d01d      	beq.n	10f0 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
    10b4:	0030      	movs	r0, r6
    10b6:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    10b8:	687b      	ldr	r3, [r7, #4]
    10ba:	5d1a      	ldrb	r2, [r3, r4]
    10bc:	2328      	movs	r3, #40	; 0x28
    10be:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
    10c0:	0030      	movs	r0, r6
    10c2:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
    10c4:	2800      	cmp	r0, #0
    10c6:	d106      	bne.n	10d6 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    10c8:	8b6b      	ldrh	r3, [r5, #26]
    10ca:	3401      	adds	r4, #1
    10cc:	075b      	lsls	r3, r3, #29
    10ce:	d5eb      	bpl.n	10a8 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
    10d0:	231e      	movs	r3, #30
    10d2:	9301      	str	r3, [sp, #4]
    10d4:	e000      	b.n	10d8 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
    10d6:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    10d8:	7ab3      	ldrb	r3, [r6, #10]
    10da:	2b00      	cmp	r3, #0
    10dc:	d0c2      	beq.n	1064 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
    10de:	0030      	movs	r0, r6
    10e0:	4b05      	ldr	r3, [pc, #20]	; (10f8 <_i2c_master_write_packet+0xe0>)
    10e2:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    10e4:	686a      	ldr	r2, [r5, #4]
    10e6:	23c0      	movs	r3, #192	; 0xc0
    10e8:	029b      	lsls	r3, r3, #10
    10ea:	4313      	orrs	r3, r2
    10ec:	606b      	str	r3, [r5, #4]
    10ee:	e7b9      	b.n	1064 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
    10f0:	2341      	movs	r3, #65	; 0x41
    10f2:	9301      	str	r3, [sp, #4]
    10f4:	e7b6      	b.n	1064 <_i2c_master_write_packet+0x4c>
    10f6:	46c0      	nop			; (mov r8, r8)
    10f8:	00000c99 	.word	0x00000c99
    10fc:	fffbffff 	.word	0xfffbffff
    1100:	00000fcd 	.word	0x00000fcd
    1104:	00000ff9 	.word	0x00000ff9
    1108:	00000f9d 	.word	0x00000f9d

0000110c <i2c_master_write_packet_wait_no_stop>:
 *                                      more data
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    110c:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    110e:	8b83      	ldrh	r3, [r0, #28]
    1110:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    1112:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    1114:	2b00      	cmp	r3, #0
    1116:	d001      	beq.n	111c <i2c_master_write_packet_wait_no_stop+0x10>

	module->send_stop = false;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
    1118:	0010      	movs	r0, r2
    111a:	bd10      	pop	{r4, pc}
	module->send_stop = false;
    111c:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    111e:	3301      	adds	r3, #1
    1120:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
    1122:	4b02      	ldr	r3, [pc, #8]	; (112c <i2c_master_write_packet_wait_no_stop+0x20>)
    1124:	4798      	blx	r3
    1126:	0002      	movs	r2, r0
    1128:	e7f6      	b.n	1118 <i2c_master_write_packet_wait_no_stop+0xc>
    112a:	46c0      	nop			; (mov r8, r8)
    112c:	00001019 	.word	0x00001019

00001130 <i2c_master_send_stop>:
 *       function must be used.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void i2c_master_send_stop(struct i2c_master_module *const module)
{
    1130:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1132:	6804      	ldr	r4, [r0, #0]

	/* Send stop command */
	_i2c_master_wait_for_sync(module);
    1134:	4b03      	ldr	r3, [pc, #12]	; (1144 <i2c_master_send_stop+0x14>)
    1136:	4798      	blx	r3
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1138:	6862      	ldr	r2, [r4, #4]
    113a:	23c0      	movs	r3, #192	; 0xc0
    113c:	029b      	lsls	r3, r3, #10
    113e:	4313      	orrs	r3, r2
    1140:	6063      	str	r3, [r4, #4]
}
    1142:	bd10      	pop	{r4, pc}
    1144:	00000c99 	.word	0x00000c99

00001148 <i2c_master_write_byte>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_write_byte(
		struct i2c_master_module *const module,
		uint8_t byte)
{
    1148:	b570      	push	{r4, r5, r6, lr}
    114a:	0004      	movs	r4, r0
    114c:	000e      	movs	r6, r1
  	enum status_code tmp_status;
  	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    114e:	6805      	ldr	r5, [r0, #0]

	/* Write byte to slave. */
	_i2c_master_wait_for_sync(module);
    1150:	4b03      	ldr	r3, [pc, #12]	; (1160 <i2c_master_write_byte+0x18>)
    1152:	4798      	blx	r3
	i2c_module->DATA.reg = byte;
    1154:	2328      	movs	r3, #40	; 0x28
    1156:	54ee      	strb	r6, [r5, r3]
	/* Wait for response. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1158:	0020      	movs	r0, r4
    115a:	4b02      	ldr	r3, [pc, #8]	; (1164 <i2c_master_write_byte+0x1c>)
    115c:	4798      	blx	r3
	return tmp_status;
}
    115e:	bd70      	pop	{r4, r5, r6, pc}
    1160:	00000c99 	.word	0x00000c99
    1164:	00000fcd 	.word	0x00000fcd

00001168 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1168:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    116a:	2207      	movs	r2, #7
    116c:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    116e:	421a      	tst	r2, r3
    1170:	d1fc      	bne.n	116c <_i2c_master_wait_for_sync+0x4>
}
    1172:	4770      	bx	lr

00001174 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    1174:	b570      	push	{r4, r5, r6, lr}
    1176:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1178:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    117a:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    117c:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
    117e:	8b83      	ldrh	r3, [r0, #28]
    1180:	1aed      	subs	r5, r5, r3
    1182:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1184:	8b83      	ldrh	r3, [r0, #28]
    1186:	3b01      	subs	r3, #1
    1188:	b29b      	uxth	r3, r3
    118a:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    118c:	0113      	lsls	r3, r2, #4
    118e:	d51d      	bpl.n	11cc <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
    1190:	7ac3      	ldrb	r3, [r0, #11]
    1192:	2b00      	cmp	r3, #0
    1194:	d003      	beq.n	119e <_i2c_master_read+0x2a>
    1196:	8b83      	ldrh	r3, [r0, #28]
    1198:	b29b      	uxth	r3, r3
    119a:	2b01      	cmp	r3, #1
    119c:	d010      	beq.n	11c0 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
    119e:	8ba3      	ldrh	r3, [r4, #28]
    11a0:	b29b      	uxth	r3, r3
    11a2:	2b00      	cmp	r3, #0
    11a4:	d102      	bne.n	11ac <_i2c_master_read+0x38>
		if (module->send_stop) {
    11a6:	7aa3      	ldrb	r3, [r4, #10]
    11a8:	2b00      	cmp	r3, #0
    11aa:	d11c      	bne.n	11e6 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    11ac:	0020      	movs	r0, r4
    11ae:	4b12      	ldr	r3, [pc, #72]	; (11f8 <_i2c_master_read+0x84>)
    11b0:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    11b2:	6a23      	ldr	r3, [r4, #32]
    11b4:	195d      	adds	r5, r3, r5
    11b6:	2328      	movs	r3, #40	; 0x28
    11b8:	5cf3      	ldrb	r3, [r6, r3]
    11ba:	b2db      	uxtb	r3, r3
    11bc:	702b      	strb	r3, [r5, #0]
}
    11be:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    11c0:	6872      	ldr	r2, [r6, #4]
    11c2:	2380      	movs	r3, #128	; 0x80
    11c4:	02db      	lsls	r3, r3, #11
    11c6:	4313      	orrs	r3, r2
    11c8:	6073      	str	r3, [r6, #4]
    11ca:	e7e8      	b.n	119e <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
    11cc:	7ac3      	ldrb	r3, [r0, #11]
    11ce:	2b00      	cmp	r3, #0
    11d0:	d0e5      	beq.n	119e <_i2c_master_read+0x2a>
    11d2:	8b83      	ldrh	r3, [r0, #28]
    11d4:	b29b      	uxth	r3, r3
    11d6:	2b00      	cmp	r3, #0
    11d8:	d1e1      	bne.n	119e <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    11da:	6872      	ldr	r2, [r6, #4]
    11dc:	2380      	movs	r3, #128	; 0x80
    11de:	02db      	lsls	r3, r3, #11
    11e0:	4313      	orrs	r3, r2
    11e2:	6073      	str	r3, [r6, #4]
    11e4:	e7db      	b.n	119e <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
    11e6:	0020      	movs	r0, r4
    11e8:	4b03      	ldr	r3, [pc, #12]	; (11f8 <_i2c_master_read+0x84>)
    11ea:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    11ec:	6872      	ldr	r2, [r6, #4]
    11ee:	23c0      	movs	r3, #192	; 0xc0
    11f0:	029b      	lsls	r3, r3, #10
    11f2:	4313      	orrs	r3, r2
    11f4:	6073      	str	r3, [r6, #4]
    11f6:	e7d9      	b.n	11ac <_i2c_master_read+0x38>
    11f8:	00001169 	.word	0x00001169

000011fc <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    11fc:	b570      	push	{r4, r5, r6, lr}
    11fe:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1200:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    1202:	8b6b      	ldrh	r3, [r5, #26]
    1204:	075b      	lsls	r3, r3, #29
    1206:	d503      	bpl.n	1210 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    1208:	221e      	movs	r2, #30
    120a:	2325      	movs	r3, #37	; 0x25
    120c:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    120e:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    1210:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1212:	8b83      	ldrh	r3, [r0, #28]
    1214:	1af6      	subs	r6, r6, r3
    1216:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    1218:	8b83      	ldrh	r3, [r0, #28]
    121a:	3b01      	subs	r3, #1
    121c:	b29b      	uxth	r3, r3
    121e:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    1220:	4b04      	ldr	r3, [pc, #16]	; (1234 <_i2c_master_write+0x38>)
    1222:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    1224:	6a23      	ldr	r3, [r4, #32]
    1226:	199e      	adds	r6, r3, r6
    1228:	7833      	ldrb	r3, [r6, #0]
    122a:	b2db      	uxtb	r3, r3
    122c:	2228      	movs	r2, #40	; 0x28
    122e:	54ab      	strb	r3, [r5, r2]
    1230:	e7ed      	b.n	120e <_i2c_master_write+0x12>
    1232:	46c0      	nop			; (mov r8, r8)
    1234:	00001169 	.word	0x00001169

00001238 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1238:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    123a:	0080      	lsls	r0, r0, #2
    123c:	4b75      	ldr	r3, [pc, #468]	; (1414 <_i2c_master_interrupt_handler+0x1dc>)
    123e:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1240:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1242:	682b      	ldr	r3, [r5, #0]
    1244:	011b      	lsls	r3, r3, #4
    1246:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1248:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    124a:	7e26      	ldrb	r6, [r4, #24]
    124c:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    124e:	8b63      	ldrh	r3, [r4, #26]
    1250:	b29b      	uxth	r3, r3
    1252:	2b00      	cmp	r3, #0
    1254:	d103      	bne.n	125e <_i2c_master_interrupt_handler+0x26>
    1256:	8ba3      	ldrh	r3, [r4, #28]
    1258:	b29b      	uxth	r3, r3
    125a:	2b00      	cmp	r3, #0
    125c:	d123      	bne.n	12a6 <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    125e:	8b63      	ldrh	r3, [r4, #26]
    1260:	b29b      	uxth	r3, r3
    1262:	2b00      	cmp	r3, #0
    1264:	d008      	beq.n	1278 <_i2c_master_interrupt_handler+0x40>
    1266:	8ba3      	ldrh	r3, [r4, #28]
    1268:	b29b      	uxth	r3, r3
    126a:	2b00      	cmp	r3, #0
    126c:	d104      	bne.n	1278 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
    126e:	3325      	adds	r3, #37	; 0x25
    1270:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1272:	2b05      	cmp	r3, #5
    1274:	d100      	bne.n	1278 <_i2c_master_interrupt_handler+0x40>
    1276:	e06d      	b.n	1354 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1278:	8b63      	ldrh	r3, [r4, #26]
    127a:	b29b      	uxth	r3, r3
    127c:	2b00      	cmp	r3, #0
    127e:	d024      	beq.n	12ca <_i2c_master_interrupt_handler+0x92>
    1280:	8ba3      	ldrh	r3, [r4, #28]
    1282:	b29b      	uxth	r3, r3
    1284:	2b00      	cmp	r3, #0
    1286:	d020      	beq.n	12ca <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1288:	8b6b      	ldrh	r3, [r5, #26]
    128a:	069b      	lsls	r3, r3, #26
    128c:	d500      	bpl.n	1290 <_i2c_master_interrupt_handler+0x58>
    128e:	e081      	b.n	1394 <_i2c_master_interrupt_handler+0x15c>
    1290:	2a00      	cmp	r2, #0
    1292:	d004      	beq.n	129e <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1294:	8ba3      	ldrh	r3, [r4, #28]
    1296:	b29b      	uxth	r3, r3
    1298:	2b01      	cmp	r3, #1
    129a:	d100      	bne.n	129e <_i2c_master_interrupt_handler+0x66>
    129c:	e07a      	b.n	1394 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
    129e:	2241      	movs	r2, #65	; 0x41
    12a0:	2325      	movs	r3, #37	; 0x25
    12a2:	54e2      	strb	r2, [r4, r3]
    12a4:	e011      	b.n	12ca <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    12a6:	7e2b      	ldrb	r3, [r5, #24]
    12a8:	07db      	lsls	r3, r3, #31
    12aa:	d507      	bpl.n	12bc <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    12ac:	2301      	movs	r3, #1
    12ae:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    12b0:	8b6b      	ldrh	r3, [r5, #26]
    12b2:	079b      	lsls	r3, r3, #30
    12b4:	d52e      	bpl.n	1314 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
    12b6:	2241      	movs	r2, #65	; 0x41
    12b8:	2325      	movs	r3, #37	; 0x25
    12ba:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
    12bc:	8ba3      	ldrh	r3, [r4, #28]
    12be:	b29b      	uxth	r3, r3
    12c0:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    12c2:	2325      	movs	r3, #37	; 0x25
    12c4:	5ce3      	ldrb	r3, [r4, r3]
    12c6:	2b05      	cmp	r3, #5
    12c8:	d038      	beq.n	133c <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    12ca:	8b63      	ldrh	r3, [r4, #26]
    12cc:	b29b      	uxth	r3, r3
    12ce:	2b00      	cmp	r3, #0
    12d0:	d007      	beq.n	12e2 <_i2c_master_interrupt_handler+0xaa>
    12d2:	8ba3      	ldrh	r3, [r4, #28]
    12d4:	b29b      	uxth	r3, r3
    12d6:	2b00      	cmp	r3, #0
    12d8:	d103      	bne.n	12e2 <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
    12da:	3325      	adds	r3, #37	; 0x25
    12dc:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    12de:	2b05      	cmp	r3, #5
    12e0:	d064      	beq.n	13ac <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    12e2:	2325      	movs	r3, #37	; 0x25
    12e4:	5ce3      	ldrb	r3, [r4, r3]
    12e6:	2b05      	cmp	r3, #5
    12e8:	d013      	beq.n	1312 <_i2c_master_interrupt_handler+0xda>
    12ea:	2325      	movs	r3, #37	; 0x25
    12ec:	5ce3      	ldrb	r3, [r4, r3]
    12ee:	2b00      	cmp	r3, #0
    12f0:	d00f      	beq.n	1312 <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    12f2:	2303      	movs	r3, #3
    12f4:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    12f6:	2300      	movs	r3, #0
    12f8:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    12fa:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    12fc:	3325      	adds	r3, #37	; 0x25
    12fe:	5ce3      	ldrb	r3, [r4, r3]
    1300:	2b41      	cmp	r3, #65	; 0x41
    1302:	d003      	beq.n	130c <_i2c_master_interrupt_handler+0xd4>
    1304:	7aa3      	ldrb	r3, [r4, #10]
    1306:	2b00      	cmp	r3, #0
    1308:	d000      	beq.n	130c <_i2c_master_interrupt_handler+0xd4>
    130a:	e075      	b.n	13f8 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    130c:	0773      	lsls	r3, r6, #29
    130e:	d500      	bpl.n	1312 <_i2c_master_interrupt_handler+0xda>
    1310:	e07b      	b.n	140a <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
    1312:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1314:	8b6b      	ldrh	r3, [r5, #26]
    1316:	075b      	lsls	r3, r3, #29
    1318:	d5d0      	bpl.n	12bc <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    131a:	2218      	movs	r2, #24
    131c:	2325      	movs	r3, #37	; 0x25
    131e:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1320:	2300      	movs	r3, #0
    1322:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    1324:	7aa3      	ldrb	r3, [r4, #10]
    1326:	2b00      	cmp	r3, #0
    1328:	d0c8      	beq.n	12bc <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
    132a:	0020      	movs	r0, r4
    132c:	4b3a      	ldr	r3, [pc, #232]	; (1418 <_i2c_master_interrupt_handler+0x1e0>)
    132e:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1330:	686a      	ldr	r2, [r5, #4]
    1332:	23c0      	movs	r3, #192	; 0xc0
    1334:	029b      	lsls	r3, r3, #10
    1336:	4313      	orrs	r3, r2
    1338:	606b      	str	r3, [r5, #4]
    133a:	e7bf      	b.n	12bc <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    133c:	331f      	adds	r3, #31
    133e:	5ce3      	ldrb	r3, [r4, r3]
    1340:	2b00      	cmp	r3, #0
    1342:	d003      	beq.n	134c <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
    1344:	0020      	movs	r0, r4
    1346:	4b35      	ldr	r3, [pc, #212]	; (141c <_i2c_master_interrupt_handler+0x1e4>)
    1348:	4798      	blx	r3
    134a:	e7be      	b.n	12ca <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
    134c:	0020      	movs	r0, r4
    134e:	4b34      	ldr	r3, [pc, #208]	; (1420 <_i2c_master_interrupt_handler+0x1e8>)
    1350:	4798      	blx	r3
    1352:	e7ba      	b.n	12ca <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1354:	331f      	adds	r3, #31
    1356:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1358:	2b00      	cmp	r3, #0
    135a:	d000      	beq.n	135e <_i2c_master_interrupt_handler+0x126>
    135c:	e78c      	b.n	1278 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
    135e:	3303      	adds	r3, #3
    1360:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1362:	2300      	movs	r3, #0
    1364:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1366:	3325      	adds	r3, #37	; 0x25
    1368:	2200      	movs	r2, #0
    136a:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
    136c:	7aa3      	ldrb	r3, [r4, #10]
    136e:	2b00      	cmp	r3, #0
    1370:	d107      	bne.n	1382 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1372:	2301      	movs	r3, #1
    1374:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1376:	07f3      	lsls	r3, r6, #31
    1378:	d5a7      	bpl.n	12ca <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    137a:	68e3      	ldr	r3, [r4, #12]
    137c:	0020      	movs	r0, r4
    137e:	4798      	blx	r3
    1380:	e7a3      	b.n	12ca <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
    1382:	0020      	movs	r0, r4
    1384:	4b24      	ldr	r3, [pc, #144]	; (1418 <_i2c_master_interrupt_handler+0x1e0>)
    1386:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1388:	686a      	ldr	r2, [r5, #4]
    138a:	23c0      	movs	r3, #192	; 0xc0
    138c:	029b      	lsls	r3, r3, #10
    138e:	4313      	orrs	r3, r2
    1390:	606b      	str	r3, [r5, #4]
    1392:	e7f0      	b.n	1376 <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1394:	2324      	movs	r3, #36	; 0x24
    1396:	5ce3      	ldrb	r3, [r4, r3]
    1398:	2b00      	cmp	r3, #0
    139a:	d103      	bne.n	13a4 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
    139c:	0020      	movs	r0, r4
    139e:	4b20      	ldr	r3, [pc, #128]	; (1420 <_i2c_master_interrupt_handler+0x1e8>)
    13a0:	4798      	blx	r3
    13a2:	e792      	b.n	12ca <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
    13a4:	0020      	movs	r0, r4
    13a6:	4b1d      	ldr	r3, [pc, #116]	; (141c <_i2c_master_interrupt_handler+0x1e4>)
    13a8:	4798      	blx	r3
    13aa:	e78e      	b.n	12ca <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    13ac:	331f      	adds	r3, #31
    13ae:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    13b0:	2b01      	cmp	r3, #1
    13b2:	d196      	bne.n	12e2 <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    13b4:	7e2b      	ldrb	r3, [r5, #24]
    13b6:	079b      	lsls	r3, r3, #30
    13b8:	d501      	bpl.n	13be <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    13ba:	2302      	movs	r3, #2
    13bc:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
    13be:	2303      	movs	r3, #3
    13c0:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    13c2:	2300      	movs	r3, #0
    13c4:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    13c6:	3325      	adds	r3, #37	; 0x25
    13c8:	2200      	movs	r2, #0
    13ca:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    13cc:	07b3      	lsls	r3, r6, #30
    13ce:	d503      	bpl.n	13d8 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    13d0:	2324      	movs	r3, #36	; 0x24
    13d2:	5ce3      	ldrb	r3, [r4, r3]
    13d4:	2b01      	cmp	r3, #1
    13d6:	d00b      	beq.n	13f0 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    13d8:	07f3      	lsls	r3, r6, #31
    13da:	d400      	bmi.n	13de <_i2c_master_interrupt_handler+0x1a6>
    13dc:	e781      	b.n	12e2 <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    13de:	2324      	movs	r3, #36	; 0x24
    13e0:	5ce3      	ldrb	r3, [r4, r3]
    13e2:	2b00      	cmp	r3, #0
    13e4:	d000      	beq.n	13e8 <_i2c_master_interrupt_handler+0x1b0>
    13e6:	e77c      	b.n	12e2 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    13e8:	68e3      	ldr	r3, [r4, #12]
    13ea:	0020      	movs	r0, r4
    13ec:	4798      	blx	r3
    13ee:	e778      	b.n	12e2 <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    13f0:	6923      	ldr	r3, [r4, #16]
    13f2:	0020      	movs	r0, r4
    13f4:	4798      	blx	r3
    13f6:	e774      	b.n	12e2 <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
    13f8:	0020      	movs	r0, r4
    13fa:	4b07      	ldr	r3, [pc, #28]	; (1418 <_i2c_master_interrupt_handler+0x1e0>)
    13fc:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    13fe:	686a      	ldr	r2, [r5, #4]
    1400:	23e0      	movs	r3, #224	; 0xe0
    1402:	02db      	lsls	r3, r3, #11
    1404:	4313      	orrs	r3, r2
    1406:	606b      	str	r3, [r5, #4]
    1408:	e780      	b.n	130c <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    140a:	6963      	ldr	r3, [r4, #20]
    140c:	0020      	movs	r0, r4
    140e:	4798      	blx	r3
}
    1410:	e77f      	b.n	1312 <_i2c_master_interrupt_handler+0xda>
    1412:	46c0      	nop			; (mov r8, r8)
    1414:	20000614 	.word	0x20000614
    1418:	00001169 	.word	0x00001169
    141c:	00001175 	.word	0x00001175
    1420:	000011fd 	.word	0x000011fd

00001424 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1424:	b510      	push	{r4, lr}
    1426:	b082      	sub	sp, #8
    1428:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    142a:	4b0e      	ldr	r3, [pc, #56]	; (1464 <sercom_set_gclk_generator+0x40>)
    142c:	781b      	ldrb	r3, [r3, #0]
    142e:	2b00      	cmp	r3, #0
    1430:	d007      	beq.n	1442 <sercom_set_gclk_generator+0x1e>
    1432:	2900      	cmp	r1, #0
    1434:	d105      	bne.n	1442 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1436:	4b0b      	ldr	r3, [pc, #44]	; (1464 <sercom_set_gclk_generator+0x40>)
    1438:	785b      	ldrb	r3, [r3, #1]
    143a:	4283      	cmp	r3, r0
    143c:	d010      	beq.n	1460 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    143e:	201d      	movs	r0, #29
    1440:	e00c      	b.n	145c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1442:	a901      	add	r1, sp, #4
    1444:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1446:	2013      	movs	r0, #19
    1448:	4b07      	ldr	r3, [pc, #28]	; (1468 <sercom_set_gclk_generator+0x44>)
    144a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    144c:	2013      	movs	r0, #19
    144e:	4b07      	ldr	r3, [pc, #28]	; (146c <sercom_set_gclk_generator+0x48>)
    1450:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1452:	4b04      	ldr	r3, [pc, #16]	; (1464 <sercom_set_gclk_generator+0x40>)
    1454:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1456:	2201      	movs	r2, #1
    1458:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    145a:	2000      	movs	r0, #0
}
    145c:	b002      	add	sp, #8
    145e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1460:	2000      	movs	r0, #0
    1462:	e7fb      	b.n	145c <sercom_set_gclk_generator+0x38>
    1464:	20000094 	.word	0x20000094
    1468:	00001d3d 	.word	0x00001d3d
    146c:	00001cb1 	.word	0x00001cb1

00001470 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1470:	4b40      	ldr	r3, [pc, #256]	; (1574 <_sercom_get_default_pad+0x104>)
    1472:	4298      	cmp	r0, r3
    1474:	d031      	beq.n	14da <_sercom_get_default_pad+0x6a>
    1476:	d90a      	bls.n	148e <_sercom_get_default_pad+0x1e>
    1478:	4b3f      	ldr	r3, [pc, #252]	; (1578 <_sercom_get_default_pad+0x108>)
    147a:	4298      	cmp	r0, r3
    147c:	d04d      	beq.n	151a <_sercom_get_default_pad+0xaa>
    147e:	4b3f      	ldr	r3, [pc, #252]	; (157c <_sercom_get_default_pad+0x10c>)
    1480:	4298      	cmp	r0, r3
    1482:	d05a      	beq.n	153a <_sercom_get_default_pad+0xca>
    1484:	4b3e      	ldr	r3, [pc, #248]	; (1580 <_sercom_get_default_pad+0x110>)
    1486:	4298      	cmp	r0, r3
    1488:	d037      	beq.n	14fa <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    148a:	2000      	movs	r0, #0
}
    148c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    148e:	4b3d      	ldr	r3, [pc, #244]	; (1584 <_sercom_get_default_pad+0x114>)
    1490:	4298      	cmp	r0, r3
    1492:	d00c      	beq.n	14ae <_sercom_get_default_pad+0x3e>
    1494:	4b3c      	ldr	r3, [pc, #240]	; (1588 <_sercom_get_default_pad+0x118>)
    1496:	4298      	cmp	r0, r3
    1498:	d1f7      	bne.n	148a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    149a:	2901      	cmp	r1, #1
    149c:	d017      	beq.n	14ce <_sercom_get_default_pad+0x5e>
    149e:	2900      	cmp	r1, #0
    14a0:	d05d      	beq.n	155e <_sercom_get_default_pad+0xee>
    14a2:	2902      	cmp	r1, #2
    14a4:	d015      	beq.n	14d2 <_sercom_get_default_pad+0x62>
    14a6:	2903      	cmp	r1, #3
    14a8:	d015      	beq.n	14d6 <_sercom_get_default_pad+0x66>
	return 0;
    14aa:	2000      	movs	r0, #0
    14ac:	e7ee      	b.n	148c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    14ae:	2901      	cmp	r1, #1
    14b0:	d007      	beq.n	14c2 <_sercom_get_default_pad+0x52>
    14b2:	2900      	cmp	r1, #0
    14b4:	d051      	beq.n	155a <_sercom_get_default_pad+0xea>
    14b6:	2902      	cmp	r1, #2
    14b8:	d005      	beq.n	14c6 <_sercom_get_default_pad+0x56>
    14ba:	2903      	cmp	r1, #3
    14bc:	d005      	beq.n	14ca <_sercom_get_default_pad+0x5a>
	return 0;
    14be:	2000      	movs	r0, #0
    14c0:	e7e4      	b.n	148c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    14c2:	4832      	ldr	r0, [pc, #200]	; (158c <_sercom_get_default_pad+0x11c>)
    14c4:	e7e2      	b.n	148c <_sercom_get_default_pad+0x1c>
    14c6:	4832      	ldr	r0, [pc, #200]	; (1590 <_sercom_get_default_pad+0x120>)
    14c8:	e7e0      	b.n	148c <_sercom_get_default_pad+0x1c>
    14ca:	4832      	ldr	r0, [pc, #200]	; (1594 <_sercom_get_default_pad+0x124>)
    14cc:	e7de      	b.n	148c <_sercom_get_default_pad+0x1c>
    14ce:	4832      	ldr	r0, [pc, #200]	; (1598 <_sercom_get_default_pad+0x128>)
    14d0:	e7dc      	b.n	148c <_sercom_get_default_pad+0x1c>
    14d2:	4832      	ldr	r0, [pc, #200]	; (159c <_sercom_get_default_pad+0x12c>)
    14d4:	e7da      	b.n	148c <_sercom_get_default_pad+0x1c>
    14d6:	4832      	ldr	r0, [pc, #200]	; (15a0 <_sercom_get_default_pad+0x130>)
    14d8:	e7d8      	b.n	148c <_sercom_get_default_pad+0x1c>
    14da:	2901      	cmp	r1, #1
    14dc:	d007      	beq.n	14ee <_sercom_get_default_pad+0x7e>
    14de:	2900      	cmp	r1, #0
    14e0:	d03f      	beq.n	1562 <_sercom_get_default_pad+0xf2>
    14e2:	2902      	cmp	r1, #2
    14e4:	d005      	beq.n	14f2 <_sercom_get_default_pad+0x82>
    14e6:	2903      	cmp	r1, #3
    14e8:	d005      	beq.n	14f6 <_sercom_get_default_pad+0x86>
	return 0;
    14ea:	2000      	movs	r0, #0
    14ec:	e7ce      	b.n	148c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    14ee:	482d      	ldr	r0, [pc, #180]	; (15a4 <_sercom_get_default_pad+0x134>)
    14f0:	e7cc      	b.n	148c <_sercom_get_default_pad+0x1c>
    14f2:	482d      	ldr	r0, [pc, #180]	; (15a8 <_sercom_get_default_pad+0x138>)
    14f4:	e7ca      	b.n	148c <_sercom_get_default_pad+0x1c>
    14f6:	482d      	ldr	r0, [pc, #180]	; (15ac <_sercom_get_default_pad+0x13c>)
    14f8:	e7c8      	b.n	148c <_sercom_get_default_pad+0x1c>
    14fa:	2901      	cmp	r1, #1
    14fc:	d007      	beq.n	150e <_sercom_get_default_pad+0x9e>
    14fe:	2900      	cmp	r1, #0
    1500:	d031      	beq.n	1566 <_sercom_get_default_pad+0xf6>
    1502:	2902      	cmp	r1, #2
    1504:	d005      	beq.n	1512 <_sercom_get_default_pad+0xa2>
    1506:	2903      	cmp	r1, #3
    1508:	d005      	beq.n	1516 <_sercom_get_default_pad+0xa6>
	return 0;
    150a:	2000      	movs	r0, #0
    150c:	e7be      	b.n	148c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    150e:	4828      	ldr	r0, [pc, #160]	; (15b0 <_sercom_get_default_pad+0x140>)
    1510:	e7bc      	b.n	148c <_sercom_get_default_pad+0x1c>
    1512:	4828      	ldr	r0, [pc, #160]	; (15b4 <_sercom_get_default_pad+0x144>)
    1514:	e7ba      	b.n	148c <_sercom_get_default_pad+0x1c>
    1516:	4828      	ldr	r0, [pc, #160]	; (15b8 <_sercom_get_default_pad+0x148>)
    1518:	e7b8      	b.n	148c <_sercom_get_default_pad+0x1c>
    151a:	2901      	cmp	r1, #1
    151c:	d007      	beq.n	152e <_sercom_get_default_pad+0xbe>
    151e:	2900      	cmp	r1, #0
    1520:	d023      	beq.n	156a <_sercom_get_default_pad+0xfa>
    1522:	2902      	cmp	r1, #2
    1524:	d005      	beq.n	1532 <_sercom_get_default_pad+0xc2>
    1526:	2903      	cmp	r1, #3
    1528:	d005      	beq.n	1536 <_sercom_get_default_pad+0xc6>
	return 0;
    152a:	2000      	movs	r0, #0
    152c:	e7ae      	b.n	148c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    152e:	4823      	ldr	r0, [pc, #140]	; (15bc <_sercom_get_default_pad+0x14c>)
    1530:	e7ac      	b.n	148c <_sercom_get_default_pad+0x1c>
    1532:	4823      	ldr	r0, [pc, #140]	; (15c0 <_sercom_get_default_pad+0x150>)
    1534:	e7aa      	b.n	148c <_sercom_get_default_pad+0x1c>
    1536:	4823      	ldr	r0, [pc, #140]	; (15c4 <_sercom_get_default_pad+0x154>)
    1538:	e7a8      	b.n	148c <_sercom_get_default_pad+0x1c>
    153a:	2901      	cmp	r1, #1
    153c:	d007      	beq.n	154e <_sercom_get_default_pad+0xde>
    153e:	2900      	cmp	r1, #0
    1540:	d015      	beq.n	156e <_sercom_get_default_pad+0xfe>
    1542:	2902      	cmp	r1, #2
    1544:	d005      	beq.n	1552 <_sercom_get_default_pad+0xe2>
    1546:	2903      	cmp	r1, #3
    1548:	d005      	beq.n	1556 <_sercom_get_default_pad+0xe6>
	return 0;
    154a:	2000      	movs	r0, #0
    154c:	e79e      	b.n	148c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    154e:	481e      	ldr	r0, [pc, #120]	; (15c8 <_sercom_get_default_pad+0x158>)
    1550:	e79c      	b.n	148c <_sercom_get_default_pad+0x1c>
    1552:	481e      	ldr	r0, [pc, #120]	; (15cc <_sercom_get_default_pad+0x15c>)
    1554:	e79a      	b.n	148c <_sercom_get_default_pad+0x1c>
    1556:	481e      	ldr	r0, [pc, #120]	; (15d0 <_sercom_get_default_pad+0x160>)
    1558:	e798      	b.n	148c <_sercom_get_default_pad+0x1c>
    155a:	481e      	ldr	r0, [pc, #120]	; (15d4 <_sercom_get_default_pad+0x164>)
    155c:	e796      	b.n	148c <_sercom_get_default_pad+0x1c>
    155e:	2003      	movs	r0, #3
    1560:	e794      	b.n	148c <_sercom_get_default_pad+0x1c>
    1562:	481d      	ldr	r0, [pc, #116]	; (15d8 <_sercom_get_default_pad+0x168>)
    1564:	e792      	b.n	148c <_sercom_get_default_pad+0x1c>
    1566:	481d      	ldr	r0, [pc, #116]	; (15dc <_sercom_get_default_pad+0x16c>)
    1568:	e790      	b.n	148c <_sercom_get_default_pad+0x1c>
    156a:	481d      	ldr	r0, [pc, #116]	; (15e0 <_sercom_get_default_pad+0x170>)
    156c:	e78e      	b.n	148c <_sercom_get_default_pad+0x1c>
    156e:	481d      	ldr	r0, [pc, #116]	; (15e4 <_sercom_get_default_pad+0x174>)
    1570:	e78c      	b.n	148c <_sercom_get_default_pad+0x1c>
    1572:	46c0      	nop			; (mov r8, r8)
    1574:	42001000 	.word	0x42001000
    1578:	42001800 	.word	0x42001800
    157c:	42001c00 	.word	0x42001c00
    1580:	42001400 	.word	0x42001400
    1584:	42000800 	.word	0x42000800
    1588:	42000c00 	.word	0x42000c00
    158c:	00050003 	.word	0x00050003
    1590:	00060003 	.word	0x00060003
    1594:	00070003 	.word	0x00070003
    1598:	00010003 	.word	0x00010003
    159c:	001e0003 	.word	0x001e0003
    15a0:	001f0003 	.word	0x001f0003
    15a4:	00090003 	.word	0x00090003
    15a8:	000a0003 	.word	0x000a0003
    15ac:	000b0003 	.word	0x000b0003
    15b0:	00110003 	.word	0x00110003
    15b4:	00120003 	.word	0x00120003
    15b8:	00130003 	.word	0x00130003
    15bc:	000d0003 	.word	0x000d0003
    15c0:	000e0003 	.word	0x000e0003
    15c4:	000f0003 	.word	0x000f0003
    15c8:	00170003 	.word	0x00170003
    15cc:	00180003 	.word	0x00180003
    15d0:	00190003 	.word	0x00190003
    15d4:	00040003 	.word	0x00040003
    15d8:	00080003 	.word	0x00080003
    15dc:	00100003 	.word	0x00100003
    15e0:	000c0003 	.word	0x000c0003
    15e4:	00160003 	.word	0x00160003

000015e8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    15e8:	b530      	push	{r4, r5, lr}
    15ea:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    15ec:	4b0b      	ldr	r3, [pc, #44]	; (161c <_sercom_get_sercom_inst_index+0x34>)
    15ee:	466a      	mov	r2, sp
    15f0:	cb32      	ldmia	r3!, {r1, r4, r5}
    15f2:	c232      	stmia	r2!, {r1, r4, r5}
    15f4:	cb32      	ldmia	r3!, {r1, r4, r5}
    15f6:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    15f8:	9b00      	ldr	r3, [sp, #0]
    15fa:	4283      	cmp	r3, r0
    15fc:	d00b      	beq.n	1616 <_sercom_get_sercom_inst_index+0x2e>
    15fe:	2301      	movs	r3, #1
    1600:	009a      	lsls	r2, r3, #2
    1602:	4669      	mov	r1, sp
    1604:	5852      	ldr	r2, [r2, r1]
    1606:	4282      	cmp	r2, r0
    1608:	d006      	beq.n	1618 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    160a:	3301      	adds	r3, #1
    160c:	2b06      	cmp	r3, #6
    160e:	d1f7      	bne.n	1600 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1610:	2000      	movs	r0, #0
}
    1612:	b007      	add	sp, #28
    1614:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1616:	2300      	movs	r3, #0
			return i;
    1618:	b2d8      	uxtb	r0, r3
    161a:	e7fa      	b.n	1612 <_sercom_get_sercom_inst_index+0x2a>
    161c:	000071c0 	.word	0x000071c0

00001620 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1620:	4770      	bx	lr
	...

00001624 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1624:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1626:	4b0a      	ldr	r3, [pc, #40]	; (1650 <_sercom_set_handler+0x2c>)
    1628:	781b      	ldrb	r3, [r3, #0]
    162a:	2b00      	cmp	r3, #0
    162c:	d10c      	bne.n	1648 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    162e:	4f09      	ldr	r7, [pc, #36]	; (1654 <_sercom_set_handler+0x30>)
    1630:	4e09      	ldr	r6, [pc, #36]	; (1658 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1632:	4d0a      	ldr	r5, [pc, #40]	; (165c <_sercom_set_handler+0x38>)
    1634:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1636:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1638:	195a      	adds	r2, r3, r5
    163a:	6014      	str	r4, [r2, #0]
    163c:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    163e:	2b18      	cmp	r3, #24
    1640:	d1f9      	bne.n	1636 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1642:	2201      	movs	r2, #1
    1644:	4b02      	ldr	r3, [pc, #8]	; (1650 <_sercom_set_handler+0x2c>)
    1646:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1648:	0080      	lsls	r0, r0, #2
    164a:	4b02      	ldr	r3, [pc, #8]	; (1654 <_sercom_set_handler+0x30>)
    164c:	50c1      	str	r1, [r0, r3]
}
    164e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1650:	20000096 	.word	0x20000096
    1654:	20000098 	.word	0x20000098
    1658:	00001621 	.word	0x00001621
    165c:	20000614 	.word	0x20000614

00001660 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1660:	b500      	push	{lr}
    1662:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1664:	2309      	movs	r3, #9
    1666:	466a      	mov	r2, sp
    1668:	7013      	strb	r3, [r2, #0]
    166a:	3301      	adds	r3, #1
    166c:	7053      	strb	r3, [r2, #1]
    166e:	3301      	adds	r3, #1
    1670:	7093      	strb	r3, [r2, #2]
    1672:	3301      	adds	r3, #1
    1674:	70d3      	strb	r3, [r2, #3]
    1676:	3301      	adds	r3, #1
    1678:	7113      	strb	r3, [r2, #4]
    167a:	3301      	adds	r3, #1
    167c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    167e:	4b03      	ldr	r3, [pc, #12]	; (168c <_sercom_get_interrupt_vector+0x2c>)
    1680:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1682:	466b      	mov	r3, sp
    1684:	5618      	ldrsb	r0, [r3, r0]
}
    1686:	b003      	add	sp, #12
    1688:	bd00      	pop	{pc}
    168a:	46c0      	nop			; (mov r8, r8)
    168c:	000015e9 	.word	0x000015e9

00001690 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1690:	b510      	push	{r4, lr}
    1692:	4b02      	ldr	r3, [pc, #8]	; (169c <SERCOM0_Handler+0xc>)
    1694:	681b      	ldr	r3, [r3, #0]
    1696:	2000      	movs	r0, #0
    1698:	4798      	blx	r3
    169a:	bd10      	pop	{r4, pc}
    169c:	20000098 	.word	0x20000098

000016a0 <SERCOM1_Handler>:
    16a0:	b510      	push	{r4, lr}
    16a2:	4b02      	ldr	r3, [pc, #8]	; (16ac <SERCOM1_Handler+0xc>)
    16a4:	685b      	ldr	r3, [r3, #4]
    16a6:	2001      	movs	r0, #1
    16a8:	4798      	blx	r3
    16aa:	bd10      	pop	{r4, pc}
    16ac:	20000098 	.word	0x20000098

000016b0 <SERCOM2_Handler>:
    16b0:	b510      	push	{r4, lr}
    16b2:	4b02      	ldr	r3, [pc, #8]	; (16bc <SERCOM2_Handler+0xc>)
    16b4:	689b      	ldr	r3, [r3, #8]
    16b6:	2002      	movs	r0, #2
    16b8:	4798      	blx	r3
    16ba:	bd10      	pop	{r4, pc}
    16bc:	20000098 	.word	0x20000098

000016c0 <SERCOM3_Handler>:
    16c0:	b510      	push	{r4, lr}
    16c2:	4b02      	ldr	r3, [pc, #8]	; (16cc <SERCOM3_Handler+0xc>)
    16c4:	68db      	ldr	r3, [r3, #12]
    16c6:	2003      	movs	r0, #3
    16c8:	4798      	blx	r3
    16ca:	bd10      	pop	{r4, pc}
    16cc:	20000098 	.word	0x20000098

000016d0 <SERCOM4_Handler>:
    16d0:	b510      	push	{r4, lr}
    16d2:	4b02      	ldr	r3, [pc, #8]	; (16dc <SERCOM4_Handler+0xc>)
    16d4:	691b      	ldr	r3, [r3, #16]
    16d6:	2004      	movs	r0, #4
    16d8:	4798      	blx	r3
    16da:	bd10      	pop	{r4, pc}
    16dc:	20000098 	.word	0x20000098

000016e0 <SERCOM5_Handler>:
    16e0:	b510      	push	{r4, lr}
    16e2:	4b02      	ldr	r3, [pc, #8]	; (16ec <SERCOM5_Handler+0xc>)
    16e4:	695b      	ldr	r3, [r3, #20]
    16e6:	2005      	movs	r0, #5
    16e8:	4798      	blx	r3
    16ea:	bd10      	pop	{r4, pc}
    16ec:	20000098 	.word	0x20000098

000016f0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    16f0:	b510      	push	{r4, lr}
	switch (clock_source) {
    16f2:	2808      	cmp	r0, #8
    16f4:	d803      	bhi.n	16fe <system_clock_source_get_hz+0xe>
    16f6:	0080      	lsls	r0, r0, #2
    16f8:	4b1c      	ldr	r3, [pc, #112]	; (176c <system_clock_source_get_hz+0x7c>)
    16fa:	581b      	ldr	r3, [r3, r0]
    16fc:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    16fe:	2000      	movs	r0, #0
    1700:	e032      	b.n	1768 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    1702:	4b1b      	ldr	r3, [pc, #108]	; (1770 <system_clock_source_get_hz+0x80>)
    1704:	6918      	ldr	r0, [r3, #16]
    1706:	e02f      	b.n	1768 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1708:	4b1a      	ldr	r3, [pc, #104]	; (1774 <system_clock_source_get_hz+0x84>)
    170a:	6a1b      	ldr	r3, [r3, #32]
    170c:	059b      	lsls	r3, r3, #22
    170e:	0f9b      	lsrs	r3, r3, #30
    1710:	4819      	ldr	r0, [pc, #100]	; (1778 <system_clock_source_get_hz+0x88>)
    1712:	40d8      	lsrs	r0, r3
    1714:	e028      	b.n	1768 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    1716:	4b16      	ldr	r3, [pc, #88]	; (1770 <system_clock_source_get_hz+0x80>)
    1718:	6958      	ldr	r0, [r3, #20]
    171a:	e025      	b.n	1768 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    171c:	4b14      	ldr	r3, [pc, #80]	; (1770 <system_clock_source_get_hz+0x80>)
    171e:	681b      	ldr	r3, [r3, #0]
			return 0;
    1720:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1722:	079b      	lsls	r3, r3, #30
    1724:	d520      	bpl.n	1768 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1726:	4913      	ldr	r1, [pc, #76]	; (1774 <system_clock_source_get_hz+0x84>)
    1728:	2210      	movs	r2, #16
    172a:	68cb      	ldr	r3, [r1, #12]
    172c:	421a      	tst	r2, r3
    172e:	d0fc      	beq.n	172a <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    1730:	4b0f      	ldr	r3, [pc, #60]	; (1770 <system_clock_source_get_hz+0x80>)
    1732:	681a      	ldr	r2, [r3, #0]
    1734:	2324      	movs	r3, #36	; 0x24
    1736:	4013      	ands	r3, r2
    1738:	2b04      	cmp	r3, #4
    173a:	d001      	beq.n	1740 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    173c:	480f      	ldr	r0, [pc, #60]	; (177c <system_clock_source_get_hz+0x8c>)
    173e:	e013      	b.n	1768 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1740:	2000      	movs	r0, #0
    1742:	4b0f      	ldr	r3, [pc, #60]	; (1780 <system_clock_source_get_hz+0x90>)
    1744:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1746:	4b0a      	ldr	r3, [pc, #40]	; (1770 <system_clock_source_get_hz+0x80>)
    1748:	689b      	ldr	r3, [r3, #8]
    174a:	041b      	lsls	r3, r3, #16
    174c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    174e:	4358      	muls	r0, r3
    1750:	e00a      	b.n	1768 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1752:	2350      	movs	r3, #80	; 0x50
    1754:	4a07      	ldr	r2, [pc, #28]	; (1774 <system_clock_source_get_hz+0x84>)
    1756:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1758:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    175a:	075b      	lsls	r3, r3, #29
    175c:	d504      	bpl.n	1768 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    175e:	4b04      	ldr	r3, [pc, #16]	; (1770 <system_clock_source_get_hz+0x80>)
    1760:	68d8      	ldr	r0, [r3, #12]
    1762:	e001      	b.n	1768 <system_clock_source_get_hz+0x78>
		return 32768UL;
    1764:	2080      	movs	r0, #128	; 0x80
    1766:	0200      	lsls	r0, r0, #8
	}
}
    1768:	bd10      	pop	{r4, pc}
    176a:	46c0      	nop			; (mov r8, r8)
    176c:	000071d8 	.word	0x000071d8
    1770:	200000b0 	.word	0x200000b0
    1774:	40000800 	.word	0x40000800
    1778:	007a1200 	.word	0x007a1200
    177c:	02dc6c00 	.word	0x02dc6c00
    1780:	00001d59 	.word	0x00001d59

00001784 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1784:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1786:	490c      	ldr	r1, [pc, #48]	; (17b8 <system_clock_source_osc8m_set_config+0x34>)
    1788:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    178a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    178c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    178e:	7840      	ldrb	r0, [r0, #1]
    1790:	2201      	movs	r2, #1
    1792:	4010      	ands	r0, r2
    1794:	0180      	lsls	r0, r0, #6
    1796:	2640      	movs	r6, #64	; 0x40
    1798:	43b3      	bics	r3, r6
    179a:	4303      	orrs	r3, r0
    179c:	402a      	ands	r2, r5
    179e:	01d2      	lsls	r2, r2, #7
    17a0:	2080      	movs	r0, #128	; 0x80
    17a2:	4383      	bics	r3, r0
    17a4:	4313      	orrs	r3, r2
    17a6:	2203      	movs	r2, #3
    17a8:	4022      	ands	r2, r4
    17aa:	0212      	lsls	r2, r2, #8
    17ac:	4803      	ldr	r0, [pc, #12]	; (17bc <system_clock_source_osc8m_set_config+0x38>)
    17ae:	4003      	ands	r3, r0
    17b0:	4313      	orrs	r3, r2
    17b2:	620b      	str	r3, [r1, #32]
}
    17b4:	bd70      	pop	{r4, r5, r6, pc}
    17b6:	46c0      	nop			; (mov r8, r8)
    17b8:	40000800 	.word	0x40000800
    17bc:	fffffcff 	.word	0xfffffcff

000017c0 <system_clock_source_xosc_set_config>:
 * \param[in] config  External oscillator configuration structure containing
 *                    the new config
 */
void system_clock_source_xosc_set_config(
		struct system_clock_source_xosc_config *const config)
{
    17c0:	b5f0      	push	{r4, r5, r6, r7, lr}
	SYSCTRL_XOSC_Type temp = SYSCTRL->XOSC;
    17c2:	4b26      	ldr	r3, [pc, #152]	; (185c <system_clock_source_xosc_set_config+0x9c>)
    17c4:	8a1b      	ldrh	r3, [r3, #16]
    17c6:	055d      	lsls	r5, r3, #21
    17c8:	0f6d      	lsrs	r5, r5, #29

	temp.bit.STARTUP = config->startup_time;
    17ca:	7842      	ldrb	r2, [r0, #1]
    17cc:	240f      	movs	r4, #15
    17ce:	4014      	ands	r4, r2

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    17d0:	7802      	ldrb	r2, [r0, #0]
    17d2:	4251      	negs	r1, r2
    17d4:	414a      	adcs	r2, r1
    17d6:	b2d2      	uxtb	r2, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AMPGC = config->auto_gain_control;
    17d8:	7886      	ldrb	r6, [r0, #2]

	/* Set gain */
	if (config->frequency <= 2000000) {
    17da:	6841      	ldr	r1, [r0, #4]
    17dc:	4f20      	ldr	r7, [pc, #128]	; (1860 <system_clock_source_xosc_set_config+0xa0>)
    17de:	42b9      	cmp	r1, r7
    17e0:	d90d      	bls.n	17fe <system_clock_source_xosc_set_config+0x3e>
		temp.bit.GAIN = 0;
	} else if (config->frequency <= 4000000) {
    17e2:	4f20      	ldr	r7, [pc, #128]	; (1864 <system_clock_source_xosc_set_config+0xa4>)
    17e4:	42b9      	cmp	r1, r7
    17e6:	d933      	bls.n	1850 <system_clock_source_xosc_set_config+0x90>
		temp.bit.GAIN = 1;
	} else if (config->frequency <= 8000000) {
    17e8:	4f1f      	ldr	r7, [pc, #124]	; (1868 <system_clock_source_xosc_set_config+0xa8>)
    17ea:	42b9      	cmp	r1, r7
    17ec:	d932      	bls.n	1854 <system_clock_source_xosc_set_config+0x94>
		temp.bit.GAIN = 2;
	} else if (config->frequency <= 16000000) {
    17ee:	4f1f      	ldr	r7, [pc, #124]	; (186c <system_clock_source_xosc_set_config+0xac>)
    17f0:	42b9      	cmp	r1, r7
    17f2:	d931      	bls.n	1858 <system_clock_source_xosc_set_config+0x98>
		temp.bit.GAIN = 3;
	} else if (config->frequency <= 32000000) {
    17f4:	4f1e      	ldr	r7, [pc, #120]	; (1870 <system_clock_source_xosc_set_config+0xb0>)
    17f6:	42b9      	cmp	r1, r7
    17f8:	d802      	bhi.n	1800 <system_clock_source_xosc_set_config+0x40>
		temp.bit.GAIN = 4;
    17fa:	2504      	movs	r5, #4
    17fc:	e000      	b.n	1800 <system_clock_source_xosc_set_config+0x40>
		temp.bit.GAIN = 0;
    17fe:	2500      	movs	r5, #0
	}

	temp.bit.ONDEMAND = config->on_demand;
    1800:	7a47      	ldrb	r7, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1802:	7a00      	ldrb	r0, [r0, #8]
    1804:	4684      	mov	ip, r0

	/* Store XOSC frequency for internal use */
	_system_clock_inst.xosc.frequency = config->frequency;
    1806:	481b      	ldr	r0, [pc, #108]	; (1874 <system_clock_source_xosc_set_config+0xb4>)
    1808:	6101      	str	r1, [r0, #16]

	SYSCTRL->XOSC = temp;
    180a:	2101      	movs	r1, #1
    180c:	0090      	lsls	r0, r2, #2
    180e:	2204      	movs	r2, #4
    1810:	4393      	bics	r3, r2
    1812:	001a      	movs	r2, r3
    1814:	4302      	orrs	r2, r0
    1816:	4663      	mov	r3, ip
    1818:	400b      	ands	r3, r1
    181a:	019b      	lsls	r3, r3, #6
    181c:	2040      	movs	r0, #64	; 0x40
    181e:	4382      	bics	r2, r0
    1820:	431a      	orrs	r2, r3
    1822:	0038      	movs	r0, r7
    1824:	4008      	ands	r0, r1
    1826:	01c0      	lsls	r0, r0, #7
    1828:	2380      	movs	r3, #128	; 0x80
    182a:	439a      	bics	r2, r3
    182c:	0013      	movs	r3, r2
    182e:	4303      	orrs	r3, r0
    1830:	022d      	lsls	r5, r5, #8
    1832:	4a11      	ldr	r2, [pc, #68]	; (1878 <system_clock_source_xosc_set_config+0xb8>)
    1834:	4013      	ands	r3, r2
    1836:	432b      	orrs	r3, r5
    1838:	4031      	ands	r1, r6
    183a:	02c9      	lsls	r1, r1, #11
    183c:	4a0f      	ldr	r2, [pc, #60]	; (187c <system_clock_source_xosc_set_config+0xbc>)
    183e:	4013      	ands	r3, r2
    1840:	430b      	orrs	r3, r1
    1842:	0324      	lsls	r4, r4, #12
    1844:	051b      	lsls	r3, r3, #20
    1846:	0d1b      	lsrs	r3, r3, #20
    1848:	4323      	orrs	r3, r4
    184a:	4a04      	ldr	r2, [pc, #16]	; (185c <system_clock_source_xosc_set_config+0x9c>)
    184c:	8213      	strh	r3, [r2, #16]
}
    184e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		temp.bit.GAIN = 1;
    1850:	2501      	movs	r5, #1
    1852:	e7d5      	b.n	1800 <system_clock_source_xosc_set_config+0x40>
		temp.bit.GAIN = 2;
    1854:	2502      	movs	r5, #2
    1856:	e7d3      	b.n	1800 <system_clock_source_xosc_set_config+0x40>
		temp.bit.GAIN = 3;
    1858:	2503      	movs	r5, #3
    185a:	e7d1      	b.n	1800 <system_clock_source_xosc_set_config+0x40>
    185c:	40000800 	.word	0x40000800
    1860:	001e8480 	.word	0x001e8480
    1864:	003d0900 	.word	0x003d0900
    1868:	007a1200 	.word	0x007a1200
    186c:	00f42400 	.word	0x00f42400
    1870:	01e84800 	.word	0x01e84800
    1874:	200000b0 	.word	0x200000b0
    1878:	fffff8ff 	.word	0xfffff8ff
    187c:	fffff7ff 	.word	0xfffff7ff

00001880 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1880:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1882:	7a03      	ldrb	r3, [r0, #8]
    1884:	069b      	lsls	r3, r3, #26
    1886:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1888:	8942      	ldrh	r2, [r0, #10]
    188a:	0592      	lsls	r2, r2, #22
    188c:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    188e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    1890:	4918      	ldr	r1, [pc, #96]	; (18f4 <system_clock_source_dfll_set_config+0x74>)
    1892:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1894:	7983      	ldrb	r3, [r0, #6]
    1896:	79c2      	ldrb	r2, [r0, #7]
    1898:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    189a:	8842      	ldrh	r2, [r0, #2]
    189c:	8884      	ldrh	r4, [r0, #4]
    189e:	4322      	orrs	r2, r4
    18a0:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    18a2:	7842      	ldrb	r2, [r0, #1]
    18a4:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    18a6:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    18a8:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    18aa:	7803      	ldrb	r3, [r0, #0]
    18ac:	2b04      	cmp	r3, #4
    18ae:	d011      	beq.n	18d4 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    18b0:	2b20      	cmp	r3, #32
    18b2:	d10e      	bne.n	18d2 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    18b4:	7b03      	ldrb	r3, [r0, #12]
    18b6:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    18b8:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    18ba:	4313      	orrs	r3, r2
    18bc:	89c2      	ldrh	r2, [r0, #14]
    18be:	0412      	lsls	r2, r2, #16
    18c0:	490d      	ldr	r1, [pc, #52]	; (18f8 <system_clock_source_dfll_set_config+0x78>)
    18c2:	400a      	ands	r2, r1
    18c4:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    18c6:	4a0b      	ldr	r2, [pc, #44]	; (18f4 <system_clock_source_dfll_set_config+0x74>)
    18c8:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    18ca:	6811      	ldr	r1, [r2, #0]
    18cc:	4b0b      	ldr	r3, [pc, #44]	; (18fc <system_clock_source_dfll_set_config+0x7c>)
    18ce:	430b      	orrs	r3, r1
    18d0:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    18d2:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    18d4:	7b03      	ldrb	r3, [r0, #12]
    18d6:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    18d8:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    18da:	4313      	orrs	r3, r2
    18dc:	89c2      	ldrh	r2, [r0, #14]
    18de:	0412      	lsls	r2, r2, #16
    18e0:	4905      	ldr	r1, [pc, #20]	; (18f8 <system_clock_source_dfll_set_config+0x78>)
    18e2:	400a      	ands	r2, r1
    18e4:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    18e6:	4a03      	ldr	r2, [pc, #12]	; (18f4 <system_clock_source_dfll_set_config+0x74>)
    18e8:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    18ea:	6813      	ldr	r3, [r2, #0]
    18ec:	2104      	movs	r1, #4
    18ee:	430b      	orrs	r3, r1
    18f0:	6013      	str	r3, [r2, #0]
    18f2:	e7ee      	b.n	18d2 <system_clock_source_dfll_set_config+0x52>
    18f4:	200000b0 	.word	0x200000b0
    18f8:	03ff0000 	.word	0x03ff0000
    18fc:	00000424 	.word	0x00000424

00001900 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1900:	2808      	cmp	r0, #8
    1902:	d803      	bhi.n	190c <system_clock_source_enable+0xc>
    1904:	0080      	lsls	r0, r0, #2
    1906:	4b25      	ldr	r3, [pc, #148]	; (199c <system_clock_source_enable+0x9c>)
    1908:	581b      	ldr	r3, [r3, r0]
    190a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    190c:	2017      	movs	r0, #23
    190e:	e044      	b.n	199a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1910:	4a23      	ldr	r2, [pc, #140]	; (19a0 <system_clock_source_enable+0xa0>)
    1912:	6a13      	ldr	r3, [r2, #32]
    1914:	2102      	movs	r1, #2
    1916:	430b      	orrs	r3, r1
    1918:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    191a:	2000      	movs	r0, #0
    191c:	e03d      	b.n	199a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    191e:	4a20      	ldr	r2, [pc, #128]	; (19a0 <system_clock_source_enable+0xa0>)
    1920:	6993      	ldr	r3, [r2, #24]
    1922:	2102      	movs	r1, #2
    1924:	430b      	orrs	r3, r1
    1926:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1928:	2000      	movs	r0, #0
		break;
    192a:	e036      	b.n	199a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    192c:	4a1c      	ldr	r2, [pc, #112]	; (19a0 <system_clock_source_enable+0xa0>)
    192e:	8a13      	ldrh	r3, [r2, #16]
    1930:	2102      	movs	r1, #2
    1932:	430b      	orrs	r3, r1
    1934:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1936:	2000      	movs	r0, #0
		break;
    1938:	e02f      	b.n	199a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    193a:	4a19      	ldr	r2, [pc, #100]	; (19a0 <system_clock_source_enable+0xa0>)
    193c:	8a93      	ldrh	r3, [r2, #20]
    193e:	2102      	movs	r1, #2
    1940:	430b      	orrs	r3, r1
    1942:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1944:	2000      	movs	r0, #0
		break;
    1946:	e028      	b.n	199a <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1948:	4916      	ldr	r1, [pc, #88]	; (19a4 <system_clock_source_enable+0xa4>)
    194a:	680b      	ldr	r3, [r1, #0]
    194c:	2202      	movs	r2, #2
    194e:	4313      	orrs	r3, r2
    1950:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1952:	4b13      	ldr	r3, [pc, #76]	; (19a0 <system_clock_source_enable+0xa0>)
    1954:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1956:	0019      	movs	r1, r3
    1958:	320e      	adds	r2, #14
    195a:	68cb      	ldr	r3, [r1, #12]
    195c:	421a      	tst	r2, r3
    195e:	d0fc      	beq.n	195a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1960:	4a10      	ldr	r2, [pc, #64]	; (19a4 <system_clock_source_enable+0xa4>)
    1962:	6891      	ldr	r1, [r2, #8]
    1964:	4b0e      	ldr	r3, [pc, #56]	; (19a0 <system_clock_source_enable+0xa0>)
    1966:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1968:	6852      	ldr	r2, [r2, #4]
    196a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    196c:	2200      	movs	r2, #0
    196e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1970:	0019      	movs	r1, r3
    1972:	3210      	adds	r2, #16
    1974:	68cb      	ldr	r3, [r1, #12]
    1976:	421a      	tst	r2, r3
    1978:	d0fc      	beq.n	1974 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    197a:	4b0a      	ldr	r3, [pc, #40]	; (19a4 <system_clock_source_enable+0xa4>)
    197c:	681b      	ldr	r3, [r3, #0]
    197e:	b29b      	uxth	r3, r3
    1980:	4a07      	ldr	r2, [pc, #28]	; (19a0 <system_clock_source_enable+0xa0>)
    1982:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1984:	2000      	movs	r0, #0
    1986:	e008      	b.n	199a <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1988:	4905      	ldr	r1, [pc, #20]	; (19a0 <system_clock_source_enable+0xa0>)
    198a:	2244      	movs	r2, #68	; 0x44
    198c:	5c8b      	ldrb	r3, [r1, r2]
    198e:	2002      	movs	r0, #2
    1990:	4303      	orrs	r3, r0
    1992:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1994:	2000      	movs	r0, #0
		break;
    1996:	e000      	b.n	199a <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1998:	2000      	movs	r0, #0
}
    199a:	4770      	bx	lr
    199c:	000071fc 	.word	0x000071fc
    19a0:	40000800 	.word	0x40000800
    19a4:	200000b0 	.word	0x200000b0

000019a8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    19a8:	b570      	push	{r4, r5, r6, lr}
    19aa:	b08c      	sub	sp, #48	; 0x30
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    19ac:	22c2      	movs	r2, #194	; 0xc2
    19ae:	00d2      	lsls	r2, r2, #3
    19b0:	4b46      	ldr	r3, [pc, #280]	; (1acc <system_clock_init+0x124>)
    19b2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    19b4:	4a46      	ldr	r2, [pc, #280]	; (1ad0 <system_clock_init+0x128>)
    19b6:	6853      	ldr	r3, [r2, #4]
    19b8:	211e      	movs	r1, #30
    19ba:	438b      	bics	r3, r1
    19bc:	391a      	subs	r1, #26
    19be:	430b      	orrs	r3, r1
    19c0:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    19c2:	2302      	movs	r3, #2
    19c4:	466a      	mov	r2, sp
    19c6:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    19c8:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    19ca:	4d42      	ldr	r5, [pc, #264]	; (1ad4 <system_clock_init+0x12c>)
    19cc:	b2e0      	uxtb	r0, r4
    19ce:	4669      	mov	r1, sp
    19d0:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    19d2:	3401      	adds	r4, #1
    19d4:	2c25      	cmp	r4, #37	; 0x25
    19d6:	d1f9      	bne.n	19cc <system_clock_init+0x24>
	config->external_clock    = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    19d8:	a809      	add	r0, sp, #36	; 0x24
    19da:	2300      	movs	r3, #0
    19dc:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control = false;
    19de:	7083      	strb	r3, [r0, #2]
	config->run_in_standby    = false;
    19e0:	7203      	strb	r3, [r0, #8]
	config->on_demand         = false;
    19e2:	7243      	strb	r3, [r0, #9]
#if CONF_CLOCK_XOSC_ENABLE == true
	struct system_clock_source_xosc_config xosc_conf;
	system_clock_source_xosc_get_config_defaults(&xosc_conf);

	xosc_conf.external_clock    = CONF_CLOCK_XOSC_EXTERNAL_CRYSTAL;
	xosc_conf.startup_time      = CONF_CLOCK_XOSC_STARTUP_TIME;
    19e4:	330f      	adds	r3, #15
    19e6:	7043      	strb	r3, [r0, #1]
	xosc_conf.frequency         = CONF_CLOCK_XOSC_EXTERNAL_FREQUENCY;
    19e8:	4b3b      	ldr	r3, [pc, #236]	; (1ad8 <system_clock_init+0x130>)
    19ea:	6043      	str	r3, [r0, #4]
	xosc_conf.run_in_standby    = CONF_CLOCK_XOSC_RUN_IN_STANDBY;

	system_clock_source_xosc_set_config(&xosc_conf);
    19ec:	4b3b      	ldr	r3, [pc, #236]	; (1adc <system_clock_init+0x134>)
    19ee:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC);
    19f0:	2000      	movs	r0, #0
    19f2:	4b3b      	ldr	r3, [pc, #236]	; (1ae0 <system_clock_init+0x138>)
    19f4:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    19f6:	4935      	ldr	r1, [pc, #212]	; (1acc <system_clock_init+0x124>)
    19f8:	2201      	movs	r2, #1
    19fa:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC));
    19fc:	421a      	tst	r2, r3
    19fe:	d0fc      	beq.n	19fa <system_clock_init+0x52>
	if (CONF_CLOCK_XOSC_ON_DEMAND || CONF_CLOCK_XOSC_AUTO_GAIN_CONTROL) {
		SYSCTRL->XOSC.reg |=
    1a00:	4a32      	ldr	r2, [pc, #200]	; (1acc <system_clock_init+0x124>)
    1a02:	8a13      	ldrh	r3, [r2, #16]
    1a04:	2188      	movs	r1, #136	; 0x88
    1a06:	0109      	lsls	r1, r1, #4
    1a08:	430b      	orrs	r3, r1
    1a0a:	8213      	strh	r3, [r2, #16]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1a0c:	ab04      	add	r3, sp, #16
    1a0e:	2100      	movs	r1, #0
    1a10:	2200      	movs	r2, #0
    1a12:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1a14:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    1a16:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1a18:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    1a1a:	313f      	adds	r1, #63	; 0x3f
    1a1c:	8159      	strh	r1, [r3, #10]
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    1a1e:	3939      	subs	r1, #57	; 0x39
    1a20:	8219      	strh	r1, [r3, #16]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1a22:	3902      	subs	r1, #2
    1a24:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    1a26:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    1a28:	4b2e      	ldr	r3, [pc, #184]	; (1ae4 <system_clock_init+0x13c>)
    1a2a:	681b      	ldr	r3, [r3, #0]
    1a2c:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1a2e:	2b3f      	cmp	r3, #63	; 0x3f
    1a30:	d049      	beq.n	1ac6 <system_clock_init+0x11e>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    1a32:	a804      	add	r0, sp, #16
    1a34:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1a36:	2303      	movs	r3, #3
    1a38:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1a3a:	331c      	adds	r3, #28
    1a3c:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1a3e:	4b2a      	ldr	r3, [pc, #168]	; (1ae8 <system_clock_init+0x140>)
    1a40:	4798      	blx	r3
	config->run_in_standby  = false;
    1a42:	a803      	add	r0, sp, #12
    1a44:	2400      	movs	r4, #0
    1a46:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1a48:	2501      	movs	r5, #1
    1a4a:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1a4c:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1a4e:	4b27      	ldr	r3, [pc, #156]	; (1aec <system_clock_init+0x144>)
    1a50:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1a52:	2006      	movs	r0, #6
    1a54:	4e22      	ldr	r6, [pc, #136]	; (1ae0 <system_clock_init+0x138>)
    1a56:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1a58:	4b25      	ldr	r3, [pc, #148]	; (1af0 <system_clock_init+0x148>)
    1a5a:	4798      	blx	r3
	config->division_factor    = 1;
    1a5c:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1a5e:	466b      	mov	r3, sp
    1a60:	705c      	strb	r4, [r3, #1]
	config->run_in_standby     = false;
    1a62:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    1a64:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1a66:	701c      	strb	r4, [r3, #0]
    1a68:	4669      	mov	r1, sp
    1a6a:	2001      	movs	r0, #1
    1a6c:	4b21      	ldr	r3, [pc, #132]	; (1af4 <system_clock_init+0x14c>)
    1a6e:	4798      	blx	r3
    1a70:	2001      	movs	r0, #1
    1a72:	4b21      	ldr	r3, [pc, #132]	; (1af8 <system_clock_init+0x150>)
    1a74:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1a76:	466b      	mov	r3, sp
    1a78:	701d      	strb	r5, [r3, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1a7a:	4669      	mov	r1, sp
    1a7c:	2000      	movs	r0, #0
    1a7e:	4b15      	ldr	r3, [pc, #84]	; (1ad4 <system_clock_init+0x12c>)
    1a80:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    1a82:	2000      	movs	r0, #0
    1a84:	4b1d      	ldr	r3, [pc, #116]	; (1afc <system_clock_init+0x154>)
    1a86:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1a88:	2007      	movs	r0, #7
    1a8a:	47b0      	blx	r6
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1a8c:	490f      	ldr	r1, [pc, #60]	; (1acc <system_clock_init+0x124>)
    1a8e:	22d0      	movs	r2, #208	; 0xd0
    1a90:	68cb      	ldr	r3, [r1, #12]
    1a92:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1a94:	2bd0      	cmp	r3, #208	; 0xd0
    1a96:	d1fb      	bne.n	1a90 <system_clock_init+0xe8>
	PM->CPUSEL.reg = (uint32_t)divider;
    1a98:	4a19      	ldr	r2, [pc, #100]	; (1b00 <system_clock_init+0x158>)
    1a9a:	2300      	movs	r3, #0
    1a9c:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1a9e:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1aa0:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1aa2:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    1aa4:	2201      	movs	r2, #1
    1aa6:	9201      	str	r2, [sp, #4]
	config->high_when_disabled = false;
    1aa8:	466a      	mov	r2, sp
    1aaa:	7053      	strb	r3, [r2, #1]
	config->run_in_standby     = false;
    1aac:	7213      	strb	r3, [r2, #8]
	config->output_enable      = false;
    1aae:	7253      	strb	r3, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1ab0:	3307      	adds	r3, #7
    1ab2:	7013      	strb	r3, [r2, #0]
    1ab4:	4669      	mov	r1, sp
    1ab6:	2000      	movs	r0, #0
    1ab8:	4b0e      	ldr	r3, [pc, #56]	; (1af4 <system_clock_init+0x14c>)
    1aba:	4798      	blx	r3
    1abc:	2000      	movs	r0, #0
    1abe:	4b0e      	ldr	r3, [pc, #56]	; (1af8 <system_clock_init+0x150>)
    1ac0:	4798      	blx	r3
#endif
}
    1ac2:	b00c      	add	sp, #48	; 0x30
    1ac4:	bd70      	pop	{r4, r5, r6, pc}
		coarse = 0x1f;
    1ac6:	3b20      	subs	r3, #32
    1ac8:	e7b3      	b.n	1a32 <system_clock_init+0x8a>
    1aca:	46c0      	nop			; (mov r8, r8)
    1acc:	40000800 	.word	0x40000800
    1ad0:	41004000 	.word	0x41004000
    1ad4:	00001d3d 	.word	0x00001d3d
    1ad8:	007a1200 	.word	0x007a1200
    1adc:	000017c1 	.word	0x000017c1
    1ae0:	00001901 	.word	0x00001901
    1ae4:	00806024 	.word	0x00806024
    1ae8:	00001881 	.word	0x00001881
    1aec:	00001785 	.word	0x00001785
    1af0:	00001b05 	.word	0x00001b05
    1af4:	00001b29 	.word	0x00001b29
    1af8:	00001be1 	.word	0x00001be1
    1afc:	00001cb1 	.word	0x00001cb1
    1b00:	40000400 	.word	0x40000400

00001b04 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1b04:	4a06      	ldr	r2, [pc, #24]	; (1b20 <system_gclk_init+0x1c>)
    1b06:	6993      	ldr	r3, [r2, #24]
    1b08:	2108      	movs	r1, #8
    1b0a:	430b      	orrs	r3, r1
    1b0c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1b0e:	2201      	movs	r2, #1
    1b10:	4b04      	ldr	r3, [pc, #16]	; (1b24 <system_gclk_init+0x20>)
    1b12:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1b14:	0019      	movs	r1, r3
    1b16:	780b      	ldrb	r3, [r1, #0]
    1b18:	4213      	tst	r3, r2
    1b1a:	d1fc      	bne.n	1b16 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1b1c:	4770      	bx	lr
    1b1e:	46c0      	nop			; (mov r8, r8)
    1b20:	40000400 	.word	0x40000400
    1b24:	40000c00 	.word	0x40000c00

00001b28 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1b28:	b570      	push	{r4, r5, r6, lr}
    1b2a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1b2c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1b2e:	780d      	ldrb	r5, [r1, #0]
    1b30:	022d      	lsls	r5, r5, #8
    1b32:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1b34:	784b      	ldrb	r3, [r1, #1]
    1b36:	2b00      	cmp	r3, #0
    1b38:	d002      	beq.n	1b40 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1b3a:	2380      	movs	r3, #128	; 0x80
    1b3c:	02db      	lsls	r3, r3, #11
    1b3e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1b40:	7a4b      	ldrb	r3, [r1, #9]
    1b42:	2b00      	cmp	r3, #0
    1b44:	d002      	beq.n	1b4c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1b46:	2380      	movs	r3, #128	; 0x80
    1b48:	031b      	lsls	r3, r3, #12
    1b4a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1b4c:	6848      	ldr	r0, [r1, #4]
    1b4e:	2801      	cmp	r0, #1
    1b50:	d910      	bls.n	1b74 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1b52:	1e43      	subs	r3, r0, #1
    1b54:	4218      	tst	r0, r3
    1b56:	d134      	bne.n	1bc2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1b58:	2802      	cmp	r0, #2
    1b5a:	d930      	bls.n	1bbe <system_gclk_gen_set_config+0x96>
    1b5c:	2302      	movs	r3, #2
    1b5e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1b60:	3201      	adds	r2, #1
						mask <<= 1) {
    1b62:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1b64:	4298      	cmp	r0, r3
    1b66:	d8fb      	bhi.n	1b60 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1b68:	0212      	lsls	r2, r2, #8
    1b6a:	4332      	orrs	r2, r6
    1b6c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1b6e:	2380      	movs	r3, #128	; 0x80
    1b70:	035b      	lsls	r3, r3, #13
    1b72:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1b74:	7a0b      	ldrb	r3, [r1, #8]
    1b76:	2b00      	cmp	r3, #0
    1b78:	d002      	beq.n	1b80 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1b7a:	2380      	movs	r3, #128	; 0x80
    1b7c:	039b      	lsls	r3, r3, #14
    1b7e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b80:	4a13      	ldr	r2, [pc, #76]	; (1bd0 <system_gclk_gen_set_config+0xa8>)
    1b82:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1b84:	b25b      	sxtb	r3, r3
    1b86:	2b00      	cmp	r3, #0
    1b88:	dbfb      	blt.n	1b82 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1b8a:	4b12      	ldr	r3, [pc, #72]	; (1bd4 <system_gclk_gen_set_config+0xac>)
    1b8c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1b8e:	4b12      	ldr	r3, [pc, #72]	; (1bd8 <system_gclk_gen_set_config+0xb0>)
    1b90:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b92:	4a0f      	ldr	r2, [pc, #60]	; (1bd0 <system_gclk_gen_set_config+0xa8>)
    1b94:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1b96:	b25b      	sxtb	r3, r3
    1b98:	2b00      	cmp	r3, #0
    1b9a:	dbfb      	blt.n	1b94 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1b9c:	4b0c      	ldr	r3, [pc, #48]	; (1bd0 <system_gclk_gen_set_config+0xa8>)
    1b9e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1ba0:	001a      	movs	r2, r3
    1ba2:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1ba4:	b25b      	sxtb	r3, r3
    1ba6:	2b00      	cmp	r3, #0
    1ba8:	dbfb      	blt.n	1ba2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1baa:	4a09      	ldr	r2, [pc, #36]	; (1bd0 <system_gclk_gen_set_config+0xa8>)
    1bac:	6853      	ldr	r3, [r2, #4]
    1bae:	2180      	movs	r1, #128	; 0x80
    1bb0:	0249      	lsls	r1, r1, #9
    1bb2:	400b      	ands	r3, r1
    1bb4:	431d      	orrs	r5, r3
    1bb6:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1bb8:	4b08      	ldr	r3, [pc, #32]	; (1bdc <system_gclk_gen_set_config+0xb4>)
    1bba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1bbc:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1bbe:	2200      	movs	r2, #0
    1bc0:	e7d2      	b.n	1b68 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1bc2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1bc4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1bc6:	2380      	movs	r3, #128	; 0x80
    1bc8:	029b      	lsls	r3, r3, #10
    1bca:	431d      	orrs	r5, r3
    1bcc:	e7d2      	b.n	1b74 <system_gclk_gen_set_config+0x4c>
    1bce:	46c0      	nop			; (mov r8, r8)
    1bd0:	40000c00 	.word	0x40000c00
    1bd4:	00000a95 	.word	0x00000a95
    1bd8:	40000c08 	.word	0x40000c08
    1bdc:	00000ad5 	.word	0x00000ad5

00001be0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1be0:	b510      	push	{r4, lr}
    1be2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1be4:	4a0b      	ldr	r2, [pc, #44]	; (1c14 <system_gclk_gen_enable+0x34>)
    1be6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1be8:	b25b      	sxtb	r3, r3
    1bea:	2b00      	cmp	r3, #0
    1bec:	dbfb      	blt.n	1be6 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1bee:	4b0a      	ldr	r3, [pc, #40]	; (1c18 <system_gclk_gen_enable+0x38>)
    1bf0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1bf2:	4b0a      	ldr	r3, [pc, #40]	; (1c1c <system_gclk_gen_enable+0x3c>)
    1bf4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bf6:	4a07      	ldr	r2, [pc, #28]	; (1c14 <system_gclk_gen_enable+0x34>)
    1bf8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1bfa:	b25b      	sxtb	r3, r3
    1bfc:	2b00      	cmp	r3, #0
    1bfe:	dbfb      	blt.n	1bf8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1c00:	4a04      	ldr	r2, [pc, #16]	; (1c14 <system_gclk_gen_enable+0x34>)
    1c02:	6851      	ldr	r1, [r2, #4]
    1c04:	2380      	movs	r3, #128	; 0x80
    1c06:	025b      	lsls	r3, r3, #9
    1c08:	430b      	orrs	r3, r1
    1c0a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1c0c:	4b04      	ldr	r3, [pc, #16]	; (1c20 <system_gclk_gen_enable+0x40>)
    1c0e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1c10:	bd10      	pop	{r4, pc}
    1c12:	46c0      	nop			; (mov r8, r8)
    1c14:	40000c00 	.word	0x40000c00
    1c18:	00000a95 	.word	0x00000a95
    1c1c:	40000c04 	.word	0x40000c04
    1c20:	00000ad5 	.word	0x00000ad5

00001c24 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1c24:	b570      	push	{r4, r5, r6, lr}
    1c26:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c28:	4a1a      	ldr	r2, [pc, #104]	; (1c94 <system_gclk_gen_get_hz+0x70>)
    1c2a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c2c:	b25b      	sxtb	r3, r3
    1c2e:	2b00      	cmp	r3, #0
    1c30:	dbfb      	blt.n	1c2a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1c32:	4b19      	ldr	r3, [pc, #100]	; (1c98 <system_gclk_gen_get_hz+0x74>)
    1c34:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c36:	4b19      	ldr	r3, [pc, #100]	; (1c9c <system_gclk_gen_get_hz+0x78>)
    1c38:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c3a:	4a16      	ldr	r2, [pc, #88]	; (1c94 <system_gclk_gen_get_hz+0x70>)
    1c3c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c3e:	b25b      	sxtb	r3, r3
    1c40:	2b00      	cmp	r3, #0
    1c42:	dbfb      	blt.n	1c3c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1c44:	4e13      	ldr	r6, [pc, #76]	; (1c94 <system_gclk_gen_get_hz+0x70>)
    1c46:	6870      	ldr	r0, [r6, #4]
    1c48:	04c0      	lsls	r0, r0, #19
    1c4a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1c4c:	4b14      	ldr	r3, [pc, #80]	; (1ca0 <system_gclk_gen_get_hz+0x7c>)
    1c4e:	4798      	blx	r3
    1c50:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c52:	4b12      	ldr	r3, [pc, #72]	; (1c9c <system_gclk_gen_get_hz+0x78>)
    1c54:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1c56:	6876      	ldr	r6, [r6, #4]
    1c58:	02f6      	lsls	r6, r6, #11
    1c5a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1c5c:	4b11      	ldr	r3, [pc, #68]	; (1ca4 <system_gclk_gen_get_hz+0x80>)
    1c5e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c60:	4a0c      	ldr	r2, [pc, #48]	; (1c94 <system_gclk_gen_get_hz+0x70>)
    1c62:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c64:	b25b      	sxtb	r3, r3
    1c66:	2b00      	cmp	r3, #0
    1c68:	dbfb      	blt.n	1c62 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1c6a:	4b0a      	ldr	r3, [pc, #40]	; (1c94 <system_gclk_gen_get_hz+0x70>)
    1c6c:	689c      	ldr	r4, [r3, #8]
    1c6e:	0224      	lsls	r4, r4, #8
    1c70:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1c72:	4b0d      	ldr	r3, [pc, #52]	; (1ca8 <system_gclk_gen_get_hz+0x84>)
    1c74:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1c76:	2e00      	cmp	r6, #0
    1c78:	d107      	bne.n	1c8a <system_gclk_gen_get_hz+0x66>
    1c7a:	2c01      	cmp	r4, #1
    1c7c:	d907      	bls.n	1c8e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1c7e:	0021      	movs	r1, r4
    1c80:	0028      	movs	r0, r5
    1c82:	4b0a      	ldr	r3, [pc, #40]	; (1cac <system_gclk_gen_get_hz+0x88>)
    1c84:	4798      	blx	r3
    1c86:	0005      	movs	r5, r0
    1c88:	e001      	b.n	1c8e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1c8a:	3401      	adds	r4, #1
    1c8c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1c8e:	0028      	movs	r0, r5
    1c90:	bd70      	pop	{r4, r5, r6, pc}
    1c92:	46c0      	nop			; (mov r8, r8)
    1c94:	40000c00 	.word	0x40000c00
    1c98:	00000a95 	.word	0x00000a95
    1c9c:	40000c04 	.word	0x40000c04
    1ca0:	000016f1 	.word	0x000016f1
    1ca4:	40000c08 	.word	0x40000c08
    1ca8:	00000ad5 	.word	0x00000ad5
    1cac:	00002215 	.word	0x00002215

00001cb0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1cb0:	b510      	push	{r4, lr}
    1cb2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1cb4:	4b06      	ldr	r3, [pc, #24]	; (1cd0 <system_gclk_chan_enable+0x20>)
    1cb6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1cb8:	4b06      	ldr	r3, [pc, #24]	; (1cd4 <system_gclk_chan_enable+0x24>)
    1cba:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1cbc:	4a06      	ldr	r2, [pc, #24]	; (1cd8 <system_gclk_chan_enable+0x28>)
    1cbe:	8853      	ldrh	r3, [r2, #2]
    1cc0:	2180      	movs	r1, #128	; 0x80
    1cc2:	01c9      	lsls	r1, r1, #7
    1cc4:	430b      	orrs	r3, r1
    1cc6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1cc8:	4b04      	ldr	r3, [pc, #16]	; (1cdc <system_gclk_chan_enable+0x2c>)
    1cca:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1ccc:	bd10      	pop	{r4, pc}
    1cce:	46c0      	nop			; (mov r8, r8)
    1cd0:	00000a95 	.word	0x00000a95
    1cd4:	40000c02 	.word	0x40000c02
    1cd8:	40000c00 	.word	0x40000c00
    1cdc:	00000ad5 	.word	0x00000ad5

00001ce0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1ce0:	b510      	push	{r4, lr}
    1ce2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1ce4:	4b0f      	ldr	r3, [pc, #60]	; (1d24 <system_gclk_chan_disable+0x44>)
    1ce6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ce8:	4b0f      	ldr	r3, [pc, #60]	; (1d28 <system_gclk_chan_disable+0x48>)
    1cea:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1cec:	4a0f      	ldr	r2, [pc, #60]	; (1d2c <system_gclk_chan_disable+0x4c>)
    1cee:	8853      	ldrh	r3, [r2, #2]
    1cf0:	051b      	lsls	r3, r3, #20
    1cf2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1cf4:	8853      	ldrh	r3, [r2, #2]
    1cf6:	490e      	ldr	r1, [pc, #56]	; (1d30 <system_gclk_chan_disable+0x50>)
    1cf8:	400b      	ands	r3, r1
    1cfa:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1cfc:	8853      	ldrh	r3, [r2, #2]
    1cfe:	490d      	ldr	r1, [pc, #52]	; (1d34 <system_gclk_chan_disable+0x54>)
    1d00:	400b      	ands	r3, r1
    1d02:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1d04:	0011      	movs	r1, r2
    1d06:	2280      	movs	r2, #128	; 0x80
    1d08:	01d2      	lsls	r2, r2, #7
    1d0a:	884b      	ldrh	r3, [r1, #2]
    1d0c:	4213      	tst	r3, r2
    1d0e:	d1fc      	bne.n	1d0a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1d10:	4906      	ldr	r1, [pc, #24]	; (1d2c <system_gclk_chan_disable+0x4c>)
    1d12:	884a      	ldrh	r2, [r1, #2]
    1d14:	0203      	lsls	r3, r0, #8
    1d16:	4806      	ldr	r0, [pc, #24]	; (1d30 <system_gclk_chan_disable+0x50>)
    1d18:	4002      	ands	r2, r0
    1d1a:	4313      	orrs	r3, r2
    1d1c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1d1e:	4b06      	ldr	r3, [pc, #24]	; (1d38 <system_gclk_chan_disable+0x58>)
    1d20:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1d22:	bd10      	pop	{r4, pc}
    1d24:	00000a95 	.word	0x00000a95
    1d28:	40000c02 	.word	0x40000c02
    1d2c:	40000c00 	.word	0x40000c00
    1d30:	fffff0ff 	.word	0xfffff0ff
    1d34:	ffffbfff 	.word	0xffffbfff
    1d38:	00000ad5 	.word	0x00000ad5

00001d3c <system_gclk_chan_set_config>:
{
    1d3c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1d3e:	780c      	ldrb	r4, [r1, #0]
    1d40:	0224      	lsls	r4, r4, #8
    1d42:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1d44:	4b02      	ldr	r3, [pc, #8]	; (1d50 <system_gclk_chan_set_config+0x14>)
    1d46:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1d48:	b2a4      	uxth	r4, r4
    1d4a:	4b02      	ldr	r3, [pc, #8]	; (1d54 <system_gclk_chan_set_config+0x18>)
    1d4c:	805c      	strh	r4, [r3, #2]
}
    1d4e:	bd10      	pop	{r4, pc}
    1d50:	00001ce1 	.word	0x00001ce1
    1d54:	40000c00 	.word	0x40000c00

00001d58 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1d58:	b510      	push	{r4, lr}
    1d5a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1d5c:	4b06      	ldr	r3, [pc, #24]	; (1d78 <system_gclk_chan_get_hz+0x20>)
    1d5e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1d60:	4b06      	ldr	r3, [pc, #24]	; (1d7c <system_gclk_chan_get_hz+0x24>)
    1d62:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1d64:	4b06      	ldr	r3, [pc, #24]	; (1d80 <system_gclk_chan_get_hz+0x28>)
    1d66:	885c      	ldrh	r4, [r3, #2]
    1d68:	0524      	lsls	r4, r4, #20
    1d6a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1d6c:	4b05      	ldr	r3, [pc, #20]	; (1d84 <system_gclk_chan_get_hz+0x2c>)
    1d6e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1d70:	0020      	movs	r0, r4
    1d72:	4b05      	ldr	r3, [pc, #20]	; (1d88 <system_gclk_chan_get_hz+0x30>)
    1d74:	4798      	blx	r3
}
    1d76:	bd10      	pop	{r4, pc}
    1d78:	00000a95 	.word	0x00000a95
    1d7c:	40000c02 	.word	0x40000c02
    1d80:	40000c00 	.word	0x40000c00
    1d84:	00000ad5 	.word	0x00000ad5
    1d88:	00001c25 	.word	0x00001c25

00001d8c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1d8c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1d8e:	78d3      	ldrb	r3, [r2, #3]
    1d90:	2b00      	cmp	r3, #0
    1d92:	d135      	bne.n	1e00 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1d94:	7813      	ldrb	r3, [r2, #0]
    1d96:	2b80      	cmp	r3, #128	; 0x80
    1d98:	d029      	beq.n	1dee <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1d9a:	061b      	lsls	r3, r3, #24
    1d9c:	2480      	movs	r4, #128	; 0x80
    1d9e:	0264      	lsls	r4, r4, #9
    1da0:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1da2:	7854      	ldrb	r4, [r2, #1]
    1da4:	2502      	movs	r5, #2
    1da6:	43ac      	bics	r4, r5
    1da8:	d106      	bne.n	1db8 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1daa:	7894      	ldrb	r4, [r2, #2]
    1dac:	2c00      	cmp	r4, #0
    1dae:	d120      	bne.n	1df2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1db0:	2480      	movs	r4, #128	; 0x80
    1db2:	02a4      	lsls	r4, r4, #10
    1db4:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1db6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1db8:	7854      	ldrb	r4, [r2, #1]
    1dba:	3c01      	subs	r4, #1
    1dbc:	2c01      	cmp	r4, #1
    1dbe:	d91c      	bls.n	1dfa <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1dc0:	040d      	lsls	r5, r1, #16
    1dc2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1dc4:	24a0      	movs	r4, #160	; 0xa0
    1dc6:	05e4      	lsls	r4, r4, #23
    1dc8:	432c      	orrs	r4, r5
    1dca:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1dcc:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1dce:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1dd0:	24d0      	movs	r4, #208	; 0xd0
    1dd2:	0624      	lsls	r4, r4, #24
    1dd4:	432c      	orrs	r4, r5
    1dd6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1dd8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1dda:	78d4      	ldrb	r4, [r2, #3]
    1ddc:	2c00      	cmp	r4, #0
    1dde:	d122      	bne.n	1e26 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1de0:	035b      	lsls	r3, r3, #13
    1de2:	d51c      	bpl.n	1e1e <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1de4:	7893      	ldrb	r3, [r2, #2]
    1de6:	2b01      	cmp	r3, #1
    1de8:	d01e      	beq.n	1e28 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1dea:	6141      	str	r1, [r0, #20]
    1dec:	e017      	b.n	1e1e <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1dee:	2300      	movs	r3, #0
    1df0:	e7d7      	b.n	1da2 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1df2:	24c0      	movs	r4, #192	; 0xc0
    1df4:	02e4      	lsls	r4, r4, #11
    1df6:	4323      	orrs	r3, r4
    1df8:	e7dd      	b.n	1db6 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1dfa:	4c0d      	ldr	r4, [pc, #52]	; (1e30 <_system_pinmux_config+0xa4>)
    1dfc:	4023      	ands	r3, r4
    1dfe:	e7df      	b.n	1dc0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1e00:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1e02:	040c      	lsls	r4, r1, #16
    1e04:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1e06:	23a0      	movs	r3, #160	; 0xa0
    1e08:	05db      	lsls	r3, r3, #23
    1e0a:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e0c:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1e0e:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1e10:	23d0      	movs	r3, #208	; 0xd0
    1e12:	061b      	lsls	r3, r3, #24
    1e14:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e16:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1e18:	78d3      	ldrb	r3, [r2, #3]
    1e1a:	2b00      	cmp	r3, #0
    1e1c:	d103      	bne.n	1e26 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1e1e:	7853      	ldrb	r3, [r2, #1]
    1e20:	3b01      	subs	r3, #1
    1e22:	2b01      	cmp	r3, #1
    1e24:	d902      	bls.n	1e2c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1e26:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1e28:	6181      	str	r1, [r0, #24]
    1e2a:	e7f8      	b.n	1e1e <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1e2c:	6081      	str	r1, [r0, #8]
}
    1e2e:	e7fa      	b.n	1e26 <_system_pinmux_config+0x9a>
    1e30:	fffbffff 	.word	0xfffbffff

00001e34 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1e34:	b510      	push	{r4, lr}
    1e36:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1e38:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1e3a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1e3c:	2900      	cmp	r1, #0
    1e3e:	d104      	bne.n	1e4a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1e40:	0943      	lsrs	r3, r0, #5
    1e42:	01db      	lsls	r3, r3, #7
    1e44:	4905      	ldr	r1, [pc, #20]	; (1e5c <system_pinmux_pin_set_config+0x28>)
    1e46:	468c      	mov	ip, r1
    1e48:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1e4a:	241f      	movs	r4, #31
    1e4c:	4020      	ands	r0, r4
    1e4e:	2101      	movs	r1, #1
    1e50:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1e52:	0018      	movs	r0, r3
    1e54:	4b02      	ldr	r3, [pc, #8]	; (1e60 <system_pinmux_pin_set_config+0x2c>)
    1e56:	4798      	blx	r3
}
    1e58:	bd10      	pop	{r4, pc}
    1e5a:	46c0      	nop			; (mov r8, r8)
    1e5c:	41004400 	.word	0x41004400
    1e60:	00001d8d 	.word	0x00001d8d

00001e64 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1e64:	4770      	bx	lr
	...

00001e68 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1e68:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1e6a:	4b05      	ldr	r3, [pc, #20]	; (1e80 <system_init+0x18>)
    1e6c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1e6e:	4b05      	ldr	r3, [pc, #20]	; (1e84 <system_init+0x1c>)
    1e70:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1e72:	4b05      	ldr	r3, [pc, #20]	; (1e88 <system_init+0x20>)
    1e74:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1e76:	4b05      	ldr	r3, [pc, #20]	; (1e8c <system_init+0x24>)
    1e78:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1e7a:	4b05      	ldr	r3, [pc, #20]	; (1e90 <system_init+0x28>)
    1e7c:	4798      	blx	r3
}
    1e7e:	bd10      	pop	{r4, pc}
    1e80:	000019a9 	.word	0x000019a9
    1e84:	00000a91 	.word	0x00000a91
    1e88:	00001e65 	.word	0x00001e65
    1e8c:	00000b91 	.word	0x00000b91
    1e90:	00001e65 	.word	0x00001e65

00001e94 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1e94:	e7fe      	b.n	1e94 <Dummy_Handler>
	...

00001e98 <Reset_Handler>:
{
    1e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1e9a:	4a2a      	ldr	r2, [pc, #168]	; (1f44 <Reset_Handler+0xac>)
    1e9c:	4b2a      	ldr	r3, [pc, #168]	; (1f48 <Reset_Handler+0xb0>)
    1e9e:	429a      	cmp	r2, r3
    1ea0:	d011      	beq.n	1ec6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1ea2:	001a      	movs	r2, r3
    1ea4:	4b29      	ldr	r3, [pc, #164]	; (1f4c <Reset_Handler+0xb4>)
    1ea6:	429a      	cmp	r2, r3
    1ea8:	d20d      	bcs.n	1ec6 <Reset_Handler+0x2e>
    1eaa:	4a29      	ldr	r2, [pc, #164]	; (1f50 <Reset_Handler+0xb8>)
    1eac:	3303      	adds	r3, #3
    1eae:	1a9b      	subs	r3, r3, r2
    1eb0:	089b      	lsrs	r3, r3, #2
    1eb2:	3301      	adds	r3, #1
    1eb4:	009b      	lsls	r3, r3, #2
    1eb6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1eb8:	4823      	ldr	r0, [pc, #140]	; (1f48 <Reset_Handler+0xb0>)
    1eba:	4922      	ldr	r1, [pc, #136]	; (1f44 <Reset_Handler+0xac>)
    1ebc:	588c      	ldr	r4, [r1, r2]
    1ebe:	5084      	str	r4, [r0, r2]
    1ec0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1ec2:	429a      	cmp	r2, r3
    1ec4:	d1fa      	bne.n	1ebc <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1ec6:	4a23      	ldr	r2, [pc, #140]	; (1f54 <Reset_Handler+0xbc>)
    1ec8:	4b23      	ldr	r3, [pc, #140]	; (1f58 <Reset_Handler+0xc0>)
    1eca:	429a      	cmp	r2, r3
    1ecc:	d20a      	bcs.n	1ee4 <Reset_Handler+0x4c>
    1ece:	43d3      	mvns	r3, r2
    1ed0:	4921      	ldr	r1, [pc, #132]	; (1f58 <Reset_Handler+0xc0>)
    1ed2:	185b      	adds	r3, r3, r1
    1ed4:	2103      	movs	r1, #3
    1ed6:	438b      	bics	r3, r1
    1ed8:	3304      	adds	r3, #4
    1eda:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1edc:	2100      	movs	r1, #0
    1ede:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1ee0:	4293      	cmp	r3, r2
    1ee2:	d1fc      	bne.n	1ede <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1ee4:	4a1d      	ldr	r2, [pc, #116]	; (1f5c <Reset_Handler+0xc4>)
    1ee6:	21ff      	movs	r1, #255	; 0xff
    1ee8:	4b1d      	ldr	r3, [pc, #116]	; (1f60 <Reset_Handler+0xc8>)
    1eea:	438b      	bics	r3, r1
    1eec:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1eee:	39fd      	subs	r1, #253	; 0xfd
    1ef0:	2390      	movs	r3, #144	; 0x90
    1ef2:	005b      	lsls	r3, r3, #1
    1ef4:	4a1b      	ldr	r2, [pc, #108]	; (1f64 <Reset_Handler+0xcc>)
    1ef6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1ef8:	4a1b      	ldr	r2, [pc, #108]	; (1f68 <Reset_Handler+0xd0>)
    1efa:	78d3      	ldrb	r3, [r2, #3]
    1efc:	2503      	movs	r5, #3
    1efe:	43ab      	bics	r3, r5
    1f00:	2402      	movs	r4, #2
    1f02:	4323      	orrs	r3, r4
    1f04:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1f06:	78d3      	ldrb	r3, [r2, #3]
    1f08:	270c      	movs	r7, #12
    1f0a:	43bb      	bics	r3, r7
    1f0c:	2608      	movs	r6, #8
    1f0e:	4333      	orrs	r3, r6
    1f10:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1f12:	4b16      	ldr	r3, [pc, #88]	; (1f6c <Reset_Handler+0xd4>)
    1f14:	7b98      	ldrb	r0, [r3, #14]
    1f16:	2230      	movs	r2, #48	; 0x30
    1f18:	4390      	bics	r0, r2
    1f1a:	2220      	movs	r2, #32
    1f1c:	4310      	orrs	r0, r2
    1f1e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1f20:	7b99      	ldrb	r1, [r3, #14]
    1f22:	43b9      	bics	r1, r7
    1f24:	4331      	orrs	r1, r6
    1f26:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1f28:	7b9a      	ldrb	r2, [r3, #14]
    1f2a:	43aa      	bics	r2, r5
    1f2c:	4322      	orrs	r2, r4
    1f2e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1f30:	4a0f      	ldr	r2, [pc, #60]	; (1f70 <Reset_Handler+0xd8>)
    1f32:	6853      	ldr	r3, [r2, #4]
    1f34:	2180      	movs	r1, #128	; 0x80
    1f36:	430b      	orrs	r3, r1
    1f38:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1f3a:	4b0e      	ldr	r3, [pc, #56]	; (1f74 <Reset_Handler+0xdc>)
    1f3c:	4798      	blx	r3
        main();
    1f3e:	4b0e      	ldr	r3, [pc, #56]	; (1f78 <Reset_Handler+0xe0>)
    1f40:	4798      	blx	r3
    1f42:	e7fe      	b.n	1f42 <Reset_Handler+0xaa>
    1f44:	00007718 	.word	0x00007718
    1f48:	20000000 	.word	0x20000000
    1f4c:	2000006c 	.word	0x2000006c
    1f50:	20000004 	.word	0x20000004
    1f54:	2000006c 	.word	0x2000006c
    1f58:	20000630 	.word	0x20000630
    1f5c:	e000ed00 	.word	0xe000ed00
    1f60:	00000000 	.word	0x00000000
    1f64:	41007000 	.word	0x41007000
    1f68:	41005000 	.word	0x41005000
    1f6c:	41004800 	.word	0x41004800
    1f70:	41004000 	.word	0x41004000
    1f74:	00003bf5 	.word	0x00003bf5
    1f78:	000020e1 	.word	0x000020e1

00001f7c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1f7c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1f7e:	4a06      	ldr	r2, [pc, #24]	; (1f98 <_sbrk+0x1c>)
    1f80:	6812      	ldr	r2, [r2, #0]
    1f82:	2a00      	cmp	r2, #0
    1f84:	d004      	beq.n	1f90 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1f86:	4a04      	ldr	r2, [pc, #16]	; (1f98 <_sbrk+0x1c>)
    1f88:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1f8a:	18c3      	adds	r3, r0, r3
    1f8c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1f8e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1f90:	4902      	ldr	r1, [pc, #8]	; (1f9c <_sbrk+0x20>)
    1f92:	4a01      	ldr	r2, [pc, #4]	; (1f98 <_sbrk+0x1c>)
    1f94:	6011      	str	r1, [r2, #0]
    1f96:	e7f6      	b.n	1f86 <_sbrk+0xa>
    1f98:	200000c8 	.word	0x200000c8
    1f9c:	20002630 	.word	0x20002630

00001fa0 <buttonTask>:
#define BTN_TMR	1
#define CLK_TMR	2

/* button reading task */
void buttonTask (void)
{
    1fa0:	b510      	push	{r4, lr}
	static bool pressed = false;
	/* By using pressed variable, only changes in button state can be detected */
	if(pressed == false)
    1fa2:	4b14      	ldr	r3, [pc, #80]	; (1ff4 <buttonTask+0x54>)
    1fa4:	781b      	ldrb	r3, [r3, #0]
    1fa6:	2b00      	cmp	r3, #0
    1fa8:	d11b      	bne.n	1fe2 <buttonTask+0x42>
	{
		if(buttonGet())
    1faa:	4b13      	ldr	r3, [pc, #76]	; (1ff8 <buttonTask+0x58>)
    1fac:	4798      	blx	r3
    1fae:	2800      	cmp	r0, #0
    1fb0:	d01e      	beq.n	1ff0 <buttonTask+0x50>
		{
			pressed = true;
    1fb2:	2201      	movs	r2, #1
    1fb4:	4b0f      	ldr	r3, [pc, #60]	; (1ff4 <buttonTask+0x54>)
    1fb6:	701a      	strb	r2, [r3, #0]
			btnPressCnt++;
    1fb8:	4a10      	ldr	r2, [pc, #64]	; (1ffc <buttonTask+0x5c>)
    1fba:	6813      	ldr	r3, [r2, #0]
    1fbc:	3301      	adds	r3, #1
    1fbe:	6013      	str	r3, [r2, #0]
			if(ledUpdateInterval > 500)
    1fc0:	4b0f      	ldr	r3, [pc, #60]	; (2000 <STACK_SIZE>)
    1fc2:	881b      	ldrh	r3, [r3, #0]
    1fc4:	b29b      	uxth	r3, r3
    1fc6:	22fa      	movs	r2, #250	; 0xfa
    1fc8:	0052      	lsls	r2, r2, #1
    1fca:	4293      	cmp	r3, r2
    1fcc:	d904      	bls.n	1fd8 <buttonTask+0x38>
			{
				ledUpdateInterval = 60;
    1fce:	3ab9      	subs	r2, #185	; 0xb9
    1fd0:	3aff      	subs	r2, #255	; 0xff
    1fd2:	4b0b      	ldr	r3, [pc, #44]	; (2000 <STACK_SIZE>)
    1fd4:	801a      	strh	r2, [r3, #0]
    1fd6:	e00b      	b.n	1ff0 <buttonTask+0x50>
			}	
			else
			{
				ledUpdateInterval = 600;
    1fd8:	2296      	movs	r2, #150	; 0x96
    1fda:	0092      	lsls	r2, r2, #2
    1fdc:	4b08      	ldr	r3, [pc, #32]	; (2000 <STACK_SIZE>)
    1fde:	801a      	strh	r2, [r3, #0]
    1fe0:	e006      	b.n	1ff0 <buttonTask+0x50>
			}
		}
	}
	else
	{
		if(!buttonGet())
    1fe2:	4b05      	ldr	r3, [pc, #20]	; (1ff8 <buttonTask+0x58>)
    1fe4:	4798      	blx	r3
    1fe6:	2800      	cmp	r0, #0
    1fe8:	d102      	bne.n	1ff0 <buttonTask+0x50>
		{
			pressed = false;
    1fea:	2200      	movs	r2, #0
    1fec:	4b01      	ldr	r3, [pc, #4]	; (1ff4 <buttonTask+0x54>)
    1fee:	701a      	strb	r2, [r3, #0]
		}
	}

}
    1ff0:	bd10      	pop	{r4, pc}
    1ff2:	46c0      	nop			; (mov r8, r8)
    1ff4:	200000d3 	.word	0x200000d3
    1ff8:	00000175 	.word	0x00000175
    1ffc:	200000cc 	.word	0x200000cc
    2000:	20000004 	.word	0x20000004

00002004 <ledTask>:

/* led switching task */
void ledTask (void)
{
    2004:	b510      	push	{r4, lr}
	static uint16_t currentUpdateIterval = 1000;
	static uint8_t ledState = 0;
	switch (ledState)
    2006:	4b18      	ldr	r3, [pc, #96]	; (2068 <ledTask+0x64>)
    2008:	781b      	ldrb	r3, [r3, #0]
    200a:	2b01      	cmp	r3, #1
    200c:	d01c      	beq.n	2048 <ledTask+0x44>
    200e:	2b00      	cmp	r3, #0
    2010:	d012      	beq.n	2038 <ledTask+0x34>
    2012:	2b02      	cmp	r3, #2
    2014:	d020      	beq.n	2058 <ledTask+0x54>
			ledClearB();
			ledSetR();
			ledState = 0;
			break;
	}
	if(ledUpdateInterval != currentUpdateIterval)
    2016:	4b15      	ldr	r3, [pc, #84]	; (206c <ledTask+0x68>)
    2018:	881b      	ldrh	r3, [r3, #0]
    201a:	b29b      	uxth	r3, r3
    201c:	4a14      	ldr	r2, [pc, #80]	; (2070 <ledTask+0x6c>)
    201e:	8812      	ldrh	r2, [r2, #0]
    2020:	429a      	cmp	r2, r3
    2022:	d008      	beq.n	2036 <ledTask+0x32>
	{
		currentUpdateIterval = ledUpdateInterval;
    2024:	4b11      	ldr	r3, [pc, #68]	; (206c <ledTask+0x68>)
    2026:	8819      	ldrh	r1, [r3, #0]
    2028:	b289      	uxth	r1, r1
    202a:	4b11      	ldr	r3, [pc, #68]	; (2070 <ledTask+0x6c>)
    202c:	8019      	strh	r1, [r3, #0]
		stimerSetTime(LED_TMR, currentUpdateIterval, 1);
    202e:	2201      	movs	r2, #1
    2030:	2000      	movs	r0, #0
    2032:	4b10      	ldr	r3, [pc, #64]	; (2074 <ledTask+0x70>)
    2034:	4798      	blx	r3
	}
}
    2036:	bd10      	pop	{r4, pc}
			ledClearR();
    2038:	4b0f      	ldr	r3, [pc, #60]	; (2078 <ledTask+0x74>)
    203a:	4798      	blx	r3
			ledSetG();
    203c:	4b0f      	ldr	r3, [pc, #60]	; (207c <ledTask+0x78>)
    203e:	4798      	blx	r3
			ledState = 1;
    2040:	2201      	movs	r2, #1
    2042:	4b09      	ldr	r3, [pc, #36]	; (2068 <ledTask+0x64>)
    2044:	701a      	strb	r2, [r3, #0]
			break;
    2046:	e7e6      	b.n	2016 <ledTask+0x12>
			ledClearG();
    2048:	4b0d      	ldr	r3, [pc, #52]	; (2080 <ledTask+0x7c>)
    204a:	4798      	blx	r3
			ledSetB();
    204c:	4b0d      	ldr	r3, [pc, #52]	; (2084 <ledTask+0x80>)
    204e:	4798      	blx	r3
			ledState = 2;
    2050:	2202      	movs	r2, #2
    2052:	4b05      	ldr	r3, [pc, #20]	; (2068 <ledTask+0x64>)
    2054:	701a      	strb	r2, [r3, #0]
			break;
    2056:	e7de      	b.n	2016 <ledTask+0x12>
			ledClearB();
    2058:	4b0b      	ldr	r3, [pc, #44]	; (2088 <ledTask+0x84>)
    205a:	4798      	blx	r3
			ledSetR();
    205c:	4b0b      	ldr	r3, [pc, #44]	; (208c <ledTask+0x88>)
    205e:	4798      	blx	r3
			ledState = 0;
    2060:	2200      	movs	r2, #0
    2062:	4b01      	ldr	r3, [pc, #4]	; (2068 <ledTask+0x64>)
    2064:	701a      	strb	r2, [r3, #0]
			break;
    2066:	e7d6      	b.n	2016 <ledTask+0x12>
    2068:	200000d2 	.word	0x200000d2
    206c:	20000004 	.word	0x20000004
    2070:	20000002 	.word	0x20000002
    2074:	000008a1 	.word	0x000008a1
    2078:	0000071d 	.word	0x0000071d
    207c:	0000072d 	.word	0x0000072d
    2080:	0000073d 	.word	0x0000073d
    2084:	0000074d 	.word	0x0000074d
    2088:	0000075d 	.word	0x0000075d
    208c:	0000070d 	.word	0x0000070d

00002090 <pressCntUpdate>:

/* Update display with new button preses ncount */
void pressCntUpdate (void)
{
    2090:	b510      	push	{r4, lr}
    2092:	b08a      	sub	sp, #40	; 0x28
	char str[25];
	/* Delete old string */
	UG_FillFrame(5, 50, 120, 60, 0);
    2094:	2300      	movs	r3, #0
    2096:	9300      	str	r3, [sp, #0]
    2098:	333c      	adds	r3, #60	; 0x3c
    209a:	2278      	movs	r2, #120	; 0x78
    209c:	2132      	movs	r1, #50	; 0x32
    209e:	2005      	movs	r0, #5
    20a0:	4c08      	ldr	r4, [pc, #32]	; (20c4 <pressCntUpdate+0x34>)
    20a2:	47a0      	blx	r4
	sprintf(str, "Button pressed: %3u", btnPressCnt);
    20a4:	4b08      	ldr	r3, [pc, #32]	; (20c8 <pressCntUpdate+0x38>)
    20a6:	681a      	ldr	r2, [r3, #0]
    20a8:	4908      	ldr	r1, [pc, #32]	; (20cc <pressCntUpdate+0x3c>)
    20aa:	a803      	add	r0, sp, #12
    20ac:	4b08      	ldr	r3, [pc, #32]	; (20d0 <pressCntUpdate+0x40>)
    20ae:	4798      	blx	r3
	UG_FontSelect(&FONT_5X12);
    20b0:	4808      	ldr	r0, [pc, #32]	; (20d4 <pressCntUpdate+0x44>)
    20b2:	4b09      	ldr	r3, [pc, #36]	; (20d8 <pressCntUpdate+0x48>)
    20b4:	4798      	blx	r3
	/*Write new string */
	UG_PutString(5, 50, str);
    20b6:	aa03      	add	r2, sp, #12
    20b8:	2132      	movs	r1, #50	; 0x32
    20ba:	2005      	movs	r0, #5
    20bc:	4b07      	ldr	r3, [pc, #28]	; (20dc <pressCntUpdate+0x4c>)
    20be:	4798      	blx	r3
}
    20c0:	b00a      	add	sp, #40	; 0x28
    20c2:	bd10      	pop	{r4, pc}
    20c4:	00000459 	.word	0x00000459
    20c8:	200000cc 	.word	0x200000cc
    20cc:	00007230 	.word	0x00007230
    20d0:	00003c3d 	.word	0x00003c3d
    20d4:	000045b8 	.word	0x000045b8
    20d8:	0000043d 	.word	0x0000043d
    20dc:	00000635 	.word	0x00000635

000020e0 <main>:



/* Main loop */
int main (void)
{
    20e0:	b570      	push	{r4, r5, r6, lr}
	
	static uint16_t curretnBtnPressCnt = 0;
	
	/* Initialize the system */
	system_init();
    20e2:	4b31      	ldr	r3, [pc, #196]	; (21a8 <main+0xc8>)
    20e4:	4798      	blx	r3
	ledInit();
    20e6:	4b31      	ldr	r3, [pc, #196]	; (21ac <main+0xcc>)
    20e8:	4798      	blx	r3
	displayInit();
    20ea:	4b31      	ldr	r3, [pc, #196]	; (21b0 <main+0xd0>)
    20ec:	4798      	blx	r3
	buttonInit(BTN_POLLING);
    20ee:	2000      	movs	r0, #0
    20f0:	4b30      	ldr	r3, [pc, #192]	; (21b4 <main+0xd4>)
    20f2:	4798      	blx	r3
	stimerInit();
    20f4:	4b30      	ldr	r3, [pc, #192]	; (21b8 <main+0xd8>)
    20f6:	4798      	blx	r3
	
	/*Logo display */
	ledSetR();
    20f8:	4b30      	ldr	r3, [pc, #192]	; (21bc <main+0xdc>)
    20fa:	4798      	blx	r3
	UG_FontSelect(&FONT_5X12);
    20fc:	4830      	ldr	r0, [pc, #192]	; (21c0 <main+0xe0>)
    20fe:	4b31      	ldr	r3, [pc, #196]	; (21c4 <main+0xe4>)
    2100:	4798      	blx	r3
	displayDrawImage(128, 64, sw_logo);
    2102:	4a31      	ldr	r2, [pc, #196]	; (21c8 <main+0xe8>)
    2104:	2140      	movs	r1, #64	; 0x40
    2106:	2080      	movs	r0, #128	; 0x80
    2108:	4b30      	ldr	r3, [pc, #192]	; (21cc <main+0xec>)
    210a:	4798      	blx	r3
	displayUpdate();
    210c:	4b30      	ldr	r3, [pc, #192]	; (21d0 <main+0xf0>)
    210e:	4798      	blx	r3
	
	/* CLK_TMR is used to stop program execution for 2 s */
	stimerSetTime(CLK_TMR, 2000, 0);
    2110:	2200      	movs	r2, #0
    2112:	21fa      	movs	r1, #250	; 0xfa
    2114:	00c9      	lsls	r1, r1, #3
    2116:	2002      	movs	r0, #2
    2118:	4b2e      	ldr	r3, [pc, #184]	; (21d4 <main+0xf4>)
    211a:	4798      	blx	r3
	stimerStart(CLK_TMR);
    211c:	2002      	movs	r0, #2
    211e:	4b2e      	ldr	r3, [pc, #184]	; (21d8 <main+0xf8>)
    2120:	4798      	blx	r3
	while(stimerGetTime(CLK_TMR))
    2122:	4c2e      	ldr	r4, [pc, #184]	; (21dc <main+0xfc>)
    2124:	2002      	movs	r0, #2
    2126:	47a0      	blx	r4
    2128:	2800      	cmp	r0, #0
    212a:	d1fb      	bne.n	2124 <main+0x44>
	{
		
	}
	
	displayClear();
    212c:	4b2c      	ldr	r3, [pc, #176]	; (21e0 <main+0x100>)
    212e:	4798      	blx	r3
	
	/* Setup all other software timers */
	stimerSetTime(LED_TMR, ledUpdateInterval, 1);
    2130:	4b2c      	ldr	r3, [pc, #176]	; (21e4 <main+0x104>)
    2132:	8819      	ldrh	r1, [r3, #0]
    2134:	b289      	uxth	r1, r1
    2136:	2201      	movs	r2, #1
    2138:	2000      	movs	r0, #0
    213a:	4e26      	ldr	r6, [pc, #152]	; (21d4 <main+0xf4>)
    213c:	47b0      	blx	r6
	stimerRegisterCallback(LED_TMR, ledTask);
    213e:	492a      	ldr	r1, [pc, #168]	; (21e8 <main+0x108>)
    2140:	2000      	movs	r0, #0
    2142:	4d2a      	ldr	r5, [pc, #168]	; (21ec <main+0x10c>)
    2144:	47a8      	blx	r5
	stimerStart(LED_TMR);
    2146:	2000      	movs	r0, #0
    2148:	4c23      	ldr	r4, [pc, #140]	; (21d8 <main+0xf8>)
    214a:	47a0      	blx	r4
	
	stimerSetTime(BTN_TMR, 10, 1);
    214c:	2201      	movs	r2, #1
    214e:	210a      	movs	r1, #10
    2150:	2001      	movs	r0, #1
    2152:	47b0      	blx	r6
	stimerRegisterCallback(BTN_TMR, buttonTask);
    2154:	4926      	ldr	r1, [pc, #152]	; (21f0 <main+0x110>)
    2156:	2001      	movs	r0, #1
    2158:	47a8      	blx	r5
	stimerStart(BTN_TMR);
    215a:	2001      	movs	r0, #1
    215c:	47a0      	blx	r4
	
	/* Write stuff on OLED */
	UG_FontSelect(&FONT_10X16);
    215e:	4825      	ldr	r0, [pc, #148]	; (21f4 <main+0x114>)
    2160:	4c18      	ldr	r4, [pc, #96]	; (21c4 <main+0xe4>)
    2162:	47a0      	blx	r4
	UG_FillScreen(0);
    2164:	2000      	movs	r0, #0
    2166:	4b24      	ldr	r3, [pc, #144]	; (21f8 <main+0x118>)
    2168:	4798      	blx	r3
	UG_PutString(5, 10, "MOSI M1");
    216a:	4a24      	ldr	r2, [pc, #144]	; (21fc <main+0x11c>)
    216c:	210a      	movs	r1, #10
    216e:	2005      	movs	r0, #5
    2170:	4d23      	ldr	r5, [pc, #140]	; (2200 <main+0x120>)
    2172:	47a8      	blx	r5
	UG_PutString(65, 28, "DEMO");
    2174:	4a23      	ldr	r2, [pc, #140]	; (2204 <main+0x124>)
    2176:	211c      	movs	r1, #28
    2178:	2041      	movs	r0, #65	; 0x41
    217a:	47a8      	blx	r5
	pressCntUpdate();
    217c:	4b22      	ldr	r3, [pc, #136]	; (2208 <main+0x128>)
    217e:	4798      	blx	r3
	displayUpdate();
    2180:	4b13      	ldr	r3, [pc, #76]	; (21d0 <main+0xf0>)
    2182:	4798      	blx	r3
	UG_FontSelect(&FONT_5X12);
    2184:	480e      	ldr	r0, [pc, #56]	; (21c0 <main+0xe0>)
    2186:	47a0      	blx	r4
	
	while(1)
	{
		/* If button has been pressed since last loop execution
		   update display with new count */
		if(curretnBtnPressCnt != btnPressCnt)
    2188:	4e20      	ldr	r6, [pc, #128]	; (220c <main+0x12c>)
    218a:	4c21      	ldr	r4, [pc, #132]	; (2210 <main+0x130>)
		{
			curretnBtnPressCnt = btnPressCnt;
    218c:	0025      	movs	r5, r4
		if(curretnBtnPressCnt != btnPressCnt)
    218e:	8832      	ldrh	r2, [r6, #0]
    2190:	6823      	ldr	r3, [r4, #0]
    2192:	429a      	cmp	r2, r3
    2194:	d0fc      	beq.n	2190 <main+0xb0>
			curretnBtnPressCnt = btnPressCnt;
    2196:	682a      	ldr	r2, [r5, #0]
    2198:	4b1c      	ldr	r3, [pc, #112]	; (220c <main+0x12c>)
    219a:	801a      	strh	r2, [r3, #0]
			pressCntUpdate();
    219c:	4b1a      	ldr	r3, [pc, #104]	; (2208 <main+0x128>)
    219e:	4798      	blx	r3
			displayUpdate();
    21a0:	4b0b      	ldr	r3, [pc, #44]	; (21d0 <main+0xf0>)
    21a2:	4798      	blx	r3
    21a4:	e7f3      	b.n	218e <main+0xae>
    21a6:	46c0      	nop			; (mov r8, r8)
    21a8:	00001e69 	.word	0x00001e69
    21ac:	000006c1 	.word	0x000006c1
    21b0:	00000261 	.word	0x00000261
    21b4:	00000115 	.word	0x00000115
    21b8:	0000076d 	.word	0x0000076d
    21bc:	0000070d 	.word	0x0000070d
    21c0:	000045b8 	.word	0x000045b8
    21c4:	0000043d 	.word	0x0000043d
    21c8:	00007244 	.word	0x00007244
    21cc:	00000361 	.word	0x00000361
    21d0:	00000305 	.word	0x00000305
    21d4:	000008a1 	.word	0x000008a1
    21d8:	000008d1 	.word	0x000008d1
    21dc:	0000090d 	.word	0x0000090d
    21e0:	000001e9 	.word	0x000001e9
    21e4:	20000004 	.word	0x20000004
    21e8:	00002005 	.word	0x00002005
    21ec:	00000919 	.word	0x00000919
    21f0:	00001fa1 	.word	0x00001fa1
    21f4:	000045b0 	.word	0x000045b0
    21f8:	000004dd 	.word	0x000004dd
    21fc:	00007220 	.word	0x00007220
    2200:	00000635 	.word	0x00000635
    2204:	00007228 	.word	0x00007228
    2208:	00002091 	.word	0x00002091
    220c:	200000d0 	.word	0x200000d0
    2210:	200000cc 	.word	0x200000cc

00002214 <__udivsi3>:
    2214:	2200      	movs	r2, #0
    2216:	0843      	lsrs	r3, r0, #1
    2218:	428b      	cmp	r3, r1
    221a:	d374      	bcc.n	2306 <__udivsi3+0xf2>
    221c:	0903      	lsrs	r3, r0, #4
    221e:	428b      	cmp	r3, r1
    2220:	d35f      	bcc.n	22e2 <__udivsi3+0xce>
    2222:	0a03      	lsrs	r3, r0, #8
    2224:	428b      	cmp	r3, r1
    2226:	d344      	bcc.n	22b2 <__udivsi3+0x9e>
    2228:	0b03      	lsrs	r3, r0, #12
    222a:	428b      	cmp	r3, r1
    222c:	d328      	bcc.n	2280 <__udivsi3+0x6c>
    222e:	0c03      	lsrs	r3, r0, #16
    2230:	428b      	cmp	r3, r1
    2232:	d30d      	bcc.n	2250 <__udivsi3+0x3c>
    2234:	22ff      	movs	r2, #255	; 0xff
    2236:	0209      	lsls	r1, r1, #8
    2238:	ba12      	rev	r2, r2
    223a:	0c03      	lsrs	r3, r0, #16
    223c:	428b      	cmp	r3, r1
    223e:	d302      	bcc.n	2246 <__udivsi3+0x32>
    2240:	1212      	asrs	r2, r2, #8
    2242:	0209      	lsls	r1, r1, #8
    2244:	d065      	beq.n	2312 <__udivsi3+0xfe>
    2246:	0b03      	lsrs	r3, r0, #12
    2248:	428b      	cmp	r3, r1
    224a:	d319      	bcc.n	2280 <__udivsi3+0x6c>
    224c:	e000      	b.n	2250 <__udivsi3+0x3c>
    224e:	0a09      	lsrs	r1, r1, #8
    2250:	0bc3      	lsrs	r3, r0, #15
    2252:	428b      	cmp	r3, r1
    2254:	d301      	bcc.n	225a <__udivsi3+0x46>
    2256:	03cb      	lsls	r3, r1, #15
    2258:	1ac0      	subs	r0, r0, r3
    225a:	4152      	adcs	r2, r2
    225c:	0b83      	lsrs	r3, r0, #14
    225e:	428b      	cmp	r3, r1
    2260:	d301      	bcc.n	2266 <__udivsi3+0x52>
    2262:	038b      	lsls	r3, r1, #14
    2264:	1ac0      	subs	r0, r0, r3
    2266:	4152      	adcs	r2, r2
    2268:	0b43      	lsrs	r3, r0, #13
    226a:	428b      	cmp	r3, r1
    226c:	d301      	bcc.n	2272 <__udivsi3+0x5e>
    226e:	034b      	lsls	r3, r1, #13
    2270:	1ac0      	subs	r0, r0, r3
    2272:	4152      	adcs	r2, r2
    2274:	0b03      	lsrs	r3, r0, #12
    2276:	428b      	cmp	r3, r1
    2278:	d301      	bcc.n	227e <__udivsi3+0x6a>
    227a:	030b      	lsls	r3, r1, #12
    227c:	1ac0      	subs	r0, r0, r3
    227e:	4152      	adcs	r2, r2
    2280:	0ac3      	lsrs	r3, r0, #11
    2282:	428b      	cmp	r3, r1
    2284:	d301      	bcc.n	228a <__udivsi3+0x76>
    2286:	02cb      	lsls	r3, r1, #11
    2288:	1ac0      	subs	r0, r0, r3
    228a:	4152      	adcs	r2, r2
    228c:	0a83      	lsrs	r3, r0, #10
    228e:	428b      	cmp	r3, r1
    2290:	d301      	bcc.n	2296 <__udivsi3+0x82>
    2292:	028b      	lsls	r3, r1, #10
    2294:	1ac0      	subs	r0, r0, r3
    2296:	4152      	adcs	r2, r2
    2298:	0a43      	lsrs	r3, r0, #9
    229a:	428b      	cmp	r3, r1
    229c:	d301      	bcc.n	22a2 <__udivsi3+0x8e>
    229e:	024b      	lsls	r3, r1, #9
    22a0:	1ac0      	subs	r0, r0, r3
    22a2:	4152      	adcs	r2, r2
    22a4:	0a03      	lsrs	r3, r0, #8
    22a6:	428b      	cmp	r3, r1
    22a8:	d301      	bcc.n	22ae <__udivsi3+0x9a>
    22aa:	020b      	lsls	r3, r1, #8
    22ac:	1ac0      	subs	r0, r0, r3
    22ae:	4152      	adcs	r2, r2
    22b0:	d2cd      	bcs.n	224e <__udivsi3+0x3a>
    22b2:	09c3      	lsrs	r3, r0, #7
    22b4:	428b      	cmp	r3, r1
    22b6:	d301      	bcc.n	22bc <__udivsi3+0xa8>
    22b8:	01cb      	lsls	r3, r1, #7
    22ba:	1ac0      	subs	r0, r0, r3
    22bc:	4152      	adcs	r2, r2
    22be:	0983      	lsrs	r3, r0, #6
    22c0:	428b      	cmp	r3, r1
    22c2:	d301      	bcc.n	22c8 <__udivsi3+0xb4>
    22c4:	018b      	lsls	r3, r1, #6
    22c6:	1ac0      	subs	r0, r0, r3
    22c8:	4152      	adcs	r2, r2
    22ca:	0943      	lsrs	r3, r0, #5
    22cc:	428b      	cmp	r3, r1
    22ce:	d301      	bcc.n	22d4 <__udivsi3+0xc0>
    22d0:	014b      	lsls	r3, r1, #5
    22d2:	1ac0      	subs	r0, r0, r3
    22d4:	4152      	adcs	r2, r2
    22d6:	0903      	lsrs	r3, r0, #4
    22d8:	428b      	cmp	r3, r1
    22da:	d301      	bcc.n	22e0 <__udivsi3+0xcc>
    22dc:	010b      	lsls	r3, r1, #4
    22de:	1ac0      	subs	r0, r0, r3
    22e0:	4152      	adcs	r2, r2
    22e2:	08c3      	lsrs	r3, r0, #3
    22e4:	428b      	cmp	r3, r1
    22e6:	d301      	bcc.n	22ec <__udivsi3+0xd8>
    22e8:	00cb      	lsls	r3, r1, #3
    22ea:	1ac0      	subs	r0, r0, r3
    22ec:	4152      	adcs	r2, r2
    22ee:	0883      	lsrs	r3, r0, #2
    22f0:	428b      	cmp	r3, r1
    22f2:	d301      	bcc.n	22f8 <__udivsi3+0xe4>
    22f4:	008b      	lsls	r3, r1, #2
    22f6:	1ac0      	subs	r0, r0, r3
    22f8:	4152      	adcs	r2, r2
    22fa:	0843      	lsrs	r3, r0, #1
    22fc:	428b      	cmp	r3, r1
    22fe:	d301      	bcc.n	2304 <__udivsi3+0xf0>
    2300:	004b      	lsls	r3, r1, #1
    2302:	1ac0      	subs	r0, r0, r3
    2304:	4152      	adcs	r2, r2
    2306:	1a41      	subs	r1, r0, r1
    2308:	d200      	bcs.n	230c <__udivsi3+0xf8>
    230a:	4601      	mov	r1, r0
    230c:	4152      	adcs	r2, r2
    230e:	4610      	mov	r0, r2
    2310:	4770      	bx	lr
    2312:	e7ff      	b.n	2314 <__udivsi3+0x100>
    2314:	b501      	push	{r0, lr}
    2316:	2000      	movs	r0, #0
    2318:	f000 f806 	bl	2328 <__aeabi_idiv0>
    231c:	bd02      	pop	{r1, pc}
    231e:	46c0      	nop			; (mov r8, r8)

00002320 <__aeabi_uidivmod>:
    2320:	2900      	cmp	r1, #0
    2322:	d0f7      	beq.n	2314 <__udivsi3+0x100>
    2324:	e776      	b.n	2214 <__udivsi3>
    2326:	4770      	bx	lr

00002328 <__aeabi_idiv0>:
    2328:	4770      	bx	lr
    232a:	46c0      	nop			; (mov r8, r8)

0000232c <__aeabi_dadd>:
    232c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    232e:	4645      	mov	r5, r8
    2330:	46de      	mov	lr, fp
    2332:	4657      	mov	r7, sl
    2334:	464e      	mov	r6, r9
    2336:	030c      	lsls	r4, r1, #12
    2338:	b5e0      	push	{r5, r6, r7, lr}
    233a:	004e      	lsls	r6, r1, #1
    233c:	0fc9      	lsrs	r1, r1, #31
    233e:	4688      	mov	r8, r1
    2340:	000d      	movs	r5, r1
    2342:	0a61      	lsrs	r1, r4, #9
    2344:	0f44      	lsrs	r4, r0, #29
    2346:	430c      	orrs	r4, r1
    2348:	00c7      	lsls	r7, r0, #3
    234a:	0319      	lsls	r1, r3, #12
    234c:	0058      	lsls	r0, r3, #1
    234e:	0fdb      	lsrs	r3, r3, #31
    2350:	469b      	mov	fp, r3
    2352:	0a4b      	lsrs	r3, r1, #9
    2354:	0f51      	lsrs	r1, r2, #29
    2356:	430b      	orrs	r3, r1
    2358:	0d76      	lsrs	r6, r6, #21
    235a:	0d40      	lsrs	r0, r0, #21
    235c:	0019      	movs	r1, r3
    235e:	00d2      	lsls	r2, r2, #3
    2360:	45d8      	cmp	r8, fp
    2362:	d100      	bne.n	2366 <__aeabi_dadd+0x3a>
    2364:	e0ae      	b.n	24c4 <__aeabi_dadd+0x198>
    2366:	1a35      	subs	r5, r6, r0
    2368:	2d00      	cmp	r5, #0
    236a:	dc00      	bgt.n	236e <__aeabi_dadd+0x42>
    236c:	e0f6      	b.n	255c <__aeabi_dadd+0x230>
    236e:	2800      	cmp	r0, #0
    2370:	d10f      	bne.n	2392 <__aeabi_dadd+0x66>
    2372:	4313      	orrs	r3, r2
    2374:	d100      	bne.n	2378 <__aeabi_dadd+0x4c>
    2376:	e0db      	b.n	2530 <__aeabi_dadd+0x204>
    2378:	1e6b      	subs	r3, r5, #1
    237a:	2b00      	cmp	r3, #0
    237c:	d000      	beq.n	2380 <__aeabi_dadd+0x54>
    237e:	e137      	b.n	25f0 <__aeabi_dadd+0x2c4>
    2380:	1aba      	subs	r2, r7, r2
    2382:	4297      	cmp	r7, r2
    2384:	41bf      	sbcs	r7, r7
    2386:	1a64      	subs	r4, r4, r1
    2388:	427f      	negs	r7, r7
    238a:	1be4      	subs	r4, r4, r7
    238c:	2601      	movs	r6, #1
    238e:	0017      	movs	r7, r2
    2390:	e024      	b.n	23dc <__aeabi_dadd+0xb0>
    2392:	4bc6      	ldr	r3, [pc, #792]	; (26ac <__aeabi_dadd+0x380>)
    2394:	429e      	cmp	r6, r3
    2396:	d04d      	beq.n	2434 <__aeabi_dadd+0x108>
    2398:	2380      	movs	r3, #128	; 0x80
    239a:	041b      	lsls	r3, r3, #16
    239c:	4319      	orrs	r1, r3
    239e:	2d38      	cmp	r5, #56	; 0x38
    23a0:	dd00      	ble.n	23a4 <__aeabi_dadd+0x78>
    23a2:	e107      	b.n	25b4 <__aeabi_dadd+0x288>
    23a4:	2d1f      	cmp	r5, #31
    23a6:	dd00      	ble.n	23aa <__aeabi_dadd+0x7e>
    23a8:	e138      	b.n	261c <__aeabi_dadd+0x2f0>
    23aa:	2020      	movs	r0, #32
    23ac:	1b43      	subs	r3, r0, r5
    23ae:	469a      	mov	sl, r3
    23b0:	000b      	movs	r3, r1
    23b2:	4650      	mov	r0, sl
    23b4:	4083      	lsls	r3, r0
    23b6:	4699      	mov	r9, r3
    23b8:	0013      	movs	r3, r2
    23ba:	4648      	mov	r0, r9
    23bc:	40eb      	lsrs	r3, r5
    23be:	4318      	orrs	r0, r3
    23c0:	0003      	movs	r3, r0
    23c2:	4650      	mov	r0, sl
    23c4:	4082      	lsls	r2, r0
    23c6:	1e50      	subs	r0, r2, #1
    23c8:	4182      	sbcs	r2, r0
    23ca:	40e9      	lsrs	r1, r5
    23cc:	431a      	orrs	r2, r3
    23ce:	1aba      	subs	r2, r7, r2
    23d0:	1a61      	subs	r1, r4, r1
    23d2:	4297      	cmp	r7, r2
    23d4:	41a4      	sbcs	r4, r4
    23d6:	0017      	movs	r7, r2
    23d8:	4264      	negs	r4, r4
    23da:	1b0c      	subs	r4, r1, r4
    23dc:	0223      	lsls	r3, r4, #8
    23de:	d562      	bpl.n	24a6 <__aeabi_dadd+0x17a>
    23e0:	0264      	lsls	r4, r4, #9
    23e2:	0a65      	lsrs	r5, r4, #9
    23e4:	2d00      	cmp	r5, #0
    23e6:	d100      	bne.n	23ea <__aeabi_dadd+0xbe>
    23e8:	e0df      	b.n	25aa <__aeabi_dadd+0x27e>
    23ea:	0028      	movs	r0, r5
    23ec:	f001 fbe4 	bl	3bb8 <__clzsi2>
    23f0:	0003      	movs	r3, r0
    23f2:	3b08      	subs	r3, #8
    23f4:	2b1f      	cmp	r3, #31
    23f6:	dd00      	ble.n	23fa <__aeabi_dadd+0xce>
    23f8:	e0d2      	b.n	25a0 <__aeabi_dadd+0x274>
    23fa:	2220      	movs	r2, #32
    23fc:	003c      	movs	r4, r7
    23fe:	1ad2      	subs	r2, r2, r3
    2400:	409d      	lsls	r5, r3
    2402:	40d4      	lsrs	r4, r2
    2404:	409f      	lsls	r7, r3
    2406:	4325      	orrs	r5, r4
    2408:	429e      	cmp	r6, r3
    240a:	dd00      	ble.n	240e <__aeabi_dadd+0xe2>
    240c:	e0c4      	b.n	2598 <__aeabi_dadd+0x26c>
    240e:	1b9e      	subs	r6, r3, r6
    2410:	1c73      	adds	r3, r6, #1
    2412:	2b1f      	cmp	r3, #31
    2414:	dd00      	ble.n	2418 <__aeabi_dadd+0xec>
    2416:	e0f1      	b.n	25fc <__aeabi_dadd+0x2d0>
    2418:	2220      	movs	r2, #32
    241a:	0038      	movs	r0, r7
    241c:	0029      	movs	r1, r5
    241e:	1ad2      	subs	r2, r2, r3
    2420:	40d8      	lsrs	r0, r3
    2422:	4091      	lsls	r1, r2
    2424:	4097      	lsls	r7, r2
    2426:	002c      	movs	r4, r5
    2428:	4301      	orrs	r1, r0
    242a:	1e78      	subs	r0, r7, #1
    242c:	4187      	sbcs	r7, r0
    242e:	40dc      	lsrs	r4, r3
    2430:	2600      	movs	r6, #0
    2432:	430f      	orrs	r7, r1
    2434:	077b      	lsls	r3, r7, #29
    2436:	d009      	beq.n	244c <__aeabi_dadd+0x120>
    2438:	230f      	movs	r3, #15
    243a:	403b      	ands	r3, r7
    243c:	2b04      	cmp	r3, #4
    243e:	d005      	beq.n	244c <__aeabi_dadd+0x120>
    2440:	1d3b      	adds	r3, r7, #4
    2442:	42bb      	cmp	r3, r7
    2444:	41bf      	sbcs	r7, r7
    2446:	427f      	negs	r7, r7
    2448:	19e4      	adds	r4, r4, r7
    244a:	001f      	movs	r7, r3
    244c:	0223      	lsls	r3, r4, #8
    244e:	d52c      	bpl.n	24aa <__aeabi_dadd+0x17e>
    2450:	4b96      	ldr	r3, [pc, #600]	; (26ac <__aeabi_dadd+0x380>)
    2452:	3601      	adds	r6, #1
    2454:	429e      	cmp	r6, r3
    2456:	d100      	bne.n	245a <__aeabi_dadd+0x12e>
    2458:	e09a      	b.n	2590 <__aeabi_dadd+0x264>
    245a:	4645      	mov	r5, r8
    245c:	4b94      	ldr	r3, [pc, #592]	; (26b0 <__aeabi_dadd+0x384>)
    245e:	08ff      	lsrs	r7, r7, #3
    2460:	401c      	ands	r4, r3
    2462:	0760      	lsls	r0, r4, #29
    2464:	0576      	lsls	r6, r6, #21
    2466:	0264      	lsls	r4, r4, #9
    2468:	4307      	orrs	r7, r0
    246a:	0b24      	lsrs	r4, r4, #12
    246c:	0d76      	lsrs	r6, r6, #21
    246e:	2100      	movs	r1, #0
    2470:	0324      	lsls	r4, r4, #12
    2472:	0b23      	lsrs	r3, r4, #12
    2474:	0d0c      	lsrs	r4, r1, #20
    2476:	4a8f      	ldr	r2, [pc, #572]	; (26b4 <__aeabi_dadd+0x388>)
    2478:	0524      	lsls	r4, r4, #20
    247a:	431c      	orrs	r4, r3
    247c:	4014      	ands	r4, r2
    247e:	0533      	lsls	r3, r6, #20
    2480:	4323      	orrs	r3, r4
    2482:	005b      	lsls	r3, r3, #1
    2484:	07ed      	lsls	r5, r5, #31
    2486:	085b      	lsrs	r3, r3, #1
    2488:	432b      	orrs	r3, r5
    248a:	0038      	movs	r0, r7
    248c:	0019      	movs	r1, r3
    248e:	bc3c      	pop	{r2, r3, r4, r5}
    2490:	4690      	mov	r8, r2
    2492:	4699      	mov	r9, r3
    2494:	46a2      	mov	sl, r4
    2496:	46ab      	mov	fp, r5
    2498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    249a:	4664      	mov	r4, ip
    249c:	4304      	orrs	r4, r0
    249e:	d100      	bne.n	24a2 <__aeabi_dadd+0x176>
    24a0:	e211      	b.n	28c6 <__aeabi_dadd+0x59a>
    24a2:	0004      	movs	r4, r0
    24a4:	4667      	mov	r7, ip
    24a6:	077b      	lsls	r3, r7, #29
    24a8:	d1c6      	bne.n	2438 <__aeabi_dadd+0x10c>
    24aa:	4645      	mov	r5, r8
    24ac:	0760      	lsls	r0, r4, #29
    24ae:	08ff      	lsrs	r7, r7, #3
    24b0:	4307      	orrs	r7, r0
    24b2:	08e4      	lsrs	r4, r4, #3
    24b4:	4b7d      	ldr	r3, [pc, #500]	; (26ac <__aeabi_dadd+0x380>)
    24b6:	429e      	cmp	r6, r3
    24b8:	d030      	beq.n	251c <__aeabi_dadd+0x1f0>
    24ba:	0324      	lsls	r4, r4, #12
    24bc:	0576      	lsls	r6, r6, #21
    24be:	0b24      	lsrs	r4, r4, #12
    24c0:	0d76      	lsrs	r6, r6, #21
    24c2:	e7d4      	b.n	246e <__aeabi_dadd+0x142>
    24c4:	1a33      	subs	r3, r6, r0
    24c6:	469a      	mov	sl, r3
    24c8:	2b00      	cmp	r3, #0
    24ca:	dd78      	ble.n	25be <__aeabi_dadd+0x292>
    24cc:	2800      	cmp	r0, #0
    24ce:	d031      	beq.n	2534 <__aeabi_dadd+0x208>
    24d0:	4876      	ldr	r0, [pc, #472]	; (26ac <__aeabi_dadd+0x380>)
    24d2:	4286      	cmp	r6, r0
    24d4:	d0ae      	beq.n	2434 <__aeabi_dadd+0x108>
    24d6:	2080      	movs	r0, #128	; 0x80
    24d8:	0400      	lsls	r0, r0, #16
    24da:	4301      	orrs	r1, r0
    24dc:	4653      	mov	r3, sl
    24de:	2b38      	cmp	r3, #56	; 0x38
    24e0:	dc00      	bgt.n	24e4 <__aeabi_dadd+0x1b8>
    24e2:	e0e9      	b.n	26b8 <__aeabi_dadd+0x38c>
    24e4:	430a      	orrs	r2, r1
    24e6:	1e51      	subs	r1, r2, #1
    24e8:	418a      	sbcs	r2, r1
    24ea:	2100      	movs	r1, #0
    24ec:	19d2      	adds	r2, r2, r7
    24ee:	42ba      	cmp	r2, r7
    24f0:	41bf      	sbcs	r7, r7
    24f2:	1909      	adds	r1, r1, r4
    24f4:	427c      	negs	r4, r7
    24f6:	0017      	movs	r7, r2
    24f8:	190c      	adds	r4, r1, r4
    24fa:	0223      	lsls	r3, r4, #8
    24fc:	d5d3      	bpl.n	24a6 <__aeabi_dadd+0x17a>
    24fe:	4b6b      	ldr	r3, [pc, #428]	; (26ac <__aeabi_dadd+0x380>)
    2500:	3601      	adds	r6, #1
    2502:	429e      	cmp	r6, r3
    2504:	d100      	bne.n	2508 <__aeabi_dadd+0x1dc>
    2506:	e13a      	b.n	277e <__aeabi_dadd+0x452>
    2508:	2001      	movs	r0, #1
    250a:	4b69      	ldr	r3, [pc, #420]	; (26b0 <__aeabi_dadd+0x384>)
    250c:	401c      	ands	r4, r3
    250e:	087b      	lsrs	r3, r7, #1
    2510:	4007      	ands	r7, r0
    2512:	431f      	orrs	r7, r3
    2514:	07e0      	lsls	r0, r4, #31
    2516:	4307      	orrs	r7, r0
    2518:	0864      	lsrs	r4, r4, #1
    251a:	e78b      	b.n	2434 <__aeabi_dadd+0x108>
    251c:	0023      	movs	r3, r4
    251e:	433b      	orrs	r3, r7
    2520:	d100      	bne.n	2524 <__aeabi_dadd+0x1f8>
    2522:	e1cb      	b.n	28bc <__aeabi_dadd+0x590>
    2524:	2280      	movs	r2, #128	; 0x80
    2526:	0312      	lsls	r2, r2, #12
    2528:	4314      	orrs	r4, r2
    252a:	0324      	lsls	r4, r4, #12
    252c:	0b24      	lsrs	r4, r4, #12
    252e:	e79e      	b.n	246e <__aeabi_dadd+0x142>
    2530:	002e      	movs	r6, r5
    2532:	e77f      	b.n	2434 <__aeabi_dadd+0x108>
    2534:	0008      	movs	r0, r1
    2536:	4310      	orrs	r0, r2
    2538:	d100      	bne.n	253c <__aeabi_dadd+0x210>
    253a:	e0b4      	b.n	26a6 <__aeabi_dadd+0x37a>
    253c:	1e58      	subs	r0, r3, #1
    253e:	2800      	cmp	r0, #0
    2540:	d000      	beq.n	2544 <__aeabi_dadd+0x218>
    2542:	e0de      	b.n	2702 <__aeabi_dadd+0x3d6>
    2544:	18ba      	adds	r2, r7, r2
    2546:	42ba      	cmp	r2, r7
    2548:	419b      	sbcs	r3, r3
    254a:	1864      	adds	r4, r4, r1
    254c:	425b      	negs	r3, r3
    254e:	18e4      	adds	r4, r4, r3
    2550:	0017      	movs	r7, r2
    2552:	2601      	movs	r6, #1
    2554:	0223      	lsls	r3, r4, #8
    2556:	d5a6      	bpl.n	24a6 <__aeabi_dadd+0x17a>
    2558:	2602      	movs	r6, #2
    255a:	e7d5      	b.n	2508 <__aeabi_dadd+0x1dc>
    255c:	2d00      	cmp	r5, #0
    255e:	d16e      	bne.n	263e <__aeabi_dadd+0x312>
    2560:	1c70      	adds	r0, r6, #1
    2562:	0540      	lsls	r0, r0, #21
    2564:	0d40      	lsrs	r0, r0, #21
    2566:	2801      	cmp	r0, #1
    2568:	dc00      	bgt.n	256c <__aeabi_dadd+0x240>
    256a:	e0f9      	b.n	2760 <__aeabi_dadd+0x434>
    256c:	1ab8      	subs	r0, r7, r2
    256e:	4684      	mov	ip, r0
    2570:	4287      	cmp	r7, r0
    2572:	4180      	sbcs	r0, r0
    2574:	1ae5      	subs	r5, r4, r3
    2576:	4240      	negs	r0, r0
    2578:	1a2d      	subs	r5, r5, r0
    257a:	0228      	lsls	r0, r5, #8
    257c:	d400      	bmi.n	2580 <__aeabi_dadd+0x254>
    257e:	e089      	b.n	2694 <__aeabi_dadd+0x368>
    2580:	1bd7      	subs	r7, r2, r7
    2582:	42ba      	cmp	r2, r7
    2584:	4192      	sbcs	r2, r2
    2586:	1b1c      	subs	r4, r3, r4
    2588:	4252      	negs	r2, r2
    258a:	1aa5      	subs	r5, r4, r2
    258c:	46d8      	mov	r8, fp
    258e:	e729      	b.n	23e4 <__aeabi_dadd+0xb8>
    2590:	4645      	mov	r5, r8
    2592:	2400      	movs	r4, #0
    2594:	2700      	movs	r7, #0
    2596:	e76a      	b.n	246e <__aeabi_dadd+0x142>
    2598:	4c45      	ldr	r4, [pc, #276]	; (26b0 <__aeabi_dadd+0x384>)
    259a:	1af6      	subs	r6, r6, r3
    259c:	402c      	ands	r4, r5
    259e:	e749      	b.n	2434 <__aeabi_dadd+0x108>
    25a0:	003d      	movs	r5, r7
    25a2:	3828      	subs	r0, #40	; 0x28
    25a4:	4085      	lsls	r5, r0
    25a6:	2700      	movs	r7, #0
    25a8:	e72e      	b.n	2408 <__aeabi_dadd+0xdc>
    25aa:	0038      	movs	r0, r7
    25ac:	f001 fb04 	bl	3bb8 <__clzsi2>
    25b0:	3020      	adds	r0, #32
    25b2:	e71d      	b.n	23f0 <__aeabi_dadd+0xc4>
    25b4:	430a      	orrs	r2, r1
    25b6:	1e51      	subs	r1, r2, #1
    25b8:	418a      	sbcs	r2, r1
    25ba:	2100      	movs	r1, #0
    25bc:	e707      	b.n	23ce <__aeabi_dadd+0xa2>
    25be:	2b00      	cmp	r3, #0
    25c0:	d000      	beq.n	25c4 <__aeabi_dadd+0x298>
    25c2:	e0f3      	b.n	27ac <__aeabi_dadd+0x480>
    25c4:	1c70      	adds	r0, r6, #1
    25c6:	0543      	lsls	r3, r0, #21
    25c8:	0d5b      	lsrs	r3, r3, #21
    25ca:	2b01      	cmp	r3, #1
    25cc:	dc00      	bgt.n	25d0 <__aeabi_dadd+0x2a4>
    25ce:	e0ad      	b.n	272c <__aeabi_dadd+0x400>
    25d0:	4b36      	ldr	r3, [pc, #216]	; (26ac <__aeabi_dadd+0x380>)
    25d2:	4298      	cmp	r0, r3
    25d4:	d100      	bne.n	25d8 <__aeabi_dadd+0x2ac>
    25d6:	e0d1      	b.n	277c <__aeabi_dadd+0x450>
    25d8:	18ba      	adds	r2, r7, r2
    25da:	42ba      	cmp	r2, r7
    25dc:	41bf      	sbcs	r7, r7
    25de:	1864      	adds	r4, r4, r1
    25e0:	427f      	negs	r7, r7
    25e2:	19e4      	adds	r4, r4, r7
    25e4:	07e7      	lsls	r7, r4, #31
    25e6:	0852      	lsrs	r2, r2, #1
    25e8:	4317      	orrs	r7, r2
    25ea:	0864      	lsrs	r4, r4, #1
    25ec:	0006      	movs	r6, r0
    25ee:	e721      	b.n	2434 <__aeabi_dadd+0x108>
    25f0:	482e      	ldr	r0, [pc, #184]	; (26ac <__aeabi_dadd+0x380>)
    25f2:	4285      	cmp	r5, r0
    25f4:	d100      	bne.n	25f8 <__aeabi_dadd+0x2cc>
    25f6:	e093      	b.n	2720 <__aeabi_dadd+0x3f4>
    25f8:	001d      	movs	r5, r3
    25fa:	e6d0      	b.n	239e <__aeabi_dadd+0x72>
    25fc:	0029      	movs	r1, r5
    25fe:	3e1f      	subs	r6, #31
    2600:	40f1      	lsrs	r1, r6
    2602:	2b20      	cmp	r3, #32
    2604:	d100      	bne.n	2608 <__aeabi_dadd+0x2dc>
    2606:	e08d      	b.n	2724 <__aeabi_dadd+0x3f8>
    2608:	2240      	movs	r2, #64	; 0x40
    260a:	1ad3      	subs	r3, r2, r3
    260c:	409d      	lsls	r5, r3
    260e:	432f      	orrs	r7, r5
    2610:	1e7d      	subs	r5, r7, #1
    2612:	41af      	sbcs	r7, r5
    2614:	2400      	movs	r4, #0
    2616:	430f      	orrs	r7, r1
    2618:	2600      	movs	r6, #0
    261a:	e744      	b.n	24a6 <__aeabi_dadd+0x17a>
    261c:	002b      	movs	r3, r5
    261e:	0008      	movs	r0, r1
    2620:	3b20      	subs	r3, #32
    2622:	40d8      	lsrs	r0, r3
    2624:	0003      	movs	r3, r0
    2626:	2d20      	cmp	r5, #32
    2628:	d100      	bne.n	262c <__aeabi_dadd+0x300>
    262a:	e07d      	b.n	2728 <__aeabi_dadd+0x3fc>
    262c:	2040      	movs	r0, #64	; 0x40
    262e:	1b45      	subs	r5, r0, r5
    2630:	40a9      	lsls	r1, r5
    2632:	430a      	orrs	r2, r1
    2634:	1e51      	subs	r1, r2, #1
    2636:	418a      	sbcs	r2, r1
    2638:	2100      	movs	r1, #0
    263a:	431a      	orrs	r2, r3
    263c:	e6c7      	b.n	23ce <__aeabi_dadd+0xa2>
    263e:	2e00      	cmp	r6, #0
    2640:	d050      	beq.n	26e4 <__aeabi_dadd+0x3b8>
    2642:	4e1a      	ldr	r6, [pc, #104]	; (26ac <__aeabi_dadd+0x380>)
    2644:	42b0      	cmp	r0, r6
    2646:	d057      	beq.n	26f8 <__aeabi_dadd+0x3cc>
    2648:	2680      	movs	r6, #128	; 0x80
    264a:	426b      	negs	r3, r5
    264c:	4699      	mov	r9, r3
    264e:	0436      	lsls	r6, r6, #16
    2650:	4334      	orrs	r4, r6
    2652:	464b      	mov	r3, r9
    2654:	2b38      	cmp	r3, #56	; 0x38
    2656:	dd00      	ble.n	265a <__aeabi_dadd+0x32e>
    2658:	e0d6      	b.n	2808 <__aeabi_dadd+0x4dc>
    265a:	2b1f      	cmp	r3, #31
    265c:	dd00      	ble.n	2660 <__aeabi_dadd+0x334>
    265e:	e135      	b.n	28cc <__aeabi_dadd+0x5a0>
    2660:	2620      	movs	r6, #32
    2662:	1af5      	subs	r5, r6, r3
    2664:	0026      	movs	r6, r4
    2666:	40ae      	lsls	r6, r5
    2668:	46b2      	mov	sl, r6
    266a:	003e      	movs	r6, r7
    266c:	40de      	lsrs	r6, r3
    266e:	46ac      	mov	ip, r5
    2670:	0035      	movs	r5, r6
    2672:	4656      	mov	r6, sl
    2674:	432e      	orrs	r6, r5
    2676:	4665      	mov	r5, ip
    2678:	40af      	lsls	r7, r5
    267a:	1e7d      	subs	r5, r7, #1
    267c:	41af      	sbcs	r7, r5
    267e:	40dc      	lsrs	r4, r3
    2680:	4337      	orrs	r7, r6
    2682:	1bd7      	subs	r7, r2, r7
    2684:	42ba      	cmp	r2, r7
    2686:	4192      	sbcs	r2, r2
    2688:	1b0c      	subs	r4, r1, r4
    268a:	4252      	negs	r2, r2
    268c:	1aa4      	subs	r4, r4, r2
    268e:	0006      	movs	r6, r0
    2690:	46d8      	mov	r8, fp
    2692:	e6a3      	b.n	23dc <__aeabi_dadd+0xb0>
    2694:	4664      	mov	r4, ip
    2696:	4667      	mov	r7, ip
    2698:	432c      	orrs	r4, r5
    269a:	d000      	beq.n	269e <__aeabi_dadd+0x372>
    269c:	e6a2      	b.n	23e4 <__aeabi_dadd+0xb8>
    269e:	2500      	movs	r5, #0
    26a0:	2600      	movs	r6, #0
    26a2:	2700      	movs	r7, #0
    26a4:	e706      	b.n	24b4 <__aeabi_dadd+0x188>
    26a6:	001e      	movs	r6, r3
    26a8:	e6c4      	b.n	2434 <__aeabi_dadd+0x108>
    26aa:	46c0      	nop			; (mov r8, r8)
    26ac:	000007ff 	.word	0x000007ff
    26b0:	ff7fffff 	.word	0xff7fffff
    26b4:	800fffff 	.word	0x800fffff
    26b8:	2b1f      	cmp	r3, #31
    26ba:	dc63      	bgt.n	2784 <__aeabi_dadd+0x458>
    26bc:	2020      	movs	r0, #32
    26be:	1ac3      	subs	r3, r0, r3
    26c0:	0008      	movs	r0, r1
    26c2:	4098      	lsls	r0, r3
    26c4:	469c      	mov	ip, r3
    26c6:	4683      	mov	fp, r0
    26c8:	4653      	mov	r3, sl
    26ca:	0010      	movs	r0, r2
    26cc:	40d8      	lsrs	r0, r3
    26ce:	0003      	movs	r3, r0
    26d0:	4658      	mov	r0, fp
    26d2:	4318      	orrs	r0, r3
    26d4:	4663      	mov	r3, ip
    26d6:	409a      	lsls	r2, r3
    26d8:	1e53      	subs	r3, r2, #1
    26da:	419a      	sbcs	r2, r3
    26dc:	4653      	mov	r3, sl
    26de:	4302      	orrs	r2, r0
    26e0:	40d9      	lsrs	r1, r3
    26e2:	e703      	b.n	24ec <__aeabi_dadd+0x1c0>
    26e4:	0026      	movs	r6, r4
    26e6:	433e      	orrs	r6, r7
    26e8:	d006      	beq.n	26f8 <__aeabi_dadd+0x3cc>
    26ea:	43eb      	mvns	r3, r5
    26ec:	4699      	mov	r9, r3
    26ee:	2b00      	cmp	r3, #0
    26f0:	d0c7      	beq.n	2682 <__aeabi_dadd+0x356>
    26f2:	4e94      	ldr	r6, [pc, #592]	; (2944 <__aeabi_dadd+0x618>)
    26f4:	42b0      	cmp	r0, r6
    26f6:	d1ac      	bne.n	2652 <__aeabi_dadd+0x326>
    26f8:	000c      	movs	r4, r1
    26fa:	0017      	movs	r7, r2
    26fc:	0006      	movs	r6, r0
    26fe:	46d8      	mov	r8, fp
    2700:	e698      	b.n	2434 <__aeabi_dadd+0x108>
    2702:	4b90      	ldr	r3, [pc, #576]	; (2944 <__aeabi_dadd+0x618>)
    2704:	459a      	cmp	sl, r3
    2706:	d00b      	beq.n	2720 <__aeabi_dadd+0x3f4>
    2708:	4682      	mov	sl, r0
    270a:	e6e7      	b.n	24dc <__aeabi_dadd+0x1b0>
    270c:	2800      	cmp	r0, #0
    270e:	d000      	beq.n	2712 <__aeabi_dadd+0x3e6>
    2710:	e09e      	b.n	2850 <__aeabi_dadd+0x524>
    2712:	0018      	movs	r0, r3
    2714:	4310      	orrs	r0, r2
    2716:	d100      	bne.n	271a <__aeabi_dadd+0x3ee>
    2718:	e0e9      	b.n	28ee <__aeabi_dadd+0x5c2>
    271a:	001c      	movs	r4, r3
    271c:	0017      	movs	r7, r2
    271e:	46d8      	mov	r8, fp
    2720:	4e88      	ldr	r6, [pc, #544]	; (2944 <__aeabi_dadd+0x618>)
    2722:	e687      	b.n	2434 <__aeabi_dadd+0x108>
    2724:	2500      	movs	r5, #0
    2726:	e772      	b.n	260e <__aeabi_dadd+0x2e2>
    2728:	2100      	movs	r1, #0
    272a:	e782      	b.n	2632 <__aeabi_dadd+0x306>
    272c:	0023      	movs	r3, r4
    272e:	433b      	orrs	r3, r7
    2730:	2e00      	cmp	r6, #0
    2732:	d000      	beq.n	2736 <__aeabi_dadd+0x40a>
    2734:	e0ab      	b.n	288e <__aeabi_dadd+0x562>
    2736:	2b00      	cmp	r3, #0
    2738:	d100      	bne.n	273c <__aeabi_dadd+0x410>
    273a:	e0e7      	b.n	290c <__aeabi_dadd+0x5e0>
    273c:	000b      	movs	r3, r1
    273e:	4313      	orrs	r3, r2
    2740:	d100      	bne.n	2744 <__aeabi_dadd+0x418>
    2742:	e677      	b.n	2434 <__aeabi_dadd+0x108>
    2744:	18ba      	adds	r2, r7, r2
    2746:	42ba      	cmp	r2, r7
    2748:	41bf      	sbcs	r7, r7
    274a:	1864      	adds	r4, r4, r1
    274c:	427f      	negs	r7, r7
    274e:	19e4      	adds	r4, r4, r7
    2750:	0223      	lsls	r3, r4, #8
    2752:	d400      	bmi.n	2756 <__aeabi_dadd+0x42a>
    2754:	e0f2      	b.n	293c <__aeabi_dadd+0x610>
    2756:	4b7c      	ldr	r3, [pc, #496]	; (2948 <__aeabi_dadd+0x61c>)
    2758:	0017      	movs	r7, r2
    275a:	401c      	ands	r4, r3
    275c:	0006      	movs	r6, r0
    275e:	e669      	b.n	2434 <__aeabi_dadd+0x108>
    2760:	0020      	movs	r0, r4
    2762:	4338      	orrs	r0, r7
    2764:	2e00      	cmp	r6, #0
    2766:	d1d1      	bne.n	270c <__aeabi_dadd+0x3e0>
    2768:	2800      	cmp	r0, #0
    276a:	d15b      	bne.n	2824 <__aeabi_dadd+0x4f8>
    276c:	001c      	movs	r4, r3
    276e:	4314      	orrs	r4, r2
    2770:	d100      	bne.n	2774 <__aeabi_dadd+0x448>
    2772:	e0a8      	b.n	28c6 <__aeabi_dadd+0x59a>
    2774:	001c      	movs	r4, r3
    2776:	0017      	movs	r7, r2
    2778:	46d8      	mov	r8, fp
    277a:	e65b      	b.n	2434 <__aeabi_dadd+0x108>
    277c:	0006      	movs	r6, r0
    277e:	2400      	movs	r4, #0
    2780:	2700      	movs	r7, #0
    2782:	e697      	b.n	24b4 <__aeabi_dadd+0x188>
    2784:	4650      	mov	r0, sl
    2786:	000b      	movs	r3, r1
    2788:	3820      	subs	r0, #32
    278a:	40c3      	lsrs	r3, r0
    278c:	4699      	mov	r9, r3
    278e:	4653      	mov	r3, sl
    2790:	2b20      	cmp	r3, #32
    2792:	d100      	bne.n	2796 <__aeabi_dadd+0x46a>
    2794:	e095      	b.n	28c2 <__aeabi_dadd+0x596>
    2796:	2340      	movs	r3, #64	; 0x40
    2798:	4650      	mov	r0, sl
    279a:	1a1b      	subs	r3, r3, r0
    279c:	4099      	lsls	r1, r3
    279e:	430a      	orrs	r2, r1
    27a0:	1e51      	subs	r1, r2, #1
    27a2:	418a      	sbcs	r2, r1
    27a4:	464b      	mov	r3, r9
    27a6:	2100      	movs	r1, #0
    27a8:	431a      	orrs	r2, r3
    27aa:	e69f      	b.n	24ec <__aeabi_dadd+0x1c0>
    27ac:	2e00      	cmp	r6, #0
    27ae:	d130      	bne.n	2812 <__aeabi_dadd+0x4e6>
    27b0:	0026      	movs	r6, r4
    27b2:	433e      	orrs	r6, r7
    27b4:	d067      	beq.n	2886 <__aeabi_dadd+0x55a>
    27b6:	43db      	mvns	r3, r3
    27b8:	469a      	mov	sl, r3
    27ba:	2b00      	cmp	r3, #0
    27bc:	d01c      	beq.n	27f8 <__aeabi_dadd+0x4cc>
    27be:	4e61      	ldr	r6, [pc, #388]	; (2944 <__aeabi_dadd+0x618>)
    27c0:	42b0      	cmp	r0, r6
    27c2:	d060      	beq.n	2886 <__aeabi_dadd+0x55a>
    27c4:	4653      	mov	r3, sl
    27c6:	2b38      	cmp	r3, #56	; 0x38
    27c8:	dd00      	ble.n	27cc <__aeabi_dadd+0x4a0>
    27ca:	e096      	b.n	28fa <__aeabi_dadd+0x5ce>
    27cc:	2b1f      	cmp	r3, #31
    27ce:	dd00      	ble.n	27d2 <__aeabi_dadd+0x4a6>
    27d0:	e09f      	b.n	2912 <__aeabi_dadd+0x5e6>
    27d2:	2620      	movs	r6, #32
    27d4:	1af3      	subs	r3, r6, r3
    27d6:	0026      	movs	r6, r4
    27d8:	409e      	lsls	r6, r3
    27da:	469c      	mov	ip, r3
    27dc:	46b3      	mov	fp, r6
    27de:	4653      	mov	r3, sl
    27e0:	003e      	movs	r6, r7
    27e2:	40de      	lsrs	r6, r3
    27e4:	0033      	movs	r3, r6
    27e6:	465e      	mov	r6, fp
    27e8:	431e      	orrs	r6, r3
    27ea:	4663      	mov	r3, ip
    27ec:	409f      	lsls	r7, r3
    27ee:	1e7b      	subs	r3, r7, #1
    27f0:	419f      	sbcs	r7, r3
    27f2:	4653      	mov	r3, sl
    27f4:	40dc      	lsrs	r4, r3
    27f6:	4337      	orrs	r7, r6
    27f8:	18bf      	adds	r7, r7, r2
    27fa:	4297      	cmp	r7, r2
    27fc:	4192      	sbcs	r2, r2
    27fe:	1864      	adds	r4, r4, r1
    2800:	4252      	negs	r2, r2
    2802:	18a4      	adds	r4, r4, r2
    2804:	0006      	movs	r6, r0
    2806:	e678      	b.n	24fa <__aeabi_dadd+0x1ce>
    2808:	4327      	orrs	r7, r4
    280a:	1e7c      	subs	r4, r7, #1
    280c:	41a7      	sbcs	r7, r4
    280e:	2400      	movs	r4, #0
    2810:	e737      	b.n	2682 <__aeabi_dadd+0x356>
    2812:	4e4c      	ldr	r6, [pc, #304]	; (2944 <__aeabi_dadd+0x618>)
    2814:	42b0      	cmp	r0, r6
    2816:	d036      	beq.n	2886 <__aeabi_dadd+0x55a>
    2818:	2680      	movs	r6, #128	; 0x80
    281a:	425b      	negs	r3, r3
    281c:	0436      	lsls	r6, r6, #16
    281e:	469a      	mov	sl, r3
    2820:	4334      	orrs	r4, r6
    2822:	e7cf      	b.n	27c4 <__aeabi_dadd+0x498>
    2824:	0018      	movs	r0, r3
    2826:	4310      	orrs	r0, r2
    2828:	d100      	bne.n	282c <__aeabi_dadd+0x500>
    282a:	e603      	b.n	2434 <__aeabi_dadd+0x108>
    282c:	1ab8      	subs	r0, r7, r2
    282e:	4684      	mov	ip, r0
    2830:	4567      	cmp	r7, ip
    2832:	41ad      	sbcs	r5, r5
    2834:	1ae0      	subs	r0, r4, r3
    2836:	426d      	negs	r5, r5
    2838:	1b40      	subs	r0, r0, r5
    283a:	0205      	lsls	r5, r0, #8
    283c:	d400      	bmi.n	2840 <__aeabi_dadd+0x514>
    283e:	e62c      	b.n	249a <__aeabi_dadd+0x16e>
    2840:	1bd7      	subs	r7, r2, r7
    2842:	42ba      	cmp	r2, r7
    2844:	4192      	sbcs	r2, r2
    2846:	1b1c      	subs	r4, r3, r4
    2848:	4252      	negs	r2, r2
    284a:	1aa4      	subs	r4, r4, r2
    284c:	46d8      	mov	r8, fp
    284e:	e5f1      	b.n	2434 <__aeabi_dadd+0x108>
    2850:	0018      	movs	r0, r3
    2852:	4310      	orrs	r0, r2
    2854:	d100      	bne.n	2858 <__aeabi_dadd+0x52c>
    2856:	e763      	b.n	2720 <__aeabi_dadd+0x3f4>
    2858:	08f8      	lsrs	r0, r7, #3
    285a:	0767      	lsls	r7, r4, #29
    285c:	4307      	orrs	r7, r0
    285e:	2080      	movs	r0, #128	; 0x80
    2860:	08e4      	lsrs	r4, r4, #3
    2862:	0300      	lsls	r0, r0, #12
    2864:	4204      	tst	r4, r0
    2866:	d008      	beq.n	287a <__aeabi_dadd+0x54e>
    2868:	08dd      	lsrs	r5, r3, #3
    286a:	4205      	tst	r5, r0
    286c:	d105      	bne.n	287a <__aeabi_dadd+0x54e>
    286e:	08d2      	lsrs	r2, r2, #3
    2870:	0759      	lsls	r1, r3, #29
    2872:	4311      	orrs	r1, r2
    2874:	000f      	movs	r7, r1
    2876:	002c      	movs	r4, r5
    2878:	46d8      	mov	r8, fp
    287a:	0f7b      	lsrs	r3, r7, #29
    287c:	00e4      	lsls	r4, r4, #3
    287e:	431c      	orrs	r4, r3
    2880:	00ff      	lsls	r7, r7, #3
    2882:	4e30      	ldr	r6, [pc, #192]	; (2944 <__aeabi_dadd+0x618>)
    2884:	e5d6      	b.n	2434 <__aeabi_dadd+0x108>
    2886:	000c      	movs	r4, r1
    2888:	0017      	movs	r7, r2
    288a:	0006      	movs	r6, r0
    288c:	e5d2      	b.n	2434 <__aeabi_dadd+0x108>
    288e:	2b00      	cmp	r3, #0
    2890:	d038      	beq.n	2904 <__aeabi_dadd+0x5d8>
    2892:	000b      	movs	r3, r1
    2894:	4313      	orrs	r3, r2
    2896:	d100      	bne.n	289a <__aeabi_dadd+0x56e>
    2898:	e742      	b.n	2720 <__aeabi_dadd+0x3f4>
    289a:	08f8      	lsrs	r0, r7, #3
    289c:	0767      	lsls	r7, r4, #29
    289e:	4307      	orrs	r7, r0
    28a0:	2080      	movs	r0, #128	; 0x80
    28a2:	08e4      	lsrs	r4, r4, #3
    28a4:	0300      	lsls	r0, r0, #12
    28a6:	4204      	tst	r4, r0
    28a8:	d0e7      	beq.n	287a <__aeabi_dadd+0x54e>
    28aa:	08cb      	lsrs	r3, r1, #3
    28ac:	4203      	tst	r3, r0
    28ae:	d1e4      	bne.n	287a <__aeabi_dadd+0x54e>
    28b0:	08d2      	lsrs	r2, r2, #3
    28b2:	0749      	lsls	r1, r1, #29
    28b4:	4311      	orrs	r1, r2
    28b6:	000f      	movs	r7, r1
    28b8:	001c      	movs	r4, r3
    28ba:	e7de      	b.n	287a <__aeabi_dadd+0x54e>
    28bc:	2700      	movs	r7, #0
    28be:	2400      	movs	r4, #0
    28c0:	e5d5      	b.n	246e <__aeabi_dadd+0x142>
    28c2:	2100      	movs	r1, #0
    28c4:	e76b      	b.n	279e <__aeabi_dadd+0x472>
    28c6:	2500      	movs	r5, #0
    28c8:	2700      	movs	r7, #0
    28ca:	e5f3      	b.n	24b4 <__aeabi_dadd+0x188>
    28cc:	464e      	mov	r6, r9
    28ce:	0025      	movs	r5, r4
    28d0:	3e20      	subs	r6, #32
    28d2:	40f5      	lsrs	r5, r6
    28d4:	464b      	mov	r3, r9
    28d6:	002e      	movs	r6, r5
    28d8:	2b20      	cmp	r3, #32
    28da:	d02d      	beq.n	2938 <__aeabi_dadd+0x60c>
    28dc:	2540      	movs	r5, #64	; 0x40
    28de:	1aed      	subs	r5, r5, r3
    28e0:	40ac      	lsls	r4, r5
    28e2:	4327      	orrs	r7, r4
    28e4:	1e7c      	subs	r4, r7, #1
    28e6:	41a7      	sbcs	r7, r4
    28e8:	2400      	movs	r4, #0
    28ea:	4337      	orrs	r7, r6
    28ec:	e6c9      	b.n	2682 <__aeabi_dadd+0x356>
    28ee:	2480      	movs	r4, #128	; 0x80
    28f0:	2500      	movs	r5, #0
    28f2:	0324      	lsls	r4, r4, #12
    28f4:	4e13      	ldr	r6, [pc, #76]	; (2944 <__aeabi_dadd+0x618>)
    28f6:	2700      	movs	r7, #0
    28f8:	e5dc      	b.n	24b4 <__aeabi_dadd+0x188>
    28fa:	4327      	orrs	r7, r4
    28fc:	1e7c      	subs	r4, r7, #1
    28fe:	41a7      	sbcs	r7, r4
    2900:	2400      	movs	r4, #0
    2902:	e779      	b.n	27f8 <__aeabi_dadd+0x4cc>
    2904:	000c      	movs	r4, r1
    2906:	0017      	movs	r7, r2
    2908:	4e0e      	ldr	r6, [pc, #56]	; (2944 <__aeabi_dadd+0x618>)
    290a:	e593      	b.n	2434 <__aeabi_dadd+0x108>
    290c:	000c      	movs	r4, r1
    290e:	0017      	movs	r7, r2
    2910:	e590      	b.n	2434 <__aeabi_dadd+0x108>
    2912:	4656      	mov	r6, sl
    2914:	0023      	movs	r3, r4
    2916:	3e20      	subs	r6, #32
    2918:	40f3      	lsrs	r3, r6
    291a:	4699      	mov	r9, r3
    291c:	4653      	mov	r3, sl
    291e:	2b20      	cmp	r3, #32
    2920:	d00e      	beq.n	2940 <__aeabi_dadd+0x614>
    2922:	2340      	movs	r3, #64	; 0x40
    2924:	4656      	mov	r6, sl
    2926:	1b9b      	subs	r3, r3, r6
    2928:	409c      	lsls	r4, r3
    292a:	4327      	orrs	r7, r4
    292c:	1e7c      	subs	r4, r7, #1
    292e:	41a7      	sbcs	r7, r4
    2930:	464b      	mov	r3, r9
    2932:	2400      	movs	r4, #0
    2934:	431f      	orrs	r7, r3
    2936:	e75f      	b.n	27f8 <__aeabi_dadd+0x4cc>
    2938:	2400      	movs	r4, #0
    293a:	e7d2      	b.n	28e2 <__aeabi_dadd+0x5b6>
    293c:	0017      	movs	r7, r2
    293e:	e5b2      	b.n	24a6 <__aeabi_dadd+0x17a>
    2940:	2400      	movs	r4, #0
    2942:	e7f2      	b.n	292a <__aeabi_dadd+0x5fe>
    2944:	000007ff 	.word	0x000007ff
    2948:	ff7fffff 	.word	0xff7fffff

0000294c <__aeabi_ddiv>:
    294c:	b5f0      	push	{r4, r5, r6, r7, lr}
    294e:	4657      	mov	r7, sl
    2950:	4645      	mov	r5, r8
    2952:	46de      	mov	lr, fp
    2954:	464e      	mov	r6, r9
    2956:	b5e0      	push	{r5, r6, r7, lr}
    2958:	004c      	lsls	r4, r1, #1
    295a:	030e      	lsls	r6, r1, #12
    295c:	b087      	sub	sp, #28
    295e:	4683      	mov	fp, r0
    2960:	4692      	mov	sl, r2
    2962:	001d      	movs	r5, r3
    2964:	4680      	mov	r8, r0
    2966:	0b36      	lsrs	r6, r6, #12
    2968:	0d64      	lsrs	r4, r4, #21
    296a:	0fcf      	lsrs	r7, r1, #31
    296c:	2c00      	cmp	r4, #0
    296e:	d04f      	beq.n	2a10 <__aeabi_ddiv+0xc4>
    2970:	4b6f      	ldr	r3, [pc, #444]	; (2b30 <__aeabi_ddiv+0x1e4>)
    2972:	429c      	cmp	r4, r3
    2974:	d035      	beq.n	29e2 <__aeabi_ddiv+0x96>
    2976:	2380      	movs	r3, #128	; 0x80
    2978:	0f42      	lsrs	r2, r0, #29
    297a:	041b      	lsls	r3, r3, #16
    297c:	00f6      	lsls	r6, r6, #3
    297e:	4313      	orrs	r3, r2
    2980:	4333      	orrs	r3, r6
    2982:	4699      	mov	r9, r3
    2984:	00c3      	lsls	r3, r0, #3
    2986:	4698      	mov	r8, r3
    2988:	4b6a      	ldr	r3, [pc, #424]	; (2b34 <__aeabi_ddiv+0x1e8>)
    298a:	2600      	movs	r6, #0
    298c:	469c      	mov	ip, r3
    298e:	2300      	movs	r3, #0
    2990:	4464      	add	r4, ip
    2992:	9303      	str	r3, [sp, #12]
    2994:	032b      	lsls	r3, r5, #12
    2996:	0b1b      	lsrs	r3, r3, #12
    2998:	469b      	mov	fp, r3
    299a:	006b      	lsls	r3, r5, #1
    299c:	0fed      	lsrs	r5, r5, #31
    299e:	4650      	mov	r0, sl
    29a0:	0d5b      	lsrs	r3, r3, #21
    29a2:	9501      	str	r5, [sp, #4]
    29a4:	d05e      	beq.n	2a64 <__aeabi_ddiv+0x118>
    29a6:	4a62      	ldr	r2, [pc, #392]	; (2b30 <__aeabi_ddiv+0x1e4>)
    29a8:	4293      	cmp	r3, r2
    29aa:	d053      	beq.n	2a54 <__aeabi_ddiv+0x108>
    29ac:	465a      	mov	r2, fp
    29ae:	00d1      	lsls	r1, r2, #3
    29b0:	2280      	movs	r2, #128	; 0x80
    29b2:	0f40      	lsrs	r0, r0, #29
    29b4:	0412      	lsls	r2, r2, #16
    29b6:	4302      	orrs	r2, r0
    29b8:	430a      	orrs	r2, r1
    29ba:	4693      	mov	fp, r2
    29bc:	4652      	mov	r2, sl
    29be:	00d1      	lsls	r1, r2, #3
    29c0:	4a5c      	ldr	r2, [pc, #368]	; (2b34 <__aeabi_ddiv+0x1e8>)
    29c2:	4694      	mov	ip, r2
    29c4:	2200      	movs	r2, #0
    29c6:	4463      	add	r3, ip
    29c8:	0038      	movs	r0, r7
    29ca:	4068      	eors	r0, r5
    29cc:	4684      	mov	ip, r0
    29ce:	9002      	str	r0, [sp, #8]
    29d0:	1ae4      	subs	r4, r4, r3
    29d2:	4316      	orrs	r6, r2
    29d4:	2e0f      	cmp	r6, #15
    29d6:	d900      	bls.n	29da <__aeabi_ddiv+0x8e>
    29d8:	e0b4      	b.n	2b44 <__aeabi_ddiv+0x1f8>
    29da:	4b57      	ldr	r3, [pc, #348]	; (2b38 <__aeabi_ddiv+0x1ec>)
    29dc:	00b6      	lsls	r6, r6, #2
    29de:	599b      	ldr	r3, [r3, r6]
    29e0:	469f      	mov	pc, r3
    29e2:	0003      	movs	r3, r0
    29e4:	4333      	orrs	r3, r6
    29e6:	4699      	mov	r9, r3
    29e8:	d16c      	bne.n	2ac4 <__aeabi_ddiv+0x178>
    29ea:	2300      	movs	r3, #0
    29ec:	4698      	mov	r8, r3
    29ee:	3302      	adds	r3, #2
    29f0:	2608      	movs	r6, #8
    29f2:	9303      	str	r3, [sp, #12]
    29f4:	e7ce      	b.n	2994 <__aeabi_ddiv+0x48>
    29f6:	46cb      	mov	fp, r9
    29f8:	4641      	mov	r1, r8
    29fa:	9a03      	ldr	r2, [sp, #12]
    29fc:	9701      	str	r7, [sp, #4]
    29fe:	2a02      	cmp	r2, #2
    2a00:	d165      	bne.n	2ace <__aeabi_ddiv+0x182>
    2a02:	9b01      	ldr	r3, [sp, #4]
    2a04:	4c4a      	ldr	r4, [pc, #296]	; (2b30 <__aeabi_ddiv+0x1e4>)
    2a06:	469c      	mov	ip, r3
    2a08:	2300      	movs	r3, #0
    2a0a:	2200      	movs	r2, #0
    2a0c:	4698      	mov	r8, r3
    2a0e:	e06b      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2a10:	0003      	movs	r3, r0
    2a12:	4333      	orrs	r3, r6
    2a14:	4699      	mov	r9, r3
    2a16:	d04e      	beq.n	2ab6 <__aeabi_ddiv+0x16a>
    2a18:	2e00      	cmp	r6, #0
    2a1a:	d100      	bne.n	2a1e <__aeabi_ddiv+0xd2>
    2a1c:	e1bc      	b.n	2d98 <__aeabi_ddiv+0x44c>
    2a1e:	0030      	movs	r0, r6
    2a20:	f001 f8ca 	bl	3bb8 <__clzsi2>
    2a24:	0003      	movs	r3, r0
    2a26:	3b0b      	subs	r3, #11
    2a28:	2b1c      	cmp	r3, #28
    2a2a:	dd00      	ble.n	2a2e <__aeabi_ddiv+0xe2>
    2a2c:	e1ac      	b.n	2d88 <__aeabi_ddiv+0x43c>
    2a2e:	221d      	movs	r2, #29
    2a30:	1ad3      	subs	r3, r2, r3
    2a32:	465a      	mov	r2, fp
    2a34:	0001      	movs	r1, r0
    2a36:	40da      	lsrs	r2, r3
    2a38:	3908      	subs	r1, #8
    2a3a:	408e      	lsls	r6, r1
    2a3c:	0013      	movs	r3, r2
    2a3e:	4333      	orrs	r3, r6
    2a40:	4699      	mov	r9, r3
    2a42:	465b      	mov	r3, fp
    2a44:	408b      	lsls	r3, r1
    2a46:	4698      	mov	r8, r3
    2a48:	2300      	movs	r3, #0
    2a4a:	4c3c      	ldr	r4, [pc, #240]	; (2b3c <__aeabi_ddiv+0x1f0>)
    2a4c:	2600      	movs	r6, #0
    2a4e:	1a24      	subs	r4, r4, r0
    2a50:	9303      	str	r3, [sp, #12]
    2a52:	e79f      	b.n	2994 <__aeabi_ddiv+0x48>
    2a54:	4651      	mov	r1, sl
    2a56:	465a      	mov	r2, fp
    2a58:	4311      	orrs	r1, r2
    2a5a:	d129      	bne.n	2ab0 <__aeabi_ddiv+0x164>
    2a5c:	2200      	movs	r2, #0
    2a5e:	4693      	mov	fp, r2
    2a60:	3202      	adds	r2, #2
    2a62:	e7b1      	b.n	29c8 <__aeabi_ddiv+0x7c>
    2a64:	4659      	mov	r1, fp
    2a66:	4301      	orrs	r1, r0
    2a68:	d01e      	beq.n	2aa8 <__aeabi_ddiv+0x15c>
    2a6a:	465b      	mov	r3, fp
    2a6c:	2b00      	cmp	r3, #0
    2a6e:	d100      	bne.n	2a72 <__aeabi_ddiv+0x126>
    2a70:	e19e      	b.n	2db0 <__aeabi_ddiv+0x464>
    2a72:	4658      	mov	r0, fp
    2a74:	f001 f8a0 	bl	3bb8 <__clzsi2>
    2a78:	0003      	movs	r3, r0
    2a7a:	3b0b      	subs	r3, #11
    2a7c:	2b1c      	cmp	r3, #28
    2a7e:	dd00      	ble.n	2a82 <__aeabi_ddiv+0x136>
    2a80:	e18f      	b.n	2da2 <__aeabi_ddiv+0x456>
    2a82:	0002      	movs	r2, r0
    2a84:	4659      	mov	r1, fp
    2a86:	3a08      	subs	r2, #8
    2a88:	4091      	lsls	r1, r2
    2a8a:	468b      	mov	fp, r1
    2a8c:	211d      	movs	r1, #29
    2a8e:	1acb      	subs	r3, r1, r3
    2a90:	4651      	mov	r1, sl
    2a92:	40d9      	lsrs	r1, r3
    2a94:	000b      	movs	r3, r1
    2a96:	4659      	mov	r1, fp
    2a98:	430b      	orrs	r3, r1
    2a9a:	4651      	mov	r1, sl
    2a9c:	469b      	mov	fp, r3
    2a9e:	4091      	lsls	r1, r2
    2aa0:	4b26      	ldr	r3, [pc, #152]	; (2b3c <__aeabi_ddiv+0x1f0>)
    2aa2:	2200      	movs	r2, #0
    2aa4:	1a1b      	subs	r3, r3, r0
    2aa6:	e78f      	b.n	29c8 <__aeabi_ddiv+0x7c>
    2aa8:	2300      	movs	r3, #0
    2aaa:	2201      	movs	r2, #1
    2aac:	469b      	mov	fp, r3
    2aae:	e78b      	b.n	29c8 <__aeabi_ddiv+0x7c>
    2ab0:	4651      	mov	r1, sl
    2ab2:	2203      	movs	r2, #3
    2ab4:	e788      	b.n	29c8 <__aeabi_ddiv+0x7c>
    2ab6:	2300      	movs	r3, #0
    2ab8:	4698      	mov	r8, r3
    2aba:	3301      	adds	r3, #1
    2abc:	2604      	movs	r6, #4
    2abe:	2400      	movs	r4, #0
    2ac0:	9303      	str	r3, [sp, #12]
    2ac2:	e767      	b.n	2994 <__aeabi_ddiv+0x48>
    2ac4:	2303      	movs	r3, #3
    2ac6:	46b1      	mov	r9, r6
    2ac8:	9303      	str	r3, [sp, #12]
    2aca:	260c      	movs	r6, #12
    2acc:	e762      	b.n	2994 <__aeabi_ddiv+0x48>
    2ace:	2a03      	cmp	r2, #3
    2ad0:	d100      	bne.n	2ad4 <__aeabi_ddiv+0x188>
    2ad2:	e25c      	b.n	2f8e <__aeabi_ddiv+0x642>
    2ad4:	9b01      	ldr	r3, [sp, #4]
    2ad6:	2a01      	cmp	r2, #1
    2ad8:	d000      	beq.n	2adc <__aeabi_ddiv+0x190>
    2ada:	e1e4      	b.n	2ea6 <__aeabi_ddiv+0x55a>
    2adc:	4013      	ands	r3, r2
    2ade:	469c      	mov	ip, r3
    2ae0:	2300      	movs	r3, #0
    2ae2:	2400      	movs	r4, #0
    2ae4:	2200      	movs	r2, #0
    2ae6:	4698      	mov	r8, r3
    2ae8:	2100      	movs	r1, #0
    2aea:	0312      	lsls	r2, r2, #12
    2aec:	0b13      	lsrs	r3, r2, #12
    2aee:	0d0a      	lsrs	r2, r1, #20
    2af0:	0512      	lsls	r2, r2, #20
    2af2:	431a      	orrs	r2, r3
    2af4:	0523      	lsls	r3, r4, #20
    2af6:	4c12      	ldr	r4, [pc, #72]	; (2b40 <__aeabi_ddiv+0x1f4>)
    2af8:	4640      	mov	r0, r8
    2afa:	4022      	ands	r2, r4
    2afc:	4313      	orrs	r3, r2
    2afe:	4662      	mov	r2, ip
    2b00:	005b      	lsls	r3, r3, #1
    2b02:	07d2      	lsls	r2, r2, #31
    2b04:	085b      	lsrs	r3, r3, #1
    2b06:	4313      	orrs	r3, r2
    2b08:	0019      	movs	r1, r3
    2b0a:	b007      	add	sp, #28
    2b0c:	bc3c      	pop	{r2, r3, r4, r5}
    2b0e:	4690      	mov	r8, r2
    2b10:	4699      	mov	r9, r3
    2b12:	46a2      	mov	sl, r4
    2b14:	46ab      	mov	fp, r5
    2b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b18:	2300      	movs	r3, #0
    2b1a:	2280      	movs	r2, #128	; 0x80
    2b1c:	469c      	mov	ip, r3
    2b1e:	0312      	lsls	r2, r2, #12
    2b20:	4698      	mov	r8, r3
    2b22:	4c03      	ldr	r4, [pc, #12]	; (2b30 <__aeabi_ddiv+0x1e4>)
    2b24:	e7e0      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2b26:	2300      	movs	r3, #0
    2b28:	4c01      	ldr	r4, [pc, #4]	; (2b30 <__aeabi_ddiv+0x1e4>)
    2b2a:	2200      	movs	r2, #0
    2b2c:	4698      	mov	r8, r3
    2b2e:	e7db      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2b30:	000007ff 	.word	0x000007ff
    2b34:	fffffc01 	.word	0xfffffc01
    2b38:	00007644 	.word	0x00007644
    2b3c:	fffffc0d 	.word	0xfffffc0d
    2b40:	800fffff 	.word	0x800fffff
    2b44:	45d9      	cmp	r9, fp
    2b46:	d900      	bls.n	2b4a <__aeabi_ddiv+0x1fe>
    2b48:	e139      	b.n	2dbe <__aeabi_ddiv+0x472>
    2b4a:	d100      	bne.n	2b4e <__aeabi_ddiv+0x202>
    2b4c:	e134      	b.n	2db8 <__aeabi_ddiv+0x46c>
    2b4e:	2300      	movs	r3, #0
    2b50:	4646      	mov	r6, r8
    2b52:	464d      	mov	r5, r9
    2b54:	469a      	mov	sl, r3
    2b56:	3c01      	subs	r4, #1
    2b58:	465b      	mov	r3, fp
    2b5a:	0e0a      	lsrs	r2, r1, #24
    2b5c:	021b      	lsls	r3, r3, #8
    2b5e:	431a      	orrs	r2, r3
    2b60:	020b      	lsls	r3, r1, #8
    2b62:	0c17      	lsrs	r7, r2, #16
    2b64:	9303      	str	r3, [sp, #12]
    2b66:	0413      	lsls	r3, r2, #16
    2b68:	0c1b      	lsrs	r3, r3, #16
    2b6a:	0039      	movs	r1, r7
    2b6c:	0028      	movs	r0, r5
    2b6e:	4690      	mov	r8, r2
    2b70:	9301      	str	r3, [sp, #4]
    2b72:	f7ff fb4f 	bl	2214 <__udivsi3>
    2b76:	0002      	movs	r2, r0
    2b78:	9b01      	ldr	r3, [sp, #4]
    2b7a:	4683      	mov	fp, r0
    2b7c:	435a      	muls	r2, r3
    2b7e:	0028      	movs	r0, r5
    2b80:	0039      	movs	r1, r7
    2b82:	4691      	mov	r9, r2
    2b84:	f7ff fbcc 	bl	2320 <__aeabi_uidivmod>
    2b88:	0c35      	lsrs	r5, r6, #16
    2b8a:	0409      	lsls	r1, r1, #16
    2b8c:	430d      	orrs	r5, r1
    2b8e:	45a9      	cmp	r9, r5
    2b90:	d90d      	bls.n	2bae <__aeabi_ddiv+0x262>
    2b92:	465b      	mov	r3, fp
    2b94:	4445      	add	r5, r8
    2b96:	3b01      	subs	r3, #1
    2b98:	45a8      	cmp	r8, r5
    2b9a:	d900      	bls.n	2b9e <__aeabi_ddiv+0x252>
    2b9c:	e13a      	b.n	2e14 <__aeabi_ddiv+0x4c8>
    2b9e:	45a9      	cmp	r9, r5
    2ba0:	d800      	bhi.n	2ba4 <__aeabi_ddiv+0x258>
    2ba2:	e137      	b.n	2e14 <__aeabi_ddiv+0x4c8>
    2ba4:	2302      	movs	r3, #2
    2ba6:	425b      	negs	r3, r3
    2ba8:	469c      	mov	ip, r3
    2baa:	4445      	add	r5, r8
    2bac:	44e3      	add	fp, ip
    2bae:	464b      	mov	r3, r9
    2bb0:	1aeb      	subs	r3, r5, r3
    2bb2:	0039      	movs	r1, r7
    2bb4:	0018      	movs	r0, r3
    2bb6:	9304      	str	r3, [sp, #16]
    2bb8:	f7ff fb2c 	bl	2214 <__udivsi3>
    2bbc:	9b01      	ldr	r3, [sp, #4]
    2bbe:	0005      	movs	r5, r0
    2bc0:	4343      	muls	r3, r0
    2bc2:	0039      	movs	r1, r7
    2bc4:	9804      	ldr	r0, [sp, #16]
    2bc6:	4699      	mov	r9, r3
    2bc8:	f7ff fbaa 	bl	2320 <__aeabi_uidivmod>
    2bcc:	0433      	lsls	r3, r6, #16
    2bce:	0409      	lsls	r1, r1, #16
    2bd0:	0c1b      	lsrs	r3, r3, #16
    2bd2:	430b      	orrs	r3, r1
    2bd4:	4599      	cmp	r9, r3
    2bd6:	d909      	bls.n	2bec <__aeabi_ddiv+0x2a0>
    2bd8:	4443      	add	r3, r8
    2bda:	1e6a      	subs	r2, r5, #1
    2bdc:	4598      	cmp	r8, r3
    2bde:	d900      	bls.n	2be2 <__aeabi_ddiv+0x296>
    2be0:	e11a      	b.n	2e18 <__aeabi_ddiv+0x4cc>
    2be2:	4599      	cmp	r9, r3
    2be4:	d800      	bhi.n	2be8 <__aeabi_ddiv+0x29c>
    2be6:	e117      	b.n	2e18 <__aeabi_ddiv+0x4cc>
    2be8:	3d02      	subs	r5, #2
    2bea:	4443      	add	r3, r8
    2bec:	464a      	mov	r2, r9
    2bee:	1a9b      	subs	r3, r3, r2
    2bf0:	465a      	mov	r2, fp
    2bf2:	0412      	lsls	r2, r2, #16
    2bf4:	432a      	orrs	r2, r5
    2bf6:	9903      	ldr	r1, [sp, #12]
    2bf8:	4693      	mov	fp, r2
    2bfa:	0c10      	lsrs	r0, r2, #16
    2bfc:	0c0a      	lsrs	r2, r1, #16
    2bfe:	4691      	mov	r9, r2
    2c00:	0409      	lsls	r1, r1, #16
    2c02:	465a      	mov	r2, fp
    2c04:	0c09      	lsrs	r1, r1, #16
    2c06:	464e      	mov	r6, r9
    2c08:	000d      	movs	r5, r1
    2c0a:	0412      	lsls	r2, r2, #16
    2c0c:	0c12      	lsrs	r2, r2, #16
    2c0e:	4345      	muls	r5, r0
    2c10:	9105      	str	r1, [sp, #20]
    2c12:	4351      	muls	r1, r2
    2c14:	4372      	muls	r2, r6
    2c16:	4370      	muls	r0, r6
    2c18:	1952      	adds	r2, r2, r5
    2c1a:	0c0e      	lsrs	r6, r1, #16
    2c1c:	18b2      	adds	r2, r6, r2
    2c1e:	4295      	cmp	r5, r2
    2c20:	d903      	bls.n	2c2a <__aeabi_ddiv+0x2de>
    2c22:	2580      	movs	r5, #128	; 0x80
    2c24:	026d      	lsls	r5, r5, #9
    2c26:	46ac      	mov	ip, r5
    2c28:	4460      	add	r0, ip
    2c2a:	0c15      	lsrs	r5, r2, #16
    2c2c:	0409      	lsls	r1, r1, #16
    2c2e:	0412      	lsls	r2, r2, #16
    2c30:	0c09      	lsrs	r1, r1, #16
    2c32:	1828      	adds	r0, r5, r0
    2c34:	1852      	adds	r2, r2, r1
    2c36:	4283      	cmp	r3, r0
    2c38:	d200      	bcs.n	2c3c <__aeabi_ddiv+0x2f0>
    2c3a:	e0ce      	b.n	2dda <__aeabi_ddiv+0x48e>
    2c3c:	d100      	bne.n	2c40 <__aeabi_ddiv+0x2f4>
    2c3e:	e0c8      	b.n	2dd2 <__aeabi_ddiv+0x486>
    2c40:	1a1d      	subs	r5, r3, r0
    2c42:	4653      	mov	r3, sl
    2c44:	1a9e      	subs	r6, r3, r2
    2c46:	45b2      	cmp	sl, r6
    2c48:	4192      	sbcs	r2, r2
    2c4a:	4252      	negs	r2, r2
    2c4c:	1aab      	subs	r3, r5, r2
    2c4e:	469a      	mov	sl, r3
    2c50:	4598      	cmp	r8, r3
    2c52:	d100      	bne.n	2c56 <__aeabi_ddiv+0x30a>
    2c54:	e117      	b.n	2e86 <__aeabi_ddiv+0x53a>
    2c56:	0039      	movs	r1, r7
    2c58:	0018      	movs	r0, r3
    2c5a:	f7ff fadb 	bl	2214 <__udivsi3>
    2c5e:	9b01      	ldr	r3, [sp, #4]
    2c60:	0005      	movs	r5, r0
    2c62:	4343      	muls	r3, r0
    2c64:	0039      	movs	r1, r7
    2c66:	4650      	mov	r0, sl
    2c68:	9304      	str	r3, [sp, #16]
    2c6a:	f7ff fb59 	bl	2320 <__aeabi_uidivmod>
    2c6e:	9804      	ldr	r0, [sp, #16]
    2c70:	040b      	lsls	r3, r1, #16
    2c72:	0c31      	lsrs	r1, r6, #16
    2c74:	4319      	orrs	r1, r3
    2c76:	4288      	cmp	r0, r1
    2c78:	d909      	bls.n	2c8e <__aeabi_ddiv+0x342>
    2c7a:	4441      	add	r1, r8
    2c7c:	1e6b      	subs	r3, r5, #1
    2c7e:	4588      	cmp	r8, r1
    2c80:	d900      	bls.n	2c84 <__aeabi_ddiv+0x338>
    2c82:	e107      	b.n	2e94 <__aeabi_ddiv+0x548>
    2c84:	4288      	cmp	r0, r1
    2c86:	d800      	bhi.n	2c8a <__aeabi_ddiv+0x33e>
    2c88:	e104      	b.n	2e94 <__aeabi_ddiv+0x548>
    2c8a:	3d02      	subs	r5, #2
    2c8c:	4441      	add	r1, r8
    2c8e:	9b04      	ldr	r3, [sp, #16]
    2c90:	1acb      	subs	r3, r1, r3
    2c92:	0018      	movs	r0, r3
    2c94:	0039      	movs	r1, r7
    2c96:	9304      	str	r3, [sp, #16]
    2c98:	f7ff fabc 	bl	2214 <__udivsi3>
    2c9c:	9b01      	ldr	r3, [sp, #4]
    2c9e:	4682      	mov	sl, r0
    2ca0:	4343      	muls	r3, r0
    2ca2:	0039      	movs	r1, r7
    2ca4:	9804      	ldr	r0, [sp, #16]
    2ca6:	9301      	str	r3, [sp, #4]
    2ca8:	f7ff fb3a 	bl	2320 <__aeabi_uidivmod>
    2cac:	9801      	ldr	r0, [sp, #4]
    2cae:	040b      	lsls	r3, r1, #16
    2cb0:	0431      	lsls	r1, r6, #16
    2cb2:	0c09      	lsrs	r1, r1, #16
    2cb4:	4319      	orrs	r1, r3
    2cb6:	4288      	cmp	r0, r1
    2cb8:	d90d      	bls.n	2cd6 <__aeabi_ddiv+0x38a>
    2cba:	4653      	mov	r3, sl
    2cbc:	4441      	add	r1, r8
    2cbe:	3b01      	subs	r3, #1
    2cc0:	4588      	cmp	r8, r1
    2cc2:	d900      	bls.n	2cc6 <__aeabi_ddiv+0x37a>
    2cc4:	e0e8      	b.n	2e98 <__aeabi_ddiv+0x54c>
    2cc6:	4288      	cmp	r0, r1
    2cc8:	d800      	bhi.n	2ccc <__aeabi_ddiv+0x380>
    2cca:	e0e5      	b.n	2e98 <__aeabi_ddiv+0x54c>
    2ccc:	2302      	movs	r3, #2
    2cce:	425b      	negs	r3, r3
    2cd0:	469c      	mov	ip, r3
    2cd2:	4441      	add	r1, r8
    2cd4:	44e2      	add	sl, ip
    2cd6:	9b01      	ldr	r3, [sp, #4]
    2cd8:	042d      	lsls	r5, r5, #16
    2cda:	1ace      	subs	r6, r1, r3
    2cdc:	4651      	mov	r1, sl
    2cde:	4329      	orrs	r1, r5
    2ce0:	9d05      	ldr	r5, [sp, #20]
    2ce2:	464f      	mov	r7, r9
    2ce4:	002a      	movs	r2, r5
    2ce6:	040b      	lsls	r3, r1, #16
    2ce8:	0c08      	lsrs	r0, r1, #16
    2cea:	0c1b      	lsrs	r3, r3, #16
    2cec:	435a      	muls	r2, r3
    2cee:	4345      	muls	r5, r0
    2cf0:	437b      	muls	r3, r7
    2cf2:	4378      	muls	r0, r7
    2cf4:	195b      	adds	r3, r3, r5
    2cf6:	0c17      	lsrs	r7, r2, #16
    2cf8:	18fb      	adds	r3, r7, r3
    2cfa:	429d      	cmp	r5, r3
    2cfc:	d903      	bls.n	2d06 <__aeabi_ddiv+0x3ba>
    2cfe:	2580      	movs	r5, #128	; 0x80
    2d00:	026d      	lsls	r5, r5, #9
    2d02:	46ac      	mov	ip, r5
    2d04:	4460      	add	r0, ip
    2d06:	0c1d      	lsrs	r5, r3, #16
    2d08:	0412      	lsls	r2, r2, #16
    2d0a:	041b      	lsls	r3, r3, #16
    2d0c:	0c12      	lsrs	r2, r2, #16
    2d0e:	1828      	adds	r0, r5, r0
    2d10:	189b      	adds	r3, r3, r2
    2d12:	4286      	cmp	r6, r0
    2d14:	d200      	bcs.n	2d18 <__aeabi_ddiv+0x3cc>
    2d16:	e093      	b.n	2e40 <__aeabi_ddiv+0x4f4>
    2d18:	d100      	bne.n	2d1c <__aeabi_ddiv+0x3d0>
    2d1a:	e08e      	b.n	2e3a <__aeabi_ddiv+0x4ee>
    2d1c:	2301      	movs	r3, #1
    2d1e:	4319      	orrs	r1, r3
    2d20:	4ba0      	ldr	r3, [pc, #640]	; (2fa4 <__aeabi_ddiv+0x658>)
    2d22:	18e3      	adds	r3, r4, r3
    2d24:	2b00      	cmp	r3, #0
    2d26:	dc00      	bgt.n	2d2a <__aeabi_ddiv+0x3de>
    2d28:	e099      	b.n	2e5e <__aeabi_ddiv+0x512>
    2d2a:	074a      	lsls	r2, r1, #29
    2d2c:	d000      	beq.n	2d30 <__aeabi_ddiv+0x3e4>
    2d2e:	e09e      	b.n	2e6e <__aeabi_ddiv+0x522>
    2d30:	465a      	mov	r2, fp
    2d32:	01d2      	lsls	r2, r2, #7
    2d34:	d506      	bpl.n	2d44 <__aeabi_ddiv+0x3f8>
    2d36:	465a      	mov	r2, fp
    2d38:	4b9b      	ldr	r3, [pc, #620]	; (2fa8 <__aeabi_ddiv+0x65c>)
    2d3a:	401a      	ands	r2, r3
    2d3c:	2380      	movs	r3, #128	; 0x80
    2d3e:	4693      	mov	fp, r2
    2d40:	00db      	lsls	r3, r3, #3
    2d42:	18e3      	adds	r3, r4, r3
    2d44:	4a99      	ldr	r2, [pc, #612]	; (2fac <__aeabi_ddiv+0x660>)
    2d46:	4293      	cmp	r3, r2
    2d48:	dd68      	ble.n	2e1c <__aeabi_ddiv+0x4d0>
    2d4a:	2301      	movs	r3, #1
    2d4c:	9a02      	ldr	r2, [sp, #8]
    2d4e:	4c98      	ldr	r4, [pc, #608]	; (2fb0 <__aeabi_ddiv+0x664>)
    2d50:	401a      	ands	r2, r3
    2d52:	2300      	movs	r3, #0
    2d54:	4694      	mov	ip, r2
    2d56:	4698      	mov	r8, r3
    2d58:	2200      	movs	r2, #0
    2d5a:	e6c5      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2d5c:	2280      	movs	r2, #128	; 0x80
    2d5e:	464b      	mov	r3, r9
    2d60:	0312      	lsls	r2, r2, #12
    2d62:	4213      	tst	r3, r2
    2d64:	d00a      	beq.n	2d7c <__aeabi_ddiv+0x430>
    2d66:	465b      	mov	r3, fp
    2d68:	4213      	tst	r3, r2
    2d6a:	d106      	bne.n	2d7a <__aeabi_ddiv+0x42e>
    2d6c:	431a      	orrs	r2, r3
    2d6e:	0312      	lsls	r2, r2, #12
    2d70:	0b12      	lsrs	r2, r2, #12
    2d72:	46ac      	mov	ip, r5
    2d74:	4688      	mov	r8, r1
    2d76:	4c8e      	ldr	r4, [pc, #568]	; (2fb0 <__aeabi_ddiv+0x664>)
    2d78:	e6b6      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2d7a:	464b      	mov	r3, r9
    2d7c:	431a      	orrs	r2, r3
    2d7e:	0312      	lsls	r2, r2, #12
    2d80:	0b12      	lsrs	r2, r2, #12
    2d82:	46bc      	mov	ip, r7
    2d84:	4c8a      	ldr	r4, [pc, #552]	; (2fb0 <__aeabi_ddiv+0x664>)
    2d86:	e6af      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2d88:	0003      	movs	r3, r0
    2d8a:	465a      	mov	r2, fp
    2d8c:	3b28      	subs	r3, #40	; 0x28
    2d8e:	409a      	lsls	r2, r3
    2d90:	2300      	movs	r3, #0
    2d92:	4691      	mov	r9, r2
    2d94:	4698      	mov	r8, r3
    2d96:	e657      	b.n	2a48 <__aeabi_ddiv+0xfc>
    2d98:	4658      	mov	r0, fp
    2d9a:	f000 ff0d 	bl	3bb8 <__clzsi2>
    2d9e:	3020      	adds	r0, #32
    2da0:	e640      	b.n	2a24 <__aeabi_ddiv+0xd8>
    2da2:	0003      	movs	r3, r0
    2da4:	4652      	mov	r2, sl
    2da6:	3b28      	subs	r3, #40	; 0x28
    2da8:	409a      	lsls	r2, r3
    2daa:	2100      	movs	r1, #0
    2dac:	4693      	mov	fp, r2
    2dae:	e677      	b.n	2aa0 <__aeabi_ddiv+0x154>
    2db0:	f000 ff02 	bl	3bb8 <__clzsi2>
    2db4:	3020      	adds	r0, #32
    2db6:	e65f      	b.n	2a78 <__aeabi_ddiv+0x12c>
    2db8:	4588      	cmp	r8, r1
    2dba:	d200      	bcs.n	2dbe <__aeabi_ddiv+0x472>
    2dbc:	e6c7      	b.n	2b4e <__aeabi_ddiv+0x202>
    2dbe:	464b      	mov	r3, r9
    2dc0:	07de      	lsls	r6, r3, #31
    2dc2:	085d      	lsrs	r5, r3, #1
    2dc4:	4643      	mov	r3, r8
    2dc6:	085b      	lsrs	r3, r3, #1
    2dc8:	431e      	orrs	r6, r3
    2dca:	4643      	mov	r3, r8
    2dcc:	07db      	lsls	r3, r3, #31
    2dce:	469a      	mov	sl, r3
    2dd0:	e6c2      	b.n	2b58 <__aeabi_ddiv+0x20c>
    2dd2:	2500      	movs	r5, #0
    2dd4:	4592      	cmp	sl, r2
    2dd6:	d300      	bcc.n	2dda <__aeabi_ddiv+0x48e>
    2dd8:	e733      	b.n	2c42 <__aeabi_ddiv+0x2f6>
    2dda:	9e03      	ldr	r6, [sp, #12]
    2ddc:	4659      	mov	r1, fp
    2dde:	46b4      	mov	ip, r6
    2de0:	44e2      	add	sl, ip
    2de2:	45b2      	cmp	sl, r6
    2de4:	41ad      	sbcs	r5, r5
    2de6:	426d      	negs	r5, r5
    2de8:	4445      	add	r5, r8
    2dea:	18eb      	adds	r3, r5, r3
    2dec:	3901      	subs	r1, #1
    2dee:	4598      	cmp	r8, r3
    2df0:	d207      	bcs.n	2e02 <__aeabi_ddiv+0x4b6>
    2df2:	4298      	cmp	r0, r3
    2df4:	d900      	bls.n	2df8 <__aeabi_ddiv+0x4ac>
    2df6:	e07f      	b.n	2ef8 <__aeabi_ddiv+0x5ac>
    2df8:	d100      	bne.n	2dfc <__aeabi_ddiv+0x4b0>
    2dfa:	e0bc      	b.n	2f76 <__aeabi_ddiv+0x62a>
    2dfc:	1a1d      	subs	r5, r3, r0
    2dfe:	468b      	mov	fp, r1
    2e00:	e71f      	b.n	2c42 <__aeabi_ddiv+0x2f6>
    2e02:	4598      	cmp	r8, r3
    2e04:	d1fa      	bne.n	2dfc <__aeabi_ddiv+0x4b0>
    2e06:	9d03      	ldr	r5, [sp, #12]
    2e08:	4555      	cmp	r5, sl
    2e0a:	d9f2      	bls.n	2df2 <__aeabi_ddiv+0x4a6>
    2e0c:	4643      	mov	r3, r8
    2e0e:	468b      	mov	fp, r1
    2e10:	1a1d      	subs	r5, r3, r0
    2e12:	e716      	b.n	2c42 <__aeabi_ddiv+0x2f6>
    2e14:	469b      	mov	fp, r3
    2e16:	e6ca      	b.n	2bae <__aeabi_ddiv+0x262>
    2e18:	0015      	movs	r5, r2
    2e1a:	e6e7      	b.n	2bec <__aeabi_ddiv+0x2a0>
    2e1c:	465a      	mov	r2, fp
    2e1e:	08c9      	lsrs	r1, r1, #3
    2e20:	0752      	lsls	r2, r2, #29
    2e22:	430a      	orrs	r2, r1
    2e24:	055b      	lsls	r3, r3, #21
    2e26:	4690      	mov	r8, r2
    2e28:	0d5c      	lsrs	r4, r3, #21
    2e2a:	465a      	mov	r2, fp
    2e2c:	2301      	movs	r3, #1
    2e2e:	9902      	ldr	r1, [sp, #8]
    2e30:	0252      	lsls	r2, r2, #9
    2e32:	4019      	ands	r1, r3
    2e34:	0b12      	lsrs	r2, r2, #12
    2e36:	468c      	mov	ip, r1
    2e38:	e656      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2e3a:	2b00      	cmp	r3, #0
    2e3c:	d100      	bne.n	2e40 <__aeabi_ddiv+0x4f4>
    2e3e:	e76f      	b.n	2d20 <__aeabi_ddiv+0x3d4>
    2e40:	4446      	add	r6, r8
    2e42:	1e4a      	subs	r2, r1, #1
    2e44:	45b0      	cmp	r8, r6
    2e46:	d929      	bls.n	2e9c <__aeabi_ddiv+0x550>
    2e48:	0011      	movs	r1, r2
    2e4a:	4286      	cmp	r6, r0
    2e4c:	d000      	beq.n	2e50 <__aeabi_ddiv+0x504>
    2e4e:	e765      	b.n	2d1c <__aeabi_ddiv+0x3d0>
    2e50:	9a03      	ldr	r2, [sp, #12]
    2e52:	4293      	cmp	r3, r2
    2e54:	d000      	beq.n	2e58 <__aeabi_ddiv+0x50c>
    2e56:	e761      	b.n	2d1c <__aeabi_ddiv+0x3d0>
    2e58:	e762      	b.n	2d20 <__aeabi_ddiv+0x3d4>
    2e5a:	2101      	movs	r1, #1
    2e5c:	4249      	negs	r1, r1
    2e5e:	2001      	movs	r0, #1
    2e60:	1ac2      	subs	r2, r0, r3
    2e62:	2a38      	cmp	r2, #56	; 0x38
    2e64:	dd21      	ble.n	2eaa <__aeabi_ddiv+0x55e>
    2e66:	9b02      	ldr	r3, [sp, #8]
    2e68:	4003      	ands	r3, r0
    2e6a:	469c      	mov	ip, r3
    2e6c:	e638      	b.n	2ae0 <__aeabi_ddiv+0x194>
    2e6e:	220f      	movs	r2, #15
    2e70:	400a      	ands	r2, r1
    2e72:	2a04      	cmp	r2, #4
    2e74:	d100      	bne.n	2e78 <__aeabi_ddiv+0x52c>
    2e76:	e75b      	b.n	2d30 <__aeabi_ddiv+0x3e4>
    2e78:	000a      	movs	r2, r1
    2e7a:	1d11      	adds	r1, r2, #4
    2e7c:	4291      	cmp	r1, r2
    2e7e:	4192      	sbcs	r2, r2
    2e80:	4252      	negs	r2, r2
    2e82:	4493      	add	fp, r2
    2e84:	e754      	b.n	2d30 <__aeabi_ddiv+0x3e4>
    2e86:	4b47      	ldr	r3, [pc, #284]	; (2fa4 <__aeabi_ddiv+0x658>)
    2e88:	18e3      	adds	r3, r4, r3
    2e8a:	2b00      	cmp	r3, #0
    2e8c:	dde5      	ble.n	2e5a <__aeabi_ddiv+0x50e>
    2e8e:	2201      	movs	r2, #1
    2e90:	4252      	negs	r2, r2
    2e92:	e7f2      	b.n	2e7a <__aeabi_ddiv+0x52e>
    2e94:	001d      	movs	r5, r3
    2e96:	e6fa      	b.n	2c8e <__aeabi_ddiv+0x342>
    2e98:	469a      	mov	sl, r3
    2e9a:	e71c      	b.n	2cd6 <__aeabi_ddiv+0x38a>
    2e9c:	42b0      	cmp	r0, r6
    2e9e:	d839      	bhi.n	2f14 <__aeabi_ddiv+0x5c8>
    2ea0:	d06e      	beq.n	2f80 <__aeabi_ddiv+0x634>
    2ea2:	0011      	movs	r1, r2
    2ea4:	e73a      	b.n	2d1c <__aeabi_ddiv+0x3d0>
    2ea6:	9302      	str	r3, [sp, #8]
    2ea8:	e73a      	b.n	2d20 <__aeabi_ddiv+0x3d4>
    2eaa:	2a1f      	cmp	r2, #31
    2eac:	dc3c      	bgt.n	2f28 <__aeabi_ddiv+0x5dc>
    2eae:	2320      	movs	r3, #32
    2eb0:	1a9b      	subs	r3, r3, r2
    2eb2:	000c      	movs	r4, r1
    2eb4:	4658      	mov	r0, fp
    2eb6:	4099      	lsls	r1, r3
    2eb8:	4098      	lsls	r0, r3
    2eba:	1e4b      	subs	r3, r1, #1
    2ebc:	4199      	sbcs	r1, r3
    2ebe:	465b      	mov	r3, fp
    2ec0:	40d4      	lsrs	r4, r2
    2ec2:	40d3      	lsrs	r3, r2
    2ec4:	4320      	orrs	r0, r4
    2ec6:	4308      	orrs	r0, r1
    2ec8:	001a      	movs	r2, r3
    2eca:	0743      	lsls	r3, r0, #29
    2ecc:	d009      	beq.n	2ee2 <__aeabi_ddiv+0x596>
    2ece:	230f      	movs	r3, #15
    2ed0:	4003      	ands	r3, r0
    2ed2:	2b04      	cmp	r3, #4
    2ed4:	d005      	beq.n	2ee2 <__aeabi_ddiv+0x596>
    2ed6:	0001      	movs	r1, r0
    2ed8:	1d08      	adds	r0, r1, #4
    2eda:	4288      	cmp	r0, r1
    2edc:	419b      	sbcs	r3, r3
    2ede:	425b      	negs	r3, r3
    2ee0:	18d2      	adds	r2, r2, r3
    2ee2:	0213      	lsls	r3, r2, #8
    2ee4:	d53a      	bpl.n	2f5c <__aeabi_ddiv+0x610>
    2ee6:	2301      	movs	r3, #1
    2ee8:	9a02      	ldr	r2, [sp, #8]
    2eea:	2401      	movs	r4, #1
    2eec:	401a      	ands	r2, r3
    2eee:	2300      	movs	r3, #0
    2ef0:	4694      	mov	ip, r2
    2ef2:	4698      	mov	r8, r3
    2ef4:	2200      	movs	r2, #0
    2ef6:	e5f7      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2ef8:	2102      	movs	r1, #2
    2efa:	4249      	negs	r1, r1
    2efc:	468c      	mov	ip, r1
    2efe:	9d03      	ldr	r5, [sp, #12]
    2f00:	44e3      	add	fp, ip
    2f02:	46ac      	mov	ip, r5
    2f04:	44e2      	add	sl, ip
    2f06:	45aa      	cmp	sl, r5
    2f08:	41ad      	sbcs	r5, r5
    2f0a:	426d      	negs	r5, r5
    2f0c:	4445      	add	r5, r8
    2f0e:	18ed      	adds	r5, r5, r3
    2f10:	1a2d      	subs	r5, r5, r0
    2f12:	e696      	b.n	2c42 <__aeabi_ddiv+0x2f6>
    2f14:	1e8a      	subs	r2, r1, #2
    2f16:	9903      	ldr	r1, [sp, #12]
    2f18:	004d      	lsls	r5, r1, #1
    2f1a:	428d      	cmp	r5, r1
    2f1c:	4189      	sbcs	r1, r1
    2f1e:	4249      	negs	r1, r1
    2f20:	4441      	add	r1, r8
    2f22:	1876      	adds	r6, r6, r1
    2f24:	9503      	str	r5, [sp, #12]
    2f26:	e78f      	b.n	2e48 <__aeabi_ddiv+0x4fc>
    2f28:	201f      	movs	r0, #31
    2f2a:	4240      	negs	r0, r0
    2f2c:	1ac3      	subs	r3, r0, r3
    2f2e:	4658      	mov	r0, fp
    2f30:	40d8      	lsrs	r0, r3
    2f32:	0003      	movs	r3, r0
    2f34:	2a20      	cmp	r2, #32
    2f36:	d028      	beq.n	2f8a <__aeabi_ddiv+0x63e>
    2f38:	2040      	movs	r0, #64	; 0x40
    2f3a:	465d      	mov	r5, fp
    2f3c:	1a82      	subs	r2, r0, r2
    2f3e:	4095      	lsls	r5, r2
    2f40:	4329      	orrs	r1, r5
    2f42:	1e4a      	subs	r2, r1, #1
    2f44:	4191      	sbcs	r1, r2
    2f46:	4319      	orrs	r1, r3
    2f48:	2307      	movs	r3, #7
    2f4a:	2200      	movs	r2, #0
    2f4c:	400b      	ands	r3, r1
    2f4e:	d009      	beq.n	2f64 <__aeabi_ddiv+0x618>
    2f50:	230f      	movs	r3, #15
    2f52:	2200      	movs	r2, #0
    2f54:	400b      	ands	r3, r1
    2f56:	0008      	movs	r0, r1
    2f58:	2b04      	cmp	r3, #4
    2f5a:	d1bd      	bne.n	2ed8 <__aeabi_ddiv+0x58c>
    2f5c:	0001      	movs	r1, r0
    2f5e:	0753      	lsls	r3, r2, #29
    2f60:	0252      	lsls	r2, r2, #9
    2f62:	0b12      	lsrs	r2, r2, #12
    2f64:	08c9      	lsrs	r1, r1, #3
    2f66:	4319      	orrs	r1, r3
    2f68:	2301      	movs	r3, #1
    2f6a:	4688      	mov	r8, r1
    2f6c:	9902      	ldr	r1, [sp, #8]
    2f6e:	2400      	movs	r4, #0
    2f70:	4019      	ands	r1, r3
    2f72:	468c      	mov	ip, r1
    2f74:	e5b8      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2f76:	4552      	cmp	r2, sl
    2f78:	d8be      	bhi.n	2ef8 <__aeabi_ddiv+0x5ac>
    2f7a:	468b      	mov	fp, r1
    2f7c:	2500      	movs	r5, #0
    2f7e:	e660      	b.n	2c42 <__aeabi_ddiv+0x2f6>
    2f80:	9d03      	ldr	r5, [sp, #12]
    2f82:	429d      	cmp	r5, r3
    2f84:	d3c6      	bcc.n	2f14 <__aeabi_ddiv+0x5c8>
    2f86:	0011      	movs	r1, r2
    2f88:	e762      	b.n	2e50 <__aeabi_ddiv+0x504>
    2f8a:	2500      	movs	r5, #0
    2f8c:	e7d8      	b.n	2f40 <__aeabi_ddiv+0x5f4>
    2f8e:	2280      	movs	r2, #128	; 0x80
    2f90:	465b      	mov	r3, fp
    2f92:	0312      	lsls	r2, r2, #12
    2f94:	431a      	orrs	r2, r3
    2f96:	9b01      	ldr	r3, [sp, #4]
    2f98:	0312      	lsls	r2, r2, #12
    2f9a:	0b12      	lsrs	r2, r2, #12
    2f9c:	469c      	mov	ip, r3
    2f9e:	4688      	mov	r8, r1
    2fa0:	4c03      	ldr	r4, [pc, #12]	; (2fb0 <__aeabi_ddiv+0x664>)
    2fa2:	e5a1      	b.n	2ae8 <__aeabi_ddiv+0x19c>
    2fa4:	000003ff 	.word	0x000003ff
    2fa8:	feffffff 	.word	0xfeffffff
    2fac:	000007fe 	.word	0x000007fe
    2fb0:	000007ff 	.word	0x000007ff

00002fb4 <__aeabi_dmul>:
    2fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fb6:	4657      	mov	r7, sl
    2fb8:	4645      	mov	r5, r8
    2fba:	46de      	mov	lr, fp
    2fbc:	464e      	mov	r6, r9
    2fbe:	b5e0      	push	{r5, r6, r7, lr}
    2fc0:	030c      	lsls	r4, r1, #12
    2fc2:	4698      	mov	r8, r3
    2fc4:	004e      	lsls	r6, r1, #1
    2fc6:	0b23      	lsrs	r3, r4, #12
    2fc8:	b087      	sub	sp, #28
    2fca:	0007      	movs	r7, r0
    2fcc:	4692      	mov	sl, r2
    2fce:	469b      	mov	fp, r3
    2fd0:	0d76      	lsrs	r6, r6, #21
    2fd2:	0fcd      	lsrs	r5, r1, #31
    2fd4:	2e00      	cmp	r6, #0
    2fd6:	d06b      	beq.n	30b0 <__aeabi_dmul+0xfc>
    2fd8:	4b6d      	ldr	r3, [pc, #436]	; (3190 <__aeabi_dmul+0x1dc>)
    2fda:	429e      	cmp	r6, r3
    2fdc:	d035      	beq.n	304a <__aeabi_dmul+0x96>
    2fde:	2480      	movs	r4, #128	; 0x80
    2fe0:	465b      	mov	r3, fp
    2fe2:	0f42      	lsrs	r2, r0, #29
    2fe4:	0424      	lsls	r4, r4, #16
    2fe6:	00db      	lsls	r3, r3, #3
    2fe8:	4314      	orrs	r4, r2
    2fea:	431c      	orrs	r4, r3
    2fec:	00c3      	lsls	r3, r0, #3
    2fee:	4699      	mov	r9, r3
    2ff0:	4b68      	ldr	r3, [pc, #416]	; (3194 <__aeabi_dmul+0x1e0>)
    2ff2:	46a3      	mov	fp, r4
    2ff4:	469c      	mov	ip, r3
    2ff6:	2300      	movs	r3, #0
    2ff8:	2700      	movs	r7, #0
    2ffa:	4466      	add	r6, ip
    2ffc:	9302      	str	r3, [sp, #8]
    2ffe:	4643      	mov	r3, r8
    3000:	031c      	lsls	r4, r3, #12
    3002:	005a      	lsls	r2, r3, #1
    3004:	0fdb      	lsrs	r3, r3, #31
    3006:	4650      	mov	r0, sl
    3008:	0b24      	lsrs	r4, r4, #12
    300a:	0d52      	lsrs	r2, r2, #21
    300c:	4698      	mov	r8, r3
    300e:	d100      	bne.n	3012 <__aeabi_dmul+0x5e>
    3010:	e076      	b.n	3100 <__aeabi_dmul+0x14c>
    3012:	4b5f      	ldr	r3, [pc, #380]	; (3190 <__aeabi_dmul+0x1dc>)
    3014:	429a      	cmp	r2, r3
    3016:	d06d      	beq.n	30f4 <__aeabi_dmul+0x140>
    3018:	2380      	movs	r3, #128	; 0x80
    301a:	0f41      	lsrs	r1, r0, #29
    301c:	041b      	lsls	r3, r3, #16
    301e:	430b      	orrs	r3, r1
    3020:	495c      	ldr	r1, [pc, #368]	; (3194 <__aeabi_dmul+0x1e0>)
    3022:	00e4      	lsls	r4, r4, #3
    3024:	468c      	mov	ip, r1
    3026:	431c      	orrs	r4, r3
    3028:	00c3      	lsls	r3, r0, #3
    302a:	2000      	movs	r0, #0
    302c:	4462      	add	r2, ip
    302e:	4641      	mov	r1, r8
    3030:	18b6      	adds	r6, r6, r2
    3032:	4069      	eors	r1, r5
    3034:	1c72      	adds	r2, r6, #1
    3036:	9101      	str	r1, [sp, #4]
    3038:	4694      	mov	ip, r2
    303a:	4307      	orrs	r7, r0
    303c:	2f0f      	cmp	r7, #15
    303e:	d900      	bls.n	3042 <__aeabi_dmul+0x8e>
    3040:	e0b0      	b.n	31a4 <__aeabi_dmul+0x1f0>
    3042:	4a55      	ldr	r2, [pc, #340]	; (3198 <__aeabi_dmul+0x1e4>)
    3044:	00bf      	lsls	r7, r7, #2
    3046:	59d2      	ldr	r2, [r2, r7]
    3048:	4697      	mov	pc, r2
    304a:	465b      	mov	r3, fp
    304c:	4303      	orrs	r3, r0
    304e:	4699      	mov	r9, r3
    3050:	d000      	beq.n	3054 <__aeabi_dmul+0xa0>
    3052:	e087      	b.n	3164 <__aeabi_dmul+0x1b0>
    3054:	2300      	movs	r3, #0
    3056:	469b      	mov	fp, r3
    3058:	3302      	adds	r3, #2
    305a:	2708      	movs	r7, #8
    305c:	9302      	str	r3, [sp, #8]
    305e:	e7ce      	b.n	2ffe <__aeabi_dmul+0x4a>
    3060:	4642      	mov	r2, r8
    3062:	9201      	str	r2, [sp, #4]
    3064:	2802      	cmp	r0, #2
    3066:	d067      	beq.n	3138 <__aeabi_dmul+0x184>
    3068:	2803      	cmp	r0, #3
    306a:	d100      	bne.n	306e <__aeabi_dmul+0xba>
    306c:	e20e      	b.n	348c <__aeabi_dmul+0x4d8>
    306e:	2801      	cmp	r0, #1
    3070:	d000      	beq.n	3074 <__aeabi_dmul+0xc0>
    3072:	e162      	b.n	333a <__aeabi_dmul+0x386>
    3074:	2300      	movs	r3, #0
    3076:	2400      	movs	r4, #0
    3078:	2200      	movs	r2, #0
    307a:	4699      	mov	r9, r3
    307c:	9901      	ldr	r1, [sp, #4]
    307e:	4001      	ands	r1, r0
    3080:	b2cd      	uxtb	r5, r1
    3082:	2100      	movs	r1, #0
    3084:	0312      	lsls	r2, r2, #12
    3086:	0d0b      	lsrs	r3, r1, #20
    3088:	0b12      	lsrs	r2, r2, #12
    308a:	051b      	lsls	r3, r3, #20
    308c:	4313      	orrs	r3, r2
    308e:	4a43      	ldr	r2, [pc, #268]	; (319c <__aeabi_dmul+0x1e8>)
    3090:	0524      	lsls	r4, r4, #20
    3092:	4013      	ands	r3, r2
    3094:	431c      	orrs	r4, r3
    3096:	0064      	lsls	r4, r4, #1
    3098:	07ed      	lsls	r5, r5, #31
    309a:	0864      	lsrs	r4, r4, #1
    309c:	432c      	orrs	r4, r5
    309e:	4648      	mov	r0, r9
    30a0:	0021      	movs	r1, r4
    30a2:	b007      	add	sp, #28
    30a4:	bc3c      	pop	{r2, r3, r4, r5}
    30a6:	4690      	mov	r8, r2
    30a8:	4699      	mov	r9, r3
    30aa:	46a2      	mov	sl, r4
    30ac:	46ab      	mov	fp, r5
    30ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30b0:	4303      	orrs	r3, r0
    30b2:	4699      	mov	r9, r3
    30b4:	d04f      	beq.n	3156 <__aeabi_dmul+0x1a2>
    30b6:	465b      	mov	r3, fp
    30b8:	2b00      	cmp	r3, #0
    30ba:	d100      	bne.n	30be <__aeabi_dmul+0x10a>
    30bc:	e189      	b.n	33d2 <__aeabi_dmul+0x41e>
    30be:	4658      	mov	r0, fp
    30c0:	f000 fd7a 	bl	3bb8 <__clzsi2>
    30c4:	0003      	movs	r3, r0
    30c6:	3b0b      	subs	r3, #11
    30c8:	2b1c      	cmp	r3, #28
    30ca:	dd00      	ble.n	30ce <__aeabi_dmul+0x11a>
    30cc:	e17a      	b.n	33c4 <__aeabi_dmul+0x410>
    30ce:	221d      	movs	r2, #29
    30d0:	1ad3      	subs	r3, r2, r3
    30d2:	003a      	movs	r2, r7
    30d4:	0001      	movs	r1, r0
    30d6:	465c      	mov	r4, fp
    30d8:	40da      	lsrs	r2, r3
    30da:	3908      	subs	r1, #8
    30dc:	408c      	lsls	r4, r1
    30de:	0013      	movs	r3, r2
    30e0:	408f      	lsls	r7, r1
    30e2:	4323      	orrs	r3, r4
    30e4:	469b      	mov	fp, r3
    30e6:	46b9      	mov	r9, r7
    30e8:	2300      	movs	r3, #0
    30ea:	4e2d      	ldr	r6, [pc, #180]	; (31a0 <__aeabi_dmul+0x1ec>)
    30ec:	2700      	movs	r7, #0
    30ee:	1a36      	subs	r6, r6, r0
    30f0:	9302      	str	r3, [sp, #8]
    30f2:	e784      	b.n	2ffe <__aeabi_dmul+0x4a>
    30f4:	4653      	mov	r3, sl
    30f6:	4323      	orrs	r3, r4
    30f8:	d12a      	bne.n	3150 <__aeabi_dmul+0x19c>
    30fa:	2400      	movs	r4, #0
    30fc:	2002      	movs	r0, #2
    30fe:	e796      	b.n	302e <__aeabi_dmul+0x7a>
    3100:	4653      	mov	r3, sl
    3102:	4323      	orrs	r3, r4
    3104:	d020      	beq.n	3148 <__aeabi_dmul+0x194>
    3106:	2c00      	cmp	r4, #0
    3108:	d100      	bne.n	310c <__aeabi_dmul+0x158>
    310a:	e157      	b.n	33bc <__aeabi_dmul+0x408>
    310c:	0020      	movs	r0, r4
    310e:	f000 fd53 	bl	3bb8 <__clzsi2>
    3112:	0003      	movs	r3, r0
    3114:	3b0b      	subs	r3, #11
    3116:	2b1c      	cmp	r3, #28
    3118:	dd00      	ble.n	311c <__aeabi_dmul+0x168>
    311a:	e149      	b.n	33b0 <__aeabi_dmul+0x3fc>
    311c:	211d      	movs	r1, #29
    311e:	1acb      	subs	r3, r1, r3
    3120:	4651      	mov	r1, sl
    3122:	0002      	movs	r2, r0
    3124:	40d9      	lsrs	r1, r3
    3126:	4653      	mov	r3, sl
    3128:	3a08      	subs	r2, #8
    312a:	4094      	lsls	r4, r2
    312c:	4093      	lsls	r3, r2
    312e:	430c      	orrs	r4, r1
    3130:	4a1b      	ldr	r2, [pc, #108]	; (31a0 <__aeabi_dmul+0x1ec>)
    3132:	1a12      	subs	r2, r2, r0
    3134:	2000      	movs	r0, #0
    3136:	e77a      	b.n	302e <__aeabi_dmul+0x7a>
    3138:	2501      	movs	r5, #1
    313a:	9b01      	ldr	r3, [sp, #4]
    313c:	4c14      	ldr	r4, [pc, #80]	; (3190 <__aeabi_dmul+0x1dc>)
    313e:	401d      	ands	r5, r3
    3140:	2300      	movs	r3, #0
    3142:	2200      	movs	r2, #0
    3144:	4699      	mov	r9, r3
    3146:	e79c      	b.n	3082 <__aeabi_dmul+0xce>
    3148:	2400      	movs	r4, #0
    314a:	2200      	movs	r2, #0
    314c:	2001      	movs	r0, #1
    314e:	e76e      	b.n	302e <__aeabi_dmul+0x7a>
    3150:	4653      	mov	r3, sl
    3152:	2003      	movs	r0, #3
    3154:	e76b      	b.n	302e <__aeabi_dmul+0x7a>
    3156:	2300      	movs	r3, #0
    3158:	469b      	mov	fp, r3
    315a:	3301      	adds	r3, #1
    315c:	2704      	movs	r7, #4
    315e:	2600      	movs	r6, #0
    3160:	9302      	str	r3, [sp, #8]
    3162:	e74c      	b.n	2ffe <__aeabi_dmul+0x4a>
    3164:	2303      	movs	r3, #3
    3166:	4681      	mov	r9, r0
    3168:	270c      	movs	r7, #12
    316a:	9302      	str	r3, [sp, #8]
    316c:	e747      	b.n	2ffe <__aeabi_dmul+0x4a>
    316e:	2280      	movs	r2, #128	; 0x80
    3170:	2300      	movs	r3, #0
    3172:	2500      	movs	r5, #0
    3174:	0312      	lsls	r2, r2, #12
    3176:	4699      	mov	r9, r3
    3178:	4c05      	ldr	r4, [pc, #20]	; (3190 <__aeabi_dmul+0x1dc>)
    317a:	e782      	b.n	3082 <__aeabi_dmul+0xce>
    317c:	465c      	mov	r4, fp
    317e:	464b      	mov	r3, r9
    3180:	9802      	ldr	r0, [sp, #8]
    3182:	e76f      	b.n	3064 <__aeabi_dmul+0xb0>
    3184:	465c      	mov	r4, fp
    3186:	464b      	mov	r3, r9
    3188:	9501      	str	r5, [sp, #4]
    318a:	9802      	ldr	r0, [sp, #8]
    318c:	e76a      	b.n	3064 <__aeabi_dmul+0xb0>
    318e:	46c0      	nop			; (mov r8, r8)
    3190:	000007ff 	.word	0x000007ff
    3194:	fffffc01 	.word	0xfffffc01
    3198:	00007684 	.word	0x00007684
    319c:	800fffff 	.word	0x800fffff
    31a0:	fffffc0d 	.word	0xfffffc0d
    31a4:	464a      	mov	r2, r9
    31a6:	4649      	mov	r1, r9
    31a8:	0c17      	lsrs	r7, r2, #16
    31aa:	0c1a      	lsrs	r2, r3, #16
    31ac:	041b      	lsls	r3, r3, #16
    31ae:	0c1b      	lsrs	r3, r3, #16
    31b0:	0408      	lsls	r0, r1, #16
    31b2:	0019      	movs	r1, r3
    31b4:	0c00      	lsrs	r0, r0, #16
    31b6:	4341      	muls	r1, r0
    31b8:	0015      	movs	r5, r2
    31ba:	4688      	mov	r8, r1
    31bc:	0019      	movs	r1, r3
    31be:	437d      	muls	r5, r7
    31c0:	4379      	muls	r1, r7
    31c2:	9503      	str	r5, [sp, #12]
    31c4:	4689      	mov	r9, r1
    31c6:	0029      	movs	r1, r5
    31c8:	0015      	movs	r5, r2
    31ca:	4345      	muls	r5, r0
    31cc:	444d      	add	r5, r9
    31ce:	9502      	str	r5, [sp, #8]
    31d0:	4645      	mov	r5, r8
    31d2:	0c2d      	lsrs	r5, r5, #16
    31d4:	46aa      	mov	sl, r5
    31d6:	9d02      	ldr	r5, [sp, #8]
    31d8:	4455      	add	r5, sl
    31da:	45a9      	cmp	r9, r5
    31dc:	d906      	bls.n	31ec <__aeabi_dmul+0x238>
    31de:	468a      	mov	sl, r1
    31e0:	2180      	movs	r1, #128	; 0x80
    31e2:	0249      	lsls	r1, r1, #9
    31e4:	4689      	mov	r9, r1
    31e6:	44ca      	add	sl, r9
    31e8:	4651      	mov	r1, sl
    31ea:	9103      	str	r1, [sp, #12]
    31ec:	0c29      	lsrs	r1, r5, #16
    31ee:	9104      	str	r1, [sp, #16]
    31f0:	4641      	mov	r1, r8
    31f2:	0409      	lsls	r1, r1, #16
    31f4:	042d      	lsls	r5, r5, #16
    31f6:	0c09      	lsrs	r1, r1, #16
    31f8:	4688      	mov	r8, r1
    31fa:	0029      	movs	r1, r5
    31fc:	0c25      	lsrs	r5, r4, #16
    31fe:	0424      	lsls	r4, r4, #16
    3200:	4441      	add	r1, r8
    3202:	0c24      	lsrs	r4, r4, #16
    3204:	9105      	str	r1, [sp, #20]
    3206:	0021      	movs	r1, r4
    3208:	4341      	muls	r1, r0
    320a:	4688      	mov	r8, r1
    320c:	0021      	movs	r1, r4
    320e:	4379      	muls	r1, r7
    3210:	468a      	mov	sl, r1
    3212:	4368      	muls	r0, r5
    3214:	4641      	mov	r1, r8
    3216:	4450      	add	r0, sl
    3218:	4681      	mov	r9, r0
    321a:	0c08      	lsrs	r0, r1, #16
    321c:	4448      	add	r0, r9
    321e:	436f      	muls	r7, r5
    3220:	4582      	cmp	sl, r0
    3222:	d903      	bls.n	322c <__aeabi_dmul+0x278>
    3224:	2180      	movs	r1, #128	; 0x80
    3226:	0249      	lsls	r1, r1, #9
    3228:	4689      	mov	r9, r1
    322a:	444f      	add	r7, r9
    322c:	0c01      	lsrs	r1, r0, #16
    322e:	4689      	mov	r9, r1
    3230:	0039      	movs	r1, r7
    3232:	4449      	add	r1, r9
    3234:	9102      	str	r1, [sp, #8]
    3236:	4641      	mov	r1, r8
    3238:	040f      	lsls	r7, r1, #16
    323a:	9904      	ldr	r1, [sp, #16]
    323c:	0c3f      	lsrs	r7, r7, #16
    323e:	4688      	mov	r8, r1
    3240:	0400      	lsls	r0, r0, #16
    3242:	19c0      	adds	r0, r0, r7
    3244:	4480      	add	r8, r0
    3246:	4641      	mov	r1, r8
    3248:	9104      	str	r1, [sp, #16]
    324a:	4659      	mov	r1, fp
    324c:	0c0f      	lsrs	r7, r1, #16
    324e:	0409      	lsls	r1, r1, #16
    3250:	0c09      	lsrs	r1, r1, #16
    3252:	4688      	mov	r8, r1
    3254:	4359      	muls	r1, r3
    3256:	468a      	mov	sl, r1
    3258:	0039      	movs	r1, r7
    325a:	4351      	muls	r1, r2
    325c:	4689      	mov	r9, r1
    325e:	4641      	mov	r1, r8
    3260:	434a      	muls	r2, r1
    3262:	4651      	mov	r1, sl
    3264:	0c09      	lsrs	r1, r1, #16
    3266:	468b      	mov	fp, r1
    3268:	437b      	muls	r3, r7
    326a:	18d2      	adds	r2, r2, r3
    326c:	445a      	add	r2, fp
    326e:	4293      	cmp	r3, r2
    3270:	d903      	bls.n	327a <__aeabi_dmul+0x2c6>
    3272:	2380      	movs	r3, #128	; 0x80
    3274:	025b      	lsls	r3, r3, #9
    3276:	469b      	mov	fp, r3
    3278:	44d9      	add	r9, fp
    327a:	4651      	mov	r1, sl
    327c:	0409      	lsls	r1, r1, #16
    327e:	0c09      	lsrs	r1, r1, #16
    3280:	468a      	mov	sl, r1
    3282:	4641      	mov	r1, r8
    3284:	4361      	muls	r1, r4
    3286:	437c      	muls	r4, r7
    3288:	0c13      	lsrs	r3, r2, #16
    328a:	0412      	lsls	r2, r2, #16
    328c:	444b      	add	r3, r9
    328e:	4452      	add	r2, sl
    3290:	46a1      	mov	r9, r4
    3292:	468a      	mov	sl, r1
    3294:	003c      	movs	r4, r7
    3296:	4641      	mov	r1, r8
    3298:	436c      	muls	r4, r5
    329a:	434d      	muls	r5, r1
    329c:	4651      	mov	r1, sl
    329e:	444d      	add	r5, r9
    32a0:	0c0f      	lsrs	r7, r1, #16
    32a2:	197d      	adds	r5, r7, r5
    32a4:	45a9      	cmp	r9, r5
    32a6:	d903      	bls.n	32b0 <__aeabi_dmul+0x2fc>
    32a8:	2180      	movs	r1, #128	; 0x80
    32aa:	0249      	lsls	r1, r1, #9
    32ac:	4688      	mov	r8, r1
    32ae:	4444      	add	r4, r8
    32b0:	9f04      	ldr	r7, [sp, #16]
    32b2:	9903      	ldr	r1, [sp, #12]
    32b4:	46b8      	mov	r8, r7
    32b6:	4441      	add	r1, r8
    32b8:	468b      	mov	fp, r1
    32ba:	4583      	cmp	fp, r0
    32bc:	4180      	sbcs	r0, r0
    32be:	4241      	negs	r1, r0
    32c0:	4688      	mov	r8, r1
    32c2:	4651      	mov	r1, sl
    32c4:	0408      	lsls	r0, r1, #16
    32c6:	042f      	lsls	r7, r5, #16
    32c8:	0c00      	lsrs	r0, r0, #16
    32ca:	183f      	adds	r7, r7, r0
    32cc:	4658      	mov	r0, fp
    32ce:	9902      	ldr	r1, [sp, #8]
    32d0:	1810      	adds	r0, r2, r0
    32d2:	4689      	mov	r9, r1
    32d4:	4290      	cmp	r0, r2
    32d6:	4192      	sbcs	r2, r2
    32d8:	444f      	add	r7, r9
    32da:	46ba      	mov	sl, r7
    32dc:	4252      	negs	r2, r2
    32de:	4699      	mov	r9, r3
    32e0:	4693      	mov	fp, r2
    32e2:	44c2      	add	sl, r8
    32e4:	44d1      	add	r9, sl
    32e6:	44cb      	add	fp, r9
    32e8:	428f      	cmp	r7, r1
    32ea:	41bf      	sbcs	r7, r7
    32ec:	45c2      	cmp	sl, r8
    32ee:	4189      	sbcs	r1, r1
    32f0:	4599      	cmp	r9, r3
    32f2:	419b      	sbcs	r3, r3
    32f4:	4593      	cmp	fp, r2
    32f6:	4192      	sbcs	r2, r2
    32f8:	427f      	negs	r7, r7
    32fa:	4249      	negs	r1, r1
    32fc:	0c2d      	lsrs	r5, r5, #16
    32fe:	4252      	negs	r2, r2
    3300:	430f      	orrs	r7, r1
    3302:	425b      	negs	r3, r3
    3304:	4313      	orrs	r3, r2
    3306:	197f      	adds	r7, r7, r5
    3308:	18ff      	adds	r7, r7, r3
    330a:	465b      	mov	r3, fp
    330c:	193c      	adds	r4, r7, r4
    330e:	0ddb      	lsrs	r3, r3, #23
    3310:	9a05      	ldr	r2, [sp, #20]
    3312:	0264      	lsls	r4, r4, #9
    3314:	431c      	orrs	r4, r3
    3316:	0243      	lsls	r3, r0, #9
    3318:	4313      	orrs	r3, r2
    331a:	1e5d      	subs	r5, r3, #1
    331c:	41ab      	sbcs	r3, r5
    331e:	465a      	mov	r2, fp
    3320:	0dc0      	lsrs	r0, r0, #23
    3322:	4303      	orrs	r3, r0
    3324:	0252      	lsls	r2, r2, #9
    3326:	4313      	orrs	r3, r2
    3328:	01e2      	lsls	r2, r4, #7
    332a:	d556      	bpl.n	33da <__aeabi_dmul+0x426>
    332c:	2001      	movs	r0, #1
    332e:	085a      	lsrs	r2, r3, #1
    3330:	4003      	ands	r3, r0
    3332:	4313      	orrs	r3, r2
    3334:	07e2      	lsls	r2, r4, #31
    3336:	4313      	orrs	r3, r2
    3338:	0864      	lsrs	r4, r4, #1
    333a:	485a      	ldr	r0, [pc, #360]	; (34a4 <__aeabi_dmul+0x4f0>)
    333c:	4460      	add	r0, ip
    333e:	2800      	cmp	r0, #0
    3340:	dd4d      	ble.n	33de <__aeabi_dmul+0x42a>
    3342:	075a      	lsls	r2, r3, #29
    3344:	d009      	beq.n	335a <__aeabi_dmul+0x3a6>
    3346:	220f      	movs	r2, #15
    3348:	401a      	ands	r2, r3
    334a:	2a04      	cmp	r2, #4
    334c:	d005      	beq.n	335a <__aeabi_dmul+0x3a6>
    334e:	1d1a      	adds	r2, r3, #4
    3350:	429a      	cmp	r2, r3
    3352:	419b      	sbcs	r3, r3
    3354:	425b      	negs	r3, r3
    3356:	18e4      	adds	r4, r4, r3
    3358:	0013      	movs	r3, r2
    335a:	01e2      	lsls	r2, r4, #7
    335c:	d504      	bpl.n	3368 <__aeabi_dmul+0x3b4>
    335e:	2080      	movs	r0, #128	; 0x80
    3360:	4a51      	ldr	r2, [pc, #324]	; (34a8 <__aeabi_dmul+0x4f4>)
    3362:	00c0      	lsls	r0, r0, #3
    3364:	4014      	ands	r4, r2
    3366:	4460      	add	r0, ip
    3368:	4a50      	ldr	r2, [pc, #320]	; (34ac <__aeabi_dmul+0x4f8>)
    336a:	4290      	cmp	r0, r2
    336c:	dd00      	ble.n	3370 <__aeabi_dmul+0x3bc>
    336e:	e6e3      	b.n	3138 <__aeabi_dmul+0x184>
    3370:	2501      	movs	r5, #1
    3372:	08db      	lsrs	r3, r3, #3
    3374:	0762      	lsls	r2, r4, #29
    3376:	431a      	orrs	r2, r3
    3378:	0264      	lsls	r4, r4, #9
    337a:	9b01      	ldr	r3, [sp, #4]
    337c:	4691      	mov	r9, r2
    337e:	0b22      	lsrs	r2, r4, #12
    3380:	0544      	lsls	r4, r0, #21
    3382:	0d64      	lsrs	r4, r4, #21
    3384:	401d      	ands	r5, r3
    3386:	e67c      	b.n	3082 <__aeabi_dmul+0xce>
    3388:	2280      	movs	r2, #128	; 0x80
    338a:	4659      	mov	r1, fp
    338c:	0312      	lsls	r2, r2, #12
    338e:	4211      	tst	r1, r2
    3390:	d008      	beq.n	33a4 <__aeabi_dmul+0x3f0>
    3392:	4214      	tst	r4, r2
    3394:	d106      	bne.n	33a4 <__aeabi_dmul+0x3f0>
    3396:	4322      	orrs	r2, r4
    3398:	0312      	lsls	r2, r2, #12
    339a:	0b12      	lsrs	r2, r2, #12
    339c:	4645      	mov	r5, r8
    339e:	4699      	mov	r9, r3
    33a0:	4c43      	ldr	r4, [pc, #268]	; (34b0 <__aeabi_dmul+0x4fc>)
    33a2:	e66e      	b.n	3082 <__aeabi_dmul+0xce>
    33a4:	465b      	mov	r3, fp
    33a6:	431a      	orrs	r2, r3
    33a8:	0312      	lsls	r2, r2, #12
    33aa:	0b12      	lsrs	r2, r2, #12
    33ac:	4c40      	ldr	r4, [pc, #256]	; (34b0 <__aeabi_dmul+0x4fc>)
    33ae:	e668      	b.n	3082 <__aeabi_dmul+0xce>
    33b0:	0003      	movs	r3, r0
    33b2:	4654      	mov	r4, sl
    33b4:	3b28      	subs	r3, #40	; 0x28
    33b6:	409c      	lsls	r4, r3
    33b8:	2300      	movs	r3, #0
    33ba:	e6b9      	b.n	3130 <__aeabi_dmul+0x17c>
    33bc:	f000 fbfc 	bl	3bb8 <__clzsi2>
    33c0:	3020      	adds	r0, #32
    33c2:	e6a6      	b.n	3112 <__aeabi_dmul+0x15e>
    33c4:	0003      	movs	r3, r0
    33c6:	3b28      	subs	r3, #40	; 0x28
    33c8:	409f      	lsls	r7, r3
    33ca:	2300      	movs	r3, #0
    33cc:	46bb      	mov	fp, r7
    33ce:	4699      	mov	r9, r3
    33d0:	e68a      	b.n	30e8 <__aeabi_dmul+0x134>
    33d2:	f000 fbf1 	bl	3bb8 <__clzsi2>
    33d6:	3020      	adds	r0, #32
    33d8:	e674      	b.n	30c4 <__aeabi_dmul+0x110>
    33da:	46b4      	mov	ip, r6
    33dc:	e7ad      	b.n	333a <__aeabi_dmul+0x386>
    33de:	2501      	movs	r5, #1
    33e0:	1a2a      	subs	r2, r5, r0
    33e2:	2a38      	cmp	r2, #56	; 0x38
    33e4:	dd06      	ble.n	33f4 <__aeabi_dmul+0x440>
    33e6:	9b01      	ldr	r3, [sp, #4]
    33e8:	2400      	movs	r4, #0
    33ea:	401d      	ands	r5, r3
    33ec:	2300      	movs	r3, #0
    33ee:	2200      	movs	r2, #0
    33f0:	4699      	mov	r9, r3
    33f2:	e646      	b.n	3082 <__aeabi_dmul+0xce>
    33f4:	2a1f      	cmp	r2, #31
    33f6:	dc21      	bgt.n	343c <__aeabi_dmul+0x488>
    33f8:	2520      	movs	r5, #32
    33fa:	0020      	movs	r0, r4
    33fc:	1aad      	subs	r5, r5, r2
    33fe:	001e      	movs	r6, r3
    3400:	40ab      	lsls	r3, r5
    3402:	40a8      	lsls	r0, r5
    3404:	40d6      	lsrs	r6, r2
    3406:	1e5d      	subs	r5, r3, #1
    3408:	41ab      	sbcs	r3, r5
    340a:	4330      	orrs	r0, r6
    340c:	4318      	orrs	r0, r3
    340e:	40d4      	lsrs	r4, r2
    3410:	0743      	lsls	r3, r0, #29
    3412:	d009      	beq.n	3428 <__aeabi_dmul+0x474>
    3414:	230f      	movs	r3, #15
    3416:	4003      	ands	r3, r0
    3418:	2b04      	cmp	r3, #4
    341a:	d005      	beq.n	3428 <__aeabi_dmul+0x474>
    341c:	0003      	movs	r3, r0
    341e:	1d18      	adds	r0, r3, #4
    3420:	4298      	cmp	r0, r3
    3422:	419b      	sbcs	r3, r3
    3424:	425b      	negs	r3, r3
    3426:	18e4      	adds	r4, r4, r3
    3428:	0223      	lsls	r3, r4, #8
    342a:	d521      	bpl.n	3470 <__aeabi_dmul+0x4bc>
    342c:	2501      	movs	r5, #1
    342e:	9b01      	ldr	r3, [sp, #4]
    3430:	2401      	movs	r4, #1
    3432:	401d      	ands	r5, r3
    3434:	2300      	movs	r3, #0
    3436:	2200      	movs	r2, #0
    3438:	4699      	mov	r9, r3
    343a:	e622      	b.n	3082 <__aeabi_dmul+0xce>
    343c:	251f      	movs	r5, #31
    343e:	0021      	movs	r1, r4
    3440:	426d      	negs	r5, r5
    3442:	1a28      	subs	r0, r5, r0
    3444:	40c1      	lsrs	r1, r0
    3446:	0008      	movs	r0, r1
    3448:	2a20      	cmp	r2, #32
    344a:	d01d      	beq.n	3488 <__aeabi_dmul+0x4d4>
    344c:	355f      	adds	r5, #95	; 0x5f
    344e:	1aaa      	subs	r2, r5, r2
    3450:	4094      	lsls	r4, r2
    3452:	4323      	orrs	r3, r4
    3454:	1e5c      	subs	r4, r3, #1
    3456:	41a3      	sbcs	r3, r4
    3458:	2507      	movs	r5, #7
    345a:	4303      	orrs	r3, r0
    345c:	401d      	ands	r5, r3
    345e:	2200      	movs	r2, #0
    3460:	2d00      	cmp	r5, #0
    3462:	d009      	beq.n	3478 <__aeabi_dmul+0x4c4>
    3464:	220f      	movs	r2, #15
    3466:	2400      	movs	r4, #0
    3468:	401a      	ands	r2, r3
    346a:	0018      	movs	r0, r3
    346c:	2a04      	cmp	r2, #4
    346e:	d1d6      	bne.n	341e <__aeabi_dmul+0x46a>
    3470:	0003      	movs	r3, r0
    3472:	0765      	lsls	r5, r4, #29
    3474:	0264      	lsls	r4, r4, #9
    3476:	0b22      	lsrs	r2, r4, #12
    3478:	08db      	lsrs	r3, r3, #3
    347a:	432b      	orrs	r3, r5
    347c:	2501      	movs	r5, #1
    347e:	4699      	mov	r9, r3
    3480:	9b01      	ldr	r3, [sp, #4]
    3482:	2400      	movs	r4, #0
    3484:	401d      	ands	r5, r3
    3486:	e5fc      	b.n	3082 <__aeabi_dmul+0xce>
    3488:	2400      	movs	r4, #0
    348a:	e7e2      	b.n	3452 <__aeabi_dmul+0x49e>
    348c:	2280      	movs	r2, #128	; 0x80
    348e:	2501      	movs	r5, #1
    3490:	0312      	lsls	r2, r2, #12
    3492:	4322      	orrs	r2, r4
    3494:	9901      	ldr	r1, [sp, #4]
    3496:	0312      	lsls	r2, r2, #12
    3498:	0b12      	lsrs	r2, r2, #12
    349a:	400d      	ands	r5, r1
    349c:	4699      	mov	r9, r3
    349e:	4c04      	ldr	r4, [pc, #16]	; (34b0 <__aeabi_dmul+0x4fc>)
    34a0:	e5ef      	b.n	3082 <__aeabi_dmul+0xce>
    34a2:	46c0      	nop			; (mov r8, r8)
    34a4:	000003ff 	.word	0x000003ff
    34a8:	feffffff 	.word	0xfeffffff
    34ac:	000007fe 	.word	0x000007fe
    34b0:	000007ff 	.word	0x000007ff

000034b4 <__aeabi_dsub>:
    34b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    34b6:	4646      	mov	r6, r8
    34b8:	46d6      	mov	lr, sl
    34ba:	464f      	mov	r7, r9
    34bc:	030c      	lsls	r4, r1, #12
    34be:	b5c0      	push	{r6, r7, lr}
    34c0:	0fcd      	lsrs	r5, r1, #31
    34c2:	004e      	lsls	r6, r1, #1
    34c4:	0a61      	lsrs	r1, r4, #9
    34c6:	0f44      	lsrs	r4, r0, #29
    34c8:	430c      	orrs	r4, r1
    34ca:	00c1      	lsls	r1, r0, #3
    34cc:	0058      	lsls	r0, r3, #1
    34ce:	0d40      	lsrs	r0, r0, #21
    34d0:	4684      	mov	ip, r0
    34d2:	468a      	mov	sl, r1
    34d4:	000f      	movs	r7, r1
    34d6:	0319      	lsls	r1, r3, #12
    34d8:	0f50      	lsrs	r0, r2, #29
    34da:	0a49      	lsrs	r1, r1, #9
    34dc:	4301      	orrs	r1, r0
    34de:	48c6      	ldr	r0, [pc, #792]	; (37f8 <__aeabi_dsub+0x344>)
    34e0:	0d76      	lsrs	r6, r6, #21
    34e2:	46a8      	mov	r8, r5
    34e4:	0fdb      	lsrs	r3, r3, #31
    34e6:	00d2      	lsls	r2, r2, #3
    34e8:	4584      	cmp	ip, r0
    34ea:	d100      	bne.n	34ee <__aeabi_dsub+0x3a>
    34ec:	e0d8      	b.n	36a0 <__aeabi_dsub+0x1ec>
    34ee:	2001      	movs	r0, #1
    34f0:	4043      	eors	r3, r0
    34f2:	42ab      	cmp	r3, r5
    34f4:	d100      	bne.n	34f8 <__aeabi_dsub+0x44>
    34f6:	e0a6      	b.n	3646 <__aeabi_dsub+0x192>
    34f8:	4660      	mov	r0, ip
    34fa:	1a35      	subs	r5, r6, r0
    34fc:	2d00      	cmp	r5, #0
    34fe:	dc00      	bgt.n	3502 <__aeabi_dsub+0x4e>
    3500:	e105      	b.n	370e <__aeabi_dsub+0x25a>
    3502:	2800      	cmp	r0, #0
    3504:	d110      	bne.n	3528 <__aeabi_dsub+0x74>
    3506:	000b      	movs	r3, r1
    3508:	4313      	orrs	r3, r2
    350a:	d100      	bne.n	350e <__aeabi_dsub+0x5a>
    350c:	e0d7      	b.n	36be <__aeabi_dsub+0x20a>
    350e:	1e6b      	subs	r3, r5, #1
    3510:	2b00      	cmp	r3, #0
    3512:	d000      	beq.n	3516 <__aeabi_dsub+0x62>
    3514:	e14b      	b.n	37ae <__aeabi_dsub+0x2fa>
    3516:	4653      	mov	r3, sl
    3518:	1a9f      	subs	r7, r3, r2
    351a:	45ba      	cmp	sl, r7
    351c:	4180      	sbcs	r0, r0
    351e:	1a64      	subs	r4, r4, r1
    3520:	4240      	negs	r0, r0
    3522:	1a24      	subs	r4, r4, r0
    3524:	2601      	movs	r6, #1
    3526:	e01e      	b.n	3566 <__aeabi_dsub+0xb2>
    3528:	4bb3      	ldr	r3, [pc, #716]	; (37f8 <__aeabi_dsub+0x344>)
    352a:	429e      	cmp	r6, r3
    352c:	d048      	beq.n	35c0 <__aeabi_dsub+0x10c>
    352e:	2380      	movs	r3, #128	; 0x80
    3530:	041b      	lsls	r3, r3, #16
    3532:	4319      	orrs	r1, r3
    3534:	2d38      	cmp	r5, #56	; 0x38
    3536:	dd00      	ble.n	353a <__aeabi_dsub+0x86>
    3538:	e119      	b.n	376e <__aeabi_dsub+0x2ba>
    353a:	2d1f      	cmp	r5, #31
    353c:	dd00      	ble.n	3540 <__aeabi_dsub+0x8c>
    353e:	e14c      	b.n	37da <__aeabi_dsub+0x326>
    3540:	2320      	movs	r3, #32
    3542:	000f      	movs	r7, r1
    3544:	1b5b      	subs	r3, r3, r5
    3546:	0010      	movs	r0, r2
    3548:	409a      	lsls	r2, r3
    354a:	409f      	lsls	r7, r3
    354c:	40e8      	lsrs	r0, r5
    354e:	1e53      	subs	r3, r2, #1
    3550:	419a      	sbcs	r2, r3
    3552:	40e9      	lsrs	r1, r5
    3554:	4307      	orrs	r7, r0
    3556:	4317      	orrs	r7, r2
    3558:	4653      	mov	r3, sl
    355a:	1bdf      	subs	r7, r3, r7
    355c:	1a61      	subs	r1, r4, r1
    355e:	45ba      	cmp	sl, r7
    3560:	41a4      	sbcs	r4, r4
    3562:	4264      	negs	r4, r4
    3564:	1b0c      	subs	r4, r1, r4
    3566:	0223      	lsls	r3, r4, #8
    3568:	d400      	bmi.n	356c <__aeabi_dsub+0xb8>
    356a:	e0c5      	b.n	36f8 <__aeabi_dsub+0x244>
    356c:	0264      	lsls	r4, r4, #9
    356e:	0a65      	lsrs	r5, r4, #9
    3570:	2d00      	cmp	r5, #0
    3572:	d100      	bne.n	3576 <__aeabi_dsub+0xc2>
    3574:	e0f6      	b.n	3764 <__aeabi_dsub+0x2b0>
    3576:	0028      	movs	r0, r5
    3578:	f000 fb1e 	bl	3bb8 <__clzsi2>
    357c:	0003      	movs	r3, r0
    357e:	3b08      	subs	r3, #8
    3580:	2b1f      	cmp	r3, #31
    3582:	dd00      	ble.n	3586 <__aeabi_dsub+0xd2>
    3584:	e0e9      	b.n	375a <__aeabi_dsub+0x2a6>
    3586:	2220      	movs	r2, #32
    3588:	003c      	movs	r4, r7
    358a:	1ad2      	subs	r2, r2, r3
    358c:	409d      	lsls	r5, r3
    358e:	40d4      	lsrs	r4, r2
    3590:	409f      	lsls	r7, r3
    3592:	4325      	orrs	r5, r4
    3594:	429e      	cmp	r6, r3
    3596:	dd00      	ble.n	359a <__aeabi_dsub+0xe6>
    3598:	e0db      	b.n	3752 <__aeabi_dsub+0x29e>
    359a:	1b9e      	subs	r6, r3, r6
    359c:	1c73      	adds	r3, r6, #1
    359e:	2b1f      	cmp	r3, #31
    35a0:	dd00      	ble.n	35a4 <__aeabi_dsub+0xf0>
    35a2:	e10a      	b.n	37ba <__aeabi_dsub+0x306>
    35a4:	2220      	movs	r2, #32
    35a6:	0038      	movs	r0, r7
    35a8:	1ad2      	subs	r2, r2, r3
    35aa:	0029      	movs	r1, r5
    35ac:	4097      	lsls	r7, r2
    35ae:	002c      	movs	r4, r5
    35b0:	4091      	lsls	r1, r2
    35b2:	40d8      	lsrs	r0, r3
    35b4:	1e7a      	subs	r2, r7, #1
    35b6:	4197      	sbcs	r7, r2
    35b8:	40dc      	lsrs	r4, r3
    35ba:	2600      	movs	r6, #0
    35bc:	4301      	orrs	r1, r0
    35be:	430f      	orrs	r7, r1
    35c0:	077b      	lsls	r3, r7, #29
    35c2:	d009      	beq.n	35d8 <__aeabi_dsub+0x124>
    35c4:	230f      	movs	r3, #15
    35c6:	403b      	ands	r3, r7
    35c8:	2b04      	cmp	r3, #4
    35ca:	d005      	beq.n	35d8 <__aeabi_dsub+0x124>
    35cc:	1d3b      	adds	r3, r7, #4
    35ce:	42bb      	cmp	r3, r7
    35d0:	41bf      	sbcs	r7, r7
    35d2:	427f      	negs	r7, r7
    35d4:	19e4      	adds	r4, r4, r7
    35d6:	001f      	movs	r7, r3
    35d8:	0223      	lsls	r3, r4, #8
    35da:	d525      	bpl.n	3628 <__aeabi_dsub+0x174>
    35dc:	4b86      	ldr	r3, [pc, #536]	; (37f8 <__aeabi_dsub+0x344>)
    35de:	3601      	adds	r6, #1
    35e0:	429e      	cmp	r6, r3
    35e2:	d100      	bne.n	35e6 <__aeabi_dsub+0x132>
    35e4:	e0af      	b.n	3746 <__aeabi_dsub+0x292>
    35e6:	4b85      	ldr	r3, [pc, #532]	; (37fc <__aeabi_dsub+0x348>)
    35e8:	2501      	movs	r5, #1
    35ea:	401c      	ands	r4, r3
    35ec:	4643      	mov	r3, r8
    35ee:	0762      	lsls	r2, r4, #29
    35f0:	08ff      	lsrs	r7, r7, #3
    35f2:	0264      	lsls	r4, r4, #9
    35f4:	0576      	lsls	r6, r6, #21
    35f6:	4317      	orrs	r7, r2
    35f8:	0b24      	lsrs	r4, r4, #12
    35fa:	0d76      	lsrs	r6, r6, #21
    35fc:	401d      	ands	r5, r3
    35fe:	2100      	movs	r1, #0
    3600:	0324      	lsls	r4, r4, #12
    3602:	0b23      	lsrs	r3, r4, #12
    3604:	0d0c      	lsrs	r4, r1, #20
    3606:	4a7e      	ldr	r2, [pc, #504]	; (3800 <__aeabi_dsub+0x34c>)
    3608:	0524      	lsls	r4, r4, #20
    360a:	431c      	orrs	r4, r3
    360c:	4014      	ands	r4, r2
    360e:	0533      	lsls	r3, r6, #20
    3610:	4323      	orrs	r3, r4
    3612:	005b      	lsls	r3, r3, #1
    3614:	07ed      	lsls	r5, r5, #31
    3616:	085b      	lsrs	r3, r3, #1
    3618:	432b      	orrs	r3, r5
    361a:	0038      	movs	r0, r7
    361c:	0019      	movs	r1, r3
    361e:	bc1c      	pop	{r2, r3, r4}
    3620:	4690      	mov	r8, r2
    3622:	4699      	mov	r9, r3
    3624:	46a2      	mov	sl, r4
    3626:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3628:	2501      	movs	r5, #1
    362a:	4643      	mov	r3, r8
    362c:	0762      	lsls	r2, r4, #29
    362e:	08ff      	lsrs	r7, r7, #3
    3630:	4317      	orrs	r7, r2
    3632:	08e4      	lsrs	r4, r4, #3
    3634:	401d      	ands	r5, r3
    3636:	4b70      	ldr	r3, [pc, #448]	; (37f8 <__aeabi_dsub+0x344>)
    3638:	429e      	cmp	r6, r3
    363a:	d036      	beq.n	36aa <__aeabi_dsub+0x1f6>
    363c:	0324      	lsls	r4, r4, #12
    363e:	0576      	lsls	r6, r6, #21
    3640:	0b24      	lsrs	r4, r4, #12
    3642:	0d76      	lsrs	r6, r6, #21
    3644:	e7db      	b.n	35fe <__aeabi_dsub+0x14a>
    3646:	4663      	mov	r3, ip
    3648:	1af3      	subs	r3, r6, r3
    364a:	2b00      	cmp	r3, #0
    364c:	dc00      	bgt.n	3650 <__aeabi_dsub+0x19c>
    364e:	e094      	b.n	377a <__aeabi_dsub+0x2c6>
    3650:	4660      	mov	r0, ip
    3652:	2800      	cmp	r0, #0
    3654:	d035      	beq.n	36c2 <__aeabi_dsub+0x20e>
    3656:	4868      	ldr	r0, [pc, #416]	; (37f8 <__aeabi_dsub+0x344>)
    3658:	4286      	cmp	r6, r0
    365a:	d0b1      	beq.n	35c0 <__aeabi_dsub+0x10c>
    365c:	2780      	movs	r7, #128	; 0x80
    365e:	043f      	lsls	r7, r7, #16
    3660:	4339      	orrs	r1, r7
    3662:	2b38      	cmp	r3, #56	; 0x38
    3664:	dc00      	bgt.n	3668 <__aeabi_dsub+0x1b4>
    3666:	e0fd      	b.n	3864 <__aeabi_dsub+0x3b0>
    3668:	430a      	orrs	r2, r1
    366a:	0017      	movs	r7, r2
    366c:	2100      	movs	r1, #0
    366e:	1e7a      	subs	r2, r7, #1
    3670:	4197      	sbcs	r7, r2
    3672:	4457      	add	r7, sl
    3674:	4557      	cmp	r7, sl
    3676:	4180      	sbcs	r0, r0
    3678:	1909      	adds	r1, r1, r4
    367a:	4244      	negs	r4, r0
    367c:	190c      	adds	r4, r1, r4
    367e:	0223      	lsls	r3, r4, #8
    3680:	d53a      	bpl.n	36f8 <__aeabi_dsub+0x244>
    3682:	4b5d      	ldr	r3, [pc, #372]	; (37f8 <__aeabi_dsub+0x344>)
    3684:	3601      	adds	r6, #1
    3686:	429e      	cmp	r6, r3
    3688:	d100      	bne.n	368c <__aeabi_dsub+0x1d8>
    368a:	e14b      	b.n	3924 <__aeabi_dsub+0x470>
    368c:	2201      	movs	r2, #1
    368e:	4b5b      	ldr	r3, [pc, #364]	; (37fc <__aeabi_dsub+0x348>)
    3690:	401c      	ands	r4, r3
    3692:	087b      	lsrs	r3, r7, #1
    3694:	4017      	ands	r7, r2
    3696:	431f      	orrs	r7, r3
    3698:	07e2      	lsls	r2, r4, #31
    369a:	4317      	orrs	r7, r2
    369c:	0864      	lsrs	r4, r4, #1
    369e:	e78f      	b.n	35c0 <__aeabi_dsub+0x10c>
    36a0:	0008      	movs	r0, r1
    36a2:	4310      	orrs	r0, r2
    36a4:	d000      	beq.n	36a8 <__aeabi_dsub+0x1f4>
    36a6:	e724      	b.n	34f2 <__aeabi_dsub+0x3e>
    36a8:	e721      	b.n	34ee <__aeabi_dsub+0x3a>
    36aa:	0023      	movs	r3, r4
    36ac:	433b      	orrs	r3, r7
    36ae:	d100      	bne.n	36b2 <__aeabi_dsub+0x1fe>
    36b0:	e1b9      	b.n	3a26 <__aeabi_dsub+0x572>
    36b2:	2280      	movs	r2, #128	; 0x80
    36b4:	0312      	lsls	r2, r2, #12
    36b6:	4314      	orrs	r4, r2
    36b8:	0324      	lsls	r4, r4, #12
    36ba:	0b24      	lsrs	r4, r4, #12
    36bc:	e79f      	b.n	35fe <__aeabi_dsub+0x14a>
    36be:	002e      	movs	r6, r5
    36c0:	e77e      	b.n	35c0 <__aeabi_dsub+0x10c>
    36c2:	0008      	movs	r0, r1
    36c4:	4310      	orrs	r0, r2
    36c6:	d100      	bne.n	36ca <__aeabi_dsub+0x216>
    36c8:	e0ca      	b.n	3860 <__aeabi_dsub+0x3ac>
    36ca:	1e58      	subs	r0, r3, #1
    36cc:	4684      	mov	ip, r0
    36ce:	2800      	cmp	r0, #0
    36d0:	d000      	beq.n	36d4 <__aeabi_dsub+0x220>
    36d2:	e0e7      	b.n	38a4 <__aeabi_dsub+0x3f0>
    36d4:	4452      	add	r2, sl
    36d6:	4552      	cmp	r2, sl
    36d8:	4180      	sbcs	r0, r0
    36da:	1864      	adds	r4, r4, r1
    36dc:	4240      	negs	r0, r0
    36de:	1824      	adds	r4, r4, r0
    36e0:	0017      	movs	r7, r2
    36e2:	2601      	movs	r6, #1
    36e4:	0223      	lsls	r3, r4, #8
    36e6:	d507      	bpl.n	36f8 <__aeabi_dsub+0x244>
    36e8:	2602      	movs	r6, #2
    36ea:	e7cf      	b.n	368c <__aeabi_dsub+0x1d8>
    36ec:	4664      	mov	r4, ip
    36ee:	432c      	orrs	r4, r5
    36f0:	d100      	bne.n	36f4 <__aeabi_dsub+0x240>
    36f2:	e1b3      	b.n	3a5c <__aeabi_dsub+0x5a8>
    36f4:	002c      	movs	r4, r5
    36f6:	4667      	mov	r7, ip
    36f8:	077b      	lsls	r3, r7, #29
    36fa:	d000      	beq.n	36fe <__aeabi_dsub+0x24a>
    36fc:	e762      	b.n	35c4 <__aeabi_dsub+0x110>
    36fe:	0763      	lsls	r3, r4, #29
    3700:	08ff      	lsrs	r7, r7, #3
    3702:	431f      	orrs	r7, r3
    3704:	2501      	movs	r5, #1
    3706:	4643      	mov	r3, r8
    3708:	08e4      	lsrs	r4, r4, #3
    370a:	401d      	ands	r5, r3
    370c:	e793      	b.n	3636 <__aeabi_dsub+0x182>
    370e:	2d00      	cmp	r5, #0
    3710:	d178      	bne.n	3804 <__aeabi_dsub+0x350>
    3712:	1c75      	adds	r5, r6, #1
    3714:	056d      	lsls	r5, r5, #21
    3716:	0d6d      	lsrs	r5, r5, #21
    3718:	2d01      	cmp	r5, #1
    371a:	dc00      	bgt.n	371e <__aeabi_dsub+0x26a>
    371c:	e0f2      	b.n	3904 <__aeabi_dsub+0x450>
    371e:	4650      	mov	r0, sl
    3720:	1a80      	subs	r0, r0, r2
    3722:	4582      	cmp	sl, r0
    3724:	41bf      	sbcs	r7, r7
    3726:	1a65      	subs	r5, r4, r1
    3728:	427f      	negs	r7, r7
    372a:	1bed      	subs	r5, r5, r7
    372c:	4684      	mov	ip, r0
    372e:	0228      	lsls	r0, r5, #8
    3730:	d400      	bmi.n	3734 <__aeabi_dsub+0x280>
    3732:	e08c      	b.n	384e <__aeabi_dsub+0x39a>
    3734:	4650      	mov	r0, sl
    3736:	1a17      	subs	r7, r2, r0
    3738:	42ba      	cmp	r2, r7
    373a:	4192      	sbcs	r2, r2
    373c:	1b0c      	subs	r4, r1, r4
    373e:	4255      	negs	r5, r2
    3740:	1b65      	subs	r5, r4, r5
    3742:	4698      	mov	r8, r3
    3744:	e714      	b.n	3570 <__aeabi_dsub+0xbc>
    3746:	2501      	movs	r5, #1
    3748:	4643      	mov	r3, r8
    374a:	2400      	movs	r4, #0
    374c:	401d      	ands	r5, r3
    374e:	2700      	movs	r7, #0
    3750:	e755      	b.n	35fe <__aeabi_dsub+0x14a>
    3752:	4c2a      	ldr	r4, [pc, #168]	; (37fc <__aeabi_dsub+0x348>)
    3754:	1af6      	subs	r6, r6, r3
    3756:	402c      	ands	r4, r5
    3758:	e732      	b.n	35c0 <__aeabi_dsub+0x10c>
    375a:	003d      	movs	r5, r7
    375c:	3828      	subs	r0, #40	; 0x28
    375e:	4085      	lsls	r5, r0
    3760:	2700      	movs	r7, #0
    3762:	e717      	b.n	3594 <__aeabi_dsub+0xe0>
    3764:	0038      	movs	r0, r7
    3766:	f000 fa27 	bl	3bb8 <__clzsi2>
    376a:	3020      	adds	r0, #32
    376c:	e706      	b.n	357c <__aeabi_dsub+0xc8>
    376e:	430a      	orrs	r2, r1
    3770:	0017      	movs	r7, r2
    3772:	2100      	movs	r1, #0
    3774:	1e7a      	subs	r2, r7, #1
    3776:	4197      	sbcs	r7, r2
    3778:	e6ee      	b.n	3558 <__aeabi_dsub+0xa4>
    377a:	2b00      	cmp	r3, #0
    377c:	d000      	beq.n	3780 <__aeabi_dsub+0x2cc>
    377e:	e0e5      	b.n	394c <__aeabi_dsub+0x498>
    3780:	1c73      	adds	r3, r6, #1
    3782:	469c      	mov	ip, r3
    3784:	055b      	lsls	r3, r3, #21
    3786:	0d5b      	lsrs	r3, r3, #21
    3788:	2b01      	cmp	r3, #1
    378a:	dc00      	bgt.n	378e <__aeabi_dsub+0x2da>
    378c:	e09f      	b.n	38ce <__aeabi_dsub+0x41a>
    378e:	4b1a      	ldr	r3, [pc, #104]	; (37f8 <__aeabi_dsub+0x344>)
    3790:	459c      	cmp	ip, r3
    3792:	d100      	bne.n	3796 <__aeabi_dsub+0x2e2>
    3794:	e0c5      	b.n	3922 <__aeabi_dsub+0x46e>
    3796:	4452      	add	r2, sl
    3798:	4552      	cmp	r2, sl
    379a:	4180      	sbcs	r0, r0
    379c:	1864      	adds	r4, r4, r1
    379e:	4240      	negs	r0, r0
    37a0:	1824      	adds	r4, r4, r0
    37a2:	07e7      	lsls	r7, r4, #31
    37a4:	0852      	lsrs	r2, r2, #1
    37a6:	4317      	orrs	r7, r2
    37a8:	0864      	lsrs	r4, r4, #1
    37aa:	4666      	mov	r6, ip
    37ac:	e708      	b.n	35c0 <__aeabi_dsub+0x10c>
    37ae:	4812      	ldr	r0, [pc, #72]	; (37f8 <__aeabi_dsub+0x344>)
    37b0:	4285      	cmp	r5, r0
    37b2:	d100      	bne.n	37b6 <__aeabi_dsub+0x302>
    37b4:	e085      	b.n	38c2 <__aeabi_dsub+0x40e>
    37b6:	001d      	movs	r5, r3
    37b8:	e6bc      	b.n	3534 <__aeabi_dsub+0x80>
    37ba:	0029      	movs	r1, r5
    37bc:	3e1f      	subs	r6, #31
    37be:	40f1      	lsrs	r1, r6
    37c0:	2b20      	cmp	r3, #32
    37c2:	d100      	bne.n	37c6 <__aeabi_dsub+0x312>
    37c4:	e07f      	b.n	38c6 <__aeabi_dsub+0x412>
    37c6:	2240      	movs	r2, #64	; 0x40
    37c8:	1ad3      	subs	r3, r2, r3
    37ca:	409d      	lsls	r5, r3
    37cc:	432f      	orrs	r7, r5
    37ce:	1e7d      	subs	r5, r7, #1
    37d0:	41af      	sbcs	r7, r5
    37d2:	2400      	movs	r4, #0
    37d4:	430f      	orrs	r7, r1
    37d6:	2600      	movs	r6, #0
    37d8:	e78e      	b.n	36f8 <__aeabi_dsub+0x244>
    37da:	002b      	movs	r3, r5
    37dc:	000f      	movs	r7, r1
    37de:	3b20      	subs	r3, #32
    37e0:	40df      	lsrs	r7, r3
    37e2:	2d20      	cmp	r5, #32
    37e4:	d071      	beq.n	38ca <__aeabi_dsub+0x416>
    37e6:	2340      	movs	r3, #64	; 0x40
    37e8:	1b5d      	subs	r5, r3, r5
    37ea:	40a9      	lsls	r1, r5
    37ec:	430a      	orrs	r2, r1
    37ee:	1e51      	subs	r1, r2, #1
    37f0:	418a      	sbcs	r2, r1
    37f2:	2100      	movs	r1, #0
    37f4:	4317      	orrs	r7, r2
    37f6:	e6af      	b.n	3558 <__aeabi_dsub+0xa4>
    37f8:	000007ff 	.word	0x000007ff
    37fc:	ff7fffff 	.word	0xff7fffff
    3800:	800fffff 	.word	0x800fffff
    3804:	2e00      	cmp	r6, #0
    3806:	d03e      	beq.n	3886 <__aeabi_dsub+0x3d2>
    3808:	4eb3      	ldr	r6, [pc, #716]	; (3ad8 <__aeabi_dsub+0x624>)
    380a:	45b4      	cmp	ip, r6
    380c:	d045      	beq.n	389a <__aeabi_dsub+0x3e6>
    380e:	2680      	movs	r6, #128	; 0x80
    3810:	0436      	lsls	r6, r6, #16
    3812:	426d      	negs	r5, r5
    3814:	4334      	orrs	r4, r6
    3816:	2d38      	cmp	r5, #56	; 0x38
    3818:	dd00      	ble.n	381c <__aeabi_dsub+0x368>
    381a:	e0a8      	b.n	396e <__aeabi_dsub+0x4ba>
    381c:	2d1f      	cmp	r5, #31
    381e:	dd00      	ble.n	3822 <__aeabi_dsub+0x36e>
    3820:	e11f      	b.n	3a62 <__aeabi_dsub+0x5ae>
    3822:	2620      	movs	r6, #32
    3824:	0027      	movs	r7, r4
    3826:	4650      	mov	r0, sl
    3828:	1b76      	subs	r6, r6, r5
    382a:	40b7      	lsls	r7, r6
    382c:	40e8      	lsrs	r0, r5
    382e:	4307      	orrs	r7, r0
    3830:	4650      	mov	r0, sl
    3832:	40b0      	lsls	r0, r6
    3834:	1e46      	subs	r6, r0, #1
    3836:	41b0      	sbcs	r0, r6
    3838:	40ec      	lsrs	r4, r5
    383a:	4338      	orrs	r0, r7
    383c:	1a17      	subs	r7, r2, r0
    383e:	42ba      	cmp	r2, r7
    3840:	4192      	sbcs	r2, r2
    3842:	1b0c      	subs	r4, r1, r4
    3844:	4252      	negs	r2, r2
    3846:	1aa4      	subs	r4, r4, r2
    3848:	4666      	mov	r6, ip
    384a:	4698      	mov	r8, r3
    384c:	e68b      	b.n	3566 <__aeabi_dsub+0xb2>
    384e:	4664      	mov	r4, ip
    3850:	4667      	mov	r7, ip
    3852:	432c      	orrs	r4, r5
    3854:	d000      	beq.n	3858 <__aeabi_dsub+0x3a4>
    3856:	e68b      	b.n	3570 <__aeabi_dsub+0xbc>
    3858:	2500      	movs	r5, #0
    385a:	2600      	movs	r6, #0
    385c:	2700      	movs	r7, #0
    385e:	e6ea      	b.n	3636 <__aeabi_dsub+0x182>
    3860:	001e      	movs	r6, r3
    3862:	e6ad      	b.n	35c0 <__aeabi_dsub+0x10c>
    3864:	2b1f      	cmp	r3, #31
    3866:	dc60      	bgt.n	392a <__aeabi_dsub+0x476>
    3868:	2720      	movs	r7, #32
    386a:	1af8      	subs	r0, r7, r3
    386c:	000f      	movs	r7, r1
    386e:	4684      	mov	ip, r0
    3870:	4087      	lsls	r7, r0
    3872:	0010      	movs	r0, r2
    3874:	40d8      	lsrs	r0, r3
    3876:	4307      	orrs	r7, r0
    3878:	4660      	mov	r0, ip
    387a:	4082      	lsls	r2, r0
    387c:	1e50      	subs	r0, r2, #1
    387e:	4182      	sbcs	r2, r0
    3880:	40d9      	lsrs	r1, r3
    3882:	4317      	orrs	r7, r2
    3884:	e6f5      	b.n	3672 <__aeabi_dsub+0x1be>
    3886:	0026      	movs	r6, r4
    3888:	4650      	mov	r0, sl
    388a:	4306      	orrs	r6, r0
    388c:	d005      	beq.n	389a <__aeabi_dsub+0x3e6>
    388e:	43ed      	mvns	r5, r5
    3890:	2d00      	cmp	r5, #0
    3892:	d0d3      	beq.n	383c <__aeabi_dsub+0x388>
    3894:	4e90      	ldr	r6, [pc, #576]	; (3ad8 <__aeabi_dsub+0x624>)
    3896:	45b4      	cmp	ip, r6
    3898:	d1bd      	bne.n	3816 <__aeabi_dsub+0x362>
    389a:	000c      	movs	r4, r1
    389c:	0017      	movs	r7, r2
    389e:	4666      	mov	r6, ip
    38a0:	4698      	mov	r8, r3
    38a2:	e68d      	b.n	35c0 <__aeabi_dsub+0x10c>
    38a4:	488c      	ldr	r0, [pc, #560]	; (3ad8 <__aeabi_dsub+0x624>)
    38a6:	4283      	cmp	r3, r0
    38a8:	d00b      	beq.n	38c2 <__aeabi_dsub+0x40e>
    38aa:	4663      	mov	r3, ip
    38ac:	e6d9      	b.n	3662 <__aeabi_dsub+0x1ae>
    38ae:	2d00      	cmp	r5, #0
    38b0:	d000      	beq.n	38b4 <__aeabi_dsub+0x400>
    38b2:	e096      	b.n	39e2 <__aeabi_dsub+0x52e>
    38b4:	0008      	movs	r0, r1
    38b6:	4310      	orrs	r0, r2
    38b8:	d100      	bne.n	38bc <__aeabi_dsub+0x408>
    38ba:	e0e2      	b.n	3a82 <__aeabi_dsub+0x5ce>
    38bc:	000c      	movs	r4, r1
    38be:	0017      	movs	r7, r2
    38c0:	4698      	mov	r8, r3
    38c2:	4e85      	ldr	r6, [pc, #532]	; (3ad8 <__aeabi_dsub+0x624>)
    38c4:	e67c      	b.n	35c0 <__aeabi_dsub+0x10c>
    38c6:	2500      	movs	r5, #0
    38c8:	e780      	b.n	37cc <__aeabi_dsub+0x318>
    38ca:	2100      	movs	r1, #0
    38cc:	e78e      	b.n	37ec <__aeabi_dsub+0x338>
    38ce:	0023      	movs	r3, r4
    38d0:	4650      	mov	r0, sl
    38d2:	4303      	orrs	r3, r0
    38d4:	2e00      	cmp	r6, #0
    38d6:	d000      	beq.n	38da <__aeabi_dsub+0x426>
    38d8:	e0a8      	b.n	3a2c <__aeabi_dsub+0x578>
    38da:	2b00      	cmp	r3, #0
    38dc:	d100      	bne.n	38e0 <__aeabi_dsub+0x42c>
    38de:	e0de      	b.n	3a9e <__aeabi_dsub+0x5ea>
    38e0:	000b      	movs	r3, r1
    38e2:	4313      	orrs	r3, r2
    38e4:	d100      	bne.n	38e8 <__aeabi_dsub+0x434>
    38e6:	e66b      	b.n	35c0 <__aeabi_dsub+0x10c>
    38e8:	4452      	add	r2, sl
    38ea:	4552      	cmp	r2, sl
    38ec:	4180      	sbcs	r0, r0
    38ee:	1864      	adds	r4, r4, r1
    38f0:	4240      	negs	r0, r0
    38f2:	1824      	adds	r4, r4, r0
    38f4:	0017      	movs	r7, r2
    38f6:	0223      	lsls	r3, r4, #8
    38f8:	d400      	bmi.n	38fc <__aeabi_dsub+0x448>
    38fa:	e6fd      	b.n	36f8 <__aeabi_dsub+0x244>
    38fc:	4b77      	ldr	r3, [pc, #476]	; (3adc <__aeabi_dsub+0x628>)
    38fe:	4666      	mov	r6, ip
    3900:	401c      	ands	r4, r3
    3902:	e65d      	b.n	35c0 <__aeabi_dsub+0x10c>
    3904:	0025      	movs	r5, r4
    3906:	4650      	mov	r0, sl
    3908:	4305      	orrs	r5, r0
    390a:	2e00      	cmp	r6, #0
    390c:	d1cf      	bne.n	38ae <__aeabi_dsub+0x3fa>
    390e:	2d00      	cmp	r5, #0
    3910:	d14f      	bne.n	39b2 <__aeabi_dsub+0x4fe>
    3912:	000c      	movs	r4, r1
    3914:	4314      	orrs	r4, r2
    3916:	d100      	bne.n	391a <__aeabi_dsub+0x466>
    3918:	e0a0      	b.n	3a5c <__aeabi_dsub+0x5a8>
    391a:	000c      	movs	r4, r1
    391c:	0017      	movs	r7, r2
    391e:	4698      	mov	r8, r3
    3920:	e64e      	b.n	35c0 <__aeabi_dsub+0x10c>
    3922:	4666      	mov	r6, ip
    3924:	2400      	movs	r4, #0
    3926:	2700      	movs	r7, #0
    3928:	e685      	b.n	3636 <__aeabi_dsub+0x182>
    392a:	001f      	movs	r7, r3
    392c:	0008      	movs	r0, r1
    392e:	3f20      	subs	r7, #32
    3930:	40f8      	lsrs	r0, r7
    3932:	0007      	movs	r7, r0
    3934:	2b20      	cmp	r3, #32
    3936:	d100      	bne.n	393a <__aeabi_dsub+0x486>
    3938:	e08e      	b.n	3a58 <__aeabi_dsub+0x5a4>
    393a:	2040      	movs	r0, #64	; 0x40
    393c:	1ac3      	subs	r3, r0, r3
    393e:	4099      	lsls	r1, r3
    3940:	430a      	orrs	r2, r1
    3942:	1e51      	subs	r1, r2, #1
    3944:	418a      	sbcs	r2, r1
    3946:	2100      	movs	r1, #0
    3948:	4317      	orrs	r7, r2
    394a:	e692      	b.n	3672 <__aeabi_dsub+0x1be>
    394c:	2e00      	cmp	r6, #0
    394e:	d114      	bne.n	397a <__aeabi_dsub+0x4c6>
    3950:	0026      	movs	r6, r4
    3952:	4650      	mov	r0, sl
    3954:	4306      	orrs	r6, r0
    3956:	d062      	beq.n	3a1e <__aeabi_dsub+0x56a>
    3958:	43db      	mvns	r3, r3
    395a:	2b00      	cmp	r3, #0
    395c:	d15c      	bne.n	3a18 <__aeabi_dsub+0x564>
    395e:	1887      	adds	r7, r0, r2
    3960:	4297      	cmp	r7, r2
    3962:	4192      	sbcs	r2, r2
    3964:	1864      	adds	r4, r4, r1
    3966:	4252      	negs	r2, r2
    3968:	18a4      	adds	r4, r4, r2
    396a:	4666      	mov	r6, ip
    396c:	e687      	b.n	367e <__aeabi_dsub+0x1ca>
    396e:	4650      	mov	r0, sl
    3970:	4320      	orrs	r0, r4
    3972:	1e44      	subs	r4, r0, #1
    3974:	41a0      	sbcs	r0, r4
    3976:	2400      	movs	r4, #0
    3978:	e760      	b.n	383c <__aeabi_dsub+0x388>
    397a:	4e57      	ldr	r6, [pc, #348]	; (3ad8 <__aeabi_dsub+0x624>)
    397c:	45b4      	cmp	ip, r6
    397e:	d04e      	beq.n	3a1e <__aeabi_dsub+0x56a>
    3980:	2680      	movs	r6, #128	; 0x80
    3982:	0436      	lsls	r6, r6, #16
    3984:	425b      	negs	r3, r3
    3986:	4334      	orrs	r4, r6
    3988:	2b38      	cmp	r3, #56	; 0x38
    398a:	dd00      	ble.n	398e <__aeabi_dsub+0x4da>
    398c:	e07f      	b.n	3a8e <__aeabi_dsub+0x5da>
    398e:	2b1f      	cmp	r3, #31
    3990:	dd00      	ble.n	3994 <__aeabi_dsub+0x4e0>
    3992:	e08b      	b.n	3aac <__aeabi_dsub+0x5f8>
    3994:	2620      	movs	r6, #32
    3996:	0027      	movs	r7, r4
    3998:	4650      	mov	r0, sl
    399a:	1af6      	subs	r6, r6, r3
    399c:	40b7      	lsls	r7, r6
    399e:	40d8      	lsrs	r0, r3
    39a0:	4307      	orrs	r7, r0
    39a2:	4650      	mov	r0, sl
    39a4:	40b0      	lsls	r0, r6
    39a6:	1e46      	subs	r6, r0, #1
    39a8:	41b0      	sbcs	r0, r6
    39aa:	4307      	orrs	r7, r0
    39ac:	40dc      	lsrs	r4, r3
    39ae:	18bf      	adds	r7, r7, r2
    39b0:	e7d6      	b.n	3960 <__aeabi_dsub+0x4ac>
    39b2:	000d      	movs	r5, r1
    39b4:	4315      	orrs	r5, r2
    39b6:	d100      	bne.n	39ba <__aeabi_dsub+0x506>
    39b8:	e602      	b.n	35c0 <__aeabi_dsub+0x10c>
    39ba:	4650      	mov	r0, sl
    39bc:	1a80      	subs	r0, r0, r2
    39be:	4582      	cmp	sl, r0
    39c0:	41bf      	sbcs	r7, r7
    39c2:	1a65      	subs	r5, r4, r1
    39c4:	427f      	negs	r7, r7
    39c6:	1bed      	subs	r5, r5, r7
    39c8:	4684      	mov	ip, r0
    39ca:	0228      	lsls	r0, r5, #8
    39cc:	d400      	bmi.n	39d0 <__aeabi_dsub+0x51c>
    39ce:	e68d      	b.n	36ec <__aeabi_dsub+0x238>
    39d0:	4650      	mov	r0, sl
    39d2:	1a17      	subs	r7, r2, r0
    39d4:	42ba      	cmp	r2, r7
    39d6:	4192      	sbcs	r2, r2
    39d8:	1b0c      	subs	r4, r1, r4
    39da:	4252      	negs	r2, r2
    39dc:	1aa4      	subs	r4, r4, r2
    39de:	4698      	mov	r8, r3
    39e0:	e5ee      	b.n	35c0 <__aeabi_dsub+0x10c>
    39e2:	000d      	movs	r5, r1
    39e4:	4315      	orrs	r5, r2
    39e6:	d100      	bne.n	39ea <__aeabi_dsub+0x536>
    39e8:	e76b      	b.n	38c2 <__aeabi_dsub+0x40e>
    39ea:	4650      	mov	r0, sl
    39ec:	0767      	lsls	r7, r4, #29
    39ee:	08c0      	lsrs	r0, r0, #3
    39f0:	4307      	orrs	r7, r0
    39f2:	2080      	movs	r0, #128	; 0x80
    39f4:	08e4      	lsrs	r4, r4, #3
    39f6:	0300      	lsls	r0, r0, #12
    39f8:	4204      	tst	r4, r0
    39fa:	d007      	beq.n	3a0c <__aeabi_dsub+0x558>
    39fc:	08cd      	lsrs	r5, r1, #3
    39fe:	4205      	tst	r5, r0
    3a00:	d104      	bne.n	3a0c <__aeabi_dsub+0x558>
    3a02:	002c      	movs	r4, r5
    3a04:	4698      	mov	r8, r3
    3a06:	08d7      	lsrs	r7, r2, #3
    3a08:	0749      	lsls	r1, r1, #29
    3a0a:	430f      	orrs	r7, r1
    3a0c:	0f7b      	lsrs	r3, r7, #29
    3a0e:	00e4      	lsls	r4, r4, #3
    3a10:	431c      	orrs	r4, r3
    3a12:	00ff      	lsls	r7, r7, #3
    3a14:	4e30      	ldr	r6, [pc, #192]	; (3ad8 <__aeabi_dsub+0x624>)
    3a16:	e5d3      	b.n	35c0 <__aeabi_dsub+0x10c>
    3a18:	4e2f      	ldr	r6, [pc, #188]	; (3ad8 <__aeabi_dsub+0x624>)
    3a1a:	45b4      	cmp	ip, r6
    3a1c:	d1b4      	bne.n	3988 <__aeabi_dsub+0x4d4>
    3a1e:	000c      	movs	r4, r1
    3a20:	0017      	movs	r7, r2
    3a22:	4666      	mov	r6, ip
    3a24:	e5cc      	b.n	35c0 <__aeabi_dsub+0x10c>
    3a26:	2700      	movs	r7, #0
    3a28:	2400      	movs	r4, #0
    3a2a:	e5e8      	b.n	35fe <__aeabi_dsub+0x14a>
    3a2c:	2b00      	cmp	r3, #0
    3a2e:	d039      	beq.n	3aa4 <__aeabi_dsub+0x5f0>
    3a30:	000b      	movs	r3, r1
    3a32:	4313      	orrs	r3, r2
    3a34:	d100      	bne.n	3a38 <__aeabi_dsub+0x584>
    3a36:	e744      	b.n	38c2 <__aeabi_dsub+0x40e>
    3a38:	08c0      	lsrs	r0, r0, #3
    3a3a:	0767      	lsls	r7, r4, #29
    3a3c:	4307      	orrs	r7, r0
    3a3e:	2080      	movs	r0, #128	; 0x80
    3a40:	08e4      	lsrs	r4, r4, #3
    3a42:	0300      	lsls	r0, r0, #12
    3a44:	4204      	tst	r4, r0
    3a46:	d0e1      	beq.n	3a0c <__aeabi_dsub+0x558>
    3a48:	08cb      	lsrs	r3, r1, #3
    3a4a:	4203      	tst	r3, r0
    3a4c:	d1de      	bne.n	3a0c <__aeabi_dsub+0x558>
    3a4e:	08d7      	lsrs	r7, r2, #3
    3a50:	0749      	lsls	r1, r1, #29
    3a52:	430f      	orrs	r7, r1
    3a54:	001c      	movs	r4, r3
    3a56:	e7d9      	b.n	3a0c <__aeabi_dsub+0x558>
    3a58:	2100      	movs	r1, #0
    3a5a:	e771      	b.n	3940 <__aeabi_dsub+0x48c>
    3a5c:	2500      	movs	r5, #0
    3a5e:	2700      	movs	r7, #0
    3a60:	e5e9      	b.n	3636 <__aeabi_dsub+0x182>
    3a62:	002e      	movs	r6, r5
    3a64:	0027      	movs	r7, r4
    3a66:	3e20      	subs	r6, #32
    3a68:	40f7      	lsrs	r7, r6
    3a6a:	2d20      	cmp	r5, #32
    3a6c:	d02f      	beq.n	3ace <__aeabi_dsub+0x61a>
    3a6e:	2640      	movs	r6, #64	; 0x40
    3a70:	1b75      	subs	r5, r6, r5
    3a72:	40ac      	lsls	r4, r5
    3a74:	4650      	mov	r0, sl
    3a76:	4320      	orrs	r0, r4
    3a78:	1e44      	subs	r4, r0, #1
    3a7a:	41a0      	sbcs	r0, r4
    3a7c:	2400      	movs	r4, #0
    3a7e:	4338      	orrs	r0, r7
    3a80:	e6dc      	b.n	383c <__aeabi_dsub+0x388>
    3a82:	2480      	movs	r4, #128	; 0x80
    3a84:	2500      	movs	r5, #0
    3a86:	0324      	lsls	r4, r4, #12
    3a88:	4e13      	ldr	r6, [pc, #76]	; (3ad8 <__aeabi_dsub+0x624>)
    3a8a:	2700      	movs	r7, #0
    3a8c:	e5d3      	b.n	3636 <__aeabi_dsub+0x182>
    3a8e:	4650      	mov	r0, sl
    3a90:	4320      	orrs	r0, r4
    3a92:	0007      	movs	r7, r0
    3a94:	1e78      	subs	r0, r7, #1
    3a96:	4187      	sbcs	r7, r0
    3a98:	2400      	movs	r4, #0
    3a9a:	18bf      	adds	r7, r7, r2
    3a9c:	e760      	b.n	3960 <__aeabi_dsub+0x4ac>
    3a9e:	000c      	movs	r4, r1
    3aa0:	0017      	movs	r7, r2
    3aa2:	e58d      	b.n	35c0 <__aeabi_dsub+0x10c>
    3aa4:	000c      	movs	r4, r1
    3aa6:	0017      	movs	r7, r2
    3aa8:	4e0b      	ldr	r6, [pc, #44]	; (3ad8 <__aeabi_dsub+0x624>)
    3aaa:	e589      	b.n	35c0 <__aeabi_dsub+0x10c>
    3aac:	001e      	movs	r6, r3
    3aae:	0027      	movs	r7, r4
    3ab0:	3e20      	subs	r6, #32
    3ab2:	40f7      	lsrs	r7, r6
    3ab4:	2b20      	cmp	r3, #32
    3ab6:	d00c      	beq.n	3ad2 <__aeabi_dsub+0x61e>
    3ab8:	2640      	movs	r6, #64	; 0x40
    3aba:	1af3      	subs	r3, r6, r3
    3abc:	409c      	lsls	r4, r3
    3abe:	4650      	mov	r0, sl
    3ac0:	4320      	orrs	r0, r4
    3ac2:	1e44      	subs	r4, r0, #1
    3ac4:	41a0      	sbcs	r0, r4
    3ac6:	4307      	orrs	r7, r0
    3ac8:	2400      	movs	r4, #0
    3aca:	18bf      	adds	r7, r7, r2
    3acc:	e748      	b.n	3960 <__aeabi_dsub+0x4ac>
    3ace:	2400      	movs	r4, #0
    3ad0:	e7d0      	b.n	3a74 <__aeabi_dsub+0x5c0>
    3ad2:	2400      	movs	r4, #0
    3ad4:	e7f3      	b.n	3abe <__aeabi_dsub+0x60a>
    3ad6:	46c0      	nop			; (mov r8, r8)
    3ad8:	000007ff 	.word	0x000007ff
    3adc:	ff7fffff 	.word	0xff7fffff

00003ae0 <__aeabi_d2iz>:
    3ae0:	b530      	push	{r4, r5, lr}
    3ae2:	4d13      	ldr	r5, [pc, #76]	; (3b30 <__aeabi_d2iz+0x50>)
    3ae4:	030a      	lsls	r2, r1, #12
    3ae6:	004b      	lsls	r3, r1, #1
    3ae8:	0b12      	lsrs	r2, r2, #12
    3aea:	0d5b      	lsrs	r3, r3, #21
    3aec:	0fc9      	lsrs	r1, r1, #31
    3aee:	2400      	movs	r4, #0
    3af0:	42ab      	cmp	r3, r5
    3af2:	dd10      	ble.n	3b16 <__aeabi_d2iz+0x36>
    3af4:	4c0f      	ldr	r4, [pc, #60]	; (3b34 <__aeabi_d2iz+0x54>)
    3af6:	42a3      	cmp	r3, r4
    3af8:	dc0f      	bgt.n	3b1a <__aeabi_d2iz+0x3a>
    3afa:	2480      	movs	r4, #128	; 0x80
    3afc:	4d0e      	ldr	r5, [pc, #56]	; (3b38 <__aeabi_d2iz+0x58>)
    3afe:	0364      	lsls	r4, r4, #13
    3b00:	4322      	orrs	r2, r4
    3b02:	1aed      	subs	r5, r5, r3
    3b04:	2d1f      	cmp	r5, #31
    3b06:	dd0b      	ble.n	3b20 <__aeabi_d2iz+0x40>
    3b08:	480c      	ldr	r0, [pc, #48]	; (3b3c <__aeabi_d2iz+0x5c>)
    3b0a:	1ac3      	subs	r3, r0, r3
    3b0c:	40da      	lsrs	r2, r3
    3b0e:	4254      	negs	r4, r2
    3b10:	2900      	cmp	r1, #0
    3b12:	d100      	bne.n	3b16 <__aeabi_d2iz+0x36>
    3b14:	0014      	movs	r4, r2
    3b16:	0020      	movs	r0, r4
    3b18:	bd30      	pop	{r4, r5, pc}
    3b1a:	4b09      	ldr	r3, [pc, #36]	; (3b40 <__aeabi_d2iz+0x60>)
    3b1c:	18cc      	adds	r4, r1, r3
    3b1e:	e7fa      	b.n	3b16 <__aeabi_d2iz+0x36>
    3b20:	4c08      	ldr	r4, [pc, #32]	; (3b44 <__aeabi_d2iz+0x64>)
    3b22:	40e8      	lsrs	r0, r5
    3b24:	46a4      	mov	ip, r4
    3b26:	4463      	add	r3, ip
    3b28:	409a      	lsls	r2, r3
    3b2a:	4302      	orrs	r2, r0
    3b2c:	e7ef      	b.n	3b0e <__aeabi_d2iz+0x2e>
    3b2e:	46c0      	nop			; (mov r8, r8)
    3b30:	000003fe 	.word	0x000003fe
    3b34:	0000041d 	.word	0x0000041d
    3b38:	00000433 	.word	0x00000433
    3b3c:	00000413 	.word	0x00000413
    3b40:	7fffffff 	.word	0x7fffffff
    3b44:	fffffbed 	.word	0xfffffbed

00003b48 <__aeabi_ui2d>:
    3b48:	b510      	push	{r4, lr}
    3b4a:	1e04      	subs	r4, r0, #0
    3b4c:	d028      	beq.n	3ba0 <__aeabi_ui2d+0x58>
    3b4e:	f000 f833 	bl	3bb8 <__clzsi2>
    3b52:	4b15      	ldr	r3, [pc, #84]	; (3ba8 <__aeabi_ui2d+0x60>)
    3b54:	4a15      	ldr	r2, [pc, #84]	; (3bac <__aeabi_ui2d+0x64>)
    3b56:	1a1b      	subs	r3, r3, r0
    3b58:	1ad2      	subs	r2, r2, r3
    3b5a:	2a1f      	cmp	r2, #31
    3b5c:	dd15      	ble.n	3b8a <__aeabi_ui2d+0x42>
    3b5e:	4a14      	ldr	r2, [pc, #80]	; (3bb0 <__aeabi_ui2d+0x68>)
    3b60:	1ad2      	subs	r2, r2, r3
    3b62:	4094      	lsls	r4, r2
    3b64:	2200      	movs	r2, #0
    3b66:	0324      	lsls	r4, r4, #12
    3b68:	055b      	lsls	r3, r3, #21
    3b6a:	0b24      	lsrs	r4, r4, #12
    3b6c:	0d5b      	lsrs	r3, r3, #21
    3b6e:	2100      	movs	r1, #0
    3b70:	0010      	movs	r0, r2
    3b72:	0324      	lsls	r4, r4, #12
    3b74:	0d0a      	lsrs	r2, r1, #20
    3b76:	0b24      	lsrs	r4, r4, #12
    3b78:	0512      	lsls	r2, r2, #20
    3b7a:	4322      	orrs	r2, r4
    3b7c:	4c0d      	ldr	r4, [pc, #52]	; (3bb4 <__aeabi_ui2d+0x6c>)
    3b7e:	051b      	lsls	r3, r3, #20
    3b80:	4022      	ands	r2, r4
    3b82:	4313      	orrs	r3, r2
    3b84:	005b      	lsls	r3, r3, #1
    3b86:	0859      	lsrs	r1, r3, #1
    3b88:	bd10      	pop	{r4, pc}
    3b8a:	0021      	movs	r1, r4
    3b8c:	4091      	lsls	r1, r2
    3b8e:	000a      	movs	r2, r1
    3b90:	210b      	movs	r1, #11
    3b92:	1a08      	subs	r0, r1, r0
    3b94:	40c4      	lsrs	r4, r0
    3b96:	055b      	lsls	r3, r3, #21
    3b98:	0324      	lsls	r4, r4, #12
    3b9a:	0b24      	lsrs	r4, r4, #12
    3b9c:	0d5b      	lsrs	r3, r3, #21
    3b9e:	e7e6      	b.n	3b6e <__aeabi_ui2d+0x26>
    3ba0:	2300      	movs	r3, #0
    3ba2:	2400      	movs	r4, #0
    3ba4:	2200      	movs	r2, #0
    3ba6:	e7e2      	b.n	3b6e <__aeabi_ui2d+0x26>
    3ba8:	0000041e 	.word	0x0000041e
    3bac:	00000433 	.word	0x00000433
    3bb0:	00000413 	.word	0x00000413
    3bb4:	800fffff 	.word	0x800fffff

00003bb8 <__clzsi2>:
    3bb8:	211c      	movs	r1, #28
    3bba:	2301      	movs	r3, #1
    3bbc:	041b      	lsls	r3, r3, #16
    3bbe:	4298      	cmp	r0, r3
    3bc0:	d301      	bcc.n	3bc6 <__clzsi2+0xe>
    3bc2:	0c00      	lsrs	r0, r0, #16
    3bc4:	3910      	subs	r1, #16
    3bc6:	0a1b      	lsrs	r3, r3, #8
    3bc8:	4298      	cmp	r0, r3
    3bca:	d301      	bcc.n	3bd0 <__clzsi2+0x18>
    3bcc:	0a00      	lsrs	r0, r0, #8
    3bce:	3908      	subs	r1, #8
    3bd0:	091b      	lsrs	r3, r3, #4
    3bd2:	4298      	cmp	r0, r3
    3bd4:	d301      	bcc.n	3bda <__clzsi2+0x22>
    3bd6:	0900      	lsrs	r0, r0, #4
    3bd8:	3904      	subs	r1, #4
    3bda:	a202      	add	r2, pc, #8	; (adr r2, 3be4 <__clzsi2+0x2c>)
    3bdc:	5c10      	ldrb	r0, [r2, r0]
    3bde:	1840      	adds	r0, r0, r1
    3be0:	4770      	bx	lr
    3be2:	46c0      	nop			; (mov r8, r8)
    3be4:	02020304 	.word	0x02020304
    3be8:	01010101 	.word	0x01010101
	...

00003bf4 <__libc_init_array>:
    3bf4:	b570      	push	{r4, r5, r6, lr}
    3bf6:	2600      	movs	r6, #0
    3bf8:	4d0c      	ldr	r5, [pc, #48]	; (3c2c <__libc_init_array+0x38>)
    3bfa:	4c0d      	ldr	r4, [pc, #52]	; (3c30 <__libc_init_array+0x3c>)
    3bfc:	1b64      	subs	r4, r4, r5
    3bfe:	10a4      	asrs	r4, r4, #2
    3c00:	42a6      	cmp	r6, r4
    3c02:	d109      	bne.n	3c18 <__libc_init_array+0x24>
    3c04:	2600      	movs	r6, #0
    3c06:	f003 fd77 	bl	76f8 <_init>
    3c0a:	4d0a      	ldr	r5, [pc, #40]	; (3c34 <__libc_init_array+0x40>)
    3c0c:	4c0a      	ldr	r4, [pc, #40]	; (3c38 <__libc_init_array+0x44>)
    3c0e:	1b64      	subs	r4, r4, r5
    3c10:	10a4      	asrs	r4, r4, #2
    3c12:	42a6      	cmp	r6, r4
    3c14:	d105      	bne.n	3c22 <__libc_init_array+0x2e>
    3c16:	bd70      	pop	{r4, r5, r6, pc}
    3c18:	00b3      	lsls	r3, r6, #2
    3c1a:	58eb      	ldr	r3, [r5, r3]
    3c1c:	4798      	blx	r3
    3c1e:	3601      	adds	r6, #1
    3c20:	e7ee      	b.n	3c00 <__libc_init_array+0xc>
    3c22:	00b3      	lsls	r3, r6, #2
    3c24:	58eb      	ldr	r3, [r5, r3]
    3c26:	4798      	blx	r3
    3c28:	3601      	adds	r6, #1
    3c2a:	e7f2      	b.n	3c12 <__libc_init_array+0x1e>
    3c2c:	00007704 	.word	0x00007704
    3c30:	00007704 	.word	0x00007704
    3c34:	00007704 	.word	0x00007704
    3c38:	00007708 	.word	0x00007708

00003c3c <siprintf>:
    3c3c:	b40e      	push	{r1, r2, r3}
    3c3e:	b510      	push	{r4, lr}
    3c40:	b09d      	sub	sp, #116	; 0x74
    3c42:	a902      	add	r1, sp, #8
    3c44:	9002      	str	r0, [sp, #8]
    3c46:	6108      	str	r0, [r1, #16]
    3c48:	480b      	ldr	r0, [pc, #44]	; (3c78 <siprintf+0x3c>)
    3c4a:	2482      	movs	r4, #130	; 0x82
    3c4c:	6088      	str	r0, [r1, #8]
    3c4e:	6148      	str	r0, [r1, #20]
    3c50:	2001      	movs	r0, #1
    3c52:	4240      	negs	r0, r0
    3c54:	ab1f      	add	r3, sp, #124	; 0x7c
    3c56:	81c8      	strh	r0, [r1, #14]
    3c58:	4808      	ldr	r0, [pc, #32]	; (3c7c <siprintf+0x40>)
    3c5a:	cb04      	ldmia	r3!, {r2}
    3c5c:	00a4      	lsls	r4, r4, #2
    3c5e:	6800      	ldr	r0, [r0, #0]
    3c60:	9301      	str	r3, [sp, #4]
    3c62:	818c      	strh	r4, [r1, #12]
    3c64:	f000 f86e 	bl	3d44 <_svfiprintf_r>
    3c68:	2300      	movs	r3, #0
    3c6a:	9a02      	ldr	r2, [sp, #8]
    3c6c:	7013      	strb	r3, [r2, #0]
    3c6e:	b01d      	add	sp, #116	; 0x74
    3c70:	bc10      	pop	{r4}
    3c72:	bc08      	pop	{r3}
    3c74:	b003      	add	sp, #12
    3c76:	4718      	bx	r3
    3c78:	7fffffff 	.word	0x7fffffff
    3c7c:	20000008 	.word	0x20000008

00003c80 <__ssputs_r>:
    3c80:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c82:	688e      	ldr	r6, [r1, #8]
    3c84:	b085      	sub	sp, #20
    3c86:	0007      	movs	r7, r0
    3c88:	000c      	movs	r4, r1
    3c8a:	9203      	str	r2, [sp, #12]
    3c8c:	9301      	str	r3, [sp, #4]
    3c8e:	429e      	cmp	r6, r3
    3c90:	d839      	bhi.n	3d06 <__ssputs_r+0x86>
    3c92:	2390      	movs	r3, #144	; 0x90
    3c94:	898a      	ldrh	r2, [r1, #12]
    3c96:	00db      	lsls	r3, r3, #3
    3c98:	421a      	tst	r2, r3
    3c9a:	d034      	beq.n	3d06 <__ssputs_r+0x86>
    3c9c:	2503      	movs	r5, #3
    3c9e:	6909      	ldr	r1, [r1, #16]
    3ca0:	6823      	ldr	r3, [r4, #0]
    3ca2:	1a5b      	subs	r3, r3, r1
    3ca4:	9302      	str	r3, [sp, #8]
    3ca6:	6963      	ldr	r3, [r4, #20]
    3ca8:	9802      	ldr	r0, [sp, #8]
    3caa:	435d      	muls	r5, r3
    3cac:	0feb      	lsrs	r3, r5, #31
    3cae:	195d      	adds	r5, r3, r5
    3cb0:	9b01      	ldr	r3, [sp, #4]
    3cb2:	106d      	asrs	r5, r5, #1
    3cb4:	3301      	adds	r3, #1
    3cb6:	181b      	adds	r3, r3, r0
    3cb8:	42ab      	cmp	r3, r5
    3cba:	d900      	bls.n	3cbe <__ssputs_r+0x3e>
    3cbc:	001d      	movs	r5, r3
    3cbe:	0553      	lsls	r3, r2, #21
    3cc0:	d532      	bpl.n	3d28 <__ssputs_r+0xa8>
    3cc2:	0029      	movs	r1, r5
    3cc4:	0038      	movs	r0, r7
    3cc6:	f000 fb39 	bl	433c <_malloc_r>
    3cca:	1e06      	subs	r6, r0, #0
    3ccc:	d109      	bne.n	3ce2 <__ssputs_r+0x62>
    3cce:	230c      	movs	r3, #12
    3cd0:	603b      	str	r3, [r7, #0]
    3cd2:	2340      	movs	r3, #64	; 0x40
    3cd4:	2001      	movs	r0, #1
    3cd6:	89a2      	ldrh	r2, [r4, #12]
    3cd8:	4240      	negs	r0, r0
    3cda:	4313      	orrs	r3, r2
    3cdc:	81a3      	strh	r3, [r4, #12]
    3cde:	b005      	add	sp, #20
    3ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ce2:	9a02      	ldr	r2, [sp, #8]
    3ce4:	6921      	ldr	r1, [r4, #16]
    3ce6:	f000 fac4 	bl	4272 <memcpy>
    3cea:	89a3      	ldrh	r3, [r4, #12]
    3cec:	4a14      	ldr	r2, [pc, #80]	; (3d40 <__ssputs_r+0xc0>)
    3cee:	401a      	ands	r2, r3
    3cf0:	2380      	movs	r3, #128	; 0x80
    3cf2:	4313      	orrs	r3, r2
    3cf4:	81a3      	strh	r3, [r4, #12]
    3cf6:	9b02      	ldr	r3, [sp, #8]
    3cf8:	6126      	str	r6, [r4, #16]
    3cfa:	18f6      	adds	r6, r6, r3
    3cfc:	6026      	str	r6, [r4, #0]
    3cfe:	6165      	str	r5, [r4, #20]
    3d00:	9e01      	ldr	r6, [sp, #4]
    3d02:	1aed      	subs	r5, r5, r3
    3d04:	60a5      	str	r5, [r4, #8]
    3d06:	9b01      	ldr	r3, [sp, #4]
    3d08:	42b3      	cmp	r3, r6
    3d0a:	d200      	bcs.n	3d0e <__ssputs_r+0x8e>
    3d0c:	001e      	movs	r6, r3
    3d0e:	0032      	movs	r2, r6
    3d10:	9903      	ldr	r1, [sp, #12]
    3d12:	6820      	ldr	r0, [r4, #0]
    3d14:	f000 fab6 	bl	4284 <memmove>
    3d18:	68a3      	ldr	r3, [r4, #8]
    3d1a:	2000      	movs	r0, #0
    3d1c:	1b9b      	subs	r3, r3, r6
    3d1e:	60a3      	str	r3, [r4, #8]
    3d20:	6823      	ldr	r3, [r4, #0]
    3d22:	199e      	adds	r6, r3, r6
    3d24:	6026      	str	r6, [r4, #0]
    3d26:	e7da      	b.n	3cde <__ssputs_r+0x5e>
    3d28:	002a      	movs	r2, r5
    3d2a:	0038      	movs	r0, r7
    3d2c:	f000 fb64 	bl	43f8 <_realloc_r>
    3d30:	1e06      	subs	r6, r0, #0
    3d32:	d1e0      	bne.n	3cf6 <__ssputs_r+0x76>
    3d34:	6921      	ldr	r1, [r4, #16]
    3d36:	0038      	movs	r0, r7
    3d38:	f000 fab6 	bl	42a8 <_free_r>
    3d3c:	e7c7      	b.n	3cce <__ssputs_r+0x4e>
    3d3e:	46c0      	nop			; (mov r8, r8)
    3d40:	fffffb7f 	.word	0xfffffb7f

00003d44 <_svfiprintf_r>:
    3d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d46:	b09f      	sub	sp, #124	; 0x7c
    3d48:	9002      	str	r0, [sp, #8]
    3d4a:	9305      	str	r3, [sp, #20]
    3d4c:	898b      	ldrh	r3, [r1, #12]
    3d4e:	000f      	movs	r7, r1
    3d50:	0016      	movs	r6, r2
    3d52:	061b      	lsls	r3, r3, #24
    3d54:	d511      	bpl.n	3d7a <_svfiprintf_r+0x36>
    3d56:	690b      	ldr	r3, [r1, #16]
    3d58:	2b00      	cmp	r3, #0
    3d5a:	d10e      	bne.n	3d7a <_svfiprintf_r+0x36>
    3d5c:	2140      	movs	r1, #64	; 0x40
    3d5e:	f000 faed 	bl	433c <_malloc_r>
    3d62:	6038      	str	r0, [r7, #0]
    3d64:	6138      	str	r0, [r7, #16]
    3d66:	2800      	cmp	r0, #0
    3d68:	d105      	bne.n	3d76 <_svfiprintf_r+0x32>
    3d6a:	230c      	movs	r3, #12
    3d6c:	9a02      	ldr	r2, [sp, #8]
    3d6e:	3801      	subs	r0, #1
    3d70:	6013      	str	r3, [r2, #0]
    3d72:	b01f      	add	sp, #124	; 0x7c
    3d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d76:	2340      	movs	r3, #64	; 0x40
    3d78:	617b      	str	r3, [r7, #20]
    3d7a:	2300      	movs	r3, #0
    3d7c:	ad06      	add	r5, sp, #24
    3d7e:	616b      	str	r3, [r5, #20]
    3d80:	3320      	adds	r3, #32
    3d82:	766b      	strb	r3, [r5, #25]
    3d84:	3310      	adds	r3, #16
    3d86:	76ab      	strb	r3, [r5, #26]
    3d88:	0034      	movs	r4, r6
    3d8a:	7823      	ldrb	r3, [r4, #0]
    3d8c:	2b00      	cmp	r3, #0
    3d8e:	d147      	bne.n	3e20 <_svfiprintf_r+0xdc>
    3d90:	1ba3      	subs	r3, r4, r6
    3d92:	9304      	str	r3, [sp, #16]
    3d94:	d00d      	beq.n	3db2 <_svfiprintf_r+0x6e>
    3d96:	1ba3      	subs	r3, r4, r6
    3d98:	0032      	movs	r2, r6
    3d9a:	0039      	movs	r1, r7
    3d9c:	9802      	ldr	r0, [sp, #8]
    3d9e:	f7ff ff6f 	bl	3c80 <__ssputs_r>
    3da2:	1c43      	adds	r3, r0, #1
    3da4:	d100      	bne.n	3da8 <_svfiprintf_r+0x64>
    3da6:	e0b5      	b.n	3f14 <_svfiprintf_r+0x1d0>
    3da8:	696a      	ldr	r2, [r5, #20]
    3daa:	9b04      	ldr	r3, [sp, #16]
    3dac:	4694      	mov	ip, r2
    3dae:	4463      	add	r3, ip
    3db0:	616b      	str	r3, [r5, #20]
    3db2:	7823      	ldrb	r3, [r4, #0]
    3db4:	2b00      	cmp	r3, #0
    3db6:	d100      	bne.n	3dba <_svfiprintf_r+0x76>
    3db8:	e0ac      	b.n	3f14 <_svfiprintf_r+0x1d0>
    3dba:	2201      	movs	r2, #1
    3dbc:	2300      	movs	r3, #0
    3dbe:	4252      	negs	r2, r2
    3dc0:	606a      	str	r2, [r5, #4]
    3dc2:	a902      	add	r1, sp, #8
    3dc4:	3254      	adds	r2, #84	; 0x54
    3dc6:	1852      	adds	r2, r2, r1
    3dc8:	3401      	adds	r4, #1
    3dca:	602b      	str	r3, [r5, #0]
    3dcc:	60eb      	str	r3, [r5, #12]
    3dce:	60ab      	str	r3, [r5, #8]
    3dd0:	7013      	strb	r3, [r2, #0]
    3dd2:	65ab      	str	r3, [r5, #88]	; 0x58
    3dd4:	4e58      	ldr	r6, [pc, #352]	; (3f38 <_svfiprintf_r+0x1f4>)
    3dd6:	2205      	movs	r2, #5
    3dd8:	7821      	ldrb	r1, [r4, #0]
    3dda:	0030      	movs	r0, r6
    3ddc:	f000 fa3e 	bl	425c <memchr>
    3de0:	1c62      	adds	r2, r4, #1
    3de2:	2800      	cmp	r0, #0
    3de4:	d120      	bne.n	3e28 <_svfiprintf_r+0xe4>
    3de6:	6829      	ldr	r1, [r5, #0]
    3de8:	06cb      	lsls	r3, r1, #27
    3dea:	d504      	bpl.n	3df6 <_svfiprintf_r+0xb2>
    3dec:	2353      	movs	r3, #83	; 0x53
    3dee:	ae02      	add	r6, sp, #8
    3df0:	3020      	adds	r0, #32
    3df2:	199b      	adds	r3, r3, r6
    3df4:	7018      	strb	r0, [r3, #0]
    3df6:	070b      	lsls	r3, r1, #28
    3df8:	d504      	bpl.n	3e04 <_svfiprintf_r+0xc0>
    3dfa:	2353      	movs	r3, #83	; 0x53
    3dfc:	202b      	movs	r0, #43	; 0x2b
    3dfe:	ae02      	add	r6, sp, #8
    3e00:	199b      	adds	r3, r3, r6
    3e02:	7018      	strb	r0, [r3, #0]
    3e04:	7823      	ldrb	r3, [r4, #0]
    3e06:	2b2a      	cmp	r3, #42	; 0x2a
    3e08:	d016      	beq.n	3e38 <_svfiprintf_r+0xf4>
    3e0a:	2000      	movs	r0, #0
    3e0c:	210a      	movs	r1, #10
    3e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3e10:	7822      	ldrb	r2, [r4, #0]
    3e12:	3a30      	subs	r2, #48	; 0x30
    3e14:	2a09      	cmp	r2, #9
    3e16:	d955      	bls.n	3ec4 <_svfiprintf_r+0x180>
    3e18:	2800      	cmp	r0, #0
    3e1a:	d015      	beq.n	3e48 <_svfiprintf_r+0x104>
    3e1c:	9309      	str	r3, [sp, #36]	; 0x24
    3e1e:	e013      	b.n	3e48 <_svfiprintf_r+0x104>
    3e20:	2b25      	cmp	r3, #37	; 0x25
    3e22:	d0b5      	beq.n	3d90 <_svfiprintf_r+0x4c>
    3e24:	3401      	adds	r4, #1
    3e26:	e7b0      	b.n	3d8a <_svfiprintf_r+0x46>
    3e28:	2301      	movs	r3, #1
    3e2a:	1b80      	subs	r0, r0, r6
    3e2c:	4083      	lsls	r3, r0
    3e2e:	6829      	ldr	r1, [r5, #0]
    3e30:	0014      	movs	r4, r2
    3e32:	430b      	orrs	r3, r1
    3e34:	602b      	str	r3, [r5, #0]
    3e36:	e7cd      	b.n	3dd4 <_svfiprintf_r+0x90>
    3e38:	9b05      	ldr	r3, [sp, #20]
    3e3a:	1d18      	adds	r0, r3, #4
    3e3c:	681b      	ldr	r3, [r3, #0]
    3e3e:	9005      	str	r0, [sp, #20]
    3e40:	2b00      	cmp	r3, #0
    3e42:	db39      	blt.n	3eb8 <_svfiprintf_r+0x174>
    3e44:	9309      	str	r3, [sp, #36]	; 0x24
    3e46:	0014      	movs	r4, r2
    3e48:	7823      	ldrb	r3, [r4, #0]
    3e4a:	2b2e      	cmp	r3, #46	; 0x2e
    3e4c:	d10b      	bne.n	3e66 <_svfiprintf_r+0x122>
    3e4e:	7863      	ldrb	r3, [r4, #1]
    3e50:	1c62      	adds	r2, r4, #1
    3e52:	2b2a      	cmp	r3, #42	; 0x2a
    3e54:	d13e      	bne.n	3ed4 <_svfiprintf_r+0x190>
    3e56:	9b05      	ldr	r3, [sp, #20]
    3e58:	3402      	adds	r4, #2
    3e5a:	1d1a      	adds	r2, r3, #4
    3e5c:	681b      	ldr	r3, [r3, #0]
    3e5e:	9205      	str	r2, [sp, #20]
    3e60:	2b00      	cmp	r3, #0
    3e62:	db34      	blt.n	3ece <_svfiprintf_r+0x18a>
    3e64:	9307      	str	r3, [sp, #28]
    3e66:	4e35      	ldr	r6, [pc, #212]	; (3f3c <_svfiprintf_r+0x1f8>)
    3e68:	7821      	ldrb	r1, [r4, #0]
    3e6a:	2203      	movs	r2, #3
    3e6c:	0030      	movs	r0, r6
    3e6e:	f000 f9f5 	bl	425c <memchr>
    3e72:	2800      	cmp	r0, #0
    3e74:	d006      	beq.n	3e84 <_svfiprintf_r+0x140>
    3e76:	2340      	movs	r3, #64	; 0x40
    3e78:	1b80      	subs	r0, r0, r6
    3e7a:	4083      	lsls	r3, r0
    3e7c:	682a      	ldr	r2, [r5, #0]
    3e7e:	3401      	adds	r4, #1
    3e80:	4313      	orrs	r3, r2
    3e82:	602b      	str	r3, [r5, #0]
    3e84:	7821      	ldrb	r1, [r4, #0]
    3e86:	2206      	movs	r2, #6
    3e88:	482d      	ldr	r0, [pc, #180]	; (3f40 <_svfiprintf_r+0x1fc>)
    3e8a:	1c66      	adds	r6, r4, #1
    3e8c:	7629      	strb	r1, [r5, #24]
    3e8e:	f000 f9e5 	bl	425c <memchr>
    3e92:	2800      	cmp	r0, #0
    3e94:	d046      	beq.n	3f24 <_svfiprintf_r+0x1e0>
    3e96:	4b2b      	ldr	r3, [pc, #172]	; (3f44 <_svfiprintf_r+0x200>)
    3e98:	2b00      	cmp	r3, #0
    3e9a:	d12f      	bne.n	3efc <_svfiprintf_r+0x1b8>
    3e9c:	6829      	ldr	r1, [r5, #0]
    3e9e:	9b05      	ldr	r3, [sp, #20]
    3ea0:	2207      	movs	r2, #7
    3ea2:	05c9      	lsls	r1, r1, #23
    3ea4:	d528      	bpl.n	3ef8 <_svfiprintf_r+0x1b4>
    3ea6:	189b      	adds	r3, r3, r2
    3ea8:	4393      	bics	r3, r2
    3eaa:	3308      	adds	r3, #8
    3eac:	9305      	str	r3, [sp, #20]
    3eae:	696b      	ldr	r3, [r5, #20]
    3eb0:	9a03      	ldr	r2, [sp, #12]
    3eb2:	189b      	adds	r3, r3, r2
    3eb4:	616b      	str	r3, [r5, #20]
    3eb6:	e767      	b.n	3d88 <_svfiprintf_r+0x44>
    3eb8:	425b      	negs	r3, r3
    3eba:	60eb      	str	r3, [r5, #12]
    3ebc:	2302      	movs	r3, #2
    3ebe:	430b      	orrs	r3, r1
    3ec0:	602b      	str	r3, [r5, #0]
    3ec2:	e7c0      	b.n	3e46 <_svfiprintf_r+0x102>
    3ec4:	434b      	muls	r3, r1
    3ec6:	3401      	adds	r4, #1
    3ec8:	189b      	adds	r3, r3, r2
    3eca:	2001      	movs	r0, #1
    3ecc:	e7a0      	b.n	3e10 <_svfiprintf_r+0xcc>
    3ece:	2301      	movs	r3, #1
    3ed0:	425b      	negs	r3, r3
    3ed2:	e7c7      	b.n	3e64 <_svfiprintf_r+0x120>
    3ed4:	2300      	movs	r3, #0
    3ed6:	0014      	movs	r4, r2
    3ed8:	200a      	movs	r0, #10
    3eda:	001a      	movs	r2, r3
    3edc:	606b      	str	r3, [r5, #4]
    3ede:	7821      	ldrb	r1, [r4, #0]
    3ee0:	3930      	subs	r1, #48	; 0x30
    3ee2:	2909      	cmp	r1, #9
    3ee4:	d903      	bls.n	3eee <_svfiprintf_r+0x1aa>
    3ee6:	2b00      	cmp	r3, #0
    3ee8:	d0bd      	beq.n	3e66 <_svfiprintf_r+0x122>
    3eea:	9207      	str	r2, [sp, #28]
    3eec:	e7bb      	b.n	3e66 <_svfiprintf_r+0x122>
    3eee:	4342      	muls	r2, r0
    3ef0:	3401      	adds	r4, #1
    3ef2:	1852      	adds	r2, r2, r1
    3ef4:	2301      	movs	r3, #1
    3ef6:	e7f2      	b.n	3ede <_svfiprintf_r+0x19a>
    3ef8:	3307      	adds	r3, #7
    3efa:	e7d5      	b.n	3ea8 <_svfiprintf_r+0x164>
    3efc:	ab05      	add	r3, sp, #20
    3efe:	9300      	str	r3, [sp, #0]
    3f00:	003a      	movs	r2, r7
    3f02:	4b11      	ldr	r3, [pc, #68]	; (3f48 <_svfiprintf_r+0x204>)
    3f04:	0029      	movs	r1, r5
    3f06:	9802      	ldr	r0, [sp, #8]
    3f08:	e000      	b.n	3f0c <_svfiprintf_r+0x1c8>
    3f0a:	bf00      	nop
    3f0c:	9003      	str	r0, [sp, #12]
    3f0e:	9b03      	ldr	r3, [sp, #12]
    3f10:	3301      	adds	r3, #1
    3f12:	d1cc      	bne.n	3eae <_svfiprintf_r+0x16a>
    3f14:	89bb      	ldrh	r3, [r7, #12]
    3f16:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3f18:	065b      	lsls	r3, r3, #25
    3f1a:	d400      	bmi.n	3f1e <_svfiprintf_r+0x1da>
    3f1c:	e729      	b.n	3d72 <_svfiprintf_r+0x2e>
    3f1e:	2001      	movs	r0, #1
    3f20:	4240      	negs	r0, r0
    3f22:	e726      	b.n	3d72 <_svfiprintf_r+0x2e>
    3f24:	ab05      	add	r3, sp, #20
    3f26:	9300      	str	r3, [sp, #0]
    3f28:	003a      	movs	r2, r7
    3f2a:	4b07      	ldr	r3, [pc, #28]	; (3f48 <_svfiprintf_r+0x204>)
    3f2c:	0029      	movs	r1, r5
    3f2e:	9802      	ldr	r0, [sp, #8]
    3f30:	f000 f87a 	bl	4028 <_printf_i>
    3f34:	e7ea      	b.n	3f0c <_svfiprintf_r+0x1c8>
    3f36:	46c0      	nop			; (mov r8, r8)
    3f38:	000076c4 	.word	0x000076c4
    3f3c:	000076ca 	.word	0x000076ca
    3f40:	000076ce 	.word	0x000076ce
    3f44:	00000000 	.word	0x00000000
    3f48:	00003c81 	.word	0x00003c81

00003f4c <_printf_common>:
    3f4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3f4e:	0015      	movs	r5, r2
    3f50:	9301      	str	r3, [sp, #4]
    3f52:	688a      	ldr	r2, [r1, #8]
    3f54:	690b      	ldr	r3, [r1, #16]
    3f56:	9000      	str	r0, [sp, #0]
    3f58:	000c      	movs	r4, r1
    3f5a:	4293      	cmp	r3, r2
    3f5c:	da00      	bge.n	3f60 <_printf_common+0x14>
    3f5e:	0013      	movs	r3, r2
    3f60:	0022      	movs	r2, r4
    3f62:	602b      	str	r3, [r5, #0]
    3f64:	3243      	adds	r2, #67	; 0x43
    3f66:	7812      	ldrb	r2, [r2, #0]
    3f68:	2a00      	cmp	r2, #0
    3f6a:	d001      	beq.n	3f70 <_printf_common+0x24>
    3f6c:	3301      	adds	r3, #1
    3f6e:	602b      	str	r3, [r5, #0]
    3f70:	6823      	ldr	r3, [r4, #0]
    3f72:	069b      	lsls	r3, r3, #26
    3f74:	d502      	bpl.n	3f7c <_printf_common+0x30>
    3f76:	682b      	ldr	r3, [r5, #0]
    3f78:	3302      	adds	r3, #2
    3f7a:	602b      	str	r3, [r5, #0]
    3f7c:	2706      	movs	r7, #6
    3f7e:	6823      	ldr	r3, [r4, #0]
    3f80:	401f      	ands	r7, r3
    3f82:	d027      	beq.n	3fd4 <_printf_common+0x88>
    3f84:	0023      	movs	r3, r4
    3f86:	3343      	adds	r3, #67	; 0x43
    3f88:	781b      	ldrb	r3, [r3, #0]
    3f8a:	1e5a      	subs	r2, r3, #1
    3f8c:	4193      	sbcs	r3, r2
    3f8e:	6822      	ldr	r2, [r4, #0]
    3f90:	0692      	lsls	r2, r2, #26
    3f92:	d430      	bmi.n	3ff6 <_printf_common+0xaa>
    3f94:	0022      	movs	r2, r4
    3f96:	9901      	ldr	r1, [sp, #4]
    3f98:	3243      	adds	r2, #67	; 0x43
    3f9a:	9800      	ldr	r0, [sp, #0]
    3f9c:	9e08      	ldr	r6, [sp, #32]
    3f9e:	47b0      	blx	r6
    3fa0:	1c43      	adds	r3, r0, #1
    3fa2:	d025      	beq.n	3ff0 <_printf_common+0xa4>
    3fa4:	2306      	movs	r3, #6
    3fa6:	6820      	ldr	r0, [r4, #0]
    3fa8:	682a      	ldr	r2, [r5, #0]
    3faa:	68e1      	ldr	r1, [r4, #12]
    3fac:	4003      	ands	r3, r0
    3fae:	2500      	movs	r5, #0
    3fb0:	2b04      	cmp	r3, #4
    3fb2:	d103      	bne.n	3fbc <_printf_common+0x70>
    3fb4:	1a8d      	subs	r5, r1, r2
    3fb6:	43eb      	mvns	r3, r5
    3fb8:	17db      	asrs	r3, r3, #31
    3fba:	401d      	ands	r5, r3
    3fbc:	68a3      	ldr	r3, [r4, #8]
    3fbe:	6922      	ldr	r2, [r4, #16]
    3fc0:	4293      	cmp	r3, r2
    3fc2:	dd01      	ble.n	3fc8 <_printf_common+0x7c>
    3fc4:	1a9b      	subs	r3, r3, r2
    3fc6:	18ed      	adds	r5, r5, r3
    3fc8:	2700      	movs	r7, #0
    3fca:	42bd      	cmp	r5, r7
    3fcc:	d120      	bne.n	4010 <_printf_common+0xc4>
    3fce:	2000      	movs	r0, #0
    3fd0:	e010      	b.n	3ff4 <_printf_common+0xa8>
    3fd2:	3701      	adds	r7, #1
    3fd4:	68e3      	ldr	r3, [r4, #12]
    3fd6:	682a      	ldr	r2, [r5, #0]
    3fd8:	1a9b      	subs	r3, r3, r2
    3fda:	429f      	cmp	r7, r3
    3fdc:	dad2      	bge.n	3f84 <_printf_common+0x38>
    3fde:	0022      	movs	r2, r4
    3fe0:	2301      	movs	r3, #1
    3fe2:	3219      	adds	r2, #25
    3fe4:	9901      	ldr	r1, [sp, #4]
    3fe6:	9800      	ldr	r0, [sp, #0]
    3fe8:	9e08      	ldr	r6, [sp, #32]
    3fea:	47b0      	blx	r6
    3fec:	1c43      	adds	r3, r0, #1
    3fee:	d1f0      	bne.n	3fd2 <_printf_common+0x86>
    3ff0:	2001      	movs	r0, #1
    3ff2:	4240      	negs	r0, r0
    3ff4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3ff6:	2030      	movs	r0, #48	; 0x30
    3ff8:	18e1      	adds	r1, r4, r3
    3ffa:	3143      	adds	r1, #67	; 0x43
    3ffc:	7008      	strb	r0, [r1, #0]
    3ffe:	0021      	movs	r1, r4
    4000:	1c5a      	adds	r2, r3, #1
    4002:	3145      	adds	r1, #69	; 0x45
    4004:	7809      	ldrb	r1, [r1, #0]
    4006:	18a2      	adds	r2, r4, r2
    4008:	3243      	adds	r2, #67	; 0x43
    400a:	3302      	adds	r3, #2
    400c:	7011      	strb	r1, [r2, #0]
    400e:	e7c1      	b.n	3f94 <_printf_common+0x48>
    4010:	0022      	movs	r2, r4
    4012:	2301      	movs	r3, #1
    4014:	321a      	adds	r2, #26
    4016:	9901      	ldr	r1, [sp, #4]
    4018:	9800      	ldr	r0, [sp, #0]
    401a:	9e08      	ldr	r6, [sp, #32]
    401c:	47b0      	blx	r6
    401e:	1c43      	adds	r3, r0, #1
    4020:	d0e6      	beq.n	3ff0 <_printf_common+0xa4>
    4022:	3701      	adds	r7, #1
    4024:	e7d1      	b.n	3fca <_printf_common+0x7e>
	...

00004028 <_printf_i>:
    4028:	b5f0      	push	{r4, r5, r6, r7, lr}
    402a:	b08b      	sub	sp, #44	; 0x2c
    402c:	9206      	str	r2, [sp, #24]
    402e:	000a      	movs	r2, r1
    4030:	3243      	adds	r2, #67	; 0x43
    4032:	9307      	str	r3, [sp, #28]
    4034:	9005      	str	r0, [sp, #20]
    4036:	9204      	str	r2, [sp, #16]
    4038:	7e0a      	ldrb	r2, [r1, #24]
    403a:	000c      	movs	r4, r1
    403c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    403e:	2a6e      	cmp	r2, #110	; 0x6e
    4040:	d100      	bne.n	4044 <_printf_i+0x1c>
    4042:	e08f      	b.n	4164 <_printf_i+0x13c>
    4044:	d817      	bhi.n	4076 <_printf_i+0x4e>
    4046:	2a63      	cmp	r2, #99	; 0x63
    4048:	d02c      	beq.n	40a4 <_printf_i+0x7c>
    404a:	d808      	bhi.n	405e <_printf_i+0x36>
    404c:	2a00      	cmp	r2, #0
    404e:	d100      	bne.n	4052 <_printf_i+0x2a>
    4050:	e099      	b.n	4186 <_printf_i+0x15e>
    4052:	2a58      	cmp	r2, #88	; 0x58
    4054:	d054      	beq.n	4100 <_printf_i+0xd8>
    4056:	0026      	movs	r6, r4
    4058:	3642      	adds	r6, #66	; 0x42
    405a:	7032      	strb	r2, [r6, #0]
    405c:	e029      	b.n	40b2 <_printf_i+0x8a>
    405e:	2a64      	cmp	r2, #100	; 0x64
    4060:	d001      	beq.n	4066 <_printf_i+0x3e>
    4062:	2a69      	cmp	r2, #105	; 0x69
    4064:	d1f7      	bne.n	4056 <_printf_i+0x2e>
    4066:	6821      	ldr	r1, [r4, #0]
    4068:	681a      	ldr	r2, [r3, #0]
    406a:	0608      	lsls	r0, r1, #24
    406c:	d523      	bpl.n	40b6 <_printf_i+0x8e>
    406e:	1d11      	adds	r1, r2, #4
    4070:	6019      	str	r1, [r3, #0]
    4072:	6815      	ldr	r5, [r2, #0]
    4074:	e025      	b.n	40c2 <_printf_i+0x9a>
    4076:	2a73      	cmp	r2, #115	; 0x73
    4078:	d100      	bne.n	407c <_printf_i+0x54>
    407a:	e088      	b.n	418e <_printf_i+0x166>
    407c:	d808      	bhi.n	4090 <_printf_i+0x68>
    407e:	2a6f      	cmp	r2, #111	; 0x6f
    4080:	d029      	beq.n	40d6 <_printf_i+0xae>
    4082:	2a70      	cmp	r2, #112	; 0x70
    4084:	d1e7      	bne.n	4056 <_printf_i+0x2e>
    4086:	2220      	movs	r2, #32
    4088:	6809      	ldr	r1, [r1, #0]
    408a:	430a      	orrs	r2, r1
    408c:	6022      	str	r2, [r4, #0]
    408e:	e003      	b.n	4098 <_printf_i+0x70>
    4090:	2a75      	cmp	r2, #117	; 0x75
    4092:	d020      	beq.n	40d6 <_printf_i+0xae>
    4094:	2a78      	cmp	r2, #120	; 0x78
    4096:	d1de      	bne.n	4056 <_printf_i+0x2e>
    4098:	0022      	movs	r2, r4
    409a:	2178      	movs	r1, #120	; 0x78
    409c:	3245      	adds	r2, #69	; 0x45
    409e:	7011      	strb	r1, [r2, #0]
    40a0:	4a6c      	ldr	r2, [pc, #432]	; (4254 <_printf_i+0x22c>)
    40a2:	e030      	b.n	4106 <_printf_i+0xde>
    40a4:	000e      	movs	r6, r1
    40a6:	681a      	ldr	r2, [r3, #0]
    40a8:	3642      	adds	r6, #66	; 0x42
    40aa:	1d11      	adds	r1, r2, #4
    40ac:	6019      	str	r1, [r3, #0]
    40ae:	6813      	ldr	r3, [r2, #0]
    40b0:	7033      	strb	r3, [r6, #0]
    40b2:	2301      	movs	r3, #1
    40b4:	e079      	b.n	41aa <_printf_i+0x182>
    40b6:	0649      	lsls	r1, r1, #25
    40b8:	d5d9      	bpl.n	406e <_printf_i+0x46>
    40ba:	1d11      	adds	r1, r2, #4
    40bc:	6019      	str	r1, [r3, #0]
    40be:	2300      	movs	r3, #0
    40c0:	5ed5      	ldrsh	r5, [r2, r3]
    40c2:	2d00      	cmp	r5, #0
    40c4:	da03      	bge.n	40ce <_printf_i+0xa6>
    40c6:	232d      	movs	r3, #45	; 0x2d
    40c8:	9a04      	ldr	r2, [sp, #16]
    40ca:	426d      	negs	r5, r5
    40cc:	7013      	strb	r3, [r2, #0]
    40ce:	4b62      	ldr	r3, [pc, #392]	; (4258 <_printf_i+0x230>)
    40d0:	270a      	movs	r7, #10
    40d2:	9303      	str	r3, [sp, #12]
    40d4:	e02f      	b.n	4136 <_printf_i+0x10e>
    40d6:	6820      	ldr	r0, [r4, #0]
    40d8:	6819      	ldr	r1, [r3, #0]
    40da:	0605      	lsls	r5, r0, #24
    40dc:	d503      	bpl.n	40e6 <_printf_i+0xbe>
    40de:	1d08      	adds	r0, r1, #4
    40e0:	6018      	str	r0, [r3, #0]
    40e2:	680d      	ldr	r5, [r1, #0]
    40e4:	e005      	b.n	40f2 <_printf_i+0xca>
    40e6:	0640      	lsls	r0, r0, #25
    40e8:	d5f9      	bpl.n	40de <_printf_i+0xb6>
    40ea:	680d      	ldr	r5, [r1, #0]
    40ec:	1d08      	adds	r0, r1, #4
    40ee:	6018      	str	r0, [r3, #0]
    40f0:	b2ad      	uxth	r5, r5
    40f2:	4b59      	ldr	r3, [pc, #356]	; (4258 <_printf_i+0x230>)
    40f4:	2708      	movs	r7, #8
    40f6:	9303      	str	r3, [sp, #12]
    40f8:	2a6f      	cmp	r2, #111	; 0x6f
    40fa:	d018      	beq.n	412e <_printf_i+0x106>
    40fc:	270a      	movs	r7, #10
    40fe:	e016      	b.n	412e <_printf_i+0x106>
    4100:	3145      	adds	r1, #69	; 0x45
    4102:	700a      	strb	r2, [r1, #0]
    4104:	4a54      	ldr	r2, [pc, #336]	; (4258 <_printf_i+0x230>)
    4106:	9203      	str	r2, [sp, #12]
    4108:	681a      	ldr	r2, [r3, #0]
    410a:	6821      	ldr	r1, [r4, #0]
    410c:	1d10      	adds	r0, r2, #4
    410e:	6018      	str	r0, [r3, #0]
    4110:	6815      	ldr	r5, [r2, #0]
    4112:	0608      	lsls	r0, r1, #24
    4114:	d522      	bpl.n	415c <_printf_i+0x134>
    4116:	07cb      	lsls	r3, r1, #31
    4118:	d502      	bpl.n	4120 <_printf_i+0xf8>
    411a:	2320      	movs	r3, #32
    411c:	4319      	orrs	r1, r3
    411e:	6021      	str	r1, [r4, #0]
    4120:	2710      	movs	r7, #16
    4122:	2d00      	cmp	r5, #0
    4124:	d103      	bne.n	412e <_printf_i+0x106>
    4126:	2320      	movs	r3, #32
    4128:	6822      	ldr	r2, [r4, #0]
    412a:	439a      	bics	r2, r3
    412c:	6022      	str	r2, [r4, #0]
    412e:	0023      	movs	r3, r4
    4130:	2200      	movs	r2, #0
    4132:	3343      	adds	r3, #67	; 0x43
    4134:	701a      	strb	r2, [r3, #0]
    4136:	6863      	ldr	r3, [r4, #4]
    4138:	60a3      	str	r3, [r4, #8]
    413a:	2b00      	cmp	r3, #0
    413c:	db5c      	blt.n	41f8 <_printf_i+0x1d0>
    413e:	2204      	movs	r2, #4
    4140:	6821      	ldr	r1, [r4, #0]
    4142:	4391      	bics	r1, r2
    4144:	6021      	str	r1, [r4, #0]
    4146:	2d00      	cmp	r5, #0
    4148:	d158      	bne.n	41fc <_printf_i+0x1d4>
    414a:	9e04      	ldr	r6, [sp, #16]
    414c:	2b00      	cmp	r3, #0
    414e:	d064      	beq.n	421a <_printf_i+0x1f2>
    4150:	0026      	movs	r6, r4
    4152:	9b03      	ldr	r3, [sp, #12]
    4154:	3642      	adds	r6, #66	; 0x42
    4156:	781b      	ldrb	r3, [r3, #0]
    4158:	7033      	strb	r3, [r6, #0]
    415a:	e05e      	b.n	421a <_printf_i+0x1f2>
    415c:	0648      	lsls	r0, r1, #25
    415e:	d5da      	bpl.n	4116 <_printf_i+0xee>
    4160:	b2ad      	uxth	r5, r5
    4162:	e7d8      	b.n	4116 <_printf_i+0xee>
    4164:	6809      	ldr	r1, [r1, #0]
    4166:	681a      	ldr	r2, [r3, #0]
    4168:	0608      	lsls	r0, r1, #24
    416a:	d505      	bpl.n	4178 <_printf_i+0x150>
    416c:	1d11      	adds	r1, r2, #4
    416e:	6019      	str	r1, [r3, #0]
    4170:	6813      	ldr	r3, [r2, #0]
    4172:	6962      	ldr	r2, [r4, #20]
    4174:	601a      	str	r2, [r3, #0]
    4176:	e006      	b.n	4186 <_printf_i+0x15e>
    4178:	0649      	lsls	r1, r1, #25
    417a:	d5f7      	bpl.n	416c <_printf_i+0x144>
    417c:	1d11      	adds	r1, r2, #4
    417e:	6019      	str	r1, [r3, #0]
    4180:	6813      	ldr	r3, [r2, #0]
    4182:	8aa2      	ldrh	r2, [r4, #20]
    4184:	801a      	strh	r2, [r3, #0]
    4186:	2300      	movs	r3, #0
    4188:	9e04      	ldr	r6, [sp, #16]
    418a:	6123      	str	r3, [r4, #16]
    418c:	e054      	b.n	4238 <_printf_i+0x210>
    418e:	681a      	ldr	r2, [r3, #0]
    4190:	1d11      	adds	r1, r2, #4
    4192:	6019      	str	r1, [r3, #0]
    4194:	6816      	ldr	r6, [r2, #0]
    4196:	2100      	movs	r1, #0
    4198:	6862      	ldr	r2, [r4, #4]
    419a:	0030      	movs	r0, r6
    419c:	f000 f85e 	bl	425c <memchr>
    41a0:	2800      	cmp	r0, #0
    41a2:	d001      	beq.n	41a8 <_printf_i+0x180>
    41a4:	1b80      	subs	r0, r0, r6
    41a6:	6060      	str	r0, [r4, #4]
    41a8:	6863      	ldr	r3, [r4, #4]
    41aa:	6123      	str	r3, [r4, #16]
    41ac:	2300      	movs	r3, #0
    41ae:	9a04      	ldr	r2, [sp, #16]
    41b0:	7013      	strb	r3, [r2, #0]
    41b2:	e041      	b.n	4238 <_printf_i+0x210>
    41b4:	6923      	ldr	r3, [r4, #16]
    41b6:	0032      	movs	r2, r6
    41b8:	9906      	ldr	r1, [sp, #24]
    41ba:	9805      	ldr	r0, [sp, #20]
    41bc:	9d07      	ldr	r5, [sp, #28]
    41be:	47a8      	blx	r5
    41c0:	1c43      	adds	r3, r0, #1
    41c2:	d043      	beq.n	424c <_printf_i+0x224>
    41c4:	6823      	ldr	r3, [r4, #0]
    41c6:	2500      	movs	r5, #0
    41c8:	079b      	lsls	r3, r3, #30
    41ca:	d40f      	bmi.n	41ec <_printf_i+0x1c4>
    41cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    41ce:	68e0      	ldr	r0, [r4, #12]
    41d0:	4298      	cmp	r0, r3
    41d2:	da3d      	bge.n	4250 <_printf_i+0x228>
    41d4:	0018      	movs	r0, r3
    41d6:	e03b      	b.n	4250 <_printf_i+0x228>
    41d8:	0022      	movs	r2, r4
    41da:	2301      	movs	r3, #1
    41dc:	3219      	adds	r2, #25
    41de:	9906      	ldr	r1, [sp, #24]
    41e0:	9805      	ldr	r0, [sp, #20]
    41e2:	9e07      	ldr	r6, [sp, #28]
    41e4:	47b0      	blx	r6
    41e6:	1c43      	adds	r3, r0, #1
    41e8:	d030      	beq.n	424c <_printf_i+0x224>
    41ea:	3501      	adds	r5, #1
    41ec:	68e3      	ldr	r3, [r4, #12]
    41ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
    41f0:	1a9b      	subs	r3, r3, r2
    41f2:	429d      	cmp	r5, r3
    41f4:	dbf0      	blt.n	41d8 <_printf_i+0x1b0>
    41f6:	e7e9      	b.n	41cc <_printf_i+0x1a4>
    41f8:	2d00      	cmp	r5, #0
    41fa:	d0a9      	beq.n	4150 <_printf_i+0x128>
    41fc:	9e04      	ldr	r6, [sp, #16]
    41fe:	0028      	movs	r0, r5
    4200:	0039      	movs	r1, r7
    4202:	f7fe f88d 	bl	2320 <__aeabi_uidivmod>
    4206:	9b03      	ldr	r3, [sp, #12]
    4208:	3e01      	subs	r6, #1
    420a:	5c5b      	ldrb	r3, [r3, r1]
    420c:	0028      	movs	r0, r5
    420e:	7033      	strb	r3, [r6, #0]
    4210:	0039      	movs	r1, r7
    4212:	f7fd ffff 	bl	2214 <__udivsi3>
    4216:	1e05      	subs	r5, r0, #0
    4218:	d1f1      	bne.n	41fe <_printf_i+0x1d6>
    421a:	2f08      	cmp	r7, #8
    421c:	d109      	bne.n	4232 <_printf_i+0x20a>
    421e:	6823      	ldr	r3, [r4, #0]
    4220:	07db      	lsls	r3, r3, #31
    4222:	d506      	bpl.n	4232 <_printf_i+0x20a>
    4224:	6863      	ldr	r3, [r4, #4]
    4226:	6922      	ldr	r2, [r4, #16]
    4228:	4293      	cmp	r3, r2
    422a:	dc02      	bgt.n	4232 <_printf_i+0x20a>
    422c:	2330      	movs	r3, #48	; 0x30
    422e:	3e01      	subs	r6, #1
    4230:	7033      	strb	r3, [r6, #0]
    4232:	9b04      	ldr	r3, [sp, #16]
    4234:	1b9b      	subs	r3, r3, r6
    4236:	6123      	str	r3, [r4, #16]
    4238:	9b07      	ldr	r3, [sp, #28]
    423a:	aa09      	add	r2, sp, #36	; 0x24
    423c:	9300      	str	r3, [sp, #0]
    423e:	0021      	movs	r1, r4
    4240:	9b06      	ldr	r3, [sp, #24]
    4242:	9805      	ldr	r0, [sp, #20]
    4244:	f7ff fe82 	bl	3f4c <_printf_common>
    4248:	1c43      	adds	r3, r0, #1
    424a:	d1b3      	bne.n	41b4 <_printf_i+0x18c>
    424c:	2001      	movs	r0, #1
    424e:	4240      	negs	r0, r0
    4250:	b00b      	add	sp, #44	; 0x2c
    4252:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4254:	000076e6 	.word	0x000076e6
    4258:	000076d5 	.word	0x000076d5

0000425c <memchr>:
    425c:	b2c9      	uxtb	r1, r1
    425e:	1882      	adds	r2, r0, r2
    4260:	4290      	cmp	r0, r2
    4262:	d101      	bne.n	4268 <memchr+0xc>
    4264:	2000      	movs	r0, #0
    4266:	4770      	bx	lr
    4268:	7803      	ldrb	r3, [r0, #0]
    426a:	428b      	cmp	r3, r1
    426c:	d0fb      	beq.n	4266 <memchr+0xa>
    426e:	3001      	adds	r0, #1
    4270:	e7f6      	b.n	4260 <memchr+0x4>

00004272 <memcpy>:
    4272:	2300      	movs	r3, #0
    4274:	b510      	push	{r4, lr}
    4276:	429a      	cmp	r2, r3
    4278:	d100      	bne.n	427c <memcpy+0xa>
    427a:	bd10      	pop	{r4, pc}
    427c:	5ccc      	ldrb	r4, [r1, r3]
    427e:	54c4      	strb	r4, [r0, r3]
    4280:	3301      	adds	r3, #1
    4282:	e7f8      	b.n	4276 <memcpy+0x4>

00004284 <memmove>:
    4284:	b510      	push	{r4, lr}
    4286:	4288      	cmp	r0, r1
    4288:	d902      	bls.n	4290 <memmove+0xc>
    428a:	188b      	adds	r3, r1, r2
    428c:	4298      	cmp	r0, r3
    428e:	d308      	bcc.n	42a2 <memmove+0x1e>
    4290:	2300      	movs	r3, #0
    4292:	429a      	cmp	r2, r3
    4294:	d007      	beq.n	42a6 <memmove+0x22>
    4296:	5ccc      	ldrb	r4, [r1, r3]
    4298:	54c4      	strb	r4, [r0, r3]
    429a:	3301      	adds	r3, #1
    429c:	e7f9      	b.n	4292 <memmove+0xe>
    429e:	5c8b      	ldrb	r3, [r1, r2]
    42a0:	5483      	strb	r3, [r0, r2]
    42a2:	3a01      	subs	r2, #1
    42a4:	d2fb      	bcs.n	429e <memmove+0x1a>
    42a6:	bd10      	pop	{r4, pc}

000042a8 <_free_r>:
    42a8:	b570      	push	{r4, r5, r6, lr}
    42aa:	0005      	movs	r5, r0
    42ac:	2900      	cmp	r1, #0
    42ae:	d010      	beq.n	42d2 <_free_r+0x2a>
    42b0:	1f0c      	subs	r4, r1, #4
    42b2:	6823      	ldr	r3, [r4, #0]
    42b4:	2b00      	cmp	r3, #0
    42b6:	da00      	bge.n	42ba <_free_r+0x12>
    42b8:	18e4      	adds	r4, r4, r3
    42ba:	0028      	movs	r0, r5
    42bc:	f000 f8d4 	bl	4468 <__malloc_lock>
    42c0:	4a1d      	ldr	r2, [pc, #116]	; (4338 <_free_r+0x90>)
    42c2:	6813      	ldr	r3, [r2, #0]
    42c4:	2b00      	cmp	r3, #0
    42c6:	d105      	bne.n	42d4 <_free_r+0x2c>
    42c8:	6063      	str	r3, [r4, #4]
    42ca:	6014      	str	r4, [r2, #0]
    42cc:	0028      	movs	r0, r5
    42ce:	f000 f8cc 	bl	446a <__malloc_unlock>
    42d2:	bd70      	pop	{r4, r5, r6, pc}
    42d4:	42a3      	cmp	r3, r4
    42d6:	d909      	bls.n	42ec <_free_r+0x44>
    42d8:	6821      	ldr	r1, [r4, #0]
    42da:	1860      	adds	r0, r4, r1
    42dc:	4283      	cmp	r3, r0
    42de:	d1f3      	bne.n	42c8 <_free_r+0x20>
    42e0:	6818      	ldr	r0, [r3, #0]
    42e2:	685b      	ldr	r3, [r3, #4]
    42e4:	1841      	adds	r1, r0, r1
    42e6:	6021      	str	r1, [r4, #0]
    42e8:	e7ee      	b.n	42c8 <_free_r+0x20>
    42ea:	0013      	movs	r3, r2
    42ec:	685a      	ldr	r2, [r3, #4]
    42ee:	2a00      	cmp	r2, #0
    42f0:	d001      	beq.n	42f6 <_free_r+0x4e>
    42f2:	42a2      	cmp	r2, r4
    42f4:	d9f9      	bls.n	42ea <_free_r+0x42>
    42f6:	6819      	ldr	r1, [r3, #0]
    42f8:	1858      	adds	r0, r3, r1
    42fa:	42a0      	cmp	r0, r4
    42fc:	d10b      	bne.n	4316 <_free_r+0x6e>
    42fe:	6820      	ldr	r0, [r4, #0]
    4300:	1809      	adds	r1, r1, r0
    4302:	1858      	adds	r0, r3, r1
    4304:	6019      	str	r1, [r3, #0]
    4306:	4282      	cmp	r2, r0
    4308:	d1e0      	bne.n	42cc <_free_r+0x24>
    430a:	6810      	ldr	r0, [r2, #0]
    430c:	6852      	ldr	r2, [r2, #4]
    430e:	1841      	adds	r1, r0, r1
    4310:	6019      	str	r1, [r3, #0]
    4312:	605a      	str	r2, [r3, #4]
    4314:	e7da      	b.n	42cc <_free_r+0x24>
    4316:	42a0      	cmp	r0, r4
    4318:	d902      	bls.n	4320 <_free_r+0x78>
    431a:	230c      	movs	r3, #12
    431c:	602b      	str	r3, [r5, #0]
    431e:	e7d5      	b.n	42cc <_free_r+0x24>
    4320:	6821      	ldr	r1, [r4, #0]
    4322:	1860      	adds	r0, r4, r1
    4324:	4282      	cmp	r2, r0
    4326:	d103      	bne.n	4330 <_free_r+0x88>
    4328:	6810      	ldr	r0, [r2, #0]
    432a:	6852      	ldr	r2, [r2, #4]
    432c:	1841      	adds	r1, r0, r1
    432e:	6021      	str	r1, [r4, #0]
    4330:	6062      	str	r2, [r4, #4]
    4332:	605c      	str	r4, [r3, #4]
    4334:	e7ca      	b.n	42cc <_free_r+0x24>
    4336:	46c0      	nop			; (mov r8, r8)
    4338:	200000d4 	.word	0x200000d4

0000433c <_malloc_r>:
    433c:	2303      	movs	r3, #3
    433e:	b570      	push	{r4, r5, r6, lr}
    4340:	1ccd      	adds	r5, r1, #3
    4342:	439d      	bics	r5, r3
    4344:	3508      	adds	r5, #8
    4346:	0006      	movs	r6, r0
    4348:	2d0c      	cmp	r5, #12
    434a:	d21e      	bcs.n	438a <_malloc_r+0x4e>
    434c:	250c      	movs	r5, #12
    434e:	42a9      	cmp	r1, r5
    4350:	d81d      	bhi.n	438e <_malloc_r+0x52>
    4352:	0030      	movs	r0, r6
    4354:	f000 f888 	bl	4468 <__malloc_lock>
    4358:	4a25      	ldr	r2, [pc, #148]	; (43f0 <_malloc_r+0xb4>)
    435a:	6814      	ldr	r4, [r2, #0]
    435c:	0021      	movs	r1, r4
    435e:	2900      	cmp	r1, #0
    4360:	d119      	bne.n	4396 <_malloc_r+0x5a>
    4362:	4c24      	ldr	r4, [pc, #144]	; (43f4 <_malloc_r+0xb8>)
    4364:	6823      	ldr	r3, [r4, #0]
    4366:	2b00      	cmp	r3, #0
    4368:	d103      	bne.n	4372 <_malloc_r+0x36>
    436a:	0030      	movs	r0, r6
    436c:	f000 f86a 	bl	4444 <_sbrk_r>
    4370:	6020      	str	r0, [r4, #0]
    4372:	0029      	movs	r1, r5
    4374:	0030      	movs	r0, r6
    4376:	f000 f865 	bl	4444 <_sbrk_r>
    437a:	1c43      	adds	r3, r0, #1
    437c:	d12c      	bne.n	43d8 <_malloc_r+0x9c>
    437e:	230c      	movs	r3, #12
    4380:	0030      	movs	r0, r6
    4382:	6033      	str	r3, [r6, #0]
    4384:	f000 f871 	bl	446a <__malloc_unlock>
    4388:	e003      	b.n	4392 <_malloc_r+0x56>
    438a:	2d00      	cmp	r5, #0
    438c:	dadf      	bge.n	434e <_malloc_r+0x12>
    438e:	230c      	movs	r3, #12
    4390:	6033      	str	r3, [r6, #0]
    4392:	2000      	movs	r0, #0
    4394:	bd70      	pop	{r4, r5, r6, pc}
    4396:	680b      	ldr	r3, [r1, #0]
    4398:	1b5b      	subs	r3, r3, r5
    439a:	d41a      	bmi.n	43d2 <_malloc_r+0x96>
    439c:	2b0b      	cmp	r3, #11
    439e:	d903      	bls.n	43a8 <_malloc_r+0x6c>
    43a0:	600b      	str	r3, [r1, #0]
    43a2:	18cc      	adds	r4, r1, r3
    43a4:	6025      	str	r5, [r4, #0]
    43a6:	e003      	b.n	43b0 <_malloc_r+0x74>
    43a8:	428c      	cmp	r4, r1
    43aa:	d10e      	bne.n	43ca <_malloc_r+0x8e>
    43ac:	6863      	ldr	r3, [r4, #4]
    43ae:	6013      	str	r3, [r2, #0]
    43b0:	0030      	movs	r0, r6
    43b2:	f000 f85a 	bl	446a <__malloc_unlock>
    43b6:	0020      	movs	r0, r4
    43b8:	2207      	movs	r2, #7
    43ba:	300b      	adds	r0, #11
    43bc:	1d23      	adds	r3, r4, #4
    43be:	4390      	bics	r0, r2
    43c0:	1ac3      	subs	r3, r0, r3
    43c2:	d0e7      	beq.n	4394 <_malloc_r+0x58>
    43c4:	425a      	negs	r2, r3
    43c6:	50e2      	str	r2, [r4, r3]
    43c8:	e7e4      	b.n	4394 <_malloc_r+0x58>
    43ca:	684b      	ldr	r3, [r1, #4]
    43cc:	6063      	str	r3, [r4, #4]
    43ce:	000c      	movs	r4, r1
    43d0:	e7ee      	b.n	43b0 <_malloc_r+0x74>
    43d2:	000c      	movs	r4, r1
    43d4:	6849      	ldr	r1, [r1, #4]
    43d6:	e7c2      	b.n	435e <_malloc_r+0x22>
    43d8:	2303      	movs	r3, #3
    43da:	1cc4      	adds	r4, r0, #3
    43dc:	439c      	bics	r4, r3
    43de:	42a0      	cmp	r0, r4
    43e0:	d0e0      	beq.n	43a4 <_malloc_r+0x68>
    43e2:	1a21      	subs	r1, r4, r0
    43e4:	0030      	movs	r0, r6
    43e6:	f000 f82d 	bl	4444 <_sbrk_r>
    43ea:	1c43      	adds	r3, r0, #1
    43ec:	d1da      	bne.n	43a4 <_malloc_r+0x68>
    43ee:	e7c6      	b.n	437e <_malloc_r+0x42>
    43f0:	200000d4 	.word	0x200000d4
    43f4:	200000d8 	.word	0x200000d8

000043f8 <_realloc_r>:
    43f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    43fa:	0007      	movs	r7, r0
    43fc:	000d      	movs	r5, r1
    43fe:	0016      	movs	r6, r2
    4400:	2900      	cmp	r1, #0
    4402:	d105      	bne.n	4410 <_realloc_r+0x18>
    4404:	0011      	movs	r1, r2
    4406:	f7ff ff99 	bl	433c <_malloc_r>
    440a:	0004      	movs	r4, r0
    440c:	0020      	movs	r0, r4
    440e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4410:	2a00      	cmp	r2, #0
    4412:	d103      	bne.n	441c <_realloc_r+0x24>
    4414:	f7ff ff48 	bl	42a8 <_free_r>
    4418:	0034      	movs	r4, r6
    441a:	e7f7      	b.n	440c <_realloc_r+0x14>
    441c:	f000 f826 	bl	446c <_malloc_usable_size_r>
    4420:	002c      	movs	r4, r5
    4422:	4286      	cmp	r6, r0
    4424:	d9f2      	bls.n	440c <_realloc_r+0x14>
    4426:	0031      	movs	r1, r6
    4428:	0038      	movs	r0, r7
    442a:	f7ff ff87 	bl	433c <_malloc_r>
    442e:	1e04      	subs	r4, r0, #0
    4430:	d0ec      	beq.n	440c <_realloc_r+0x14>
    4432:	0029      	movs	r1, r5
    4434:	0032      	movs	r2, r6
    4436:	f7ff ff1c 	bl	4272 <memcpy>
    443a:	0029      	movs	r1, r5
    443c:	0038      	movs	r0, r7
    443e:	f7ff ff33 	bl	42a8 <_free_r>
    4442:	e7e3      	b.n	440c <_realloc_r+0x14>

00004444 <_sbrk_r>:
    4444:	2300      	movs	r3, #0
    4446:	b570      	push	{r4, r5, r6, lr}
    4448:	4c06      	ldr	r4, [pc, #24]	; (4464 <_sbrk_r+0x20>)
    444a:	0005      	movs	r5, r0
    444c:	0008      	movs	r0, r1
    444e:	6023      	str	r3, [r4, #0]
    4450:	f7fd fd94 	bl	1f7c <_sbrk>
    4454:	1c43      	adds	r3, r0, #1
    4456:	d103      	bne.n	4460 <_sbrk_r+0x1c>
    4458:	6823      	ldr	r3, [r4, #0]
    445a:	2b00      	cmp	r3, #0
    445c:	d000      	beq.n	4460 <_sbrk_r+0x1c>
    445e:	602b      	str	r3, [r5, #0]
    4460:	bd70      	pop	{r4, r5, r6, pc}
    4462:	46c0      	nop			; (mov r8, r8)
    4464:	2000062c 	.word	0x2000062c

00004468 <__malloc_lock>:
    4468:	4770      	bx	lr

0000446a <__malloc_unlock>:
    446a:	4770      	bx	lr

0000446c <_malloc_usable_size_r>:
    446c:	1f0b      	subs	r3, r1, #4
    446e:	681b      	ldr	r3, [r3, #0]
    4470:	1f18      	subs	r0, r3, #4
    4472:	2b00      	cmp	r3, #0
    4474:	da01      	bge.n	447a <_malloc_usable_size_r+0xe>
    4476:	580b      	ldr	r3, [r1, r0]
    4478:	18c0      	adds	r0, r0, r3
    447a:	4770      	bx	lr
    447c:	00000580 	.word	0x00000580
    4480:	0000052e 	.word	0x0000052e
    4484:	0000052e 	.word	0x0000052e
    4488:	0000052e 	.word	0x0000052e
    448c:	0000052e 	.word	0x0000052e
    4490:	0000057c 	.word	0x0000057c
    4494:	0000052e 	.word	0x0000052e
    4498:	0000052e 	.word	0x0000052e
    449c:	0000052e 	.word	0x0000052e
    44a0:	0000052e 	.word	0x0000052e
    44a4:	0000052e 	.word	0x0000052e
    44a8:	0000052e 	.word	0x0000052e
    44ac:	0000052e 	.word	0x0000052e
    44b0:	0000052e 	.word	0x0000052e
    44b4:	0000052e 	.word	0x0000052e
    44b8:	0000052e 	.word	0x0000052e
    44bc:	0000052e 	.word	0x0000052e
    44c0:	0000052e 	.word	0x0000052e
    44c4:	0000052e 	.word	0x0000052e
    44c8:	0000052e 	.word	0x0000052e
    44cc:	00000578 	.word	0x00000578
    44d0:	0000052e 	.word	0x0000052e
    44d4:	0000052e 	.word	0x0000052e
    44d8:	0000052e 	.word	0x0000052e
    44dc:	0000052e 	.word	0x0000052e
    44e0:	0000052e 	.word	0x0000052e
    44e4:	0000052e 	.word	0x0000052e
    44e8:	0000052e 	.word	0x0000052e
    44ec:	0000052e 	.word	0x0000052e
    44f0:	0000052e 	.word	0x0000052e
    44f4:	0000052e 	.word	0x0000052e
    44f8:	0000052e 	.word	0x0000052e
    44fc:	0000052e 	.word	0x0000052e
    4500:	0000052e 	.word	0x0000052e
    4504:	0000052e 	.word	0x0000052e
    4508:	0000052e 	.word	0x0000052e
    450c:	0000052e 	.word	0x0000052e
    4510:	0000052e 	.word	0x0000052e
    4514:	00000568 	.word	0x00000568
    4518:	0000052e 	.word	0x0000052e
    451c:	0000052e 	.word	0x0000052e
    4520:	0000052e 	.word	0x0000052e
    4524:	0000052e 	.word	0x0000052e
    4528:	0000052e 	.word	0x0000052e
    452c:	00000570 	.word	0x00000570
    4530:	0000052e 	.word	0x0000052e
    4534:	0000052e 	.word	0x0000052e
    4538:	0000052e 	.word	0x0000052e
    453c:	0000052e 	.word	0x0000052e
    4540:	0000052e 	.word	0x0000052e
    4544:	0000052e 	.word	0x0000052e
    4548:	0000052e 	.word	0x0000052e
    454c:	00000574 	.word	0x00000574
    4550:	0000052e 	.word	0x0000052e
    4554:	0000052e 	.word	0x0000052e
    4558:	0000052e 	.word	0x0000052e
    455c:	0000052e 	.word	0x0000052e
    4560:	0000052e 	.word	0x0000052e
    4564:	0000052e 	.word	0x0000052e
    4568:	0000052e 	.word	0x0000052e
    456c:	0000052e 	.word	0x0000052e
    4570:	0000052e 	.word	0x0000052e
    4574:	0000052e 	.word	0x0000052e
    4578:	0000052e 	.word	0x0000052e
    457c:	0000052e 	.word	0x0000052e
    4580:	0000052e 	.word	0x0000052e
    4584:	0000052e 	.word	0x0000052e
    4588:	0000052e 	.word	0x0000052e
    458c:	0000052e 	.word	0x0000052e
    4590:	0000052e 	.word	0x0000052e
    4594:	0000052c 	.word	0x0000052c
    4598:	0000052e 	.word	0x0000052e
    459c:	0000052e 	.word	0x0000052e
    45a0:	0000052e 	.word	0x0000052e
    45a4:	0000052e 	.word	0x0000052e
    45a8:	0000052e 	.word	0x0000052e
    45ac:	0000056c 	.word	0x0000056c

000045b0 <FONT_10X16>:
    45b0:	000045c0 0010000a                       .E......

000045b8 <FONT_5X12>:
    45b8:	000065c0 000c0005                       .e......

000045c0 <font_10x16>:
	...
    45e8:	00780000 034b0186 02850201 0186037b     ..x...K.....{...
    45f8:	00000078 00000000 00000000 00000000     x...............
    4608:	00780000 03b701fe 037b03ff 01fe0387     ..x.......{.....
    4618:	00000078 00000000 01ce0000 03ff03ff     x...............
    4628:	03ff03ff 01fe03ff 00fc01fe 007800fc     ..............x.
    4638:	00000030 00000000 00100000 00380010     0.............8.
    4648:	00fc007c 03ff01fe 00fc01fe 00300078     |...........x.0.
    4658:	00000010 00000000 00300000 00780078     ..........0.x.x.
    4668:	01fe0078 03ff03ff 01de03ff 00300030     x...........0.0.
    4678:	00000030 00000000 00200000 00780030     0......... .0.x.
    4688:	01fe00fc 03ff03ff 01de03ff 00300030     ............0.0.
    4698:	00000030 00000000 00000000 00000000     0...............
	...
    4720:	01800000 038001e0 007c0240 00810042     ........@.|.B...
    4730:	00810081 00420081 0000003c 00000000     ......B.<.......
    4740:	00780000 01020084 01020102 00c40102     ..x.............
    4750:	00100078 0010007c 00000010 00000000     x...|...........
	...
    4780:	01000000 017801c0 01080118 01080108     ......x.........
    4790:	01c80108 00e801e8 000f000e 00000007     ................
    47a0:	00000000 00100000 00c601ba 03030102     ................
    47b0:	01fe0186 00000010 00000000 00000000     ................
	...
    47c8:	00070001 00ff003f 00ff03ff 0007003f     ....?.......?...
    47d8:	00000001 00000000 00000000 00000000     ................
    47e8:	03800200 03fc03f0 03fc03ff 038003f0     ................
    47f8:	00000200 00000000 00100000 00540038     ............8.T.
    4808:	00100010 00100010 00100010 00100010     ................
    4818:	00380054 00000010 00240000 00240024     T.8.......$.$.$.
    4828:	00240024 00240024 00240024 00240000     $.$.$.$.$.$...$.
    4838:	00000024 00000000 00fc0000 009e009e     $...............
    4848:	009c009e 00900098 00900090 00900090     ................
    4858:	00900090 00000090 00f80000 00040004     ................
    4868:	0038000c 00840064 00b8008c 00c00060     ..8.d.......`...
    4878:	00840080 0000007c 00000000 00000000     ....|...........
    4888:	01fe0000 01fe01fe 00000000 00000000     ................
	...
    48a0:	00100000 00540038 00100010 00100010     ....8.T.........
    48b0:	00100010 00540010 00100038 007c0000     ......T.8.....|.
    48c0:	00100000 00540038 00100010 00100010     ....8.T.........
    48d0:	00100010 00100010 00100010 00000010     ................
    48e0:	00100000 00100010 00100010 00100010     ................
    48f0:	00100010 00100010 00380054 00000010     ........T.8.....
	...
    490c:	00800040 008001fe 00000040 00000000     @.......@.......
	...
    492c:	00040008 000401fe 00000008 00000000     ................
	...
    4948:	00020000 00020002 00020002 00020002     ................
    4958:	000001fe 00000000 00000000 00000000     ................
    4968:	00000000 00840048 008401fe 00000048     ....H.......H...
	...
    4988:	00200020 00780070 00fc00f8 01fe01fc      . .p.x.........
    4998:	000003ff 00000000 00000000 00000000     ................
    49a8:	01fe03ff 00fc01fc 007800f8 00200070     ..........x.p. .
    49b8:	00000020 00000000 00000000 00000000      ...............
	...
    49e0:	00100000 00100010 00100010 00100010     ................
    49f0:	00100010 00100000 00000010 00000000     ................
    4a00:	00440000 00440044 00000044 00000000     ..D.D.D.D.......
	...
    4a20:	00900000 00480090 01fe0048 00240048     ......H.H...H.$.
    4a30:	002401ff 00120024 00000012 00000000     ..$.$...........
    4a40:	00f80020 0024002c 00280024 00600030      ...,.$.$.(.0.`.
    4a50:	00a000e0 00a400a0 0020007c 00000000     ........|. .....
    4a60:	020e0000 00910111 004e0051 00100020     ........Q.N. ...
    4a70:	022801c8 02220224 000001c1 00000000     ..(.$.".........
    4a80:	00380000 00440044 00380064 0212000c     ..8.D.D.d.8.....
    4a90:	01210231 00c20141 000001fc 00000000     1.!.A...........
    4aa0:	00100000 00100010 00000010 00000000     ................
	...
    4ac0:	01800000 00300060 00080010 00080008     ....`.0.........
    4ad0:	00080008 00100008 00600030 00000180     ........0.`.....
    4ae0:	00060000 00300018 00400020 00400040     ......0. .@.@.@.
    4af0:	00400040 00200040 00180030 00000006     @.@.@. .0.......
    4b00:	00100000 00d60010 0028006c 00280038     ........l.(.8.(.
	...
    4b28:	00100000 00100010 01ff0010 00100010     ................
    4b38:	00000010 00000000 00000000 00000000     ................
	...
    4b54:	00180000 00100018 00080010 00000000     ................
	...
    4b70:	000000fc 00000000 00000000 00000000     ................
	...
    4b94:	00180000 00000018 00000000 01000000     ................
    4ba4:	00800080 00400040 00200020 00100010     ....@.@. . .....
    4bb4:	00080008 00040004 00000002 00380000     ..............8.
    4bc4:	00440044 00820082 00820082 00820082     D.D.............
    4bd4:	00440044 00000038 00000000 00100000     D.D.8...........
    4be4:	0010001e 00100010 00100010 00100010     ................
    4bf4:	00100010 000000fe 00000000 003e0000     ..............>.
    4c04:	00400042 00400040 00200020 00080010     B.@.@.@. . .....
    4c14:	00020004 0000007e 00000000 003c0000     ....~.........<.
    4c24:	00400040 00400040 00400038 00400040     @.@.@.@.8.@.@.@.
    4c34:	00400040 0000003c 00000000 00200000     @.@.<......... .
    4c44:	00280030 00240028 00220022 00ff0021     0.(.(.$.".".!...
    4c54:	00200020 00000020 00000000 007c0000      . . .........|.
    4c64:	00040004 001c0004 00400020 00400040     ........ .@.@.@.
    4c74:	00200040 0000001c 00000000 00780000     @. ...........x.
    4c84:	00040004 003a0002 00820046 00820082     ......:.F.......
    4c94:	00440082 00000038 00000000 00fe0000     ..D.8...........
    4ca4:	00400080 00200020 00100010 00080008     ..@. . .........
    4cb4:	00040008 00000004 00000000 007c0000     ..............|.
    4cc4:	00820082 00640082 00640018 00820042     ......d...d.B...
    4cd4:	00420082 0000003c 00000000 00380000     ..B.<.........8.
    4ce4:	00820044 00820082 00c40082 008000b8     D...............
    4cf4:	00400040 0000003c 00000000 00000000     @.@.<...........
    4d04:	00000000 00180000 00000018 00000000     ................
    4d14:	00180000 00000018 00000000 00000000     ................
    4d24:	00000000 00180000 00000018 00000000     ................
    4d34:	00180000 00100018 00080010 00000000     ................
    4d44:	00000000 01000000 003000c0 000c000c     ..........0.....
    4d54:	00c00030 00000100 00000000 00000000     0...............
	...
    4d6c:	01fe0000 00000000 000001fe 00000000     ................
	...
    4d88:	00020000 0030000c 00c000c0 000c0030     ......0.....0...
    4d98:	00000002 00000000 007e0000 008200c2     ..........~.....
    4da8:	00400080 00100020 00080008 00080000     ..@. ...........
    4db8:	00000008 00000000 00780000 00e20084     ..........x.....
    4dc8:	00890093 00c90089 00e900c9 004603b2     ..............F.
    4dd8:	0000007c 00000000 00000000 00100000     |...............
    4de8:	00280038 00440048 00fe0084 01020102     8.(.H.D.........
    4df8:	00000201 00000000 00000000 007e0000     ..............~.
    4e08:	00820082 003e0042 00820042 00820082     ....B.>.B.......
    4e18:	0000007e 00000000 00000000 00f80000     ~...............
    4e28:	00020086 00010001 00010001 00060002     ................
    4e38:	000000f8 00000000 00000000 003e0000     ..............>.
    4e48:	00820042 00820082 00820082 00420082     B.............B.
    4e58:	0000003e 00000000 00000000 00fe0000     >...............
    4e68:	00020002 00020002 0002007e 00020002     ........~.......
    4e78:	000000fe 00000000 00000000 00fe0000     ................
    4e88:	00020002 00020002 0002007e 00020002     ........~.......
    4e98:	00000002 00000000 00000000 01f00000     ................
    4ea8:	0004010c 00020002 010201c2 010c0104     ................
    4eb8:	000001f0 00000000 00000000 00820000     ................
    4ec8:	00820082 00820082 008200fe 00820082     ................
    4ed8:	00000082 00000000 00000000 00fe0000     ................
    4ee8:	00100010 00100010 00100010 00100010     ................
    4ef8:	000000fe 00000000 00000000 00780000     ..............x.
    4f08:	00400040 00400040 00400040 00400040     @.@.@.@.@.@.@.@.
    4f18:	0000003c 00000000 00000000 00820000     <...............
    4f28:	00220042 000e0012 0012000a 00820062     B.".........b...
    4f38:	00000102 00000000 00000000 00020000     ................
    4f48:	00020002 00020002 00020002 00020002     ................
    4f58:	000000fe 00000000 00000000 00c30000     ................
    4f68:	00c700c3 00a500a5 009900ad 00810099     ................
    4f78:	00000081 00000000 00000000 00820000     ................
    4f88:	008a0086 0092008a 00a20092 00c200a2     ................
    4f98:	00000082 00000000 00000000 00780000     ..............x.
    4fa8:	01020084 01020102 01020102 00840102     ................
    4fb8:	00000078 00000000 00000000 007e0000     x.............~.
    4fc8:	00820082 00420082 0002003e 00020002     ......B.>.......
    4fd8:	00000002 00000000 00000000 00780000     ..............x.
    4fe8:	01020084 01020102 01020102 00840102     ................
    4ff8:	00400078 00000180 00000000 003e0000     x.@...........>.
    5008:	00420042 00220042 0012001e 00420022     B.B.B.".....".B.
    5018:	00000082 00000000 00000000 00fc0000     ................
    5028:	00020082 00180006 00800060 00c20080     ........`.......
    5038:	0000003e 00000000 00000000 01ff0000     >...............
    5048:	00100010 00100010 00100010 00100010     ................
    5058:	00000010 00000000 00000000 00820000     ................
    5068:	00820082 00820082 00820082 00440082     ..............D.
    5078:	0000003c 00000000 00000000 02010000     <...............
    5088:	01020102 00840084 00480044 00300048     ........D.H.H.0.
    5098:	00000030 00000000 00000000 02010000     0...............
    50a8:	01120201 01320132 014a012a 00cc00cc     ....2.2.*.J.....
    50b8:	00000084 00000000 00000000 02010000     ................
    50c8:	00840102 00300048 00480030 01020084     ....H.0.0.H.....
    50d8:	00000201 00000000 00000000 02010000     ................
    50e8:	00840102 00280044 00100010 00100010     ....D.(.........
    50f8:	00000010 00000000 00000000 01fe0000     ................
    5108:	00800100 00200040 00080010 00020004     ....@. .........
    5118:	000001fe 00000000 00f80000 00080008     ................
    5128:	00080008 00080008 00080008 00080008     ................
    5138:	00080008 000000f8 00020000 00040004     ................
    5148:	00080008 00100010 00200020 00400040     ........ . .@.@.
    5158:	00800080 00000100 003e0000 00200020     ..........>. . .
    5168:	00200020 00200020 00200020 00200020      . . . . . . . .
    5178:	00200020 0000003e 00200000 00300020      . .>..... . .0.
    5188:	00580050 00880048 00840084 00000102     P.X.H...........
	...
    51b8:	03ff0000 00000000 00200010 00000000     .......... .....
	...
    51e8:	003c0000 00400040 00440078 00620042     ..<.@.@.x.D.B.b.
    51f8:	000000dc 00000000 00020000 00020002     ................
    5208:	007a0002 00820046 00820082 00460082     ..z.F.........F.
    5218:	0000003a 00000000 00000000 00000000     :...............
    5228:	00f80000 00020004 00020002 00040002     ................
    5238:	000000f8 00000000 00800000 00800080     ................
    5248:	00b80080 008200c4 00820082 00c40082     ................
    5258:	000000bc 00000000 00000000 00000000     ................
    5268:	00780000 00820084 000200fe 00040002     ..x.............
    5278:	000000f8 00000000 01e00000 00080018     ................
    5288:	01fe0008 00080008 00080008 00080008     ................
    5298:	00000008 00000000 00000000 00000000     ................
    52a8:	00b80000 008200c4 00820082 00c40082     ................
    52b8:	008000bc 003c0040 00020000 00020002     ....@.<.........
    52c8:	00720002 0086008a 00820082 00820082     ..r.............
    52d8:	00000082 00000000 00180000 00000018     ................
    52e8:	001e0000 00100010 00100010 00100010     ................
    52f8:	00000010 00000000 00300000 00000030     ..........0.0...
    5308:	003c0000 00200020 00200020 00200020     ..<. . . . . . .
    5318:	00200020 001e0020 00020000 00020002      . . ...........
    5328:	00820002 00120062 000a000e 00420032     ....b.......2.B.
    5338:	00000082 00000000 003c0000 00200020     ..........<. . .
    5348:	00200020 00200020 00200020 00200020      . . . . . . . .
    5358:	00000020 00000000 00000000 00000000      ...............
    5368:	00cd0000 01110133 01110111 01110111     ....3...........
    5378:	00000111 00000000 00000000 00000000     ................
    5388:	00720000 0086008e 00820082 00820082     ..r.............
    5398:	00000082 00000000 00000000 00000000     ................
    53a8:	00380000 00820044 00820082 00440082     ..8.D.........D.
    53b8:	00000038 00000000 00000000 00000000     8...............
    53c8:	007a0000 00820046 00820082 00460082     ..z.F.........F.
    53d8:	0002003a 00020002 00000000 00000000     :...............
    53e8:	00b80000 008200c4 00820082 00c40082     ................
    53f8:	008000bc 00800080 00000000 00000000     ................
    5408:	00e40000 008c0094 00040004 00040004     ................
    5418:	00000004 00000000 00000000 00000000     ................
    5428:	007c0000 00020002 0030000c 00420040     ..|.......0.@.B.
    5438:	0000003e 00000000 00000000 00080000     >...............
    5448:	00fe0008 00080008 00080008 00080008     ................
    5458:	000000f0 00000000 00000000 00000000     ................
    5468:	00420000 00420042 00420042 00620042     ..B.B.B.B.B.B.b.
    5478:	0000005c 00000000 00000000 00000000     \...............
    5488:	01010000 00820082 00440042 00280024     ........B.D.$.(.
    5498:	00000018 00000000 00000000 00000000     ................
    54a8:	02010000 01320211 014a0132 00cc014a     ......2.2.J.J...
    54b8:	00000084 00000000 00000000 00000000     ................
    54c8:	01020000 00480084 00300030 00840048     ......H.0.0.H...
    54d8:	00000102 00000000 00000000 00000000     ................
    54e8:	02010000 01020102 004c0084 00300048     ..........L.H.0.
    54f8:	00100030 00070008 00000000 00000000     0...............
    5508:	01fe0000 00400080 00100020 00040008     ......@. .......
    5518:	000001fe 00000000 00e00000 00100010     ................
    5528:	00100010 00100010 0010000c 00100010     ................
    5538:	00100010 000000e0 00100000 00100010     ................
    5548:	00100010 00100010 00100010 00100010     ................
    5558:	00100010 00000010 001c0000 00200020     ............ . .
    5568:	00200020 00200020 002000c0 00200020      . . . ... . . .
    5578:	00200020 0000001c 00000000 00000000      . .............
    5588:	00000000 020e0000 01c10231 00000000     ........1.......
	...
    55a8:	00280010 00c60044 00820082 00820082     ..(.D...........
    55b8:	000000fe 00000000 00000000 00f80000     ................
    55c8:	00020086 00010001 00010001 00060002     ................
    55d8:	004000f8 00e00080 00000000 00000024     ..@.........$...
    55e8:	00420000 00420042 00420042 00620042     ..B.B.B.B.B.B.b.
    55f8:	0000005c 00000000 00200000 00000010     \......... .....
    5608:	00780000 00820084 000200fe 00040002     ..x.............
    5618:	000000f8 00000000 00180000 00000024     ............$...
    5628:	003c0000 00400040 00440078 00620042     ..<.@.@.x.D.B.b.
    5638:	000000dc 00000000 00000000 00000024     ............$...
    5648:	003c0000 00400040 00440078 00620042     ..<.@.@.x.D.B.b.
    5658:	000000dc 00000000 00040000 00000008     ................
    5668:	003c0000 00400040 00440078 00620042     ..<.@.@.x.D.B.b.
    5678:	000000dc 00000000 00280010 00000010     ..........(.....
    5688:	003c0000 00400040 00440078 00620042     ..<.@.@.x.D.B.b.
    5698:	000000dc 00000000 00000000 00000000     ................
    56a8:	00f80000 00020004 00020002 00040002     ................
    56b8:	002000f8 00700040 00180000 00000024     .. .@.p.....$...
    56c8:	00780000 00820084 000200fe 00040002     ..x.............
    56d8:	000000f8 00000000 00000000 00000048     ............H...
    56e8:	00780000 00820084 000200fe 00040002     ..x.............
    56f8:	000000f8 00000000 00080000 00000010     ................
    5708:	00780000 00820084 000200fe 00040002     ..x.............
    5718:	000000f8 00000000 00000000 00000024     ............$...
    5728:	001e0000 00100010 00100010 00100010     ................
    5738:	00000010 00000000 00180000 00000024     ............$...
    5748:	001e0000 00100010 00100010 00100010     ................
    5758:	00000010 00000000 00080000 00000010     ................
    5768:	001e0000 00100010 00100010 00100010     ................
    5778:	00000010 00000000 00000044 00100000     ........D.......
    5788:	00280038 00440048 00fe0084 01020102     8.(.H.D.........
    5798:	00000201 00000000 00480030 00300030     ........0.H.0.0.
    57a8:	00480068 00c40048 01fe0084 01020102     h.H.H...........
    57b8:	00000201 00000000 00100020 00fe0000     ........ .......
    57c8:	00020002 00020002 0002007e 00020002     ........~.......
    57d8:	000000fe 00000000 00000000 00000000     ................
    57e8:	00ef0000 01100110 001301fe 00310011     ..............1.
    57f8:	000001ee 00000000 00000000 01f00000     ................
    5808:	00280030 00240028 002400e4 0022003e     0.(.(.$...$.>.".
    5818:	000001e1 00000000 00180000 00000024     ............$...
    5828:	00380000 00820044 00820082 00440082     ..8.D.........D.
    5838:	00000038 00000000 00000000 00000024     8...........$...
    5848:	00380000 00820044 00820082 00440082     ..8.D.........D.
    5858:	00000038 00000000 00040000 00000008     8...............
    5868:	00380000 00820044 00820082 00440082     ..8.D.........D.
    5878:	00000038 00000000 00180000 00000024     8...........$...
    5888:	00420000 00420042 00420042 00620042     ..B.B.B.B.B.B.b.
    5898:	0000005c 00000000 00040000 00000008     \...............
    58a8:	00420000 00420042 00420042 00620042     ..B.B.B.B.B.B.b.
    58b8:	0000005c 00000000 00000000 00000024     \...........$...
    58c8:	02010000 01020102 004c0084 00300048     ..........L.H.0.
    58d8:	00100030 00070008 00000044 00780000     0.......D.....x.
    58e8:	01020084 01020102 01020102 00840102     ................
    58f8:	00000078 00000000 00000044 00820000     x.......D.......
    5908:	00820082 00820082 00820082 00440082     ..............D.
    5918:	0000003c 00000000 00000000 00000000     <...............
    5928:	00b80000 00a20044 00920092 0044008a     ....D.........D.
    5938:	0000003a 00000000 00e00000 00100010     :...............
    5948:	00100010 00100078 00100010 00080010     ....x...........
    5958:	000000fc 00000000 00000000 01780000     ..............x.
    5968:	01c20084 01220142 010a0112 0084010e     ....B.".........
    5978:	0000007a 00000000 00000000 00000000     z...............
    5988:	01020000 00480084 00300030 00840048     ......H.0.0.H...
    5998:	00000102 00000000 001000e0 00100010     ................
    59a8:	007c0010 00100010 00100010 00100010     ..|.............
    59b8:	00100010 000e0010 00200000 00000010     .......... .....
    59c8:	003c0000 00400040 00440078 00620042     ..<.@.@.x.D.B.b.
    59d8:	000000dc 00000000 00200000 00000010     .......... .....
    59e8:	001e0000 00100010 00100010 00100010     ................
    59f8:	00000010 00000000 00200000 00000010     .......... .....
    5a08:	00380000 00820044 00820082 00440082     ..8.D.........D.
    5a18:	00000038 00000000 00200000 00000010     8......... .....
    5a28:	00420000 00420042 00420042 00620042     ..B.B.B.B.B.B.b.
    5a38:	0000005c 00000000 00480000 00000034     \.........H.4...
    5a48:	00720000 0086008e 00820082 00820082     ..r.............
    5a58:	00000082 00000000 00340058 00820000     ........X.4.....
    5a68:	008a0086 0092008a 00a20092 00c200a2     ................
    5a78:	00000082 00000000 003c0000 00780040     ..........<.@.x.
    5a88:	00440044 000000f8 00000000 00000000     D.D.............
	...
    5aa0:	00780000 00840084 00840084 00000078     ..x.........x...
	...
    5ac8:	00200000 00000020 00200020 000c0010     .. . ... . .....
    5ad8:	00820002 00fc0086 00380000 00ba0044     ..........8.D...
    5ae8:	00ba00aa 00380044 00000000 00000000     ....D.8.........
	...
    5b0c:	01fe0000 01000100 00000100 00000000     ................
    5b1c:	00000000 00830000 00420042 00120022     ........B.B."...
    5b2c:	01c80012 02040208 00820182 000003c1     ................
    5b3c:	00000000 00830000 00420042 00120022     ........B.B."...
    5b4c:	01880012 01240148 010203e2 00000101     ....H.$.........
	...
    5b68:	00200000 00000020 00200020 00200020     .. . ... . . . .
    5b78:	00200020 00200020 00000000 00000000      . . . .........
    5b88:	01100000 00440088 00440022 01100088     ......D.".D.....
	...
    5ba8:	00220000 00880044 00880110 00220044     ..".D.......D.".
	...
    5bc0:	00db00db 00db0000 000000db 00db00db     ................
    5bd0:	00000000 00db00db 00db0000 000000db     ................
    5be0:	036c036c 03ff00db 00db036c 036c03ff     l.l.....l.....l.
    5bf0:	00db00db 03ff036c 036c00db 00db03ff     ....l.....l.....
    5c00:	03ff03ff 03ff00db 00db03ff 03ff03ff     ................
    5c10:	00db00db 03ff03ff 03ff00db 00db03ff     ................
    5c20:	00100010 00100010 00100010 00100010     ................
    5c30:	00100010 00100010 00100010 00100010     ................
    5c40:	00100010 00100010 00100010 00100010     ................
    5c50:	0010001f 00100010 00100010 00100010     ................
    5c60:	00100020 00100000 00280038 00440048      .......8.(.H.D.
    5c70:	00fe0084 01020102 00000201 00000000     ................
    5c80:	00480030 00100000 00280038 00440048     0.H.....8.(.H.D.
    5c90:	00fe0084 01020102 00000201 00000000     ................
    5ca0:	00100008 00100000 00280038 00440048     ........8.(.H.D.
    5cb0:	00fe0084 01020102 00000201 00000000     ................
    5cc0:	007c0000 008200c6 010d0179 01050105     ..|.....y.......
    5cd0:	0179010d 00c60082 0000007c 00000000     ..y.....|.......
    5ce0:	00280028 00280028 00280028 002f0028     (.(.(.(.(.(.(./.
    5cf0:	002f0020 00280028 00280028 00280028      ./.(.(.(.(.(.(.
    5d00:	00280028 00280028 00280028 00280028     (.(.(.(.(.(.(.(.
    5d10:	00280028 00280028 00280028 00280028     (.(.(.(.(.(.(.(.
	...
    5d2c:	003f0000 002f0020 00280028 00280028     ..?. ./.(.(.(.(.
    5d3c:	00280028 00280028 00280028 00280028     (.(.(.(.(.(.(.(.
    5d4c:	002f0028 003f0020 00000000 00000000     (./. .?.........
    5d5c:	00000000 00200000 002400f8 00220022     ...... ...$.".".
    5d6c:	00220022 00220022 00f8002c 00000020     ".".".".,... ...
    5d7c:	00000000 02010000 00840102 00280044     ............D.(.
    5d8c:	007c0010 00100010 0010007c 00000010     ..|.....|.......
	...
    5db0:	0010001f 00100010 00100010 00100010     ................
    5dc0:	00100010 00100010 00100010 00100010     ................
    5dd0:	000003f0 00000000 00000000 00000000     ................
    5de0:	00100010 00100010 00100010 00100010     ................
    5df0:	000003ff 00000000 00000000 00000000     ................
	...
    5e10:	001003ff 00100010 00100010 00100010     ................
    5e20:	00100010 00100010 00100010 00100010     ................
    5e30:	001003f0 00100010 00100010 00100010     ................
	...
    5e50:	000003ff 00000000 00000000 00000000     ................
    5e60:	00100010 00100010 00100010 00100010     ................
    5e70:	001003ff 00100010 00100010 00100010     ................
    5e80:	00480000 00000034 003c0000 00400040     ..H.4.....<.@.@.
    5e90:	00440078 00620042 000000dc 00000000     x.D.B.b.........
    5ea0:	00340058 00100000 00280038 00440048     X.4.....8.(.H.D.
    5eb0:	00fe0084 01020102 00000201 00000000     ................
    5ec0:	00280028 00280028 00280028 03e80028     (.(.(.(.(.(.(...
    5ed0:	03f80008 00000000 00000000 00000000     ................
	...
    5eec:	03f80000 03e80008 00280028 00280028     ........(.(.(.(.
    5efc:	00280028 00280028 00280028 00280028     (.(.(.(.(.(.(.(.
    5f0c:	03ef0028 03ff0000 00000000 00000000     (...............
	...
    5f2c:	03ff0000 03ef0000 00280028 00280028     ........(.(.(.(.
    5f3c:	00280028 00280028 00280028 00280028     (.(.(.(.(.(.(.(.
    5f4c:	03e80028 03e80008 00280028 00280028     (.......(.(.(.(.
    5f5c:	00280028 00000000 00000000 00000000     (.(.............
    5f6c:	03ff0000 03ff0000 00000000 00000000     ................
    5f7c:	00000000 00280028 00280028 00280028     ....(.(.(.(.(.(.
    5f8c:	03ef0028 03ef0000 00280028 00280028     (.......(.(.(.(.
    5f9c:	00280028 00000000 01020000 008400fc     (.(.............
    5fac:	00840084 00fc0084 00000102 00000000     ................
    5fbc:	00000000 002e0000 002c0018 00780040     ..........,.@.x.
    5fcc:	008200c4 00820082 00440082 00000038     ..........D.8...
	...
    5fe4:	003e0000 00820042 008f0082 00820082     ..>.B...........
    5ff4:	00420082 0000003e 00000000 00480030     ..B.>.......0.H.
    6004:	00fe0000 00020002 00020002 0002007e     ............~...
    6014:	00020002 000000fe 00000000 00000044     ............D...
    6024:	00fe0000 00020002 00020002 0002007e     ............~...
    6034:	00020002 000000fe 00000000 00200010     .............. .
    6044:	00fe0000 00020002 00020002 0002007e     ............~...
    6054:	00020002 000000fe 00000000 00000000     ................
    6064:	00000000 001e0000 00100010 00100010     ................
    6074:	00100010 00000010 00000000 00100020     ............ ...
    6084:	00fe0000 00100010 00100010 00100010     ................
    6094:	00100010 000000fe 00000000 00480030     ............0.H.
    60a4:	00fe0000 00100010 00100010 00100010     ................
    60b4:	00100010 000000fe 00000000 00000044     ............D...
    60c4:	00fe0000 00100010 00100010 00100010     ................
    60d4:	00100010 000000fe 00000000 00100010     ................
    60e4:	00100010 00100010 00100010 0000001f     ................
	...
    6110:	001003f0 00100010 00100010 00100010     ................
    6120:	03ff03ff 03ff03ff 03ff03ff 03ff03ff     ................
    6130:	03ff03ff 03ff03ff 03ff03ff 03ff03ff     ................
	...
    6150:	03ff03ff 03ff03ff 03ff03ff 03ff03ff     ................
    6160:	00100000 00100010 00100010 00000010     ................
    6170:	00000000 00100010 00100010 00000010     ................
    6180:	00100008 00fe0000 00100010 00100010     ................
    6190:	00100010 00100010 000000fe 00000000     ................
    61a0:	03ff03ff 03ff03ff 03ff03ff 03ff03ff     ................
	...
    61c0:	00100020 00780000 01020084 01020102      .....x.........
    61d0:	01020102 00840102 00000078 00000000     ........x.......
    61e0:	001c0000 00220022 00120022 00120012     ....".".".......
    61f0:	00420022 00820082 00000072 00000000     ".B.....r.......
    6200:	00480030 00780000 01020084 01020102     0.H...x.........
    6210:	01020102 00840102 00000078 00000000     ........x.......
    6220:	00100008 00780000 01020084 01020102     ......x.........
    6230:	01020102 00840102 00000078 00000000     ........x.......
    6240:	00480000 00000034 00380000 00820044     ..H.4.....8.D...
    6250:	00820082 00440082 00000038 00000000     ......D.8.......
    6260:	00340058 00780000 01020084 01020102     X.4...x.........
    6270:	01020102 00840102 00000078 00000000     ........x.......
	...
    6288:	00820000 00820082 00820082 00c60082     ................
    6298:	000200ba 00020002 00020000 00020002     ................
    62a8:	007a0002 00820046 00820082 00460082     ..z.F.........F.
    62b8:	0002003a 00020002 00000000 00020000     :...............
    62c8:	007e0002 00820082 00420082 0002003e     ..~.......B.>...
    62d8:	00000002 00000000 00100020 00820000     ........ .......
    62e8:	00820082 00820082 00820082 00440082     ..............D.
    62f8:	0000003c 00000000 00480030 00820000     <.......0.H.....
    6308:	00820082 00820082 00820082 00440082     ..............D.
    6318:	0000003c 00000000 00100008 00820000     <...............
    6328:	00820082 00820082 00820082 00440082     ..............D.
    6338:	0000003c 00000000 00200000 00000010     <......... .....
    6348:	02010000 01020102 004c0084 00300048     ..........L.H.0.
    6358:	00100030 00070008 00100020 02010000     0....... .......
    6368:	00840102 00280044 00100010 00100010     ....D.(.........
    6378:	00000010 00000000 000003ff 00000000     ................
	...
    63a0:	00080010 00000000 00000000 00000000     ................
	...
    63d0:	000000fc 00000000 00000000 00000000     ................
	...
    63e8:	00200000 01fe0020 00200020 00000000     .. . ... . .....
    63f8:	000001fe 00000000 00000000 00000000     ................
	...
    6418:	03ff0000 03ff0000 020f0000 00860108     ................
    6428:	0048004c 01900027 01280148 010203e4     L.H.'...H.(.....
    6438:	00000101 00000000 00fc0000 009e009e     ................
    6448:	009c009e 00900098 00900090 00900090     ................
    6458:	00900090 00000090 00f80000 00040004     ................
    6468:	0038000c 00840064 00b8008c 00c00060     ..8.d.......`...
    6478:	00840080 0000007c 00000000 00000000     ....|...........
    6488:	00300000 00000030 01fe0000 00300000     ..0.0.........0.
    6498:	00000030 00000000 00000000 00000000     0...............
	...
    64b8:	00200000 00700040 00300000 00480048     .. .@.p...0.H.H.
    64c8:	00000030 00000000 00000000 00000000     0...............
	...
    64e0:	00000044 00000000 00000000 00000000     D...............
	...
    6510:	00300030 00000000 00000000 00000000     0.0.............
    6520:	00180000 00100010 00100010 00000010     ................
	...
    6540:	007c0000 00380040 00400040 0000003c     ..|.@.8.@.@.<...
	...
    6560:	003c0000 00400040 00080030 0000007c     ..<.@.@.0...|...
	...
    6588:	01fe0000 01fe01fe 01fe01fe 01fe01fe     ................
    6598:	000001fe 00000000 00000000 00000000     ................
	...

000065c0 <font_5x12>:
	...
    65cc:	1b11110e 151b1111 00000e11 151f1f0e     ................
    65dc:	1b151f1f 00000e1f 1f1b0a00 0e1f1f1f     ................
    65ec:	0004040e 0e0e0404 0e1f1f1f 0004040e     ................
    65fc:	0e0e0e04 0e1f1f04 00000e04 0e0e0404     ................
    660c:	0e1f1f1f 00000e04 00000000 00000000     ................
	...
    6644:	181c0000 09090614 00000609 09090600     ................
    6654:	02020609 00000207 00000000 00000000     ................
    6664:	00000000 0a0e0a0c 0e0e0a0a 00000303     ................
    6674:	00000000 0e110e15 00000015 03010000     ................
    6684:	03070f07 00000001 0c080000 0c0e0f0e     ................
    6694:	00000008 150e0400 15040404 0000040e     ................
    66a4:	0a0a0000 000a0a0a 00000a0a 0b0b0e00     ................
    66b4:	0a0a0b0b 00000a0a 01090600 08060906     ................
    66c4:	00000609 00000000 00000000 00000f0f     ................
    66d4:	150e0400 15040404 001f040e 150e0400     ................
    66e4:	04040404 00000404 04040000 15040404     ................
    66f4:	0000040e 02000000 02040f04 00000000     ................
    6704:	04000000 04020f02 00000000 00000000     ................
    6714:	0f010100 00000000 0a000000 0a0a1f0a     ................
    6724:	00000000 04000000 1f0e0e04 00000000     ................
    6734:	1f000000 04040e0e 00000000 00000000     ................
	...
    674c:	04040400 00040404 00000404 0a0a0a0a     ................
	...
    6764:	1f0a0a00 0a1f0a0a 0000000a 09060200     ................
    6774:	08040201 00040609 040b0b00 02020204     ................
    6784:	00000d0d 05050200 09150205 00001609     ................
    6794:	04080c0c 00000000 00000000 02020400     ................
    67a4:	02020202 00000402 04040200 04040404     ................
    67b4:	00000204 15040000 04150e0e 00000000     ................
    67c4:	04000000 04041f04 00000000 00000000     ................
    67d4:	00000000 02040606 00000000 00000f00     ................
	...
    67f0:	00000606 04080800 02020204 00000101     ................
    6800:	09090e00 09090909 00000709 05060400     ................
    6810:	04040404 00000f04 09090600 01020408     ................
    6820:	00000f01 08090600 08080608 00000609     ................
    6830:	0a0c0800 080f090a 00000808 01010f00     ................
    6840:	08080701 00000609 01020c00 09090907     ................
    6850:	00000609 08080f00 02040408 00000202     ................
    6860:	09090600 09090609 00000609 09090600     ................
    6870:	080e0909 00000304 00000000 00000606     ................
    6880:	00000606 00000000 00000606 02040606     ................
    6890:	04080000 02010102 00000804 00000000     ................
    68a0:	0f000f00 00000000 02010000 04080804     ................
    68b0:	00000102 09090600 00040408 00000404     ................
    68c0:	09090600 010d0d09 00000e01 09090600     ................
    68d0:	09090f09 00000909 09090700 09090709     ................
    68e0:	00000709 09090600 01010101 00000609     ................
    68f0:	09090700 09090909 00000709 01010f00     ................
    6900:	01010f01 00000f01 01010f00 01010f01     ................
    6910:	00000101 09090600 090d0101 00000609     ................
    6920:	09090900 09090f09 00000909 04040e00     ................
    6930:	04040404 00000e04 04040e00 05040404     ................
    6940:	00000205 05090900 05050305 00000909     ................
    6950:	01010100 01010101 00000f01 0f090900     ................
    6960:	0909090f 00000909 0b090900 090d0d0b     ................
    6970:	00000909 09090600 09090909 00000609     ................
    6980:	09090700 01010709 00000101 09090600     ................
    6990:	09090909 08040609 09090700 05030709     ................
    69a0:	00000909 09090600 09080601 00000609     ................
    69b0:	04041f00 04040404 00000404 09090900     ................
    69c0:	09090909 00000609 09090900 0a0a0909     ................
    69d0:	00000404 09090900 0f090909 00000909     ................
    69e0:	09090900 09060606 00000909 11111100     ................
    69f0:	04040a0a 00000404 04080f00 01020204     ................
    6a00:	00000f01 02020600 02020202 00000602     ................
    6a10:	02010100 04040402 00000808 04040600     ................
    6a20:	04040404 00000604 000a0400 00000000     ................
	...
    6a3c:	1f000000 04020606 00000000 00000000     ................
    6a4c:	00000000 090e0806 00000e09 01010100     ................
    6a5c:	09090907 00000709 00000000 0101010e     ................
    6a6c:	00000e01 08080800 0909090e 00000e09     ................
    6a7c:	00000000 0f090906 00000e01 02020400     ................
    6a8c:	02020207 00000202 00000000 0909090e     ................
    6a9c:	06080e09 01010100 09090907 00000909     ................
    6aac:	00040000 04040404 00000e04 00040000     ................
    6abc:	04040404 02050404 01010100 03030509     ................
    6acc:	00000905 04040600 04040404 00000e04     ................
    6adc:	00000000 09090f09 00000909 00000000     ................
    6aec:	09090b05 00000909 00000000 09090906     ................
    6afc:	00000609 00000000 09090907 01010709     ................
    6b0c:	00000000 0909090e 08080e09 00000000     ................
    6b1c:	02020a0d 00000202 00000000 04020906     ................
    6b2c:	00000609 02020000 02020207 00000602     ................
    6b3c:	00000000 09090909 00000e09 00000000     ................
    6b4c:	0a0a0909 00000404 00000000 09090909     ................
    6b5c:	0000090f 00000000 06060909 00000909     ................
    6b6c:	00000000 09090909 07080e09 00000000     ................
    6b7c:	0204080f 00000f01 02020400 02020102     ................
    6b8c:	00000402 04040404 04040400 00000404     ................
    6b9c:	04040200 04040804 00000204 00050a00     ................
	...
    6bb4:	0a040400 1111110a 00001f11 09090600     ................
    6bc4:	01010101 02040609 000a0a00 09090909     ................
    6bd4:	00000e09 00020c00 0f090906 00000e01     ................
    6be4:	00090600 0e080906 00000e09 000a0a00     ................
    6bf4:	0e080906 00000e09 00040300 0e080906     ................
    6c04:	00000e09 040a0400 0e080906 00000e09     ................
    6c14:	00000000 0101010e 03040e01 00090600     ................
    6c24:	0f090906 00000e01 000a0a00 0f090906     ................
    6c34:	00000e01 00040300 0f090906 00000e01     ................
    6c44:	000a0a00 04040406 00000e04 00090600     ................
    6c54:	04040406 00000e04 00080600 04040406     ................
    6c64:	00000e04 0906000a 090f0909 00000909     ................
    6c74:	06040a04 090f0909 00000909 0f00020c     ................
    6c84:	010f0101 00000f01 00000000 0e14140e     ................
    6c94:	00000a05 070e0000 050f0505 00000d05     ................
    6ca4:	00090600 09090906 00000609 000a0a00     ................
    6cb4:	09090906 00000609 00080600 09090906     ................
    6cc4:	00000609 00090600 09090909 00000e09     ................
    6cd4:	00040300 09090909 00000e09 000a0a00     ................
    6ce4:	09090909 07080e09 0906000a 09090909     ................
    6cf4:	00000609 0909000a 09090909 00000e09     ................
    6d04:	08000000 0b0d0d0e 00000107 020a0400     ................
    6d14:	02020702 00000f0b 0d0d090e 0b0b0b0d     ................
    6d24:	0000070b 11000000 110a040a 00000000     ................
    6d34:	04040408 04040e04 02050404 00020c00     ................
    6d44:	0e080906 00000e09 00020c00 04040406     ................
    6d54:	00000e04 00020c00 09090906 00000609     ................
    6d64:	00020c00 09090909 00000e09 00050a00     ................
    6d74:	09090b05 00000909 0900050a 090d0f0b     ................
    6d84:	00000909 0e080600 0f000e09 00000000     ................
    6d94:	09090600 0f000609 00000000 00020200     ................
    6da4:	01010202 00000609 110e0000 1b171b17     ................
    6db4:	00000e11 00000000 080f0000 00000008     ................
    6dc4:	0a0a0200 090e0204 00000c05 0a0a0200     ................
    6dd4:	0d0a0204 0000080d 00040000 04040404     ................
    6de4:	00000404 0a000000 0a05050a 0000000a     ................
    6df4:	05000000 050a0a05 00000005 00150000     ................
    6e04:	00000a00 0a000015 15000a00 15000a00     ................
    6e14:	15000a00 150a150a 150a150a 150a150a     ................
    6e24:	04040404 04040404 04040404 04040404     ................
    6e34:	04040704 04040404 0600020c 090f0909     ................
    6e44:	00000909 06000a04 090f0909 00000909     ................
    6e54:	06000403 090f0909 00000909 110e0000     ................
    6e64:	15131315 00000e11 0a0a0a0a 0a0b080b     ................
    6e74:	0a0a0a0a 0a0a0a0a 0a0a0a0a 0a0a0a0a     ................
    6e84:	00000000 0a0b080f 0a0a0a0a 0a0a0a0a     ................
    6e94:	000f080b 00000000 04000000 1101110e     ................
    6ea4:	0000040e 0a0a1100 041f041f 00000404     ................
    6eb4:	00000000 04040700 04040404 04040404     ................
    6ec4:	00001c04 00000000 04040404 00001f04     ................
	...
    6edc:	04041f00 04040404 04040404 04041c04     ................
    6eec:	04040404 00000000 00001f00 00000000     ................
    6efc:	04040404 04041f04 04040404 00050a00     ................
    6f0c:	0e080906 00000e09 0600050a 090f0909     ................
    6f1c:	00000909 0a0a0a0a 001e021a 00000000     ................
    6f2c:	00000000 0a1a021e 0a0a0a0a 0a0a0a0a     ................
    6f3c:	001f001b 00000000 00000000 0a1b001f     ................
    6f4c:	0a0a0a0a 0a0a0a0a 0a1a021a 0a0a0a0a     ................
    6f5c:	00000000 001f001f 00000000 0a0a0a0a     ................
    6f6c:	0a1b001b 0a0a0a0a 09060900 09090909     ................
    6f7c:	00000906 020c0000 090e0402 00000609     ................
    6f8c:	0a0a0600 0a0a0f0a 0000060a 0f000a04     ................
    6f9c:	010f0101 00000f01 0f000a00 010f0101     ................
    6fac:	00000f01 0f000806 010f0101 00000f01     ................
    6fbc:	04040400 00000004 00000000 0e00020c     ................
    6fcc:	04040404 00000e04 0e000a04 04040404     ................
    6fdc:	00000e04 0e000a00 04040404 00000e04     ................
    6fec:	04040404 00000704 00000000 00000000     ................
    6ffc:	04041c00 04040404 1f1f1f1f 1f1f1f1f     ................
    700c:	1f1f1f1f 00000000 1f1f0000 1f1f1f1f     ................
    701c:	04040404 04040400 00000404 0e000806     ................
    702c:	04040404 00000e04 1f1f1f1f 00001f1f     ................
    703c:	00000000 0600020c 09090909 00000609     ................
    704c:	09090600 09090705 01010709 06000a04     ................
    705c:	09090909 00000609 06000806 09090909     ................
    706c:	00000609 00050a00 09090906 00000609     ................
    707c:	0600050a 09090909 00000609 00000000     ................
    708c:	09090909 01010709 03000000 07090701     ................
    709c:	00000301 07010300 07090909 00000301     ................
    70ac:	0900020c 09090909 00000609 09000a04     ................
    70bc:	09090909 00000609 09000806 09090909     ................
    70cc:	00000609 00020c00 09090909 07080e09     ................
    70dc:	1100020c 040a0a11 00000404 000e0000     ................
	...
    70f4:	02040606 00000000 00000000 00000000     ................
    7104:	00000f00 00000000 04000000 04041f04     ................
    7114:	00001f00 00000000 0f000f00 00000000     ................
    7124:	0b0c0207 0d0a0204 0000080d 0b0b0e00     ................
    7134:	0a0a0b0b 00000a0a 01090600 08060906     ................
    7144:	00000609 04000000 04001f00 00000000     ................
    7154:	00000000 000e0d00 00000000 06090906     ................
	...
    7170:	000a0a00 00000000 00000000 00040400     ................
    7180:	00000000 04040604 00000404 00000000     ................
    7190:	0806080f 00000609 00000000 06080906     ................
    71a0:	00000f01 00000000 0e000000 0e0e0e0e     ................
	...
    71c0:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    71d0:	42001800 42001c00 00001702 000016fe     ...B...B........
    71e0:	000016fe 00001764 00001764 00001716     ....d...d.......
    71f0:	00001708 0000171c 00001752 0000192c     ........R...,...
    7200:	0000190c 0000190c 00001998 0000191e     ................
    7210:	0000193a 00001910 00001948 00001988     :.......H.......
    7220:	49534f4d 00314d20 4f4d4544 00000000     MOSI M1.DEMO....
    7230:	74747542 70206e6f 73736572 203a6465     Button pressed: 
    7240:	00753325                                %3u.

00007244 <sw_logo>:
	...
    7328:	ffffff01 0000feff 00000000 00000000     ................
    7338:	00000002 00000100 00000000 00000000     ................
    7348:	00000002 00000100 00000000 00000000     ................
    7358:	00000004 0080003e 00000000 00000000     ....>...........
    7368:	ff1f0004 008000ff 00000000 00000000     ................
    7378:	ff3f0008 004000ff 00000000 00000000     ..?...@.........
    7388:	ffff0010 002080f3 00000000 00000000     ...... .........
    7398:	ffff0110 002080f7 00000000 00000000     ...... .........
    73a8:	ffff0120 001000ff 00000000 00000000      ...............
    73b8:	00f00120 0010003f 00000000 00000000      ...?...........
    73c8:	00f00140 0008001c 00000000 00000000     @...............
    73d8:	00f00140 00000000 00000000 00000000     @...............
    73e8:	00f00180 00040000 00000000 00000000     ................
    73f8:	00f00140 00080000 00000000 00000000     @...............
    7408:	00f00120 00000000 00000000 00000000      ...............
    7418:	00f00120 00100000 00000000 00000000      ...............
    7428:	00f80110 00200000 00000000 00000000     ...... .........
    7438:	ffff0110 002000f8 00000000 00000000     ...... .........
    7448:	ffff0108 004000fc 00000000 00000000     ......@.........
    7458:	ffff0008 004000fe 00000000 00000000     ......@.........
    7468:	ff3f0004 008000ff 00000000 00000000     ..?.............
    7478:	ff1f0002 000001ff 00000000 00000000     ................
    7488:	00000002 0000011f 00000000 00000000     ................
    7498:	00000001 0000021f 00000000 00000000     ................
    74a8:	00000001 0000021f 00000000 00000000     ................
    74b8:	00008000 0000041f 00000000 00000000     ................
    74c8:	00004000 0000041f 00000000 00000000     .@..............
    74d8:	00604000 0000081f 00000000 00000000     .@`.............
    74e8:	00f82000 0000101f 00000000 00000000     . ..............
    74f8:	ffff2100 000010ff 00000000 00000000     .!..............
    7508:	ffdf1300 000020ff 00000000 00000000     ..... ..........
    7518:	ff9f1300 000020fe 00000000 00000000     ..... ..........
    7528:	ffdf0b00 000040fc 00000000 00000000     .....@..........
    7538:	ffff0100 000000f8 00000000 00000000     ................
    7548:	00f80400 00008000 00000000 00000000     ................
    7558:	00200200 00000001 00000000 00000000     .. .............
    7568:	00000200 00000001 00000000 00000000     ................
    7578:	00000100 00000002 00000000 00000000     ................
    7588:	00000100 00000002 00000000 00000000     ................
    7598:	00800000 00000004 00000000 00000000     ................
    75a8:	00400000 00000000 00000000 00000000     ..@.............
    75b8:	00400000 00000008 00000000 00000000     ..@.............
    75c8:	00200000 00000010 00000000 00000000     .. .............
    75d8:	00200000 00000010 00000000 00000000     .. .............
    75e8:	00100000 00000020 00000000 00000000     .... ...........
    75f8:	ff1f0000 000000e0 00000000 00000000     ................
	...
    7644:	00002b44 00002b26 00002ae0 000029fe     D+..&+...*...)..
    7654:	00002ae0 00002b18 00002ae0 000029fe     .*...+...*...)..
    7664:	00002b26 00002b26 00002b18 000029fe     &+..&+...+...)..
    7674:	000029f6 000029f6 000029f6 00002d5c     .)...)...)..\-..
    7684:	000031a4 00003064 00003064 00003060     .1..d0..d0..`0..
    7694:	0000317c 0000317c 0000316e 00003060     |1..|1..n1..`0..
    76a4:	0000317c 0000316e 0000317c 00003060     |1..n1..|1..`0..
    76b4:	00003184 00003184 00003184 00003388     .1...1...1...3..
    76c4:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    76d4:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    76e4:	31300046 35343332 39383736 64636261     F.0123456789abcd
    76f4:	00006665                                ef..

000076f8 <_init>:
    76f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    76fa:	46c0      	nop			; (mov r8, r8)
    76fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    76fe:	bc08      	pop	{r3}
    7700:	469e      	mov	lr, r3
    7702:	4770      	bx	lr

00007704 <__init_array_start>:
    7704:	000000dd 	.word	0x000000dd

00007708 <_fini>:
    7708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    770a:	46c0      	nop			; (mov r8, r8)
    770c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    770e:	bc08      	pop	{r3}
    7710:	469e      	mov	lr, r3
    7712:	4770      	bx	lr

00007714 <__fini_array_start>:
    7714:	000000b5 	.word	0x000000b5
