PPA Report for parity_decoder.v (Module: parity_decoder)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 0
IO Count: 13
Cell Count: 30

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 5.564 ns

POWER METRICS:
-------------
Total Power Consumption: 1.633 W
