
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -0.24

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.05

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.05

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.14 source latency float_multiplier_pipereg_0to1_mantissa_a_278[14]$_SDFF_PP0_/CK ^
  -0.13 target latency float_multiplier_pipereg_1to2_mant_product_282[17]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_1to2_exp_sum_281[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_2to3_unbiased_exp_286[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   13.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   54.44    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_4_15_0_clk/A (CLKBUF_X3)
    16   22.87    0.02    0.06    0.13 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk (net)
                  0.02    0.00    0.13 ^ float_multiplier_pipereg_1to2_exp_sum_281[0]$_SDFF_PP0_/CK (DFF_X1)
     1    1.28    0.01    0.07    0.20 ^ float_multiplier_pipereg_1to2_exp_sum_281[0]$_SDFF_PP0_/QN (DFF_X1)
                                         tmp20645[0] (net)
                  0.01    0.00    0.20 ^ _6189_/A2 (AND2_X1)
     1    1.55    0.01    0.03    0.23 ^ _6189_/ZN (AND2_X1)
                                         _0160_ (net)
                  0.01    0.00    0.23 ^ float_multiplier_pipereg_2to3_unbiased_exp_286[0]$_SDFF_PP0_/D (DFF_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   13.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   54.44    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_4_15_0_clk/A (CLKBUF_X3)
    16   22.87    0.02    0.06    0.13 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk (net)
                  0.02    0.00    0.13 ^ float_multiplier_pipereg_2to3_unbiased_exp_286[0]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.13   clock reconvergence pessimism
                          0.01    0.14   library hold time
                                  0.14   data required time
-----------------------------------------------------------------------------
                                  0.14   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_0to1_mantissa_b_279[10]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_1to2_mant_product_282[43]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   13.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   54.44    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
     7   24.81    0.02    0.06    0.13 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.02    0.00    0.13 ^ float_multiplier_pipereg_0to1_mantissa_b_279[10]$_SDFF_PP0_/CK (DFF_X2)
     3   12.48    0.02    0.13    0.26 ^ float_multiplier_pipereg_0to1_mantissa_b_279[10]$_SDFF_PP0_/Q (DFF_X2)
                                         float_multiplier_pipereg_0to1_mantissa_b_279[10] (net)
                  0.02    0.00    0.27 ^ _4518_/A (BUF_X4)
    10   21.71    0.01    0.03    0.30 ^ _4518_/Z (BUF_X4)
                                         _0730_ (net)
                  0.01    0.00    0.30 ^ _4739_/A1 (NAND2_X1)
     1    3.53    0.01    0.02    0.32 v _4739_/ZN (NAND2_X1)
                                         _2266_ (net)
                  0.01    0.00    0.32 v _6490_/B (FA_X1)
     1    4.07    0.02    0.12    0.44 ^ _6490_/S (FA_X1)
                                         _2269_ (net)
                  0.02    0.00    0.44 ^ _6491_/A (FA_X1)
     1    3.16    0.02    0.09    0.53 v _6491_/S (FA_X1)
                                         _2271_ (net)
                  0.02    0.00    0.53 v _6492_/CI (FA_X1)
     1    3.49    0.01    0.12    0.65 ^ _6492_/S (FA_X1)
                                         _2273_ (net)
                  0.01    0.00    0.65 ^ _5415_/A (INV_X2)
     1    3.56    0.01    0.01    0.66 v _5415_/ZN (INV_X2)
                                         _2274_ (net)
                  0.01    0.00    0.66 v _6493_/B (FA_X1)
     1    3.68    0.02    0.12    0.78 ^ _6493_/S (FA_X1)
                                         _2278_ (net)
                  0.02    0.00    0.78 ^ _5179_/A (INV_X2)
     1    3.55    0.01    0.01    0.79 v _5179_/ZN (INV_X2)
                                         _2307_ (net)
                  0.01    0.00    0.79 v _6501_/CI (FA_X1)
     1    4.34    0.02    0.11    0.90 ^ _6501_/S (FA_X1)
                                         _2309_ (net)
                  0.02    0.00    0.90 ^ _6503_/CI (FA_X1)
     1    3.46    0.02    0.10    1.00 v _6503_/S (FA_X1)
                                         _2314_ (net)
                  0.02    0.00    1.00 v _6504_/B (FA_X1)
     1    3.56    0.01    0.13    1.13 ^ _6504_/S (FA_X1)
                                         _2316_ (net)
                  0.01    0.00    1.13 ^ _5495_/A (INV_X2)
     1    3.55    0.01    0.01    1.14 v _5495_/ZN (INV_X2)
                                         _3624_ (net)
                  0.01    0.00    1.14 v _6874_/B (HA_X1)
     4    9.31    0.06    0.07    1.20 ^ _6874_/S (HA_X1)
                                         _3626_ (net)
                  0.06    0.00    1.20 ^ _5775_/A2 (NAND4_X2)
     3    7.39    0.03    0.05    1.25 v _5775_/ZN (NAND4_X2)
                                         _0951_ (net)
                  0.03    0.00    1.25 v _5805_/A1 (OR3_X4)
     3   11.24    0.01    0.07    1.32 v _5805_/ZN (OR3_X4)
                                         _0978_ (net)
                  0.01    0.00    1.32 v _5815_/A1 (OR2_X4)
     1    5.85    0.01    0.04    1.37 v _5815_/ZN (OR2_X4)
                                         _0987_ (net)
                  0.01    0.00    1.37 v _5816_/A (AOI21_X4)
     2   12.03    0.03    0.05    1.41 ^ _5816_/ZN (AOI21_X4)
                                         _0988_ (net)
                  0.03    0.00    1.41 ^ _5837_/A1 (NOR4_X4)
     2    6.96    0.01    0.01    1.43 v _5837_/ZN (NOR4_X4)
                                         _1006_ (net)
                  0.01    0.00    1.43 v _5872_/A1 (OR3_X4)
     2   12.94    0.01    0.06    1.49 v _5872_/ZN (OR3_X4)
                                         _1037_ (net)
                  0.01    0.00    1.49 v _5923_/B2 (AOI21_X4)
     4   15.77    0.03    0.04    1.54 ^ _5923_/ZN (AOI21_X4)
                                         _1084_ (net)
                  0.03    0.00    1.54 ^ _5955_/B1 (AOI221_X2)
     1    2.62    0.02    0.03    1.57 v _5955_/ZN (AOI221_X2)
                                         _1111_ (net)
                  0.02    0.00    1.57 v _5956_/A (XOR2_X1)
     1    1.68    0.01    0.05    1.62 v _5956_/Z (XOR2_X1)
                                         _1112_ (net)
                  0.01    0.00    1.62 v _5957_/A2 (NOR2_X1)
     1    1.91    0.02    0.03    1.65 ^ _5957_/ZN (NOR2_X1)
                                         _0092_ (net)
                  0.02    0.00    1.65 ^ float_multiplier_pipereg_1to2_mant_product_282[43]$_SDFF_PP0_/D (DFF_X2)
                                  1.65   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1   13.20    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   54.44    0.04    0.07    1.57 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.57 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
    18   26.24    0.02    0.06    1.63 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.02    0.00    1.63 ^ float_multiplier_pipereg_1to2_mant_product_282[43]$_SDFF_PP0_/CK (DFF_X2)
                          0.00    1.63   clock reconvergence pessimism
                         -0.03    1.60   library setup time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_0to1_mantissa_b_279[10]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_1to2_mant_product_282[43]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   13.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   54.44    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
     7   24.81    0.02    0.06    0.13 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.02    0.00    0.13 ^ float_multiplier_pipereg_0to1_mantissa_b_279[10]$_SDFF_PP0_/CK (DFF_X2)
     3   12.48    0.02    0.13    0.26 ^ float_multiplier_pipereg_0to1_mantissa_b_279[10]$_SDFF_PP0_/Q (DFF_X2)
                                         float_multiplier_pipereg_0to1_mantissa_b_279[10] (net)
                  0.02    0.00    0.27 ^ _4518_/A (BUF_X4)
    10   21.71    0.01    0.03    0.30 ^ _4518_/Z (BUF_X4)
                                         _0730_ (net)
                  0.01    0.00    0.30 ^ _4739_/A1 (NAND2_X1)
     1    3.53    0.01    0.02    0.32 v _4739_/ZN (NAND2_X1)
                                         _2266_ (net)
                  0.01    0.00    0.32 v _6490_/B (FA_X1)
     1    4.07    0.02    0.12    0.44 ^ _6490_/S (FA_X1)
                                         _2269_ (net)
                  0.02    0.00    0.44 ^ _6491_/A (FA_X1)
     1    3.16    0.02    0.09    0.53 v _6491_/S (FA_X1)
                                         _2271_ (net)
                  0.02    0.00    0.53 v _6492_/CI (FA_X1)
     1    3.49    0.01    0.12    0.65 ^ _6492_/S (FA_X1)
                                         _2273_ (net)
                  0.01    0.00    0.65 ^ _5415_/A (INV_X2)
     1    3.56    0.01    0.01    0.66 v _5415_/ZN (INV_X2)
                                         _2274_ (net)
                  0.01    0.00    0.66 v _6493_/B (FA_X1)
     1    3.68    0.02    0.12    0.78 ^ _6493_/S (FA_X1)
                                         _2278_ (net)
                  0.02    0.00    0.78 ^ _5179_/A (INV_X2)
     1    3.55    0.01    0.01    0.79 v _5179_/ZN (INV_X2)
                                         _2307_ (net)
                  0.01    0.00    0.79 v _6501_/CI (FA_X1)
     1    4.34    0.02    0.11    0.90 ^ _6501_/S (FA_X1)
                                         _2309_ (net)
                  0.02    0.00    0.90 ^ _6503_/CI (FA_X1)
     1    3.46    0.02    0.10    1.00 v _6503_/S (FA_X1)
                                         _2314_ (net)
                  0.02    0.00    1.00 v _6504_/B (FA_X1)
     1    3.56    0.01    0.13    1.13 ^ _6504_/S (FA_X1)
                                         _2316_ (net)
                  0.01    0.00    1.13 ^ _5495_/A (INV_X2)
     1    3.55    0.01    0.01    1.14 v _5495_/ZN (INV_X2)
                                         _3624_ (net)
                  0.01    0.00    1.14 v _6874_/B (HA_X1)
     4    9.31    0.06    0.07    1.20 ^ _6874_/S (HA_X1)
                                         _3626_ (net)
                  0.06    0.00    1.20 ^ _5775_/A2 (NAND4_X2)
     3    7.39    0.03    0.05    1.25 v _5775_/ZN (NAND4_X2)
                                         _0951_ (net)
                  0.03    0.00    1.25 v _5805_/A1 (OR3_X4)
     3   11.24    0.01    0.07    1.32 v _5805_/ZN (OR3_X4)
                                         _0978_ (net)
                  0.01    0.00    1.32 v _5815_/A1 (OR2_X4)
     1    5.85    0.01    0.04    1.37 v _5815_/ZN (OR2_X4)
                                         _0987_ (net)
                  0.01    0.00    1.37 v _5816_/A (AOI21_X4)
     2   12.03    0.03    0.05    1.41 ^ _5816_/ZN (AOI21_X4)
                                         _0988_ (net)
                  0.03    0.00    1.41 ^ _5837_/A1 (NOR4_X4)
     2    6.96    0.01    0.01    1.43 v _5837_/ZN (NOR4_X4)
                                         _1006_ (net)
                  0.01    0.00    1.43 v _5872_/A1 (OR3_X4)
     2   12.94    0.01    0.06    1.49 v _5872_/ZN (OR3_X4)
                                         _1037_ (net)
                  0.01    0.00    1.49 v _5923_/B2 (AOI21_X4)
     4   15.77    0.03    0.04    1.54 ^ _5923_/ZN (AOI21_X4)
                                         _1084_ (net)
                  0.03    0.00    1.54 ^ _5955_/B1 (AOI221_X2)
     1    2.62    0.02    0.03    1.57 v _5955_/ZN (AOI221_X2)
                                         _1111_ (net)
                  0.02    0.00    1.57 v _5956_/A (XOR2_X1)
     1    1.68    0.01    0.05    1.62 v _5956_/Z (XOR2_X1)
                                         _1112_ (net)
                  0.01    0.00    1.62 v _5957_/A2 (NOR2_X1)
     1    1.91    0.02    0.03    1.65 ^ _5957_/ZN (NOR2_X1)
                                         _0092_ (net)
                  0.02    0.00    1.65 ^ float_multiplier_pipereg_1to2_mant_product_282[43]$_SDFF_PP0_/D (DFF_X2)
                                  1.65   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1   13.20    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   54.44    0.04    0.07    1.57 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.57 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
    18   26.24    0.02    0.06    1.63 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.02    0.00    1.63 ^ float_multiplier_pipereg_1to2_mant_product_282[43]$_SDFF_PP0_/CK (DFF_X2)
                          0.00    1.63   clock reconvergence pessimism
                         -0.03    1.60   library setup time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.08170241117477417

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4115

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
1.7403520345687866

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1516

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 8

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_0to1_mantissa_b_279[10]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_1to2_mant_product_282[43]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.13 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
   0.00    0.13 ^ float_multiplier_pipereg_0to1_mantissa_b_279[10]$_SDFF_PP0_/CK (DFF_X2)
   0.13    0.26 ^ float_multiplier_pipereg_0to1_mantissa_b_279[10]$_SDFF_PP0_/Q (DFF_X2)
   0.04    0.30 ^ _4518_/Z (BUF_X4)
   0.02    0.32 v _4739_/ZN (NAND2_X1)
   0.12    0.44 ^ _6490_/S (FA_X1)
   0.09    0.53 v _6491_/S (FA_X1)
   0.12    0.65 ^ _6492_/S (FA_X1)
   0.01    0.66 v _5415_/ZN (INV_X2)
   0.12    0.78 ^ _6493_/S (FA_X1)
   0.01    0.79 v _5179_/ZN (INV_X2)
   0.12    0.90 ^ _6501_/S (FA_X1)
   0.10    1.00 v _6503_/S (FA_X1)
   0.13    1.13 ^ _6504_/S (FA_X1)
   0.01    1.14 v _5495_/ZN (INV_X2)
   0.07    1.20 ^ _6874_/S (HA_X1)
   0.05    1.25 v _5775_/ZN (NAND4_X2)
   0.07    1.32 v _5805_/ZN (OR3_X4)
   0.04    1.37 v _5815_/ZN (OR2_X4)
   0.05    1.41 ^ _5816_/ZN (AOI21_X4)
   0.01    1.43 v _5837_/ZN (NOR4_X4)
   0.06    1.49 v _5872_/ZN (OR3_X4)
   0.05    1.54 ^ _5923_/ZN (AOI21_X4)
   0.03    1.57 v _5955_/ZN (AOI221_X2)
   0.05    1.62 v _5956_/Z (XOR2_X1)
   0.03    1.65 ^ _5957_/ZN (NOR2_X1)
   0.00    1.65 ^ float_multiplier_pipereg_1to2_mant_product_282[43]$_SDFF_PP0_/D (DFF_X2)
           1.65   data arrival time

   1.50    1.50   clock clk (rise edge)
   0.00    1.50   clock source latency
   0.00    1.50 ^ clk (in)
   0.07    1.57 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.63 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    1.63 ^ float_multiplier_pipereg_1to2_mant_product_282[43]$_SDFF_PP0_/CK (DFF_X2)
   0.00    1.63   clock reconvergence pessimism
  -0.03    1.60   library setup time
           1.60   data required time
---------------------------------------------------------
           1.60   data required time
          -1.65   data arrival time
---------------------------------------------------------
          -0.05   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_1to2_exp_sum_281[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_2to3_unbiased_exp_286[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.13 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
   0.00    0.13 ^ float_multiplier_pipereg_1to2_exp_sum_281[0]$_SDFF_PP0_/CK (DFF_X1)
   0.07    0.20 ^ float_multiplier_pipereg_1to2_exp_sum_281[0]$_SDFF_PP0_/QN (DFF_X1)
   0.03    0.23 ^ _6189_/ZN (AND2_X1)
   0.00    0.23 ^ float_multiplier_pipereg_2to3_unbiased_exp_286[0]$_SDFF_PP0_/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.13 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
   0.00    0.13 ^ float_multiplier_pipereg_2to3_unbiased_exp_286[0]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.13   clock reconvergence pessimism
   0.01    0.14   library hold time
           0.14   data required time
---------------------------------------------------------
           0.14   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.6500

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0453

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-2.745455

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.04e-03   2.00e-04   1.50e-05   1.26e-03  13.9%
Combinational          3.69e-03   3.41e-03   1.23e-04   7.22e-03  79.7%
Clock                  2.33e-04   3.49e-04   1.78e-06   5.84e-04   6.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.96e-03   3.96e-03   1.40e-04   9.06e-03 100.0%
                          54.7%      43.7%       1.5%
