
BICICLETTA_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004840  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08004ad8  08004ad8  00005ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ae8  08004ae8  000060d0  2**0
                  CONTENTS
  4 .ARM          00000000  08004ae8  08004ae8  000060d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ae8  08004ae8  000060d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ae8  08004ae8  00005ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004aec  08004aec  00005aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08004af0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  08004b00  00006010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  08004b60  00006070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000005f4  240000d0  08004bc0  000060d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  240006c4  08004bc0  000066c4  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000060d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00012e84  00000000  00000000  000060fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000247a  00000000  00000000  00018f82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d68  00000000  00000000  0001b400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a24  00000000  00000000  0001c168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00039f75  00000000  00000000  0001cb8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000108af  00000000  00000000  00056b01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0017ee65  00000000  00000000  000673b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001e6215  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000037b8  00000000  00000000  001e6258  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006a  00000000  00000000  001e9a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004ac0 	.word	0x08004ac0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08004ac0 	.word	0x08004ac0

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	@ (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	@ (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	@ (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	@ (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	@ (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	@ (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	@ (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	@ (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	@ (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	@ (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	@ (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	@ (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	@ (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	@ (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	@ (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	@ (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	@ (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	@ (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	@ (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	@ (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	@ (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	@ (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	@ (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	@ (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	@ (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	@ (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	@ (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	@ (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	@ (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	@ (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	@ (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	@ (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	@ (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	@ (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	@ (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	@ (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	@ (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	@ (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
#ifdef DEBUG
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET))
 800040a:	e001      	b.n	8000410 <main+0xc>
#endif
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800040c:	f000 fb6a 	bl	8000ae4 <HAL_Init>
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET))
 8000410:	4b1c      	ldr	r3, [pc, #112]	@ (8000484 <main+0x80>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000418:	2b00      	cmp	r3, #0
 800041a:	d1f7      	bne.n	800040c <main+0x8>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800041c:	f000 f834 	bl	8000488 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000420:	4b18      	ldr	r3, [pc, #96]	@ (8000484 <main+0x80>)
 8000422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000426:	4a17      	ldr	r2, [pc, #92]	@ (8000484 <main+0x80>)
 8000428:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800042c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000430:	4b14      	ldr	r3, [pc, #80]	@ (8000484 <main+0x80>)
 8000432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800043a:	603b      	str	r3, [r7, #0]
 800043c:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800043e:	2000      	movs	r0, #0
 8000440:	f001 fb1a 	bl	8001a78 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000444:	2100      	movs	r1, #0
 8000446:	2000      	movs	r0, #0
 8000448:	f001 fb30 	bl	8001aac <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800044c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000450:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000452:	bf00      	nop
 8000454:	4b0b      	ldr	r3, [pc, #44]	@ (8000484 <main+0x80>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800045c:	2b00      	cmp	r3, #0
 800045e:	d104      	bne.n	800046a <main+0x66>
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	1e5a      	subs	r2, r3, #1
 8000464:	607a      	str	r2, [r7, #4]
 8000466:	2b00      	cmp	r3, #0
 8000468:	dcf4      	bgt.n	8000454 <main+0x50>
if ( timeout < 0 )
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	2b00      	cmp	r3, #0
 800046e:	da01      	bge.n	8000474 <main+0x70>
{
Error_Handler();
 8000470:	f000 f958 	bl	8000724 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000474:	f000 f900 	bl	8000678 <MX_GPIO_Init>
  MX_ETH_Init();
 8000478:	f000 f880 	bl	800057c <MX_ETH_Init>
  MX_USB_OTG_FS_PCD_Init();
 800047c:	f000 f8ca 	bl	8000614 <MX_USB_OTG_FS_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000480:	bf00      	nop
 8000482:	e7fd      	b.n	8000480 <main+0x7c>
 8000484:	58024400 	.word	0x58024400

08000488 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b09c      	sub	sp, #112	@ 0x70
 800048c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800048e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000492:	224c      	movs	r2, #76	@ 0x4c
 8000494:	2100      	movs	r1, #0
 8000496:	4618      	mov	r0, r3
 8000498:	f004 fae5 	bl	8004a66 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800049c:	1d3b      	adds	r3, r7, #4
 800049e:	2220      	movs	r2, #32
 80004a0:	2100      	movs	r1, #0
 80004a2:	4618      	mov	r0, r3
 80004a4:	f004 fadf 	bl	8004a66 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80004a8:	2004      	movs	r0, #4
 80004aa:	f001 fc43 	bl	8001d34 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004ae:	2300      	movs	r3, #0
 80004b0:	603b      	str	r3, [r7, #0]
 80004b2:	4b30      	ldr	r3, [pc, #192]	@ (8000574 <SystemClock_Config+0xec>)
 80004b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004b6:	4a2f      	ldr	r2, [pc, #188]	@ (8000574 <SystemClock_Config+0xec>)
 80004b8:	f023 0301 	bic.w	r3, r3, #1
 80004bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80004be:	4b2d      	ldr	r3, [pc, #180]	@ (8000574 <SystemClock_Config+0xec>)
 80004c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004c2:	f003 0301 	and.w	r3, r3, #1
 80004c6:	603b      	str	r3, [r7, #0]
 80004c8:	4b2b      	ldr	r3, [pc, #172]	@ (8000578 <SystemClock_Config+0xf0>)
 80004ca:	699b      	ldr	r3, [r3, #24]
 80004cc:	4a2a      	ldr	r2, [pc, #168]	@ (8000578 <SystemClock_Config+0xf0>)
 80004ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80004d2:	6193      	str	r3, [r2, #24]
 80004d4:	4b28      	ldr	r3, [pc, #160]	@ (8000578 <SystemClock_Config+0xf0>)
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80004dc:	603b      	str	r3, [r7, #0]
 80004de:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004e0:	bf00      	nop
 80004e2:	4b25      	ldr	r3, [pc, #148]	@ (8000578 <SystemClock_Config+0xf0>)
 80004e4:	699b      	ldr	r3, [r3, #24]
 80004e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80004ee:	d1f8      	bne.n	80004e2 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004f0:	2301      	movs	r3, #1
 80004f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80004f4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80004f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004fa:	2302      	movs	r3, #2
 80004fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004fe:	2302      	movs	r3, #2
 8000500:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000502:	2301      	movs	r3, #1
 8000504:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000506:	2364      	movs	r3, #100	@ 0x64
 8000508:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800050a:	2302      	movs	r3, #2
 800050c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800050e:	2302      	movs	r3, #2
 8000510:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000512:	2302      	movs	r3, #2
 8000514:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000516:	230c      	movs	r3, #12
 8000518:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800051a:	2300      	movs	r3, #0
 800051c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000522:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000526:	4618      	mov	r0, r3
 8000528:	f001 fc6e 	bl	8001e08 <HAL_RCC_OscConfig>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000532:	f000 f8f7 	bl	8000724 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000536:	233f      	movs	r3, #63	@ 0x3f
 8000538:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800053a:	2303      	movs	r3, #3
 800053c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800053e:	2300      	movs	r3, #0
 8000540:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000542:	2308      	movs	r3, #8
 8000544:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000546:	2340      	movs	r3, #64	@ 0x40
 8000548:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800054a:	2340      	movs	r3, #64	@ 0x40
 800054c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800054e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000552:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000554:	2340      	movs	r3, #64	@ 0x40
 8000556:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000558:	1d3b      	adds	r3, r7, #4
 800055a:	2102      	movs	r1, #2
 800055c:	4618      	mov	r0, r3
 800055e:	f002 f8ad 	bl	80026bc <HAL_RCC_ClockConfig>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000568:	f000 f8dc 	bl	8000724 <Error_Handler>
  }
}
 800056c:	bf00      	nop
 800056e:	3770      	adds	r7, #112	@ 0x70
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	58000400 	.word	0x58000400
 8000578:	58024800 	.word	0x58024800

0800057c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000580:	4b1e      	ldr	r3, [pc, #120]	@ (80005fc <MX_ETH_Init+0x80>)
 8000582:	4a1f      	ldr	r2, [pc, #124]	@ (8000600 <MX_ETH_Init+0x84>)
 8000584:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000586:	4b1f      	ldr	r3, [pc, #124]	@ (8000604 <MX_ETH_Init+0x88>)
 8000588:	2200      	movs	r2, #0
 800058a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800058c:	4b1d      	ldr	r3, [pc, #116]	@ (8000604 <MX_ETH_Init+0x88>)
 800058e:	2280      	movs	r2, #128	@ 0x80
 8000590:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000592:	4b1c      	ldr	r3, [pc, #112]	@ (8000604 <MX_ETH_Init+0x88>)
 8000594:	22e1      	movs	r2, #225	@ 0xe1
 8000596:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000598:	4b1a      	ldr	r3, [pc, #104]	@ (8000604 <MX_ETH_Init+0x88>)
 800059a:	2200      	movs	r2, #0
 800059c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800059e:	4b19      	ldr	r3, [pc, #100]	@ (8000604 <MX_ETH_Init+0x88>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80005a4:	4b17      	ldr	r3, [pc, #92]	@ (8000604 <MX_ETH_Init+0x88>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80005aa:	4b14      	ldr	r3, [pc, #80]	@ (80005fc <MX_ETH_Init+0x80>)
 80005ac:	4a15      	ldr	r2, [pc, #84]	@ (8000604 <MX_ETH_Init+0x88>)
 80005ae:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80005b0:	4b12      	ldr	r3, [pc, #72]	@ (80005fc <MX_ETH_Init+0x80>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80005b6:	4b11      	ldr	r3, [pc, #68]	@ (80005fc <MX_ETH_Init+0x80>)
 80005b8:	4a13      	ldr	r2, [pc, #76]	@ (8000608 <MX_ETH_Init+0x8c>)
 80005ba:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80005bc:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <MX_ETH_Init+0x80>)
 80005be:	4a13      	ldr	r2, [pc, #76]	@ (800060c <MX_ETH_Init+0x90>)
 80005c0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80005c2:	4b0e      	ldr	r3, [pc, #56]	@ (80005fc <MX_ETH_Init+0x80>)
 80005c4:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80005c8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80005ca:	480c      	ldr	r0, [pc, #48]	@ (80005fc <MX_ETH_Init+0x80>)
 80005cc:	f000 fc70 	bl	8000eb0 <HAL_ETH_Init>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80005d6:	f000 f8a5 	bl	8000724 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80005da:	2238      	movs	r2, #56	@ 0x38
 80005dc:	2100      	movs	r1, #0
 80005de:	480c      	ldr	r0, [pc, #48]	@ (8000610 <MX_ETH_Init+0x94>)
 80005e0:	f004 fa41 	bl	8004a66 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80005e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000610 <MX_ETH_Init+0x94>)
 80005e6:	2221      	movs	r2, #33	@ 0x21
 80005e8:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80005ea:	4b09      	ldr	r3, [pc, #36]	@ (8000610 <MX_ETH_Init+0x94>)
 80005ec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80005f0:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80005f2:	4b07      	ldr	r3, [pc, #28]	@ (8000610 <MX_ETH_Init+0x94>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	24000124 	.word	0x24000124
 8000600:	40028000 	.word	0x40028000
 8000604:	240006b8 	.word	0x240006b8
 8000608:	24000070 	.word	0x24000070
 800060c:	24000010 	.word	0x24000010
 8000610:	240000ec 	.word	0x240000ec

08000614 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000618:	4b15      	ldr	r3, [pc, #84]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800061a:	4a16      	ldr	r2, [pc, #88]	@ (8000674 <MX_USB_OTG_FS_PCD_Init+0x60>)
 800061c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800061e:	4b14      	ldr	r3, [pc, #80]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000620:	2209      	movs	r2, #9
 8000622:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000624:	4b12      	ldr	r3, [pc, #72]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000626:	2202      	movs	r2, #2
 8000628:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800062a:	4b11      	ldr	r3, [pc, #68]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800062c:	2200      	movs	r2, #0
 800062e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000630:	4b0f      	ldr	r3, [pc, #60]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000632:	2202      	movs	r2, #2
 8000634:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000636:	4b0e      	ldr	r3, [pc, #56]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000638:	2201      	movs	r2, #1
 800063a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800063c:	4b0c      	ldr	r3, [pc, #48]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800063e:	2200      	movs	r2, #0
 8000640:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000642:	4b0b      	ldr	r3, [pc, #44]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000644:	2200      	movs	r2, #0
 8000646:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000648:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800064a:	2201      	movs	r2, #1
 800064c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800064e:	4b08      	ldr	r3, [pc, #32]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000650:	2201      	movs	r2, #1
 8000652:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000654:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000656:	2200      	movs	r2, #0
 8000658:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800065a:	4805      	ldr	r0, [pc, #20]	@ (8000670 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800065c:	f001 fa3a 	bl	8001ad4 <HAL_PCD_Init>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000666:	f000 f85d 	bl	8000724 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	240001d4 	.word	0x240001d4
 8000674:	40080000 	.word	0x40080000

08000678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000678:	b480      	push	{r7}
 800067a:	b087      	sub	sp, #28
 800067c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800067e:	4b28      	ldr	r3, [pc, #160]	@ (8000720 <MX_GPIO_Init+0xa8>)
 8000680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000684:	4a26      	ldr	r2, [pc, #152]	@ (8000720 <MX_GPIO_Init+0xa8>)
 8000686:	f043 0304 	orr.w	r3, r3, #4
 800068a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800068e:	4b24      	ldr	r3, [pc, #144]	@ (8000720 <MX_GPIO_Init+0xa8>)
 8000690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000694:	f003 0304 	and.w	r3, r3, #4
 8000698:	617b      	str	r3, [r7, #20]
 800069a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800069c:	4b20      	ldr	r3, [pc, #128]	@ (8000720 <MX_GPIO_Init+0xa8>)
 800069e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006a2:	4a1f      	ldr	r2, [pc, #124]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b19      	ldr	r3, [pc, #100]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006c0:	4a17      	ldr	r2, [pc, #92]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006ca:	4b15      	ldr	r3, [pc, #84]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006d0:	f003 0301 	and.w	r3, r3, #1
 80006d4:	60fb      	str	r3, [r7, #12]
 80006d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d8:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006de:	4a10      	ldr	r2, [pc, #64]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006e0:	f043 0302 	orr.w	r3, r3, #2
 80006e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ee:	f003 0302 	and.w	r3, r3, #2
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006fc:	4a08      	ldr	r2, [pc, #32]	@ (8000720 <MX_GPIO_Init+0xa8>)
 80006fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000702:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000706:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <MX_GPIO_Init+0xa8>)
 8000708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800070c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000714:	bf00      	nop
 8000716:	371c      	adds	r7, #28
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	58024400 	.word	0x58024400

08000724 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000728:	b672      	cpsid	i
}
 800072a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <Error_Handler+0x8>

08000730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000736:	4b0d      	ldr	r3, [pc, #52]	@ (800076c <HAL_MspInit+0x3c>)
 8000738:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800073c:	4a0b      	ldr	r2, [pc, #44]	@ (800076c <HAL_MspInit+0x3c>)
 800073e:	f043 0302 	orr.w	r3, r3, #2
 8000742:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000746:	4b09      	ldr	r3, [pc, #36]	@ (800076c <HAL_MspInit+0x3c>)
 8000748:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800074c:	f003 0302 	and.w	r3, r3, #2
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000754:	2200      	movs	r2, #0
 8000756:	2100      	movs	r1, #0
 8000758:	2005      	movs	r0, #5
 800075a:	f000 fb74 	bl	8000e46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800075e:	2005      	movs	r0, #5
 8000760:	f000 fb8b 	bl	8000e7a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000764:	bf00      	nop
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	58024400 	.word	0x58024400

08000770 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08e      	sub	sp, #56	@ 0x38
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000778:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a59      	ldr	r2, [pc, #356]	@ (80008f4 <HAL_ETH_MspInit+0x184>)
 800078e:	4293      	cmp	r3, r2
 8000790:	f040 80ab 	bne.w	80008ea <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000794:	4b58      	ldr	r3, [pc, #352]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 8000796:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800079a:	4a57      	ldr	r2, [pc, #348]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 800079c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007a0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80007a4:	4b54      	ldr	r3, [pc, #336]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 80007a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007ae:	623b      	str	r3, [r7, #32]
 80007b0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80007b2:	4b51      	ldr	r3, [pc, #324]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 80007b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007b8:	4a4f      	ldr	r2, [pc, #316]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 80007ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80007be:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80007c2:	4b4d      	ldr	r3, [pc, #308]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 80007c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80007cc:	61fb      	str	r3, [r7, #28]
 80007ce:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80007d0:	4b49      	ldr	r3, [pc, #292]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 80007d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007d6:	4a48      	ldr	r2, [pc, #288]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 80007d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007dc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80007e0:	4b45      	ldr	r3, [pc, #276]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 80007e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007ea:	61bb      	str	r3, [r7, #24]
 80007ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ee:	4b42      	ldr	r3, [pc, #264]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 80007f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007f4:	4a40      	ldr	r2, [pc, #256]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 80007f6:	f043 0304 	orr.w	r3, r3, #4
 80007fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007fe:	4b3e      	ldr	r3, [pc, #248]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 8000800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000804:	f003 0304 	and.w	r3, r3, #4
 8000808:	617b      	str	r3, [r7, #20]
 800080a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800080c:	4b3a      	ldr	r3, [pc, #232]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 800080e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000812:	4a39      	ldr	r2, [pc, #228]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800081c:	4b36      	ldr	r3, [pc, #216]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 800081e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	613b      	str	r3, [r7, #16]
 8000828:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	4b33      	ldr	r3, [pc, #204]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 800082c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000830:	4a31      	ldr	r2, [pc, #196]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 8000832:	f043 0302 	orr.w	r3, r3, #2
 8000836:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800083a:	4b2f      	ldr	r3, [pc, #188]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 800083c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000840:	f003 0302 	and.w	r3, r3, #2
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000848:	4b2b      	ldr	r3, [pc, #172]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 800084a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800084e:	4a2a      	ldr	r2, [pc, #168]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 8000850:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000854:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000858:	4b27      	ldr	r3, [pc, #156]	@ (80008f8 <HAL_ETH_MspInit+0x188>)
 800085a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800085e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000862:	60bb      	str	r3, [r7, #8]
 8000864:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000866:	2332      	movs	r3, #50	@ 0x32
 8000868:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086a:	2302      	movs	r3, #2
 800086c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000876:	230b      	movs	r3, #11
 8000878:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800087a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800087e:	4619      	mov	r1, r3
 8000880:	481e      	ldr	r0, [pc, #120]	@ (80008fc <HAL_ETH_MspInit+0x18c>)
 8000882:	f000 ff49 	bl	8001718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000886:	2386      	movs	r3, #134	@ 0x86
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088a:	2302      	movs	r3, #2
 800088c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000892:	2300      	movs	r3, #0
 8000894:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000896:	230b      	movs	r3, #11
 8000898:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800089e:	4619      	mov	r1, r3
 80008a0:	4817      	ldr	r0, [pc, #92]	@ (8000900 <HAL_ETH_MspInit+0x190>)
 80008a2:	f000 ff39 	bl	8001718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80008a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ac:	2302      	movs	r3, #2
 80008ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b4:	2300      	movs	r3, #0
 80008b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008b8:	230b      	movs	r3, #11
 80008ba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008c0:	4619      	mov	r1, r3
 80008c2:	4810      	ldr	r0, [pc, #64]	@ (8000904 <HAL_ETH_MspInit+0x194>)
 80008c4:	f000 ff28 	bl	8001718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80008c8:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80008cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ce:	2302      	movs	r3, #2
 80008d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008da:	230b      	movs	r3, #11
 80008dc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008e2:	4619      	mov	r1, r3
 80008e4:	4808      	ldr	r0, [pc, #32]	@ (8000908 <HAL_ETH_MspInit+0x198>)
 80008e6:	f000 ff17 	bl	8001718 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80008ea:	bf00      	nop
 80008ec:	3738      	adds	r7, #56	@ 0x38
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40028000 	.word	0x40028000
 80008f8:	58024400 	.word	0x58024400
 80008fc:	58020800 	.word	0x58020800
 8000900:	58020000 	.word	0x58020000
 8000904:	58020400 	.word	0x58020400
 8000908:	58021800 	.word	0x58021800

0800090c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b0ba      	sub	sp, #232	@ 0xe8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
 8000922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000924:	f107 0310 	add.w	r3, r7, #16
 8000928:	22c0      	movs	r2, #192	@ 0xc0
 800092a:	2100      	movs	r1, #0
 800092c:	4618      	mov	r0, r3
 800092e:	f004 f89a 	bl	8004a66 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a38      	ldr	r2, [pc, #224]	@ (8000a18 <HAL_PCD_MspInit+0x10c>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d169      	bne.n	8000a10 <HAL_PCD_MspInit+0x104>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800093c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000940:	f04f 0300 	mov.w	r3, #0
 8000944:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000948:	2301      	movs	r3, #1
 800094a:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 800094c:	2312      	movs	r3, #18
 800094e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000950:	2302      	movs	r3, #2
 8000952:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 3;
 8000954:	2303      	movs	r3, #3
 8000956:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000958:	2302      	movs	r3, #2
 800095a:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 800095c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000960:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144;
 8000962:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000966:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000968:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800096c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	4618      	mov	r0, r3
 8000976:	f002 fa01 	bl	8002d7c <HAL_RCCEx_PeriphCLKConfig>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <HAL_PCD_MspInit+0x78>
    {
      Error_Handler();
 8000980:	f7ff fed0 	bl	8000724 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000984:	f001 fa30 	bl	8001de8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000988:	4b24      	ldr	r3, [pc, #144]	@ (8000a1c <HAL_PCD_MspInit+0x110>)
 800098a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800098e:	4a23      	ldr	r2, [pc, #140]	@ (8000a1c <HAL_PCD_MspInit+0x110>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000998:	4b20      	ldr	r3, [pc, #128]	@ (8000a1c <HAL_PCD_MspInit+0x110>)
 800099a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80009a6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80009aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ae:	2302      	movs	r3, #2
 80009b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80009c0:	230a      	movs	r3, #10
 80009c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009ca:	4619      	mov	r1, r3
 80009cc:	4814      	ldr	r0, [pc, #80]	@ (8000a20 <HAL_PCD_MspInit+0x114>)
 80009ce:	f000 fea3 	bl	8001718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009da:	2300      	movs	r3, #0
 80009dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009ea:	4619      	mov	r1, r3
 80009ec:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <HAL_PCD_MspInit+0x114>)
 80009ee:	f000 fe93 	bl	8001718 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80009f2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <HAL_PCD_MspInit+0x110>)
 80009f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009f8:	4a08      	ldr	r2, [pc, #32]	@ (8000a1c <HAL_PCD_MspInit+0x110>)
 80009fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80009fe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a02:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <HAL_PCD_MspInit+0x110>)
 8000a04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000a0c:	60bb      	str	r3, [r7, #8]
 8000a0e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000a10:	bf00      	nop
 8000a12:	37e8      	adds	r7, #232	@ 0xe8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40080000 	.word	0x40080000
 8000a1c:	58024400 	.word	0x58024400
 8000a20:	58020000 	.word	0x58020000

08000a24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <NMI_Handler+0x4>

08000a2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <HardFault_Handler+0x4>

08000a34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <MemManage_Handler+0x4>

08000a3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <BusFault_Handler+0x4>

08000a44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <UsageFault_Handler+0x4>

08000a4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr

08000a5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a5e:	bf00      	nop
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr

08000a68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr

08000a76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a7a:	f000 f8a5 	bl	8000bc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000a82:	b480      	push	{r7}
 8000a84:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000a86:	bf00      	nop
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr

08000a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ac8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a94:	f7ff fc20 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a98:	480c      	ldr	r0, [pc, #48]	@ (8000acc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a9a:	490d      	ldr	r1, [pc, #52]	@ (8000ad0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ad4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa0:	e002      	b.n	8000aa8 <LoopCopyDataInit>

08000aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aa6:	3304      	adds	r3, #4

08000aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aac:	d3f9      	bcc.n	8000aa2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aae:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ab0:	4c0a      	ldr	r4, [pc, #40]	@ (8000adc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab4:	e001      	b.n	8000aba <LoopFillZerobss>

08000ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab8:	3204      	adds	r2, #4

08000aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000abc:	d3fb      	bcc.n	8000ab6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000abe:	f003 ffdb 	bl	8004a78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ac2:	f7ff fc9f 	bl	8000404 <main>
  bx  lr
 8000ac6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ac8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000acc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ad0:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000ad4:	08004af0 	.word	0x08004af0
  ldr r2, =_sbss
 8000ad8:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8000adc:	240006c4 	.word	0x240006c4

08000ae0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ae0:	e7fe      	b.n	8000ae0 <ADC3_IRQHandler>
	...

08000ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aea:	2003      	movs	r0, #3
 8000aec:	f000 f9a0 	bl	8000e30 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000af0:	f001 ff9a 	bl	8002a28 <HAL_RCC_GetSysClockFreq>
 8000af4:	4602      	mov	r2, r0
 8000af6:	4b15      	ldr	r3, [pc, #84]	@ (8000b4c <HAL_Init+0x68>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	0a1b      	lsrs	r3, r3, #8
 8000afc:	f003 030f 	and.w	r3, r3, #15
 8000b00:	4913      	ldr	r1, [pc, #76]	@ (8000b50 <HAL_Init+0x6c>)
 8000b02:	5ccb      	ldrb	r3, [r1, r3]
 8000b04:	f003 031f 	and.w	r3, r3, #31
 8000b08:	fa22 f303 	lsr.w	r3, r2, r3
 8000b0c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <HAL_Init+0x68>)
 8000b10:	699b      	ldr	r3, [r3, #24]
 8000b12:	f003 030f 	and.w	r3, r3, #15
 8000b16:	4a0e      	ldr	r2, [pc, #56]	@ (8000b50 <HAL_Init+0x6c>)
 8000b18:	5cd3      	ldrb	r3, [r2, r3]
 8000b1a:	f003 031f 	and.w	r3, r3, #31
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	fa22 f303 	lsr.w	r3, r2, r3
 8000b24:	4a0b      	ldr	r2, [pc, #44]	@ (8000b54 <HAL_Init+0x70>)
 8000b26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000b28:	4a0b      	ldr	r2, [pc, #44]	@ (8000b58 <HAL_Init+0x74>)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f000 f814 	bl	8000b5c <HAL_InitTick>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e002      	b.n	8000b44 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000b3e:	f7ff fdf7 	bl	8000730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b42:	2300      	movs	r3, #0
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	58024400 	.word	0x58024400
 8000b50:	08004ad8 	.word	0x08004ad8
 8000b54:	24000004 	.word	0x24000004
 8000b58:	24000000 	.word	0x24000000

08000b5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000b64:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <HAL_InitTick+0x60>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d101      	bne.n	8000b70 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	e021      	b.n	8000bb4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000b70:	4b13      	ldr	r3, [pc, #76]	@ (8000bc0 <HAL_InitTick+0x64>)
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <HAL_InitTick+0x60>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	4619      	mov	r1, r3
 8000b7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b86:	4618      	mov	r0, r3
 8000b88:	f000 f985 	bl	8000e96 <HAL_SYSTICK_Config>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	e00e      	b.n	8000bb4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2b0f      	cmp	r3, #15
 8000b9a:	d80a      	bhi.n	8000bb2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	6879      	ldr	r1, [r7, #4]
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	f000 f94f 	bl	8000e46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ba8:	4a06      	ldr	r2, [pc, #24]	@ (8000bc4 <HAL_InitTick+0x68>)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	e000      	b.n	8000bb4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	2400000c 	.word	0x2400000c
 8000bc0:	24000000 	.word	0x24000000
 8000bc4:	24000008 	.word	0x24000008

08000bc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	@ (8000be8 <HAL_IncTick+0x20>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <HAL_IncTick+0x24>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	4a04      	ldr	r2, [pc, #16]	@ (8000bec <HAL_IncTick+0x24>)
 8000bda:	6013      	str	r3, [r2, #0]
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	2400000c 	.word	0x2400000c
 8000bec:	240006c0 	.word	0x240006c0

08000bf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bf4:	4b03      	ldr	r3, [pc, #12]	@ (8000c04 <HAL_GetTick+0x14>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	240006c0 	.word	0x240006c0

08000c08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c10:	f7ff ffee 	bl	8000bf0 <HAL_GetTick>
 8000c14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c20:	d005      	beq.n	8000c2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c22:	4b0a      	ldr	r3, [pc, #40]	@ (8000c4c <HAL_Delay+0x44>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	461a      	mov	r2, r3
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c2e:	bf00      	nop
 8000c30:	f7ff ffde 	bl	8000bf0 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d8f7      	bhi.n	8000c30 <HAL_Delay+0x28>
  {
  }
}
 8000c40:	bf00      	nop
 8000c42:	bf00      	nop
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	2400000c 	.word	0x2400000c

08000c50 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000c54:	4b03      	ldr	r3, [pc, #12]	@ (8000c64 <HAL_GetREVID+0x14>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	0c1b      	lsrs	r3, r3, #16
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	5c001000 	.word	0x5c001000

08000c68 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8000c70:	4b06      	ldr	r3, [pc, #24]	@ (8000c8c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8000c78:	4904      	ldr	r1, [pc, #16]	@ (8000c8c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	604b      	str	r3, [r1, #4]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	58000400 	.word	0x58000400

08000c90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f003 0307 	and.w	r3, r3, #7
 8000c9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd0 <__NVIC_SetPriorityGrouping+0x40>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cac:	4013      	ands	r3, r2
 8000cae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cbe:	4a04      	ldr	r2, [pc, #16]	@ (8000cd0 <__NVIC_SetPriorityGrouping+0x40>)
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	60d3      	str	r3, [r2, #12]
}
 8000cc4:	bf00      	nop
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	e000ed00 	.word	0xe000ed00
 8000cd4:	05fa0000 	.word	0x05fa0000

08000cd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cdc:	4b04      	ldr	r3, [pc, #16]	@ (8000cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	0a1b      	lsrs	r3, r3, #8
 8000ce2:	f003 0307 	and.w	r3, r3, #7
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000cfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	db0b      	blt.n	8000d1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d06:	88fb      	ldrh	r3, [r7, #6]
 8000d08:	f003 021f 	and.w	r2, r3, #31
 8000d0c:	4907      	ldr	r1, [pc, #28]	@ (8000d2c <__NVIC_EnableIRQ+0x38>)
 8000d0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	2001      	movs	r0, #1
 8000d16:	fa00 f202 	lsl.w	r2, r0, r2
 8000d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000e100 	.word	0xe000e100

08000d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	6039      	str	r1, [r7, #0]
 8000d3a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000d3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	db0a      	blt.n	8000d5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	490c      	ldr	r1, [pc, #48]	@ (8000d7c <__NVIC_SetPriority+0x4c>)
 8000d4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d4e:	0112      	lsls	r2, r2, #4
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	440b      	add	r3, r1
 8000d54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d58:	e00a      	b.n	8000d70 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	b2da      	uxtb	r2, r3
 8000d5e:	4908      	ldr	r1, [pc, #32]	@ (8000d80 <__NVIC_SetPriority+0x50>)
 8000d60:	88fb      	ldrh	r3, [r7, #6]
 8000d62:	f003 030f 	and.w	r3, r3, #15
 8000d66:	3b04      	subs	r3, #4
 8000d68:	0112      	lsls	r2, r2, #4
 8000d6a:	b2d2      	uxtb	r2, r2
 8000d6c:	440b      	add	r3, r1
 8000d6e:	761a      	strb	r2, [r3, #24]
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000e100 	.word	0xe000e100
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b089      	sub	sp, #36	@ 0x24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	f1c3 0307 	rsb	r3, r3, #7
 8000d9e:	2b04      	cmp	r3, #4
 8000da0:	bf28      	it	cs
 8000da2:	2304      	movcs	r3, #4
 8000da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	3304      	adds	r3, #4
 8000daa:	2b06      	cmp	r3, #6
 8000dac:	d902      	bls.n	8000db4 <NVIC_EncodePriority+0x30>
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	3b03      	subs	r3, #3
 8000db2:	e000      	b.n	8000db6 <NVIC_EncodePriority+0x32>
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	43da      	mvns	r2, r3
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	401a      	ands	r2, r3
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd6:	43d9      	mvns	r1, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ddc:	4313      	orrs	r3, r2
         );
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3724      	adds	r7, #36	@ 0x24
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
	...

08000dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dfc:	d301      	bcc.n	8000e02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dfe:	2301      	movs	r3, #1
 8000e00:	e00f      	b.n	8000e22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e02:	4a0a      	ldr	r2, [pc, #40]	@ (8000e2c <SysTick_Config+0x40>)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3b01      	subs	r3, #1
 8000e08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e0a:	210f      	movs	r1, #15
 8000e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e10:	f7ff ff8e 	bl	8000d30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e14:	4b05      	ldr	r3, [pc, #20]	@ (8000e2c <SysTick_Config+0x40>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1a:	4b04      	ldr	r3, [pc, #16]	@ (8000e2c <SysTick_Config+0x40>)
 8000e1c:	2207      	movs	r2, #7
 8000e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	e000e010 	.word	0xe000e010

08000e30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff ff29 	bl	8000c90 <__NVIC_SetPriorityGrouping>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b086      	sub	sp, #24
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	607a      	str	r2, [r7, #4]
 8000e52:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e54:	f7ff ff40 	bl	8000cd8 <__NVIC_GetPriorityGrouping>
 8000e58:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e5a:	687a      	ldr	r2, [r7, #4]
 8000e5c:	68b9      	ldr	r1, [r7, #8]
 8000e5e:	6978      	ldr	r0, [r7, #20]
 8000e60:	f7ff ff90 	bl	8000d84 <NVIC_EncodePriority>
 8000e64:	4602      	mov	r2, r0
 8000e66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff5f 	bl	8000d30 <__NVIC_SetPriority>
}
 8000e72:	bf00      	nop
 8000e74:	3718      	adds	r7, #24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	4603      	mov	r3, r0
 8000e82:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff ff33 	bl	8000cf4 <__NVIC_EnableIRQ>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff ffa4 	bl	8000dec <SysTick_Config>
 8000ea4:	4603      	mov	r3, r0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d101      	bne.n	8000ec2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e0e3      	b.n	800108a <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d106      	bne.n	8000eda <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2223      	movs	r2, #35	@ 0x23
 8000ed0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f7ff fc4b 	bl	8000770 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	4b6e      	ldr	r3, [pc, #440]	@ (8001094 <HAL_ETH_Init+0x1e4>)
 8000edc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ee0:	4a6c      	ldr	r2, [pc, #432]	@ (8001094 <HAL_ETH_Init+0x1e4>)
 8000ee2:	f043 0302 	orr.w	r3, r3, #2
 8000ee6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000eea:	4b6a      	ldr	r3, [pc, #424]	@ (8001094 <HAL_ETH_Init+0x1e4>)
 8000eec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ef0:	f003 0302 	and.w	r3, r3, #2
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	7a1b      	ldrb	r3, [r3, #8]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d103      	bne.n	8000f08 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8000f00:	2000      	movs	r0, #0
 8000f02:	f7ff feb1 	bl	8000c68 <HAL_SYSCFG_ETHInterfaceSelect>
 8000f06:	e003      	b.n	8000f10 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8000f08:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8000f0c:	f7ff feac 	bl	8000c68 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8000f10:	4b61      	ldr	r3, [pc, #388]	@ (8001098 <HAL_ETH_Init+0x1e8>)
 8000f12:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	6812      	ldr	r2, [r2, #0]
 8000f22:	f043 0301 	orr.w	r3, r3, #1
 8000f26:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8000f2a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f2c:	f7ff fe60 	bl	8000bf0 <HAL_GetTick>
 8000f30:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8000f32:	e011      	b.n	8000f58 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8000f34:	f7ff fe5c 	bl	8000bf0 <HAL_GetTick>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000f42:	d909      	bls.n	8000f58 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2204      	movs	r2, #4
 8000f48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	22e0      	movs	r2, #224	@ 0xe0
 8000f50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8000f54:	2301      	movs	r3, #1
 8000f56:	e098      	b.n	800108a <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d1e4      	bne.n	8000f34 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f000 f89e 	bl	80010ac <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8000f70:	f001 fed4 	bl	8002d1c <HAL_RCC_GetHCLKFreq>
 8000f74:	4603      	mov	r3, r0
 8000f76:	4a49      	ldr	r2, [pc, #292]	@ (800109c <HAL_ETH_Init+0x1ec>)
 8000f78:	fba2 2303 	umull	r2, r3, r2, r3
 8000f7c:	0c9a      	lsrs	r2, r3, #18
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	3a01      	subs	r2, #1
 8000f84:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f000 fa81 	bl	8001490 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000f96:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000f9a:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	6812      	ldr	r2, [r2, #0]
 8000fa2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000fa6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8000faa:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	f003 0303 	and.w	r3, r3, #3
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d009      	beq.n	8000fce <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	22e0      	movs	r2, #224	@ 0xe0
 8000fc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e05d      	b.n	800108a <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000fd6:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8000fda:	4b31      	ldr	r3, [pc, #196]	@ (80010a0 <HAL_ETH_Init+0x1f0>)
 8000fdc:	4013      	ands	r3, r2
 8000fde:	687a      	ldr	r2, [r7, #4]
 8000fe0:	6952      	ldr	r2, [r2, #20]
 8000fe2:	0051      	lsls	r1, r2, #1
 8000fe4:	687a      	ldr	r2, [r7, #4]
 8000fe6:	6812      	ldr	r2, [r2, #0]
 8000fe8:	430b      	orrs	r3, r1
 8000fea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8000fee:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f000 fae9 	bl	80015ca <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f000 fb2f 	bl	800165c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	3305      	adds	r3, #5
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	021a      	lsls	r2, r3, #8
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	3304      	adds	r3, #4
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4619      	mov	r1, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	430a      	orrs	r2, r1
 8001018:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	3303      	adds	r3, #3
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	061a      	lsls	r2, r3, #24
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	3302      	adds	r3, #2
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	041b      	lsls	r3, r3, #16
 8001030:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	3301      	adds	r3, #1
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800103c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800104a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800104c:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <HAL_ETH_Init+0x1f4>)
 800105e:	430b      	orrs	r3, r1
 8001060:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	4b0d      	ldr	r3, [pc, #52]	@ (80010a8 <HAL_ETH_Init+0x1f8>)
 8001072:	430b      	orrs	r3, r1
 8001074:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2200      	movs	r2, #0
 800107c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2210      	movs	r2, #16
 8001084:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	58024400 	.word	0x58024400
 8001098:	58000400 	.word	0x58000400
 800109c:	431bde83 	.word	0x431bde83
 80010a0:	ffff8001 	.word	0xffff8001
 80010a4:	0c020060 	.word	0x0c020060
 80010a8:	0c20c000 	.word	0x0c20c000

080010ac <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80010bc:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80010c4:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80010c6:	f001 fe29 	bl	8002d1c <HAL_RCC_GetHCLKFreq>
 80010ca:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	4a1a      	ldr	r2, [pc, #104]	@ (8001138 <HAL_ETH_SetMDIOClockRange+0x8c>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d804      	bhi.n	80010de <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	e022      	b.n	8001124 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	4a16      	ldr	r2, [pc, #88]	@ (800113c <HAL_ETH_SetMDIOClockRange+0x90>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d204      	bcs.n	80010f0 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	e019      	b.n	8001124 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	4a13      	ldr	r2, [pc, #76]	@ (8001140 <HAL_ETH_SetMDIOClockRange+0x94>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d915      	bls.n	8001124 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	4a12      	ldr	r2, [pc, #72]	@ (8001144 <HAL_ETH_SetMDIOClockRange+0x98>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d804      	bhi.n	800110a <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	e00c      	b.n	8001124 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	4a0e      	ldr	r2, [pc, #56]	@ (8001148 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d804      	bhi.n	800111c <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	e003      	b.n	8001124 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8001122:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68fa      	ldr	r2, [r7, #12]
 800112a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	02160ebf 	.word	0x02160ebf
 800113c:	03938700 	.word	0x03938700
 8001140:	05f5e0ff 	.word	0x05f5e0ff
 8001144:	08f0d17f 	.word	0x08f0d17f
 8001148:	0ee6b27f 	.word	0x0ee6b27f

0800114c <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800115e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	791b      	ldrb	r3, [r3, #4]
 8001164:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001166:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	7b1b      	ldrb	r3, [r3, #12]
 800116c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800116e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	7b5b      	ldrb	r3, [r3, #13]
 8001174:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001176:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	7b9b      	ldrb	r3, [r3, #14]
 800117c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800117e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	7bdb      	ldrb	r3, [r3, #15]
 8001184:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001186:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	7c12      	ldrb	r2, [r2, #16]
 800118c:	2a00      	cmp	r2, #0
 800118e:	d102      	bne.n	8001196 <ETH_SetMACConfig+0x4a>
 8001190:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001194:	e000      	b.n	8001198 <ETH_SetMACConfig+0x4c>
 8001196:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001198:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	7c52      	ldrb	r2, [r2, #17]
 800119e:	2a00      	cmp	r2, #0
 80011a0:	d102      	bne.n	80011a8 <ETH_SetMACConfig+0x5c>
 80011a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80011a6:	e000      	b.n	80011aa <ETH_SetMACConfig+0x5e>
 80011a8:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80011aa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	7c9b      	ldrb	r3, [r3, #18]
 80011b0:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80011b2:	431a      	orrs	r2, r3
               macconf->Speed |
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80011b8:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80011be:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	7f1b      	ldrb	r3, [r3, #28]
 80011c4:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80011c6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	7f5b      	ldrb	r3, [r3, #29]
 80011cc:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80011ce:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	7f92      	ldrb	r2, [r2, #30]
 80011d4:	2a00      	cmp	r2, #0
 80011d6:	d102      	bne.n	80011de <ETH_SetMACConfig+0x92>
 80011d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011dc:	e000      	b.n	80011e0 <ETH_SetMACConfig+0x94>
 80011de:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80011e0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	7fdb      	ldrb	r3, [r3, #31]
 80011e6:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80011e8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80011ea:	683a      	ldr	r2, [r7, #0]
 80011ec:	f892 2020 	ldrb.w	r2, [r2, #32]
 80011f0:	2a00      	cmp	r2, #0
 80011f2:	d102      	bne.n	80011fa <ETH_SetMACConfig+0xae>
 80011f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011f8:	e000      	b.n	80011fc <ETH_SetMACConfig+0xb0>
 80011fa:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80011fc:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001202:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800120a:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 800120c:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001212:	4313      	orrs	r3, r2
 8001214:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	4b56      	ldr	r3, [pc, #344]	@ (8001378 <ETH_SetMACConfig+0x22c>)
 800121e:	4013      	ands	r3, r2
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	6812      	ldr	r2, [r2, #0]
 8001224:	68f9      	ldr	r1, [r7, #12]
 8001226:	430b      	orrs	r3, r1
 8001228:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800122e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001236:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001238:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001240:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001242:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800124a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800124c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800124e:	683a      	ldr	r2, [r7, #0]
 8001250:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001254:	2a00      	cmp	r2, #0
 8001256:	d102      	bne.n	800125e <ETH_SetMACConfig+0x112>
 8001258:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800125c:	e000      	b.n	8001260 <ETH_SetMACConfig+0x114>
 800125e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001260:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001266:	4313      	orrs	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	685a      	ldr	r2, [r3, #4]
 8001270:	4b42      	ldr	r3, [pc, #264]	@ (800137c <ETH_SetMACConfig+0x230>)
 8001272:	4013      	ands	r3, r2
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	6812      	ldr	r2, [r2, #0]
 8001278:	68f9      	ldr	r1, [r7, #12]
 800127a:	430b      	orrs	r3, r1
 800127c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001284:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800128a:	4313      	orrs	r3, r2
 800128c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	68da      	ldr	r2, [r3, #12]
 8001294:	4b3a      	ldr	r3, [pc, #232]	@ (8001380 <ETH_SetMACConfig+0x234>)
 8001296:	4013      	ands	r3, r2
 8001298:	687a      	ldr	r2, [r7, #4]
 800129a:	6812      	ldr	r2, [r2, #0]
 800129c:	68f9      	ldr	r1, [r7, #12]
 800129e:	430b      	orrs	r3, r1
 80012a0:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80012a8:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80012ae:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80012b6:	2a00      	cmp	r2, #0
 80012b8:	d101      	bne.n	80012be <ETH_SetMACConfig+0x172>
 80012ba:	2280      	movs	r2, #128	@ 0x80
 80012bc:	e000      	b.n	80012c0 <ETH_SetMACConfig+0x174>
 80012be:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80012c0:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012c6:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80012c8:	4313      	orrs	r3, r2
 80012ca:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80012d2:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 80012d6:	4013      	ands	r3, r2
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	6812      	ldr	r2, [r2, #0]
 80012dc:	68f9      	ldr	r1, [r7, #12]
 80012de:	430b      	orrs	r3, r1
 80012e0:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80012e8:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80012f0:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80012f2:	4313      	orrs	r3, r2
 80012f4:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012fe:	f023 0103 	bic.w	r1, r3, #3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	430a      	orrs	r2, r1
 800130a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8001316:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	430a      	orrs	r2, r1
 8001324:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8001332:	2a00      	cmp	r2, #0
 8001334:	d101      	bne.n	800133a <ETH_SetMACConfig+0x1ee>
 8001336:	2240      	movs	r2, #64	@ 0x40
 8001338:	e000      	b.n	800133c <ETH_SetMACConfig+0x1f0>
 800133a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 800133c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8001344:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001346:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800134e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001350:	4313      	orrs	r3, r2
 8001352:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800135c:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	430a      	orrs	r2, r1
 8001368:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	00048083 	.word	0x00048083
 800137c:	c0f88000 	.word	0xc0f88000
 8001380:	fffffef0 	.word	0xfffffef0

08001384 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001384:	b480      	push	{r7}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b38      	ldr	r3, [pc, #224]	@ (800147c <ETH_SetDMAConfig+0xf8>)
 800139a:	4013      	ands	r3, r2
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	6811      	ldr	r1, [r2, #0]
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	6812      	ldr	r2, [r2, #0]
 80013a4:	430b      	orrs	r3, r1
 80013a6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80013aa:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	791b      	ldrb	r3, [r3, #4]
 80013b0:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80013b6:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	7b1b      	ldrb	r3, [r3, #12]
 80013bc:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80013be:	4313      	orrs	r3, r2
 80013c0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013ca:	685a      	ldr	r2, [r3, #4]
 80013cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001480 <ETH_SetDMAConfig+0xfc>)
 80013ce:	4013      	ands	r3, r2
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	6812      	ldr	r2, [r2, #0]
 80013d4:	68f9      	ldr	r1, [r7, #12]
 80013d6:	430b      	orrs	r3, r1
 80013d8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80013dc:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	7b5b      	ldrb	r3, [r3, #13]
 80013e2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80013e8:	4313      	orrs	r3, r2
 80013ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013f4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80013f8:	4b22      	ldr	r3, [pc, #136]	@ (8001484 <ETH_SetDMAConfig+0x100>)
 80013fa:	4013      	ands	r3, r2
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	6812      	ldr	r2, [r2, #0]
 8001400:	68f9      	ldr	r1, [r7, #12]
 8001402:	430b      	orrs	r3, r1
 8001404:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001408:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	7d1b      	ldrb	r3, [r3, #20]
 8001414:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001416:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	7f5b      	ldrb	r3, [r3, #29]
 800141c:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800141e:	4313      	orrs	r3, r2
 8001420:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800142a:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800142e:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <ETH_SetDMAConfig+0x104>)
 8001430:	4013      	ands	r3, r2
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	68f9      	ldr	r1, [r7, #12]
 8001438:	430b      	orrs	r3, r1
 800143a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800143e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	7f1b      	ldrb	r3, [r3, #28]
 8001446:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800144c:	4313      	orrs	r3, r2
 800144e:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001458:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800145c:	4b0b      	ldr	r3, [pc, #44]	@ (800148c <ETH_SetDMAConfig+0x108>)
 800145e:	4013      	ands	r3, r2
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	68f9      	ldr	r1, [r7, #12]
 8001466:	430b      	orrs	r3, r1
 8001468:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800146c:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8001470:	bf00      	nop
 8001472:	3714      	adds	r7, #20
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	ffff87fd 	.word	0xffff87fd
 8001480:	ffff2ffe 	.word	0xffff2ffe
 8001484:	fffec000 	.word	0xfffec000
 8001488:	ffc0efef 	.word	0xffc0efef
 800148c:	7fc0ffff 	.word	0x7fc0ffff

08001490 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b0a4      	sub	sp, #144	@ 0x90
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001498:	2301      	movs	r3, #1
 800149a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800149e:	2300      	movs	r3, #0
 80014a0:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80014a8:	2300      	movs	r3, #0
 80014aa:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80014ae:	2301      	movs	r3, #1
 80014b0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80014b4:	2301      	movs	r3, #1
 80014b6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80014ba:	2301      	movs	r3, #1
 80014bc:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80014c6:	2301      	movs	r3, #1
 80014c8:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80014cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014d0:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 80014d8:	2300      	movs	r3, #0
 80014da:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80014dc:	2300      	movs	r3, #0
 80014de:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 80014e8:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 80014ec:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80014ee:	2300      	movs	r3, #0
 80014f0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80014f4:	2300      	movs	r3, #0
 80014f6:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 80014f8:	2301      	movs	r3, #1
 80014fa:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80014fe:	2300      	movs	r3, #0
 8001500:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001504:	2300      	movs	r3, #0
 8001506:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800150a:	2300      	movs	r3, #0
 800150c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 800150e:	2300      	movs	r3, #0
 8001510:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001512:	2300      	movs	r3, #0
 8001514:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001516:	2300      	movs	r3, #0
 8001518:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001522:	2301      	movs	r3, #1
 8001524:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001528:	2320      	movs	r3, #32
 800152a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800152e:	2301      	movs	r3, #1
 8001530:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001534:	2300      	movs	r3, #0
 8001536:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800153a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800153e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001540:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001544:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001546:	2300      	movs	r3, #0
 8001548:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800154c:	2302      	movs	r3, #2
 800154e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001552:	2300      	movs	r3, #0
 8001554:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800155e:	2300      	movs	r3, #0
 8001560:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001564:	2301      	movs	r3, #1
 8001566:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800156a:	2300      	movs	r3, #0
 800156c:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800156e:	2301      	movs	r3, #1
 8001570:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001574:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001578:	4619      	mov	r1, r3
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff fde6 	bl	800114c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001580:	2301      	movs	r3, #1
 8001582:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001584:	2301      	movs	r3, #1
 8001586:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001588:	2300      	movs	r3, #0
 800158a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 800158c:	2300      	movs	r3, #0
 800158e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001592:	2300      	movs	r3, #0
 8001594:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001596:	2300      	movs	r3, #0
 8001598:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800159a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800159e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80015a4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80015a8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80015aa:	2300      	movs	r3, #0
 80015ac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80015b0:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80015b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80015b6:	f107 0308 	add.w	r3, r7, #8
 80015ba:	4619      	mov	r1, r3
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff fee1 	bl	8001384 <ETH_SetDMAConfig>
}
 80015c2:	bf00      	nop
 80015c4:	3790      	adds	r7, #144	@ 0x90
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b085      	sub	sp, #20
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	e01d      	b.n	8001614 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	68d9      	ldr	r1, [r3, #12]
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	440b      	add	r3, r1
 80015e8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	2200      	movs	r2, #0
 80015f4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001602:	68b9      	ldr	r1, [r7, #8]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68fa      	ldr	r2, [r7, #12]
 8001608:	3206      	adds	r2, #6
 800160a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	3301      	adds	r3, #1
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2b03      	cmp	r3, #3
 8001618:	d9de      	bls.n	80015d8 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2200      	movs	r2, #0
 800161e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001628:	461a      	mov	r2, r3
 800162a:	2303      	movs	r3, #3
 800162c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	68da      	ldr	r2, [r3, #12]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800163c:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68da      	ldr	r2, [r3, #12]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800164c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8001650:	bf00      	nop
 8001652:	3714      	adds	r7, #20
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	e023      	b.n	80016b2 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6919      	ldr	r1, [r3, #16]
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	2200      	movs	r2, #0
 8001686:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	2200      	movs	r2, #0
 800168c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	2200      	movs	r2, #0
 8001692:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	2200      	movs	r2, #0
 8001698:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	2200      	movs	r2, #0
 800169e:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80016a0:	68b9      	ldr	r1, [r7, #8]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68fa      	ldr	r2, [r7, #12]
 80016a6:	3212      	adds	r2, #18
 80016a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	3301      	adds	r3, #1
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2b03      	cmp	r3, #3
 80016b6:	d9d8      	bls.n	800166a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2200      	movs	r2, #0
 80016c8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016de:	461a      	mov	r2, r3
 80016e0:	2303      	movs	r3, #3
 80016e2:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691a      	ldr	r2, [r3, #16]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016f2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001706:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 800170a:	bf00      	nop
 800170c:	3714      	adds	r7, #20
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
	...

08001718 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001718:	b480      	push	{r7}
 800171a:	b089      	sub	sp, #36	@ 0x24
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001722:	2300      	movs	r3, #0
 8001724:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001726:	4b89      	ldr	r3, [pc, #548]	@ (800194c <HAL_GPIO_Init+0x234>)
 8001728:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800172a:	e194      	b.n	8001a56 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2101      	movs	r1, #1
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	fa01 f303 	lsl.w	r3, r1, r3
 8001738:	4013      	ands	r3, r2
 800173a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 8186 	beq.w	8001a50 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	2b01      	cmp	r3, #1
 800174e:	d005      	beq.n	800175c <HAL_GPIO_Init+0x44>
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 0303 	and.w	r3, r3, #3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d130      	bne.n	80017be <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	2203      	movs	r2, #3
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4013      	ands	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	68da      	ldr	r2, [r3, #12]
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	4313      	orrs	r3, r2
 8001784:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001792:	2201      	movs	r2, #1
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43db      	mvns	r3, r3
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	4013      	ands	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	091b      	lsrs	r3, r3, #4
 80017a8:	f003 0201 	and.w	r2, r3, #1
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d017      	beq.n	80017fa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	2203      	movs	r2, #3
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	43db      	mvns	r3, r3
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	4013      	ands	r3, r2
 80017e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f003 0303 	and.w	r3, r3, #3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d123      	bne.n	800184e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	08da      	lsrs	r2, r3, #3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	3208      	adds	r2, #8
 800180e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001812:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	220f      	movs	r2, #15
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4013      	ands	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	691a      	ldr	r2, [r3, #16]
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	4313      	orrs	r3, r2
 800183e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	08da      	lsrs	r2, r3, #3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3208      	adds	r2, #8
 8001848:	69b9      	ldr	r1, [r7, #24]
 800184a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	2203      	movs	r2, #3
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	4013      	ands	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f003 0203 	and.w	r2, r3, #3
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	69ba      	ldr	r2, [r7, #24]
 8001878:	4313      	orrs	r3, r2
 800187a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 80e0 	beq.w	8001a50 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001890:	4b2f      	ldr	r3, [pc, #188]	@ (8001950 <HAL_GPIO_Init+0x238>)
 8001892:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001896:	4a2e      	ldr	r2, [pc, #184]	@ (8001950 <HAL_GPIO_Init+0x238>)
 8001898:	f043 0302 	orr.w	r3, r3, #2
 800189c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80018a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001950 <HAL_GPIO_Init+0x238>)
 80018a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018ae:	4a29      	ldr	r2, [pc, #164]	@ (8001954 <HAL_GPIO_Init+0x23c>)
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	089b      	lsrs	r3, r3, #2
 80018b4:	3302      	adds	r3, #2
 80018b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	f003 0303 	and.w	r3, r3, #3
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	220f      	movs	r2, #15
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4013      	ands	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a20      	ldr	r2, [pc, #128]	@ (8001958 <HAL_GPIO_Init+0x240>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d052      	beq.n	8001980 <HAL_GPIO_Init+0x268>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a1f      	ldr	r2, [pc, #124]	@ (800195c <HAL_GPIO_Init+0x244>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d031      	beq.n	8001946 <HAL_GPIO_Init+0x22e>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001960 <HAL_GPIO_Init+0x248>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d02b      	beq.n	8001942 <HAL_GPIO_Init+0x22a>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001964 <HAL_GPIO_Init+0x24c>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d025      	beq.n	800193e <HAL_GPIO_Init+0x226>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a1c      	ldr	r2, [pc, #112]	@ (8001968 <HAL_GPIO_Init+0x250>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d01f      	beq.n	800193a <HAL_GPIO_Init+0x222>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a1b      	ldr	r2, [pc, #108]	@ (800196c <HAL_GPIO_Init+0x254>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d019      	beq.n	8001936 <HAL_GPIO_Init+0x21e>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a1a      	ldr	r2, [pc, #104]	@ (8001970 <HAL_GPIO_Init+0x258>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d013      	beq.n	8001932 <HAL_GPIO_Init+0x21a>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a19      	ldr	r2, [pc, #100]	@ (8001974 <HAL_GPIO_Init+0x25c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d00d      	beq.n	800192e <HAL_GPIO_Init+0x216>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a18      	ldr	r2, [pc, #96]	@ (8001978 <HAL_GPIO_Init+0x260>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d007      	beq.n	800192a <HAL_GPIO_Init+0x212>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a17      	ldr	r2, [pc, #92]	@ (800197c <HAL_GPIO_Init+0x264>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d101      	bne.n	8001926 <HAL_GPIO_Init+0x20e>
 8001922:	2309      	movs	r3, #9
 8001924:	e02d      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 8001926:	230a      	movs	r3, #10
 8001928:	e02b      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 800192a:	2308      	movs	r3, #8
 800192c:	e029      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 800192e:	2307      	movs	r3, #7
 8001930:	e027      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 8001932:	2306      	movs	r3, #6
 8001934:	e025      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 8001936:	2305      	movs	r3, #5
 8001938:	e023      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 800193a:	2304      	movs	r3, #4
 800193c:	e021      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 800193e:	2303      	movs	r3, #3
 8001940:	e01f      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 8001942:	2302      	movs	r3, #2
 8001944:	e01d      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 8001946:	2301      	movs	r3, #1
 8001948:	e01b      	b.n	8001982 <HAL_GPIO_Init+0x26a>
 800194a:	bf00      	nop
 800194c:	58000080 	.word	0x58000080
 8001950:	58024400 	.word	0x58024400
 8001954:	58000400 	.word	0x58000400
 8001958:	58020000 	.word	0x58020000
 800195c:	58020400 	.word	0x58020400
 8001960:	58020800 	.word	0x58020800
 8001964:	58020c00 	.word	0x58020c00
 8001968:	58021000 	.word	0x58021000
 800196c:	58021400 	.word	0x58021400
 8001970:	58021800 	.word	0x58021800
 8001974:	58021c00 	.word	0x58021c00
 8001978:	58022000 	.word	0x58022000
 800197c:	58022400 	.word	0x58022400
 8001980:	2300      	movs	r3, #0
 8001982:	69fa      	ldr	r2, [r7, #28]
 8001984:	f002 0203 	and.w	r2, r2, #3
 8001988:	0092      	lsls	r2, r2, #2
 800198a:	4093      	lsls	r3, r2
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	4313      	orrs	r3, r2
 8001990:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001992:	4938      	ldr	r1, [pc, #224]	@ (8001a74 <HAL_GPIO_Init+0x35c>)
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	089b      	lsrs	r3, r3, #2
 8001998:	3302      	adds	r3, #2
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	43db      	mvns	r3, r3
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	4013      	ands	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d003      	beq.n	80019c6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80019c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80019ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	43db      	mvns	r3, r3
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	4013      	ands	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d003      	beq.n	80019f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80019f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4013      	ands	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	3301      	adds	r3, #1
 8001a54:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f47f ae63 	bne.w	800172c <HAL_GPIO_Init+0x14>
  }
}
 8001a66:	bf00      	nop
 8001a68:	bf00      	nop
 8001a6a:	3724      	adds	r7, #36	@ 0x24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	58000400 	.word	0x58000400

08001a78 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001a80:	4a08      	ldr	r2, [pc, #32]	@ (8001aa4 <HAL_HSEM_FastTake+0x2c>)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3320      	adds	r3, #32
 8001a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a8a:	4a07      	ldr	r2, [pc, #28]	@ (8001aa8 <HAL_HSEM_FastTake+0x30>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d101      	bne.n	8001a94 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	e000      	b.n	8001a96 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	58026400 	.word	0x58026400
 8001aa8:	80000300 	.word	0x80000300

08001aac <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001ab6:	4906      	ldr	r1, [pc, #24]	@ (8001ad0 <HAL_HSEM_Release+0x24>)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	58026400 	.word	0x58026400

08001ad4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af02      	add	r7, sp, #8
 8001ada:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e0fe      	b.n	8001ce4 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d106      	bne.n	8001b00 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2200      	movs	r2, #0
 8001af6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7fe ff06 	bl	800090c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2203      	movs	r2, #3
 8001b04:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f002 fd15 	bl	800453c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6818      	ldr	r0, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	7c1a      	ldrb	r2, [r3, #16]
 8001b1a:	f88d 2000 	strb.w	r2, [sp]
 8001b1e:	3304      	adds	r3, #4
 8001b20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b22:	f002 fc99 	bl	8004458 <USB_CoreInit>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d005      	beq.n	8001b38 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e0d5      	b.n	8001ce4 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f002 fd0d 	bl	800455e <USB_SetCurrentMode>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d005      	beq.n	8001b56 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e0c6      	b.n	8001ce4 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b56:	2300      	movs	r3, #0
 8001b58:	73fb      	strb	r3, [r7, #15]
 8001b5a:	e04a      	b.n	8001bf2 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b5c:	7bfa      	ldrb	r2, [r7, #15]
 8001b5e:	6879      	ldr	r1, [r7, #4]
 8001b60:	4613      	mov	r3, r2
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	4413      	add	r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	440b      	add	r3, r1
 8001b6a:	3315      	adds	r3, #21
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001b70:	7bfa      	ldrb	r2, [r7, #15]
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	4613      	mov	r3, r2
 8001b76:	00db      	lsls	r3, r3, #3
 8001b78:	4413      	add	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	3314      	adds	r3, #20
 8001b80:	7bfa      	ldrb	r2, [r7, #15]
 8001b82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001b84:	7bfa      	ldrb	r2, [r7, #15]
 8001b86:	7bfb      	ldrb	r3, [r7, #15]
 8001b88:	b298      	uxth	r0, r3
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	4413      	add	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	440b      	add	r3, r1
 8001b96:	332e      	adds	r3, #46	@ 0x2e
 8001b98:	4602      	mov	r2, r0
 8001b9a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001b9c:	7bfa      	ldrb	r2, [r7, #15]
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	00db      	lsls	r3, r3, #3
 8001ba4:	4413      	add	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	440b      	add	r3, r1
 8001baa:	3318      	adds	r3, #24
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001bb0:	7bfa      	ldrb	r2, [r7, #15]
 8001bb2:	6879      	ldr	r1, [r7, #4]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	4413      	add	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	440b      	add	r3, r1
 8001bbe:	331c      	adds	r3, #28
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001bc4:	7bfa      	ldrb	r2, [r7, #15]
 8001bc6:	6879      	ldr	r1, [r7, #4]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	4413      	add	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	440b      	add	r3, r1
 8001bd2:	3320      	adds	r3, #32
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001bd8:	7bfa      	ldrb	r2, [r7, #15]
 8001bda:	6879      	ldr	r1, [r7, #4]
 8001bdc:	4613      	mov	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	4413      	add	r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	440b      	add	r3, r1
 8001be6:	3324      	adds	r3, #36	@ 0x24
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
 8001bee:	3301      	adds	r3, #1
 8001bf0:	73fb      	strb	r3, [r7, #15]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	791b      	ldrb	r3, [r3, #4]
 8001bf6:	7bfa      	ldrb	r2, [r7, #15]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d3af      	bcc.n	8001b5c <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	73fb      	strb	r3, [r7, #15]
 8001c00:	e044      	b.n	8001c8c <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001c02:	7bfa      	ldrb	r2, [r7, #15]
 8001c04:	6879      	ldr	r1, [r7, #4]
 8001c06:	4613      	mov	r3, r2
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	4413      	add	r3, r2
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	440b      	add	r3, r1
 8001c10:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001c14:	2200      	movs	r2, #0
 8001c16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001c18:	7bfa      	ldrb	r2, [r7, #15]
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4413      	add	r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	440b      	add	r3, r1
 8001c26:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001c2a:	7bfa      	ldrb	r2, [r7, #15]
 8001c2c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001c2e:	7bfa      	ldrb	r2, [r7, #15]
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	4613      	mov	r3, r2
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	4413      	add	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	440b      	add	r3, r1
 8001c3c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001c40:	2200      	movs	r2, #0
 8001c42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001c44:	7bfa      	ldrb	r2, [r7, #15]
 8001c46:	6879      	ldr	r1, [r7, #4]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	4413      	add	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	440b      	add	r3, r1
 8001c52:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c5a:	7bfa      	ldrb	r2, [r7, #15]
 8001c5c:	6879      	ldr	r1, [r7, #4]
 8001c5e:	4613      	mov	r3, r2
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	4413      	add	r3, r2
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	440b      	add	r3, r1
 8001c68:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c70:	7bfa      	ldrb	r2, [r7, #15]
 8001c72:	6879      	ldr	r1, [r7, #4]
 8001c74:	4613      	mov	r3, r2
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	4413      	add	r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	440b      	add	r3, r1
 8001c7e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	73fb      	strb	r3, [r7, #15]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	791b      	ldrb	r3, [r3, #4]
 8001c90:	7bfa      	ldrb	r2, [r7, #15]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d3b5      	bcc.n	8001c02 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6818      	ldr	r0, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	7c1a      	ldrb	r2, [r3, #16]
 8001c9e:	f88d 2000 	strb.w	r2, [sp]
 8001ca2:	3304      	adds	r3, #4
 8001ca4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ca6:	f002 fca7 	bl	80045f8 <USB_DevInit>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d005      	beq.n	8001cbc <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e013      	b.n	8001ce4 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	7b1b      	ldrb	r3, [r3, #12]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d102      	bne.n	8001cd8 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 f80a 	bl	8001cec <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f002 fe62 	bl	80049a6 <USB_DevDisconnect>

  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001d1a:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <HAL_PCDEx_ActivateLPM+0x44>)
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	68fa      	ldr	r2, [r7, #12]
 8001d20:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8001d22:	2300      	movs	r3, #0
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3714      	adds	r7, #20
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	10000003 	.word	0x10000003

08001d34 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001d3c:	4b29      	ldr	r3, [pc, #164]	@ (8001de4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	2b06      	cmp	r3, #6
 8001d46:	d00a      	beq.n	8001d5e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001d48:	4b26      	ldr	r3, [pc, #152]	@ (8001de4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d001      	beq.n	8001d5a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e040      	b.n	8001ddc <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e03e      	b.n	8001ddc <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001d5e:	4b21      	ldr	r3, [pc, #132]	@ (8001de4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001d66:	491f      	ldr	r1, [pc, #124]	@ (8001de4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001d6e:	f7fe ff3f 	bl	8000bf0 <HAL_GetTick>
 8001d72:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d74:	e009      	b.n	8001d8a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001d76:	f7fe ff3b 	bl	8000bf0 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d84:	d901      	bls.n	8001d8a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e028      	b.n	8001ddc <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d8a:	4b16      	ldr	r3, [pc, #88]	@ (8001de4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d96:	d1ee      	bne.n	8001d76 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2b1e      	cmp	r3, #30
 8001d9c:	d008      	beq.n	8001db0 <HAL_PWREx_ConfigSupply+0x7c>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b2e      	cmp	r3, #46	@ 0x2e
 8001da2:	d005      	beq.n	8001db0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b1d      	cmp	r3, #29
 8001da8:	d002      	beq.n	8001db0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b2d      	cmp	r3, #45	@ 0x2d
 8001dae:	d114      	bne.n	8001dda <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001db0:	f7fe ff1e 	bl	8000bf0 <HAL_GetTick>
 8001db4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001db6:	e009      	b.n	8001dcc <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001db8:	f7fe ff1a 	bl	8000bf0 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001dc6:	d901      	bls.n	8001dcc <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e007      	b.n	8001ddc <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001dcc:	4b05      	ldr	r3, [pc, #20]	@ (8001de4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dd8:	d1ee      	bne.n	8001db8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	58024800 	.word	0x58024800

08001de8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8001dec:	4b05      	ldr	r3, [pc, #20]	@ (8001e04 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	4a04      	ldr	r2, [pc, #16]	@ (8001e04 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001df2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001df6:	60d3      	str	r3, [r2, #12]
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	58024800 	.word	0x58024800

08001e08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08c      	sub	sp, #48	@ 0x30
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d102      	bne.n	8001e1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	f000 bc48 	b.w	80026ac <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	f000 8088 	beq.w	8001f3a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e2a:	4b99      	ldr	r3, [pc, #612]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e34:	4b96      	ldr	r3, [pc, #600]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e38:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e3c:	2b10      	cmp	r3, #16
 8001e3e:	d007      	beq.n	8001e50 <HAL_RCC_OscConfig+0x48>
 8001e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e42:	2b18      	cmp	r3, #24
 8001e44:	d111      	bne.n	8001e6a <HAL_RCC_OscConfig+0x62>
 8001e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e48:	f003 0303 	and.w	r3, r3, #3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d10c      	bne.n	8001e6a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e50:	4b8f      	ldr	r3, [pc, #572]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d06d      	beq.n	8001f38 <HAL_RCC_OscConfig+0x130>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d169      	bne.n	8001f38 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	f000 bc21 	b.w	80026ac <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e72:	d106      	bne.n	8001e82 <HAL_RCC_OscConfig+0x7a>
 8001e74:	4b86      	ldr	r3, [pc, #536]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a85      	ldr	r2, [pc, #532]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7e:	6013      	str	r3, [r2, #0]
 8001e80:	e02e      	b.n	8001ee0 <HAL_RCC_OscConfig+0xd8>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d10c      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x9c>
 8001e8a:	4b81      	ldr	r3, [pc, #516]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a80      	ldr	r2, [pc, #512]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001e90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	4b7e      	ldr	r3, [pc, #504]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a7d      	ldr	r2, [pc, #500]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001e9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	e01d      	b.n	8001ee0 <HAL_RCC_OscConfig+0xd8>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001eac:	d10c      	bne.n	8001ec8 <HAL_RCC_OscConfig+0xc0>
 8001eae:	4b78      	ldr	r3, [pc, #480]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a77      	ldr	r2, [pc, #476]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001eb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	4b75      	ldr	r3, [pc, #468]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a74      	ldr	r2, [pc, #464]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ec4:	6013      	str	r3, [r2, #0]
 8001ec6:	e00b      	b.n	8001ee0 <HAL_RCC_OscConfig+0xd8>
 8001ec8:	4b71      	ldr	r3, [pc, #452]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a70      	ldr	r2, [pc, #448]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001ece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ed2:	6013      	str	r3, [r2, #0]
 8001ed4:	4b6e      	ldr	r3, [pc, #440]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a6d      	ldr	r2, [pc, #436]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001eda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d013      	beq.n	8001f10 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee8:	f7fe fe82 	bl	8000bf0 <HAL_GetTick>
 8001eec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001eee:	e008      	b.n	8001f02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef0:	f7fe fe7e 	bl	8000bf0 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b64      	cmp	r3, #100	@ 0x64
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e3d4      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f02:	4b63      	ldr	r3, [pc, #396]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d0f0      	beq.n	8001ef0 <HAL_RCC_OscConfig+0xe8>
 8001f0e:	e014      	b.n	8001f3a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f10:	f7fe fe6e 	bl	8000bf0 <HAL_GetTick>
 8001f14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f18:	f7fe fe6a 	bl	8000bf0 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b64      	cmp	r3, #100	@ 0x64
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e3c0      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f2a:	4b59      	ldr	r3, [pc, #356]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1f0      	bne.n	8001f18 <HAL_RCC_OscConfig+0x110>
 8001f36:	e000      	b.n	8001f3a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f000 80ca 	beq.w	80020dc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f48:	4b51      	ldr	r3, [pc, #324]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f50:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f52:	4b4f      	ldr	r3, [pc, #316]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f56:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001f58:	6a3b      	ldr	r3, [r7, #32]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d007      	beq.n	8001f6e <HAL_RCC_OscConfig+0x166>
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	2b18      	cmp	r3, #24
 8001f62:	d156      	bne.n	8002012 <HAL_RCC_OscConfig+0x20a>
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	f003 0303 	and.w	r3, r3, #3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d151      	bne.n	8002012 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f6e:	4b48      	ldr	r3, [pc, #288]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0304 	and.w	r3, r3, #4
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d005      	beq.n	8001f86 <HAL_RCC_OscConfig+0x17e>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e392      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001f86:	4b42      	ldr	r3, [pc, #264]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 0219 	bic.w	r2, r3, #25
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	493f      	ldr	r1, [pc, #252]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001f94:	4313      	orrs	r3, r2
 8001f96:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f98:	f7fe fe2a 	bl	8000bf0 <HAL_GetTick>
 8001f9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fa0:	f7fe fe26 	bl	8000bf0 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e37c      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fb2:	4b37      	ldr	r3, [pc, #220]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0304 	and.w	r3, r3, #4
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0f0      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fbe:	f7fe fe47 	bl	8000c50 <HAL_GetREVID>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d817      	bhi.n	8001ffc <HAL_RCC_OscConfig+0x1f4>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	691b      	ldr	r3, [r3, #16]
 8001fd0:	2b40      	cmp	r3, #64	@ 0x40
 8001fd2:	d108      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x1de>
 8001fd4:	4b2e      	ldr	r3, [pc, #184]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001fdc:	4a2c      	ldr	r2, [pc, #176]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001fde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fe2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fe4:	e07a      	b.n	80020dc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	031b      	lsls	r3, r3, #12
 8001ff4:	4926      	ldr	r1, [pc, #152]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ffa:	e06f      	b.n	80020dc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffc:	4b24      	ldr	r3, [pc, #144]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	691b      	ldr	r3, [r3, #16]
 8002008:	061b      	lsls	r3, r3, #24
 800200a:	4921      	ldr	r1, [pc, #132]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 800200c:	4313      	orrs	r3, r2
 800200e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002010:	e064      	b.n	80020dc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d047      	beq.n	80020aa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800201a:	4b1d      	ldr	r3, [pc, #116]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f023 0219 	bic.w	r2, r3, #25
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	491a      	ldr	r1, [pc, #104]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8002028:	4313      	orrs	r3, r2
 800202a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202c:	f7fe fde0 	bl	8000bf0 <HAL_GetTick>
 8002030:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002034:	f7fe fddc 	bl	8000bf0 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b02      	cmp	r3, #2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e332      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002046:	4b12      	ldr	r3, [pc, #72]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0304 	and.w	r3, r3, #4
 800204e:	2b00      	cmp	r3, #0
 8002050:	d0f0      	beq.n	8002034 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002052:	f7fe fdfd 	bl	8000c50 <HAL_GetREVID>
 8002056:	4603      	mov	r3, r0
 8002058:	f241 0203 	movw	r2, #4099	@ 0x1003
 800205c:	4293      	cmp	r3, r2
 800205e:	d819      	bhi.n	8002094 <HAL_RCC_OscConfig+0x28c>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	2b40      	cmp	r3, #64	@ 0x40
 8002066:	d108      	bne.n	800207a <HAL_RCC_OscConfig+0x272>
 8002068:	4b09      	ldr	r3, [pc, #36]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002070:	4a07      	ldr	r2, [pc, #28]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 8002072:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002076:	6053      	str	r3, [r2, #4]
 8002078:	e030      	b.n	80020dc <HAL_RCC_OscConfig+0x2d4>
 800207a:	4b05      	ldr	r3, [pc, #20]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	031b      	lsls	r3, r3, #12
 8002088:	4901      	ldr	r1, [pc, #4]	@ (8002090 <HAL_RCC_OscConfig+0x288>)
 800208a:	4313      	orrs	r3, r2
 800208c:	604b      	str	r3, [r1, #4]
 800208e:	e025      	b.n	80020dc <HAL_RCC_OscConfig+0x2d4>
 8002090:	58024400 	.word	0x58024400
 8002094:	4b9a      	ldr	r3, [pc, #616]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	061b      	lsls	r3, r3, #24
 80020a2:	4997      	ldr	r1, [pc, #604]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	604b      	str	r3, [r1, #4]
 80020a8:	e018      	b.n	80020dc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020aa:	4b95      	ldr	r3, [pc, #596]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a94      	ldr	r2, [pc, #592]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80020b0:	f023 0301 	bic.w	r3, r3, #1
 80020b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b6:	f7fe fd9b 	bl	8000bf0 <HAL_GetTick>
 80020ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020be:	f7fe fd97 	bl	8000bf0 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e2ed      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020d0:	4b8b      	ldr	r3, [pc, #556]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1f0      	bne.n	80020be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0310 	and.w	r3, r3, #16
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f000 80a9 	beq.w	800223c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ea:	4b85      	ldr	r3, [pc, #532]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80020f2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80020f4:	4b82      	ldr	r3, [pc, #520]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80020f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	2b08      	cmp	r3, #8
 80020fe:	d007      	beq.n	8002110 <HAL_RCC_OscConfig+0x308>
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	2b18      	cmp	r3, #24
 8002104:	d13a      	bne.n	800217c <HAL_RCC_OscConfig+0x374>
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	f003 0303 	and.w	r3, r3, #3
 800210c:	2b01      	cmp	r3, #1
 800210e:	d135      	bne.n	800217c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002110:	4b7b      	ldr	r3, [pc, #492]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002118:	2b00      	cmp	r3, #0
 800211a:	d005      	beq.n	8002128 <HAL_RCC_OscConfig+0x320>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	69db      	ldr	r3, [r3, #28]
 8002120:	2b80      	cmp	r3, #128	@ 0x80
 8002122:	d001      	beq.n	8002128 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e2c1      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002128:	f7fe fd92 	bl	8000c50 <HAL_GetREVID>
 800212c:	4603      	mov	r3, r0
 800212e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002132:	4293      	cmp	r3, r2
 8002134:	d817      	bhi.n	8002166 <HAL_RCC_OscConfig+0x35e>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	2b20      	cmp	r3, #32
 800213c:	d108      	bne.n	8002150 <HAL_RCC_OscConfig+0x348>
 800213e:	4b70      	ldr	r3, [pc, #448]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002146:	4a6e      	ldr	r2, [pc, #440]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002148:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800214c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800214e:	e075      	b.n	800223c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002150:	4b6b      	ldr	r3, [pc, #428]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	069b      	lsls	r3, r3, #26
 800215e:	4968      	ldr	r1, [pc, #416]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002160:	4313      	orrs	r3, r2
 8002162:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002164:	e06a      	b.n	800223c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002166:	4b66      	ldr	r3, [pc, #408]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	061b      	lsls	r3, r3, #24
 8002174:	4962      	ldr	r1, [pc, #392]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002176:	4313      	orrs	r3, r2
 8002178:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800217a:	e05f      	b.n	800223c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	69db      	ldr	r3, [r3, #28]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d042      	beq.n	800220a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002184:	4b5e      	ldr	r3, [pc, #376]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a5d      	ldr	r2, [pc, #372]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 800218a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800218e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002190:	f7fe fd2e 	bl	8000bf0 <HAL_GetTick>
 8002194:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002196:	e008      	b.n	80021aa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002198:	f7fe fd2a 	bl	8000bf0 <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e280      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80021aa:	4b55      	ldr	r3, [pc, #340]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d0f0      	beq.n	8002198 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80021b6:	f7fe fd4b 	bl	8000c50 <HAL_GetREVID>
 80021ba:	4603      	mov	r3, r0
 80021bc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d817      	bhi.n	80021f4 <HAL_RCC_OscConfig+0x3ec>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a1b      	ldr	r3, [r3, #32]
 80021c8:	2b20      	cmp	r3, #32
 80021ca:	d108      	bne.n	80021de <HAL_RCC_OscConfig+0x3d6>
 80021cc:	4b4c      	ldr	r3, [pc, #304]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80021d4:	4a4a      	ldr	r2, [pc, #296]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80021d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80021da:	6053      	str	r3, [r2, #4]
 80021dc:	e02e      	b.n	800223c <HAL_RCC_OscConfig+0x434>
 80021de:	4b48      	ldr	r3, [pc, #288]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	069b      	lsls	r3, r3, #26
 80021ec:	4944      	ldr	r1, [pc, #272]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	604b      	str	r3, [r1, #4]
 80021f2:	e023      	b.n	800223c <HAL_RCC_OscConfig+0x434>
 80021f4:	4b42      	ldr	r3, [pc, #264]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a1b      	ldr	r3, [r3, #32]
 8002200:	061b      	lsls	r3, r3, #24
 8002202:	493f      	ldr	r1, [pc, #252]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002204:	4313      	orrs	r3, r2
 8002206:	60cb      	str	r3, [r1, #12]
 8002208:	e018      	b.n	800223c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800220a:	4b3d      	ldr	r3, [pc, #244]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a3c      	ldr	r2, [pc, #240]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002210:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002214:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002216:	f7fe fceb 	bl	8000bf0 <HAL_GetTick>
 800221a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800221e:	f7fe fce7 	bl	8000bf0 <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e23d      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002230:	4b33      	ldr	r3, [pc, #204]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1f0      	bne.n	800221e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0308 	and.w	r3, r3, #8
 8002244:	2b00      	cmp	r3, #0
 8002246:	d036      	beq.n	80022b6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	695b      	ldr	r3, [r3, #20]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d019      	beq.n	8002284 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002250:	4b2b      	ldr	r3, [pc, #172]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002252:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002254:	4a2a      	ldr	r2, [pc, #168]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800225c:	f7fe fcc8 	bl	8000bf0 <HAL_GetTick>
 8002260:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002264:	f7fe fcc4 	bl	8000bf0 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e21a      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002276:	4b22      	ldr	r3, [pc, #136]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002278:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0f0      	beq.n	8002264 <HAL_RCC_OscConfig+0x45c>
 8002282:	e018      	b.n	80022b6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002284:	4b1e      	ldr	r3, [pc, #120]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 8002286:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002288:	4a1d      	ldr	r2, [pc, #116]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 800228a:	f023 0301 	bic.w	r3, r3, #1
 800228e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002290:	f7fe fcae 	bl	8000bf0 <HAL_GetTick>
 8002294:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002298:	f7fe fcaa 	bl	8000bf0 <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e200      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80022aa:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80022ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f0      	bne.n	8002298 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0320 	and.w	r3, r3, #32
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d039      	beq.n	8002336 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	699b      	ldr	r3, [r3, #24]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d01c      	beq.n	8002304 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80022ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80022d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022d4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80022d6:	f7fe fc8b 	bl	8000bf0 <HAL_GetTick>
 80022da:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80022dc:	e008      	b.n	80022f0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022de:	f7fe fc87 	bl	8000bf0 <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d901      	bls.n	80022f0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e1dd      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80022f0:	4b03      	ldr	r3, [pc, #12]	@ (8002300 <HAL_RCC_OscConfig+0x4f8>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0f0      	beq.n	80022de <HAL_RCC_OscConfig+0x4d6>
 80022fc:	e01b      	b.n	8002336 <HAL_RCC_OscConfig+0x52e>
 80022fe:	bf00      	nop
 8002300:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002304:	4b9b      	ldr	r3, [pc, #620]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a9a      	ldr	r2, [pc, #616]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800230a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800230e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002310:	f7fe fc6e 	bl	8000bf0 <HAL_GetTick>
 8002314:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002318:	f7fe fc6a 	bl	8000bf0 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e1c0      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800232a:	4b92      	ldr	r3, [pc, #584]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1f0      	bne.n	8002318 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0304 	and.w	r3, r3, #4
 800233e:	2b00      	cmp	r3, #0
 8002340:	f000 8081 	beq.w	8002446 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002344:	4b8c      	ldr	r3, [pc, #560]	@ (8002578 <HAL_RCC_OscConfig+0x770>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a8b      	ldr	r2, [pc, #556]	@ (8002578 <HAL_RCC_OscConfig+0x770>)
 800234a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800234e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002350:	f7fe fc4e 	bl	8000bf0 <HAL_GetTick>
 8002354:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002358:	f7fe fc4a 	bl	8000bf0 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b64      	cmp	r3, #100	@ 0x64
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e1a0      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800236a:	4b83      	ldr	r3, [pc, #524]	@ (8002578 <HAL_RCC_OscConfig+0x770>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0f0      	beq.n	8002358 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d106      	bne.n	800238c <HAL_RCC_OscConfig+0x584>
 800237e:	4b7d      	ldr	r3, [pc, #500]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002382:	4a7c      	ldr	r2, [pc, #496]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	6713      	str	r3, [r2, #112]	@ 0x70
 800238a:	e02d      	b.n	80023e8 <HAL_RCC_OscConfig+0x5e0>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d10c      	bne.n	80023ae <HAL_RCC_OscConfig+0x5a6>
 8002394:	4b77      	ldr	r3, [pc, #476]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002398:	4a76      	ldr	r2, [pc, #472]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800239a:	f023 0301 	bic.w	r3, r3, #1
 800239e:	6713      	str	r3, [r2, #112]	@ 0x70
 80023a0:	4b74      	ldr	r3, [pc, #464]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023a4:	4a73      	ldr	r2, [pc, #460]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023a6:	f023 0304 	bic.w	r3, r3, #4
 80023aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80023ac:	e01c      	b.n	80023e8 <HAL_RCC_OscConfig+0x5e0>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	2b05      	cmp	r3, #5
 80023b4:	d10c      	bne.n	80023d0 <HAL_RCC_OscConfig+0x5c8>
 80023b6:	4b6f      	ldr	r3, [pc, #444]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ba:	4a6e      	ldr	r2, [pc, #440]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023bc:	f043 0304 	orr.w	r3, r3, #4
 80023c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80023c2:	4b6c      	ldr	r3, [pc, #432]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023c6:	4a6b      	ldr	r2, [pc, #428]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023c8:	f043 0301 	orr.w	r3, r3, #1
 80023cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80023ce:	e00b      	b.n	80023e8 <HAL_RCC_OscConfig+0x5e0>
 80023d0:	4b68      	ldr	r3, [pc, #416]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023d4:	4a67      	ldr	r2, [pc, #412]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023d6:	f023 0301 	bic.w	r3, r3, #1
 80023da:	6713      	str	r3, [r2, #112]	@ 0x70
 80023dc:	4b65      	ldr	r3, [pc, #404]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e0:	4a64      	ldr	r2, [pc, #400]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80023e2:	f023 0304 	bic.w	r3, r3, #4
 80023e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d015      	beq.n	800241c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f0:	f7fe fbfe 	bl	8000bf0 <HAL_GetTick>
 80023f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023f6:	e00a      	b.n	800240e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023f8:	f7fe fbfa 	bl	8000bf0 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002406:	4293      	cmp	r3, r2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e14e      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800240e:	4b59      	ldr	r3, [pc, #356]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0ee      	beq.n	80023f8 <HAL_RCC_OscConfig+0x5f0>
 800241a:	e014      	b.n	8002446 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800241c:	f7fe fbe8 	bl	8000bf0 <HAL_GetTick>
 8002420:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002422:	e00a      	b.n	800243a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002424:	f7fe fbe4 	bl	8000bf0 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002432:	4293      	cmp	r3, r2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e138      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800243a:	4b4e      	ldr	r3, [pc, #312]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800243c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d1ee      	bne.n	8002424 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244a:	2b00      	cmp	r3, #0
 800244c:	f000 812d 	beq.w	80026aa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002450:	4b48      	ldr	r3, [pc, #288]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002452:	691b      	ldr	r3, [r3, #16]
 8002454:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002458:	2b18      	cmp	r3, #24
 800245a:	f000 80bd 	beq.w	80025d8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002462:	2b02      	cmp	r3, #2
 8002464:	f040 809e 	bne.w	80025a4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002468:	4b42      	ldr	r3, [pc, #264]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a41      	ldr	r2, [pc, #260]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800246e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002472:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002474:	f7fe fbbc 	bl	8000bf0 <HAL_GetTick>
 8002478:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800247c:	f7fe fbb8 	bl	8000bf0 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e10e      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800248e:	4b39      	ldr	r3, [pc, #228]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f0      	bne.n	800247c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800249a:	4b36      	ldr	r3, [pc, #216]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800249c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800249e:	4b37      	ldr	r3, [pc, #220]	@ (800257c <HAL_RCC_OscConfig+0x774>)
 80024a0:	4013      	ands	r3, r2
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80024aa:	0112      	lsls	r2, r2, #4
 80024ac:	430a      	orrs	r2, r1
 80024ae:	4931      	ldr	r1, [pc, #196]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	628b      	str	r3, [r1, #40]	@ 0x28
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b8:	3b01      	subs	r3, #1
 80024ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024c2:	3b01      	subs	r3, #1
 80024c4:	025b      	lsls	r3, r3, #9
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	431a      	orrs	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ce:	3b01      	subs	r3, #1
 80024d0:	041b      	lsls	r3, r3, #16
 80024d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80024d6:	431a      	orrs	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024dc:	3b01      	subs	r3, #1
 80024de:	061b      	lsls	r3, r3, #24
 80024e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80024e4:	4923      	ldr	r1, [pc, #140]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80024e6:	4313      	orrs	r3, r2
 80024e8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80024ea:	4b22      	ldr	r3, [pc, #136]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80024ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ee:	4a21      	ldr	r2, [pc, #132]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80024f0:	f023 0301 	bic.w	r3, r3, #1
 80024f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 80024f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024fa:	4b21      	ldr	r3, [pc, #132]	@ (8002580 <HAL_RCC_OscConfig+0x778>)
 80024fc:	4013      	ands	r3, r2
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002502:	00d2      	lsls	r2, r2, #3
 8002504:	491b      	ldr	r1, [pc, #108]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002506:	4313      	orrs	r3, r2
 8002508:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800250a:	4b1a      	ldr	r3, [pc, #104]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800250c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250e:	f023 020c 	bic.w	r2, r3, #12
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002516:	4917      	ldr	r1, [pc, #92]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002518:	4313      	orrs	r3, r2
 800251a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800251c:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800251e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002520:	f023 0202 	bic.w	r2, r3, #2
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002528:	4912      	ldr	r1, [pc, #72]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800252a:	4313      	orrs	r3, r2
 800252c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800252e:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002532:	4a10      	ldr	r2, [pc, #64]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002538:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800253a:	4b0e      	ldr	r3, [pc, #56]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800253c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800253e:	4a0d      	ldr	r2, [pc, #52]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002540:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002544:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002546:	4b0b      	ldr	r3, [pc, #44]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254a:	4a0a      	ldr	r2, [pc, #40]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 800254c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002550:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002552:	4b08      	ldr	r3, [pc, #32]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002556:	4a07      	ldr	r2, [pc, #28]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002558:	f043 0301 	orr.w	r3, r3, #1
 800255c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800255e:	4b05      	ldr	r3, [pc, #20]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a04      	ldr	r2, [pc, #16]	@ (8002574 <HAL_RCC_OscConfig+0x76c>)
 8002564:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800256a:	f7fe fb41 	bl	8000bf0 <HAL_GetTick>
 800256e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002570:	e011      	b.n	8002596 <HAL_RCC_OscConfig+0x78e>
 8002572:	bf00      	nop
 8002574:	58024400 	.word	0x58024400
 8002578:	58024800 	.word	0x58024800
 800257c:	fffffc0c 	.word	0xfffffc0c
 8002580:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002584:	f7fe fb34 	bl	8000bf0 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e08a      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002596:	4b47      	ldr	r3, [pc, #284]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f0      	beq.n	8002584 <HAL_RCC_OscConfig+0x77c>
 80025a2:	e082      	b.n	80026aa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025a4:	4b43      	ldr	r3, [pc, #268]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a42      	ldr	r2, [pc, #264]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 80025aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b0:	f7fe fb1e 	bl	8000bf0 <HAL_GetTick>
 80025b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b8:	f7fe fb1a 	bl	8000bf0 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e070      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025ca:	4b3a      	ldr	r3, [pc, #232]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1f0      	bne.n	80025b8 <HAL_RCC_OscConfig+0x7b0>
 80025d6:	e068      	b.n	80026aa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80025d8:	4b36      	ldr	r3, [pc, #216]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 80025da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025dc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80025de:	4b35      	ldr	r3, [pc, #212]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d031      	beq.n	8002650 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	f003 0203 	and.w	r2, r3, #3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d12a      	bne.n	8002650 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	091b      	lsrs	r3, r3, #4
 80025fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002606:	429a      	cmp	r2, r3
 8002608:	d122      	bne.n	8002650 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002614:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002616:	429a      	cmp	r2, r3
 8002618:	d11a      	bne.n	8002650 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	0a5b      	lsrs	r3, r3, #9
 800261e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002626:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002628:	429a      	cmp	r2, r3
 800262a:	d111      	bne.n	8002650 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	0c1b      	lsrs	r3, r3, #16
 8002630:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002638:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800263a:	429a      	cmp	r2, r3
 800263c:	d108      	bne.n	8002650 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	0e1b      	lsrs	r3, r3, #24
 8002642:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800264a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800264c:	429a      	cmp	r2, r3
 800264e:	d001      	beq.n	8002654 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e02b      	b.n	80026ac <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002654:	4b17      	ldr	r3, [pc, #92]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 8002656:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002658:	08db      	lsrs	r3, r3, #3
 800265a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800265e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	429a      	cmp	r2, r3
 8002668:	d01f      	beq.n	80026aa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800266a:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 800266c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266e:	4a11      	ldr	r2, [pc, #68]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 8002670:	f023 0301 	bic.w	r3, r3, #1
 8002674:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002676:	f7fe fabb 	bl	8000bf0 <HAL_GetTick>
 800267a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800267c:	bf00      	nop
 800267e:	f7fe fab7 	bl	8000bf0 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002686:	4293      	cmp	r3, r2
 8002688:	d0f9      	beq.n	800267e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800268a:	4b0a      	ldr	r3, [pc, #40]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 800268c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800268e:	4b0a      	ldr	r3, [pc, #40]	@ (80026b8 <HAL_RCC_OscConfig+0x8b0>)
 8002690:	4013      	ands	r3, r2
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002696:	00d2      	lsls	r2, r2, #3
 8002698:	4906      	ldr	r1, [pc, #24]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 800269a:	4313      	orrs	r3, r2
 800269c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800269e:	4b05      	ldr	r3, [pc, #20]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 80026a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a2:	4a04      	ldr	r2, [pc, #16]	@ (80026b4 <HAL_RCC_OscConfig+0x8ac>)
 80026a4:	f043 0301 	orr.w	r3, r3, #1
 80026a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3730      	adds	r7, #48	@ 0x30
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	58024400 	.word	0x58024400
 80026b8:	ffff0007 	.word	0xffff0007

080026bc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e19c      	b.n	8002a0a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026d0:	4b8a      	ldr	r3, [pc, #552]	@ (80028fc <HAL_RCC_ClockConfig+0x240>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 030f 	and.w	r3, r3, #15
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d910      	bls.n	8002700 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026de:	4b87      	ldr	r3, [pc, #540]	@ (80028fc <HAL_RCC_ClockConfig+0x240>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f023 020f 	bic.w	r2, r3, #15
 80026e6:	4985      	ldr	r1, [pc, #532]	@ (80028fc <HAL_RCC_ClockConfig+0x240>)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ee:	4b83      	ldr	r3, [pc, #524]	@ (80028fc <HAL_RCC_ClockConfig+0x240>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d001      	beq.n	8002700 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e184      	b.n	8002a0a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	d010      	beq.n	800272e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	691a      	ldr	r2, [r3, #16]
 8002710:	4b7b      	ldr	r3, [pc, #492]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002718:	429a      	cmp	r2, r3
 800271a:	d908      	bls.n	800272e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800271c:	4b78      	ldr	r3, [pc, #480]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	4975      	ldr	r1, [pc, #468]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800272a:	4313      	orrs	r3, r2
 800272c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0308 	and.w	r3, r3, #8
 8002736:	2b00      	cmp	r3, #0
 8002738:	d010      	beq.n	800275c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	695a      	ldr	r2, [r3, #20]
 800273e:	4b70      	ldr	r3, [pc, #448]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002746:	429a      	cmp	r2, r3
 8002748:	d908      	bls.n	800275c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800274a:	4b6d      	ldr	r3, [pc, #436]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	496a      	ldr	r1, [pc, #424]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 8002758:	4313      	orrs	r3, r2
 800275a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0310 	and.w	r3, r3, #16
 8002764:	2b00      	cmp	r3, #0
 8002766:	d010      	beq.n	800278a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	699a      	ldr	r2, [r3, #24]
 800276c:	4b64      	ldr	r3, [pc, #400]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800276e:	69db      	ldr	r3, [r3, #28]
 8002770:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002774:	429a      	cmp	r2, r3
 8002776:	d908      	bls.n	800278a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002778:	4b61      	ldr	r3, [pc, #388]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800277a:	69db      	ldr	r3, [r3, #28]
 800277c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	495e      	ldr	r1, [pc, #376]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 8002786:	4313      	orrs	r3, r2
 8002788:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0320 	and.w	r3, r3, #32
 8002792:	2b00      	cmp	r3, #0
 8002794:	d010      	beq.n	80027b8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69da      	ldr	r2, [r3, #28]
 800279a:	4b59      	ldr	r3, [pc, #356]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d908      	bls.n	80027b8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80027a6:	4b56      	ldr	r3, [pc, #344]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	4953      	ldr	r1, [pc, #332]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d010      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	f003 030f 	and.w	r3, r3, #15
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d908      	bls.n	80027e6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027d4:	4b4a      	ldr	r3, [pc, #296]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	f023 020f 	bic.w	r2, r3, #15
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	4947      	ldr	r1, [pc, #284]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d055      	beq.n	800289e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80027f2:	4b43      	ldr	r3, [pc, #268]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	4940      	ldr	r1, [pc, #256]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 8002800:	4313      	orrs	r3, r2
 8002802:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d107      	bne.n	800281c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800280c:	4b3c      	ldr	r3, [pc, #240]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d121      	bne.n	800285c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e0f6      	b.n	8002a0a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	2b03      	cmp	r3, #3
 8002822:	d107      	bne.n	8002834 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002824:	4b36      	ldr	r3, [pc, #216]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d115      	bne.n	800285c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e0ea      	b.n	8002a0a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d107      	bne.n	800284c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800283c:	4b30      	ldr	r3, [pc, #192]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002844:	2b00      	cmp	r3, #0
 8002846:	d109      	bne.n	800285c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e0de      	b.n	8002a0a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800284c:	4b2c      	ldr	r3, [pc, #176]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e0d6      	b.n	8002a0a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800285c:	4b28      	ldr	r3, [pc, #160]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	f023 0207 	bic.w	r2, r3, #7
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	4925      	ldr	r1, [pc, #148]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800286a:	4313      	orrs	r3, r2
 800286c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800286e:	f7fe f9bf 	bl	8000bf0 <HAL_GetTick>
 8002872:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002874:	e00a      	b.n	800288c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002876:	f7fe f9bb 	bl	8000bf0 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002884:	4293      	cmp	r3, r2
 8002886:	d901      	bls.n	800288c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e0be      	b.n	8002a0a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800288c:	4b1c      	ldr	r3, [pc, #112]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 800288e:	691b      	ldr	r3, [r3, #16]
 8002890:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	429a      	cmp	r2, r3
 800289c:	d1eb      	bne.n	8002876 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d010      	beq.n	80028cc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68da      	ldr	r2, [r3, #12]
 80028ae:	4b14      	ldr	r3, [pc, #80]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	f003 030f 	and.w	r3, r3, #15
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d208      	bcs.n	80028cc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028ba:	4b11      	ldr	r3, [pc, #68]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	f023 020f 	bic.w	r2, r3, #15
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	490e      	ldr	r1, [pc, #56]	@ (8002900 <HAL_RCC_ClockConfig+0x244>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028cc:	4b0b      	ldr	r3, [pc, #44]	@ (80028fc <HAL_RCC_ClockConfig+0x240>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 030f 	and.w	r3, r3, #15
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d214      	bcs.n	8002904 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028da:	4b08      	ldr	r3, [pc, #32]	@ (80028fc <HAL_RCC_ClockConfig+0x240>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f023 020f 	bic.w	r2, r3, #15
 80028e2:	4906      	ldr	r1, [pc, #24]	@ (80028fc <HAL_RCC_ClockConfig+0x240>)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ea:	4b04      	ldr	r3, [pc, #16]	@ (80028fc <HAL_RCC_ClockConfig+0x240>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 030f 	and.w	r3, r3, #15
 80028f2:	683a      	ldr	r2, [r7, #0]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d005      	beq.n	8002904 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e086      	b.n	8002a0a <HAL_RCC_ClockConfig+0x34e>
 80028fc:	52002000 	.word	0x52002000
 8002900:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0304 	and.w	r3, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	d010      	beq.n	8002932 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691a      	ldr	r2, [r3, #16]
 8002914:	4b3f      	ldr	r3, [pc, #252]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800291c:	429a      	cmp	r2, r3
 800291e:	d208      	bcs.n	8002932 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002920:	4b3c      	ldr	r3, [pc, #240]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	4939      	ldr	r1, [pc, #228]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 800292e:	4313      	orrs	r3, r2
 8002930:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	2b00      	cmp	r3, #0
 800293c:	d010      	beq.n	8002960 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	695a      	ldr	r2, [r3, #20]
 8002942:	4b34      	ldr	r3, [pc, #208]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800294a:	429a      	cmp	r2, r3
 800294c:	d208      	bcs.n	8002960 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800294e:	4b31      	ldr	r3, [pc, #196]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 8002950:	69db      	ldr	r3, [r3, #28]
 8002952:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	492e      	ldr	r1, [pc, #184]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 800295c:	4313      	orrs	r3, r2
 800295e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0310 	and.w	r3, r3, #16
 8002968:	2b00      	cmp	r3, #0
 800296a:	d010      	beq.n	800298e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	699a      	ldr	r2, [r3, #24]
 8002970:	4b28      	ldr	r3, [pc, #160]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 8002972:	69db      	ldr	r3, [r3, #28]
 8002974:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002978:	429a      	cmp	r2, r3
 800297a:	d208      	bcs.n	800298e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800297c:	4b25      	ldr	r3, [pc, #148]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	4922      	ldr	r1, [pc, #136]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 800298a:	4313      	orrs	r3, r2
 800298c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0320 	and.w	r3, r3, #32
 8002996:	2b00      	cmp	r3, #0
 8002998:	d010      	beq.n	80029bc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69da      	ldr	r2, [r3, #28]
 800299e:	4b1d      	ldr	r3, [pc, #116]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d208      	bcs.n	80029bc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80029aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	4917      	ldr	r1, [pc, #92]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80029bc:	f000 f834 	bl	8002a28 <HAL_RCC_GetSysClockFreq>
 80029c0:	4602      	mov	r2, r0
 80029c2:	4b14      	ldr	r3, [pc, #80]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 80029c4:	699b      	ldr	r3, [r3, #24]
 80029c6:	0a1b      	lsrs	r3, r3, #8
 80029c8:	f003 030f 	and.w	r3, r3, #15
 80029cc:	4912      	ldr	r1, [pc, #72]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 80029ce:	5ccb      	ldrb	r3, [r1, r3]
 80029d0:	f003 031f 	and.w	r3, r3, #31
 80029d4:	fa22 f303 	lsr.w	r3, r2, r3
 80029d8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80029da:	4b0e      	ldr	r3, [pc, #56]	@ (8002a14 <HAL_RCC_ClockConfig+0x358>)
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	4a0d      	ldr	r2, [pc, #52]	@ (8002a18 <HAL_RCC_ClockConfig+0x35c>)
 80029e4:	5cd3      	ldrb	r3, [r2, r3]
 80029e6:	f003 031f 	and.w	r3, r3, #31
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	fa22 f303 	lsr.w	r3, r2, r3
 80029f0:	4a0a      	ldr	r2, [pc, #40]	@ (8002a1c <HAL_RCC_ClockConfig+0x360>)
 80029f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80029f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002a20 <HAL_RCC_ClockConfig+0x364>)
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80029fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002a24 <HAL_RCC_ClockConfig+0x368>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fe f8ac 	bl	8000b5c <HAL_InitTick>
 8002a04:	4603      	mov	r3, r0
 8002a06:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3718      	adds	r7, #24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	58024400 	.word	0x58024400
 8002a18:	08004ad8 	.word	0x08004ad8
 8002a1c:	24000004 	.word	0x24000004
 8002a20:	24000000 	.word	0x24000000
 8002a24:	24000008 	.word	0x24000008

08002a28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b089      	sub	sp, #36	@ 0x24
 8002a2c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a2e:	4bb3      	ldr	r3, [pc, #716]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a36:	2b18      	cmp	r3, #24
 8002a38:	f200 8155 	bhi.w	8002ce6 <HAL_RCC_GetSysClockFreq+0x2be>
 8002a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a44 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a42:	bf00      	nop
 8002a44:	08002aa9 	.word	0x08002aa9
 8002a48:	08002ce7 	.word	0x08002ce7
 8002a4c:	08002ce7 	.word	0x08002ce7
 8002a50:	08002ce7 	.word	0x08002ce7
 8002a54:	08002ce7 	.word	0x08002ce7
 8002a58:	08002ce7 	.word	0x08002ce7
 8002a5c:	08002ce7 	.word	0x08002ce7
 8002a60:	08002ce7 	.word	0x08002ce7
 8002a64:	08002acf 	.word	0x08002acf
 8002a68:	08002ce7 	.word	0x08002ce7
 8002a6c:	08002ce7 	.word	0x08002ce7
 8002a70:	08002ce7 	.word	0x08002ce7
 8002a74:	08002ce7 	.word	0x08002ce7
 8002a78:	08002ce7 	.word	0x08002ce7
 8002a7c:	08002ce7 	.word	0x08002ce7
 8002a80:	08002ce7 	.word	0x08002ce7
 8002a84:	08002ad5 	.word	0x08002ad5
 8002a88:	08002ce7 	.word	0x08002ce7
 8002a8c:	08002ce7 	.word	0x08002ce7
 8002a90:	08002ce7 	.word	0x08002ce7
 8002a94:	08002ce7 	.word	0x08002ce7
 8002a98:	08002ce7 	.word	0x08002ce7
 8002a9c:	08002ce7 	.word	0x08002ce7
 8002aa0:	08002ce7 	.word	0x08002ce7
 8002aa4:	08002adb 	.word	0x08002adb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002aa8:	4b94      	ldr	r3, [pc, #592]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0320 	and.w	r3, r3, #32
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d009      	beq.n	8002ac8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002ab4:	4b91      	ldr	r3, [pc, #580]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	08db      	lsrs	r3, r3, #3
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	4a90      	ldr	r2, [pc, #576]	@ (8002d00 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ac4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002ac6:	e111      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002ac8:	4b8d      	ldr	r3, [pc, #564]	@ (8002d00 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002aca:	61bb      	str	r3, [r7, #24]
      break;
 8002acc:	e10e      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002ace:	4b8d      	ldr	r3, [pc, #564]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002ad0:	61bb      	str	r3, [r7, #24]
      break;
 8002ad2:	e10b      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002ad4:	4b8c      	ldr	r3, [pc, #560]	@ (8002d08 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002ad6:	61bb      	str	r3, [r7, #24]
      break;
 8002ad8:	e108      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002ada:	4b88      	ldr	r3, [pc, #544]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	f003 0303 	and.w	r3, r3, #3
 8002ae2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002ae4:	4b85      	ldr	r3, [pc, #532]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae8:	091b      	lsrs	r3, r3, #4
 8002aea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002aee:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002af0:	4b82      	ldr	r3, [pc, #520]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002afa:	4b80      	ldr	r3, [pc, #512]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002afe:	08db      	lsrs	r3, r3, #3
 8002b00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	fb02 f303 	mul.w	r3, r2, r3
 8002b0a:	ee07 3a90 	vmov	s15, r3
 8002b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b12:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f000 80e1 	beq.w	8002ce0 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	f000 8083 	beq.w	8002c2c <HAL_RCC_GetSysClockFreq+0x204>
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	f200 80a1 	bhi.w	8002c70 <HAL_RCC_GetSysClockFreq+0x248>
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_RCC_GetSysClockFreq+0x114>
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d056      	beq.n	8002be8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002b3a:	e099      	b.n	8002c70 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b3c:	4b6f      	ldr	r3, [pc, #444]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0320 	and.w	r3, r3, #32
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d02d      	beq.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002b48:	4b6c      	ldr	r3, [pc, #432]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	08db      	lsrs	r3, r3, #3
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	4a6b      	ldr	r2, [pc, #428]	@ (8002d00 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002b54:	fa22 f303 	lsr.w	r3, r2, r3
 8002b58:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	ee07 3a90 	vmov	s15, r3
 8002b60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	ee07 3a90 	vmov	s15, r3
 8002b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b72:	4b62      	ldr	r3, [pc, #392]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b7a:	ee07 3a90 	vmov	s15, r3
 8002b7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b82:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b86:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002d0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b9e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002ba2:	e087      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	ee07 3a90 	vmov	s15, r3
 8002baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bae:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002d10 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002bb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bb6:	4b51      	ldr	r3, [pc, #324]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bbe:	ee07 3a90 	vmov	s15, r3
 8002bc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002bca:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002d0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002bce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002be2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002be6:	e065      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	ee07 3a90 	vmov	s15, r3
 8002bee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bf2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002d14 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002bf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bfa:	4b40      	ldr	r3, [pc, #256]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c02:	ee07 3a90 	vmov	s15, r3
 8002c06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c0e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002d0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c26:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c2a:	e043      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	ee07 3a90 	vmov	s15, r3
 8002c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c36:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002d18 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002c3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c3e:	4b2f      	ldr	r3, [pc, #188]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c46:	ee07 3a90 	vmov	s15, r3
 8002c4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c52:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002d0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c6e:	e021      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	ee07 3a90 	vmov	s15, r3
 8002c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c7a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002d14 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002c7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c82:	4b1e      	ldr	r3, [pc, #120]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c8a:	ee07 3a90 	vmov	s15, r3
 8002c8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c92:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c96:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002d0c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ca2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ca6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002cb2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002cb4:	4b11      	ldr	r3, [pc, #68]	@ (8002cfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb8:	0a5b      	lsrs	r3, r3, #9
 8002cba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	ee07 3a90 	vmov	s15, r3
 8002cc8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ccc:	edd7 6a07 	vldr	s13, [r7, #28]
 8002cd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cd8:	ee17 3a90 	vmov	r3, s15
 8002cdc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002cde:	e005      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	61bb      	str	r3, [r7, #24]
      break;
 8002ce4:	e002      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002ce6:	4b07      	ldr	r3, [pc, #28]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002ce8:	61bb      	str	r3, [r7, #24]
      break;
 8002cea:	bf00      	nop
  }

  return sysclockfreq;
 8002cec:	69bb      	ldr	r3, [r7, #24]
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3724      	adds	r7, #36	@ 0x24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	58024400 	.word	0x58024400
 8002d00:	03d09000 	.word	0x03d09000
 8002d04:	003d0900 	.word	0x003d0900
 8002d08:	007a1200 	.word	0x007a1200
 8002d0c:	46000000 	.word	0x46000000
 8002d10:	4c742400 	.word	0x4c742400
 8002d14:	4a742400 	.word	0x4a742400
 8002d18:	4af42400 	.word	0x4af42400

08002d1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002d22:	f7ff fe81 	bl	8002a28 <HAL_RCC_GetSysClockFreq>
 8002d26:	4602      	mov	r2, r0
 8002d28:	4b10      	ldr	r3, [pc, #64]	@ (8002d6c <HAL_RCC_GetHCLKFreq+0x50>)
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	0a1b      	lsrs	r3, r3, #8
 8002d2e:	f003 030f 	and.w	r3, r3, #15
 8002d32:	490f      	ldr	r1, [pc, #60]	@ (8002d70 <HAL_RCC_GetHCLKFreq+0x54>)
 8002d34:	5ccb      	ldrb	r3, [r1, r3]
 8002d36:	f003 031f 	and.w	r3, r3, #31
 8002d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d3e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d40:	4b0a      	ldr	r3, [pc, #40]	@ (8002d6c <HAL_RCC_GetHCLKFreq+0x50>)
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	f003 030f 	and.w	r3, r3, #15
 8002d48:	4a09      	ldr	r2, [pc, #36]	@ (8002d70 <HAL_RCC_GetHCLKFreq+0x54>)
 8002d4a:	5cd3      	ldrb	r3, [r2, r3]
 8002d4c:	f003 031f 	and.w	r3, r3, #31
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	fa22 f303 	lsr.w	r3, r2, r3
 8002d56:	4a07      	ldr	r2, [pc, #28]	@ (8002d74 <HAL_RCC_GetHCLKFreq+0x58>)
 8002d58:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002d5a:	4a07      	ldr	r2, [pc, #28]	@ (8002d78 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002d60:	4b04      	ldr	r3, [pc, #16]	@ (8002d74 <HAL_RCC_GetHCLKFreq+0x58>)
 8002d62:	681b      	ldr	r3, [r3, #0]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	58024400 	.word	0x58024400
 8002d70:	08004ad8 	.word	0x08004ad8
 8002d74:	24000004 	.word	0x24000004
 8002d78:	24000000 	.word	0x24000000

08002d7c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d80:	b0ca      	sub	sp, #296	@ 0x128
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d88:	2300      	movs	r3, #0
 8002d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d8e:	2300      	movs	r3, #0
 8002d90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d9c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002da0:	2500      	movs	r5, #0
 8002da2:	ea54 0305 	orrs.w	r3, r4, r5
 8002da6:	d049      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002db2:	d02f      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002db4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002db8:	d828      	bhi.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002dba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002dbe:	d01a      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002dc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002dc4:	d822      	bhi.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002dca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002dce:	d007      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002dd0:	e01c      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dd2:	4bb8      	ldr	r3, [pc, #736]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd6:	4ab7      	ldr	r2, [pc, #732]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ddc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002dde:	e01a      	b.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002de4:	3308      	adds	r3, #8
 8002de6:	2102      	movs	r1, #2
 8002de8:	4618      	mov	r0, r3
 8002dea:	f001 f9d1 	bl	8004190 <RCCEx_PLL2_Config>
 8002dee:	4603      	mov	r3, r0
 8002df0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002df4:	e00f      	b.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dfa:	3328      	adds	r3, #40	@ 0x28
 8002dfc:	2102      	movs	r1, #2
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f001 fa78 	bl	80042f4 <RCCEx_PLL3_Config>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002e0a:	e004      	b.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e12:	e000      	b.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002e14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10a      	bne.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002e1e:	4ba5      	ldr	r3, [pc, #660]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e22:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e2c:	4aa1      	ldr	r2, [pc, #644]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e2e:	430b      	orrs	r3, r1
 8002e30:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e32:	e003      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e44:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002e48:	f04f 0900 	mov.w	r9, #0
 8002e4c:	ea58 0309 	orrs.w	r3, r8, r9
 8002e50:	d047      	beq.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e58:	2b04      	cmp	r3, #4
 8002e5a:	d82a      	bhi.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002e64 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e62:	bf00      	nop
 8002e64:	08002e79 	.word	0x08002e79
 8002e68:	08002e87 	.word	0x08002e87
 8002e6c:	08002e9d 	.word	0x08002e9d
 8002e70:	08002ebb 	.word	0x08002ebb
 8002e74:	08002ebb 	.word	0x08002ebb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e78:	4b8e      	ldr	r3, [pc, #568]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e7c:	4a8d      	ldr	r2, [pc, #564]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e84:	e01a      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e8a:	3308      	adds	r3, #8
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f001 f97e 	bl	8004190 <RCCEx_PLL2_Config>
 8002e94:	4603      	mov	r3, r0
 8002e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e9a:	e00f      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ea0:	3328      	adds	r3, #40	@ 0x28
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f001 fa25 	bl	80042f4 <RCCEx_PLL3_Config>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002eb0:	e004      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002eb8:	e000      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002eba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ebc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10a      	bne.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ec4:	4b7b      	ldr	r3, [pc, #492]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ec8:	f023 0107 	bic.w	r1, r3, #7
 8002ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed2:	4a78      	ldr	r2, [pc, #480]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ed4:	430b      	orrs	r3, r1
 8002ed6:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ed8:	e003      	b.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ede:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eea:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002eee:	f04f 0b00 	mov.w	fp, #0
 8002ef2:	ea5a 030b 	orrs.w	r3, sl, fp
 8002ef6:	d04c      	beq.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002efe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f02:	d030      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002f04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f08:	d829      	bhi.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002f0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f0c:	d02d      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002f0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f10:	d825      	bhi.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002f12:	2b80      	cmp	r3, #128	@ 0x80
 8002f14:	d018      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002f16:	2b80      	cmp	r3, #128	@ 0x80
 8002f18:	d821      	bhi.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002f1e:	2b40      	cmp	r3, #64	@ 0x40
 8002f20:	d007      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002f22:	e01c      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f24:	4b63      	ldr	r3, [pc, #396]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f28:	4a62      	ldr	r2, [pc, #392]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002f30:	e01c      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f36:	3308      	adds	r3, #8
 8002f38:	2100      	movs	r1, #0
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f001 f928 	bl	8004190 <RCCEx_PLL2_Config>
 8002f40:	4603      	mov	r3, r0
 8002f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002f46:	e011      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f4c:	3328      	adds	r3, #40	@ 0x28
 8002f4e:	2100      	movs	r1, #0
 8002f50:	4618      	mov	r0, r3
 8002f52:	f001 f9cf 	bl	80042f4 <RCCEx_PLL3_Config>
 8002f56:	4603      	mov	r3, r0
 8002f58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002f5c:	e006      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f64:	e002      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002f66:	bf00      	nop
 8002f68:	e000      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002f6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10a      	bne.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002f74:	4b4f      	ldr	r3, [pc, #316]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f78:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f82:	4a4c      	ldr	r2, [pc, #304]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f84:	430b      	orrs	r3, r1
 8002f86:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f88:	e003      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f9a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002f9e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002fa8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002fac:	460b      	mov	r3, r1
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	d053      	beq.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fb6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002fba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fbe:	d035      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002fc0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fc4:	d82e      	bhi.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002fc6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002fca:	d031      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002fcc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002fd0:	d828      	bhi.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002fd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fd6:	d01a      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002fd8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fdc:	d822      	bhi.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002fe2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002fe6:	d007      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002fe8:	e01c      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fea:	4b32      	ldr	r3, [pc, #200]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fee:	4a31      	ldr	r2, [pc, #196]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ff0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ff4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ff6:	e01c      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ffc:	3308      	adds	r3, #8
 8002ffe:	2100      	movs	r1, #0
 8003000:	4618      	mov	r0, r3
 8003002:	f001 f8c5 	bl	8004190 <RCCEx_PLL2_Config>
 8003006:	4603      	mov	r3, r0
 8003008:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800300c:	e011      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800300e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003012:	3328      	adds	r3, #40	@ 0x28
 8003014:	2100      	movs	r1, #0
 8003016:	4618      	mov	r0, r3
 8003018:	f001 f96c 	bl	80042f4 <RCCEx_PLL3_Config>
 800301c:	4603      	mov	r3, r0
 800301e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003022:	e006      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800302a:	e002      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800302c:	bf00      	nop
 800302e:	e000      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003030:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003032:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003036:	2b00      	cmp	r3, #0
 8003038:	d10b      	bne.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800303a:	4b1e      	ldr	r3, [pc, #120]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800303c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003046:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800304a:	4a1a      	ldr	r2, [pc, #104]	@ (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800304c:	430b      	orrs	r3, r1
 800304e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003050:	e003      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003056:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800305a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800305e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003062:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003066:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800306a:	2300      	movs	r3, #0
 800306c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003070:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003074:	460b      	mov	r3, r1
 8003076:	4313      	orrs	r3, r2
 8003078:	d056      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800307a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800307e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003082:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003086:	d038      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003088:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800308c:	d831      	bhi.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800308e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003092:	d034      	beq.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003094:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003098:	d82b      	bhi.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800309a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800309e:	d01d      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x360>
 80030a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80030a4:	d825      	bhi.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d006      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80030aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030ae:	d00a      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80030b0:	e01f      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80030b2:	bf00      	nop
 80030b4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030b8:	4ba2      	ldr	r3, [pc, #648]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030bc:	4aa1      	ldr	r2, [pc, #644]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80030c4:	e01c      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80030c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030ca:	3308      	adds	r3, #8
 80030cc:	2100      	movs	r1, #0
 80030ce:	4618      	mov	r0, r3
 80030d0:	f001 f85e 	bl	8004190 <RCCEx_PLL2_Config>
 80030d4:	4603      	mov	r3, r0
 80030d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80030da:	e011      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80030dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e0:	3328      	adds	r3, #40	@ 0x28
 80030e2:	2100      	movs	r1, #0
 80030e4:	4618      	mov	r0, r3
 80030e6:	f001 f905 	bl	80042f4 <RCCEx_PLL3_Config>
 80030ea:	4603      	mov	r3, r0
 80030ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80030f0:	e006      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80030f8:	e002      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80030fa:	bf00      	nop
 80030fc:	e000      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80030fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003100:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003104:	2b00      	cmp	r3, #0
 8003106:	d10b      	bne.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003108:	4b8e      	ldr	r3, [pc, #568]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800310a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003114:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003118:	4a8a      	ldr	r2, [pc, #552]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800311a:	430b      	orrs	r3, r1
 800311c:	6593      	str	r3, [r2, #88]	@ 0x58
 800311e:	e003      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003120:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003124:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800312c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003130:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003134:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003138:	2300      	movs	r3, #0
 800313a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800313e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003142:	460b      	mov	r3, r1
 8003144:	4313      	orrs	r3, r2
 8003146:	d03a      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800314c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800314e:	2b30      	cmp	r3, #48	@ 0x30
 8003150:	d01f      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003152:	2b30      	cmp	r3, #48	@ 0x30
 8003154:	d819      	bhi.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003156:	2b20      	cmp	r3, #32
 8003158:	d00c      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800315a:	2b20      	cmp	r3, #32
 800315c:	d815      	bhi.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800315e:	2b00      	cmp	r3, #0
 8003160:	d019      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003162:	2b10      	cmp	r3, #16
 8003164:	d111      	bne.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003166:	4b77      	ldr	r3, [pc, #476]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316a:	4a76      	ldr	r2, [pc, #472]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800316c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003170:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003172:	e011      	b.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003178:	3308      	adds	r3, #8
 800317a:	2102      	movs	r1, #2
 800317c:	4618      	mov	r0, r3
 800317e:	f001 f807 	bl	8004190 <RCCEx_PLL2_Config>
 8003182:	4603      	mov	r3, r0
 8003184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003188:	e006      	b.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003190:	e002      	b.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003192:	bf00      	nop
 8003194:	e000      	b.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003196:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003198:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10a      	bne.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80031a0:	4b68      	ldr	r3, [pc, #416]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031a4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80031a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ae:	4a65      	ldr	r2, [pc, #404]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031b0:	430b      	orrs	r3, r1
 80031b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031b4:	e003      	b.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80031be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80031ca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80031ce:	2300      	movs	r3, #0
 80031d0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80031d4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80031d8:	460b      	mov	r3, r1
 80031da:	4313      	orrs	r3, r2
 80031dc:	d051      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80031de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031e8:	d035      	beq.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80031ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031ee:	d82e      	bhi.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80031f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80031f4:	d031      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80031f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80031fa:	d828      	bhi.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80031fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003200:	d01a      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003202:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003206:	d822      	bhi.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003208:	2b00      	cmp	r3, #0
 800320a:	d003      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800320c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003210:	d007      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003212:	e01c      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003214:	4b4b      	ldr	r3, [pc, #300]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003218:	4a4a      	ldr	r2, [pc, #296]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800321a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800321e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003220:	e01c      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003226:	3308      	adds	r3, #8
 8003228:	2100      	movs	r1, #0
 800322a:	4618      	mov	r0, r3
 800322c:	f000 ffb0 	bl	8004190 <RCCEx_PLL2_Config>
 8003230:	4603      	mov	r3, r0
 8003232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003236:	e011      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800323c:	3328      	adds	r3, #40	@ 0x28
 800323e:	2100      	movs	r1, #0
 8003240:	4618      	mov	r0, r3
 8003242:	f001 f857 	bl	80042f4 <RCCEx_PLL3_Config>
 8003246:	4603      	mov	r3, r0
 8003248:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800324c:	e006      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003254:	e002      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003256:	bf00      	nop
 8003258:	e000      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800325a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800325c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10a      	bne.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003264:	4b37      	ldr	r3, [pc, #220]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003268:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800326c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003272:	4a34      	ldr	r2, [pc, #208]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003274:	430b      	orrs	r3, r1
 8003276:	6513      	str	r3, [r2, #80]	@ 0x50
 8003278:	e003      	b.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800327a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800327e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800328e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003292:	2300      	movs	r3, #0
 8003294:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003298:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800329c:	460b      	mov	r3, r1
 800329e:	4313      	orrs	r3, r2
 80032a0:	d056      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80032a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032ac:	d033      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80032ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032b2:	d82c      	bhi.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80032b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80032b8:	d02f      	beq.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80032ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80032be:	d826      	bhi.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80032c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80032c4:	d02b      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80032c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80032ca:	d820      	bhi.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80032cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80032d0:	d012      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80032d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80032d6:	d81a      	bhi.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d022      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80032dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032e0:	d115      	bne.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80032e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032e6:	3308      	adds	r3, #8
 80032e8:	2101      	movs	r1, #1
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 ff50 	bl	8004190 <RCCEx_PLL2_Config>
 80032f0:	4603      	mov	r3, r0
 80032f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80032f6:	e015      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80032f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032fc:	3328      	adds	r3, #40	@ 0x28
 80032fe:	2101      	movs	r1, #1
 8003300:	4618      	mov	r0, r3
 8003302:	f000 fff7 	bl	80042f4 <RCCEx_PLL3_Config>
 8003306:	4603      	mov	r3, r0
 8003308:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800330c:	e00a      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003314:	e006      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003316:	bf00      	nop
 8003318:	e004      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800331a:	bf00      	nop
 800331c:	e002      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800331e:	bf00      	nop
 8003320:	e000      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003322:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003324:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003328:	2b00      	cmp	r3, #0
 800332a:	d10d      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800332c:	4b05      	ldr	r3, [pc, #20]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800332e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003330:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800333a:	4a02      	ldr	r2, [pc, #8]	@ (8003344 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800333c:	430b      	orrs	r3, r1
 800333e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003340:	e006      	b.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003342:	bf00      	nop
 8003344:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003348:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800334c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003358:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800335c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003360:	2300      	movs	r3, #0
 8003362:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003366:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800336a:	460b      	mov	r3, r1
 800336c:	4313      	orrs	r3, r2
 800336e:	d055      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003374:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003378:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800337c:	d033      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800337e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003382:	d82c      	bhi.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003388:	d02f      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800338a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800338e:	d826      	bhi.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003390:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003394:	d02b      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003396:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800339a:	d820      	bhi.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x662>
 800339c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033a0:	d012      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80033a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033a6:	d81a      	bhi.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x662>
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d022      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80033ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033b0:	d115      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80033b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b6:	3308      	adds	r3, #8
 80033b8:	2101      	movs	r1, #1
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 fee8 	bl	8004190 <RCCEx_PLL2_Config>
 80033c0:	4603      	mov	r3, r0
 80033c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80033c6:	e015      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80033c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033cc:	3328      	adds	r3, #40	@ 0x28
 80033ce:	2101      	movs	r1, #1
 80033d0:	4618      	mov	r0, r3
 80033d2:	f000 ff8f 	bl	80042f4 <RCCEx_PLL3_Config>
 80033d6:	4603      	mov	r3, r0
 80033d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80033dc:	e00a      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033e4:	e006      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80033e6:	bf00      	nop
 80033e8:	e004      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80033ea:	bf00      	nop
 80033ec:	e002      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80033ee:	bf00      	nop
 80033f0:	e000      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80033f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10b      	bne.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80033fc:	4ba3      	ldr	r3, [pc, #652]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003400:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003408:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800340c:	4a9f      	ldr	r2, [pc, #636]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800340e:	430b      	orrs	r3, r1
 8003410:	6593      	str	r3, [r2, #88]	@ 0x58
 8003412:	e003      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003414:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003418:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800341c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003424:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003428:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800342c:	2300      	movs	r3, #0
 800342e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003432:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003436:	460b      	mov	r3, r1
 8003438:	4313      	orrs	r3, r2
 800343a:	d037      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800343c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003442:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003446:	d00e      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003448:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800344c:	d816      	bhi.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800344e:	2b00      	cmp	r3, #0
 8003450:	d018      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003452:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003456:	d111      	bne.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003458:	4b8c      	ldr	r3, [pc, #560]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800345a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345c:	4a8b      	ldr	r2, [pc, #556]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800345e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003462:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003464:	e00f      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800346a:	3308      	adds	r3, #8
 800346c:	2101      	movs	r1, #1
 800346e:	4618      	mov	r0, r3
 8003470:	f000 fe8e 	bl	8004190 <RCCEx_PLL2_Config>
 8003474:	4603      	mov	r3, r0
 8003476:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800347a:	e004      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003482:	e000      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003484:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003486:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800348a:	2b00      	cmp	r3, #0
 800348c:	d10a      	bne.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800348e:	4b7f      	ldr	r3, [pc, #508]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003492:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800349a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800349c:	4a7b      	ldr	r2, [pc, #492]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800349e:	430b      	orrs	r3, r1
 80034a0:	6513      	str	r3, [r2, #80]	@ 0x50
 80034a2:	e003      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80034ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80034b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80034bc:	2300      	movs	r3, #0
 80034be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80034c2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4313      	orrs	r3, r2
 80034ca:	d039      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80034cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d2:	2b03      	cmp	r3, #3
 80034d4:	d81c      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80034d6:	a201      	add	r2, pc, #4	@ (adr r2, 80034dc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80034d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034dc:	08003519 	.word	0x08003519
 80034e0:	080034ed 	.word	0x080034ed
 80034e4:	080034fb 	.word	0x080034fb
 80034e8:	08003519 	.word	0x08003519
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034ec:	4b67      	ldr	r3, [pc, #412]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f0:	4a66      	ldr	r2, [pc, #408]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80034f8:	e00f      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80034fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fe:	3308      	adds	r3, #8
 8003500:	2102      	movs	r1, #2
 8003502:	4618      	mov	r0, r3
 8003504:	f000 fe44 	bl	8004190 <RCCEx_PLL2_Config>
 8003508:	4603      	mov	r3, r0
 800350a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800350e:	e004      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003516:	e000      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003518:	bf00      	nop
    }

    if (ret == HAL_OK)
 800351a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10a      	bne.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003522:	4b5a      	ldr	r3, [pc, #360]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003526:	f023 0103 	bic.w	r1, r3, #3
 800352a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003530:	4a56      	ldr	r2, [pc, #344]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003532:	430b      	orrs	r3, r1
 8003534:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003536:	e003      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003538:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800353c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003548:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800354c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003550:	2300      	movs	r3, #0
 8003552:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003556:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800355a:	460b      	mov	r3, r1
 800355c:	4313      	orrs	r3, r2
 800355e:	f000 809f 	beq.w	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003562:	4b4b      	ldr	r3, [pc, #300]	@ (8003690 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a4a      	ldr	r2, [pc, #296]	@ (8003690 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003568:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800356c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800356e:	f7fd fb3f 	bl	8000bf0 <HAL_GetTick>
 8003572:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003576:	e00b      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003578:	f7fd fb3a 	bl	8000bf0 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b64      	cmp	r3, #100	@ 0x64
 8003586:	d903      	bls.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800358e:	e005      	b.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003590:	4b3f      	ldr	r3, [pc, #252]	@ (8003690 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003598:	2b00      	cmp	r3, #0
 800359a:	d0ed      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800359c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d179      	bne.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80035a4:	4b39      	ldr	r3, [pc, #228]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80035b0:	4053      	eors	r3, r2
 80035b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d015      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035ba:	4b34      	ldr	r3, [pc, #208]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035c2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035c6:	4b31      	ldr	r3, [pc, #196]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ca:	4a30      	ldr	r2, [pc, #192]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035d0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035d2:	4b2e      	ldr	r3, [pc, #184]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d6:	4a2d      	ldr	r2, [pc, #180]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035dc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80035de:	4a2b      	ldr	r2, [pc, #172]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035e4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80035e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80035ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035f2:	d118      	bne.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f4:	f7fd fafc 	bl	8000bf0 <HAL_GetTick>
 80035f8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80035fc:	e00d      	b.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035fe:	f7fd faf7 	bl	8000bf0 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003608:	1ad2      	subs	r2, r2, r3
 800360a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800360e:	429a      	cmp	r2, r3
 8003610:	d903      	bls.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003618:	e005      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800361a:	4b1c      	ldr	r3, [pc, #112]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800361c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0eb      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800362a:	2b00      	cmp	r3, #0
 800362c:	d129      	bne.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800362e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003632:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003636:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800363a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800363e:	d10e      	bne.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003640:	4b12      	ldr	r3, [pc, #72]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800364c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003650:	091a      	lsrs	r2, r3, #4
 8003652:	4b10      	ldr	r3, [pc, #64]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003654:	4013      	ands	r3, r2
 8003656:	4a0d      	ldr	r2, [pc, #52]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003658:	430b      	orrs	r3, r1
 800365a:	6113      	str	r3, [r2, #16]
 800365c:	e005      	b.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800365e:	4b0b      	ldr	r3, [pc, #44]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	4a0a      	ldr	r2, [pc, #40]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003664:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003668:	6113      	str	r3, [r2, #16]
 800366a:	4b08      	ldr	r3, [pc, #32]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800366c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800366e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003672:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003676:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800367a:	4a04      	ldr	r2, [pc, #16]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800367c:	430b      	orrs	r3, r1
 800367e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003680:	e00e      	b.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003682:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003686:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800368a:	e009      	b.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800368c:	58024400 	.word	0x58024400
 8003690:	58024800 	.word	0x58024800
 8003694:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003698:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800369c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80036a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a8:	f002 0301 	and.w	r3, r2, #1
 80036ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80036b0:	2300      	movs	r3, #0
 80036b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80036b6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80036ba:	460b      	mov	r3, r1
 80036bc:	4313      	orrs	r3, r2
 80036be:	f000 8089 	beq.w	80037d4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80036c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036c8:	2b28      	cmp	r3, #40	@ 0x28
 80036ca:	d86b      	bhi.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80036cc:	a201      	add	r2, pc, #4	@ (adr r2, 80036d4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80036ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036d2:	bf00      	nop
 80036d4:	080037ad 	.word	0x080037ad
 80036d8:	080037a5 	.word	0x080037a5
 80036dc:	080037a5 	.word	0x080037a5
 80036e0:	080037a5 	.word	0x080037a5
 80036e4:	080037a5 	.word	0x080037a5
 80036e8:	080037a5 	.word	0x080037a5
 80036ec:	080037a5 	.word	0x080037a5
 80036f0:	080037a5 	.word	0x080037a5
 80036f4:	08003779 	.word	0x08003779
 80036f8:	080037a5 	.word	0x080037a5
 80036fc:	080037a5 	.word	0x080037a5
 8003700:	080037a5 	.word	0x080037a5
 8003704:	080037a5 	.word	0x080037a5
 8003708:	080037a5 	.word	0x080037a5
 800370c:	080037a5 	.word	0x080037a5
 8003710:	080037a5 	.word	0x080037a5
 8003714:	0800378f 	.word	0x0800378f
 8003718:	080037a5 	.word	0x080037a5
 800371c:	080037a5 	.word	0x080037a5
 8003720:	080037a5 	.word	0x080037a5
 8003724:	080037a5 	.word	0x080037a5
 8003728:	080037a5 	.word	0x080037a5
 800372c:	080037a5 	.word	0x080037a5
 8003730:	080037a5 	.word	0x080037a5
 8003734:	080037ad 	.word	0x080037ad
 8003738:	080037a5 	.word	0x080037a5
 800373c:	080037a5 	.word	0x080037a5
 8003740:	080037a5 	.word	0x080037a5
 8003744:	080037a5 	.word	0x080037a5
 8003748:	080037a5 	.word	0x080037a5
 800374c:	080037a5 	.word	0x080037a5
 8003750:	080037a5 	.word	0x080037a5
 8003754:	080037ad 	.word	0x080037ad
 8003758:	080037a5 	.word	0x080037a5
 800375c:	080037a5 	.word	0x080037a5
 8003760:	080037a5 	.word	0x080037a5
 8003764:	080037a5 	.word	0x080037a5
 8003768:	080037a5 	.word	0x080037a5
 800376c:	080037a5 	.word	0x080037a5
 8003770:	080037a5 	.word	0x080037a5
 8003774:	080037ad 	.word	0x080037ad
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800377c:	3308      	adds	r3, #8
 800377e:	2101      	movs	r1, #1
 8003780:	4618      	mov	r0, r3
 8003782:	f000 fd05 	bl	8004190 <RCCEx_PLL2_Config>
 8003786:	4603      	mov	r3, r0
 8003788:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800378c:	e00f      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800378e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003792:	3328      	adds	r3, #40	@ 0x28
 8003794:	2101      	movs	r1, #1
 8003796:	4618      	mov	r0, r3
 8003798:	f000 fdac 	bl	80042f4 <RCCEx_PLL3_Config>
 800379c:	4603      	mov	r3, r0
 800379e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80037a2:	e004      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037aa:	e000      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80037ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10a      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80037b6:	4bbf      	ldr	r3, [pc, #764]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ba:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80037be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037c4:	4abb      	ldr	r2, [pc, #748]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037c6:	430b      	orrs	r3, r1
 80037c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80037ca:	e003      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80037d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037dc:	f002 0302 	and.w	r3, r2, #2
 80037e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037e4:	2300      	movs	r3, #0
 80037e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80037ea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80037ee:	460b      	mov	r3, r1
 80037f0:	4313      	orrs	r3, r2
 80037f2:	d041      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80037f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037fa:	2b05      	cmp	r3, #5
 80037fc:	d824      	bhi.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80037fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003804 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003804:	08003851 	.word	0x08003851
 8003808:	0800381d 	.word	0x0800381d
 800380c:	08003833 	.word	0x08003833
 8003810:	08003851 	.word	0x08003851
 8003814:	08003851 	.word	0x08003851
 8003818:	08003851 	.word	0x08003851
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800381c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003820:	3308      	adds	r3, #8
 8003822:	2101      	movs	r1, #1
 8003824:	4618      	mov	r0, r3
 8003826:	f000 fcb3 	bl	8004190 <RCCEx_PLL2_Config>
 800382a:	4603      	mov	r3, r0
 800382c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003830:	e00f      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003836:	3328      	adds	r3, #40	@ 0x28
 8003838:	2101      	movs	r1, #1
 800383a:	4618      	mov	r0, r3
 800383c:	f000 fd5a 	bl	80042f4 <RCCEx_PLL3_Config>
 8003840:	4603      	mov	r3, r0
 8003842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003846:	e004      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800384e:	e000      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003850:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003852:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10a      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800385a:	4b96      	ldr	r3, [pc, #600]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800385c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800385e:	f023 0107 	bic.w	r1, r3, #7
 8003862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003866:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003868:	4a92      	ldr	r2, [pc, #584]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800386a:	430b      	orrs	r3, r1
 800386c:	6553      	str	r3, [r2, #84]	@ 0x54
 800386e:	e003      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003870:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003874:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	f002 0304 	and.w	r3, r2, #4
 8003884:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003888:	2300      	movs	r3, #0
 800388a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800388e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003892:	460b      	mov	r3, r1
 8003894:	4313      	orrs	r3, r2
 8003896:	d044      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038a0:	2b05      	cmp	r3, #5
 80038a2:	d825      	bhi.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80038a4:	a201      	add	r2, pc, #4	@ (adr r2, 80038ac <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80038a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038aa:	bf00      	nop
 80038ac:	080038f9 	.word	0x080038f9
 80038b0:	080038c5 	.word	0x080038c5
 80038b4:	080038db 	.word	0x080038db
 80038b8:	080038f9 	.word	0x080038f9
 80038bc:	080038f9 	.word	0x080038f9
 80038c0:	080038f9 	.word	0x080038f9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c8:	3308      	adds	r3, #8
 80038ca:	2101      	movs	r1, #1
 80038cc:	4618      	mov	r0, r3
 80038ce:	f000 fc5f 	bl	8004190 <RCCEx_PLL2_Config>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80038d8:	e00f      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038de:	3328      	adds	r3, #40	@ 0x28
 80038e0:	2101      	movs	r1, #1
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 fd06 	bl	80042f4 <RCCEx_PLL3_Config>
 80038e8:	4603      	mov	r3, r0
 80038ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80038ee:	e004      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038f6:	e000      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80038f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10b      	bne.n	800391a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003902:	4b6c      	ldr	r3, [pc, #432]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003906:	f023 0107 	bic.w	r1, r3, #7
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003912:	4a68      	ldr	r2, [pc, #416]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003914:	430b      	orrs	r3, r1
 8003916:	6593      	str	r3, [r2, #88]	@ 0x58
 8003918:	e003      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800391a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800391e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	f002 0320 	and.w	r3, r2, #32
 800392e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003932:	2300      	movs	r3, #0
 8003934:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003938:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800393c:	460b      	mov	r3, r1
 800393e:	4313      	orrs	r3, r2
 8003940:	d055      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800394a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800394e:	d033      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003950:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003954:	d82c      	bhi.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800395a:	d02f      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800395c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003960:	d826      	bhi.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003962:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003966:	d02b      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003968:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800396c:	d820      	bhi.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800396e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003972:	d012      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003974:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003978:	d81a      	bhi.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800397a:	2b00      	cmp	r3, #0
 800397c:	d022      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800397e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003982:	d115      	bne.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003988:	3308      	adds	r3, #8
 800398a:	2100      	movs	r1, #0
 800398c:	4618      	mov	r0, r3
 800398e:	f000 fbff 	bl	8004190 <RCCEx_PLL2_Config>
 8003992:	4603      	mov	r3, r0
 8003994:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003998:	e015      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800399a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399e:	3328      	adds	r3, #40	@ 0x28
 80039a0:	2102      	movs	r1, #2
 80039a2:	4618      	mov	r0, r3
 80039a4:	f000 fca6 	bl	80042f4 <RCCEx_PLL3_Config>
 80039a8:	4603      	mov	r3, r0
 80039aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80039ae:	e00a      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039b6:	e006      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80039b8:	bf00      	nop
 80039ba:	e004      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80039bc:	bf00      	nop
 80039be:	e002      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80039c0:	bf00      	nop
 80039c2:	e000      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80039c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10b      	bne.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039ce:	4b39      	ldr	r3, [pc, #228]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80039d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80039d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039de:	4a35      	ldr	r2, [pc, #212]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80039e0:	430b      	orrs	r3, r1
 80039e2:	6553      	str	r3, [r2, #84]	@ 0x54
 80039e4:	e003      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80039ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80039fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80039fe:	2300      	movs	r3, #0
 8003a00:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003a04:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003a08:	460b      	mov	r3, r1
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	d058      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a16:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003a1a:	d033      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003a1c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003a20:	d82c      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003a22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a26:	d02f      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a2c:	d826      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003a2e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a32:	d02b      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003a34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a38:	d820      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003a3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a3e:	d012      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003a40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a44:	d81a      	bhi.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d022      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003a4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a4e:	d115      	bne.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a54:	3308      	adds	r3, #8
 8003a56:	2100      	movs	r1, #0
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f000 fb99 	bl	8004190 <RCCEx_PLL2_Config>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003a64:	e015      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6a:	3328      	adds	r3, #40	@ 0x28
 8003a6c:	2102      	movs	r1, #2
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f000 fc40 	bl	80042f4 <RCCEx_PLL3_Config>
 8003a74:	4603      	mov	r3, r0
 8003a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003a7a:	e00a      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a82:	e006      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003a84:	bf00      	nop
 8003a86:	e004      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003a88:	bf00      	nop
 8003a8a:	e002      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003a8c:	bf00      	nop
 8003a8e:	e000      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003a90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10e      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a9a:	4b06      	ldr	r3, [pc, #24]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a9e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003aaa:	4a02      	ldr	r2, [pc, #8]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003aac:	430b      	orrs	r3, r1
 8003aae:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ab0:	e006      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003ab2:	bf00      	nop
 8003ab4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ab8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003abc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003acc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ad6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003ada:	460b      	mov	r3, r1
 8003adc:	4313      	orrs	r3, r2
 8003ade:	d055      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003ae8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003aec:	d033      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003aee:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003af2:	d82c      	bhi.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003af4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003af8:	d02f      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003afa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003afe:	d826      	bhi.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003b00:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003b04:	d02b      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003b06:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003b0a:	d820      	bhi.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003b0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b10:	d012      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003b12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b16:	d81a      	bhi.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d022      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b20:	d115      	bne.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b26:	3308      	adds	r3, #8
 8003b28:	2100      	movs	r1, #0
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 fb30 	bl	8004190 <RCCEx_PLL2_Config>
 8003b30:	4603      	mov	r3, r0
 8003b32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003b36:	e015      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3c:	3328      	adds	r3, #40	@ 0x28
 8003b3e:	2102      	movs	r1, #2
 8003b40:	4618      	mov	r0, r3
 8003b42:	f000 fbd7 	bl	80042f4 <RCCEx_PLL3_Config>
 8003b46:	4603      	mov	r3, r0
 8003b48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003b4c:	e00a      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b54:	e006      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003b56:	bf00      	nop
 8003b58:	e004      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003b5a:	bf00      	nop
 8003b5c:	e002      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003b5e:	bf00      	nop
 8003b60:	e000      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003b62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10b      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003b6c:	4ba1      	ldr	r3, [pc, #644]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b70:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003b7c:	4a9d      	ldr	r2, [pc, #628]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b7e:	430b      	orrs	r3, r1
 8003b80:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b82:	e003      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b94:	f002 0308 	and.w	r3, r2, #8
 8003b98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ba2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	d01e      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bb8:	d10c      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bbe:	3328      	adds	r3, #40	@ 0x28
 8003bc0:	2102      	movs	r1, #2
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f000 fb96 	bl	80042f4 <RCCEx_PLL3_Config>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d002      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003bd4:	4b87      	ldr	r3, [pc, #540]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003be4:	4a83      	ldr	r2, [pc, #524]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003be6:	430b      	orrs	r3, r1
 8003be8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf2:	f002 0310 	and.w	r3, r2, #16
 8003bf6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003c00:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003c04:	460b      	mov	r3, r1
 8003c06:	4313      	orrs	r3, r2
 8003c08:	d01e      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c16:	d10c      	bne.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c1c:	3328      	adds	r3, #40	@ 0x28
 8003c1e:	2102      	movs	r1, #2
 8003c20:	4618      	mov	r0, r3
 8003c22:	f000 fb67 	bl	80042f4 <RCCEx_PLL3_Config>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d002      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c32:	4b70      	ldr	r3, [pc, #448]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c36:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c42:	4a6c      	ldr	r2, [pc, #432]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c44:	430b      	orrs	r3, r1
 8003c46:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c50:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003c54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c58:	2300      	movs	r3, #0
 8003c5a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c5e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003c62:	460b      	mov	r3, r1
 8003c64:	4313      	orrs	r3, r2
 8003c66:	d03e      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c6c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003c70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c74:	d022      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003c76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c7a:	d81b      	bhi.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c84:	d00b      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003c86:	e015      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c8c:	3308      	adds	r3, #8
 8003c8e:	2100      	movs	r1, #0
 8003c90:	4618      	mov	r0, r3
 8003c92:	f000 fa7d 	bl	8004190 <RCCEx_PLL2_Config>
 8003c96:	4603      	mov	r3, r0
 8003c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003c9c:	e00f      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca2:	3328      	adds	r3, #40	@ 0x28
 8003ca4:	2102      	movs	r1, #2
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 fb24 	bl	80042f4 <RCCEx_PLL3_Config>
 8003cac:	4603      	mov	r3, r0
 8003cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003cb2:	e004      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cba:	e000      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003cbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10b      	bne.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cc6:	4b4b      	ldr	r3, [pc, #300]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cca:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003cd6:	4a47      	ldr	r2, [pc, #284]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003cd8:	430b      	orrs	r3, r1
 8003cda:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cdc:	e003      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ce2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cee:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003cf2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003cf8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	d03b      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d0a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d0e:	d01f      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003d10:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d14:	d818      	bhi.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003d16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d1a:	d003      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003d1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d20:	d007      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003d22:	e011      	b.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d24:	4b33      	ldr	r3, [pc, #204]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d28:	4a32      	ldr	r2, [pc, #200]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003d30:	e00f      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d36:	3328      	adds	r3, #40	@ 0x28
 8003d38:	2101      	movs	r1, #1
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 fada 	bl	80042f4 <RCCEx_PLL3_Config>
 8003d40:	4603      	mov	r3, r0
 8003d42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003d46:	e004      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d4e:	e000      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003d50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d10b      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d5a:	4b26      	ldr	r3, [pc, #152]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d5e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d6a:	4a22      	ldr	r2, [pc, #136]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d6c:	430b      	orrs	r3, r1
 8003d6e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d70:	e003      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d82:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003d86:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d88:	2300      	movs	r3, #0
 8003d8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8003d8c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003d90:	460b      	mov	r3, r1
 8003d92:	4313      	orrs	r3, r2
 8003d94:	d034      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003da4:	d007      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003da6:	e011      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003da8:	4b12      	ldr	r3, [pc, #72]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dac:	4a11      	ldr	r2, [pc, #68]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003db2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003db4:	e00e      	b.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dba:	3308      	adds	r3, #8
 8003dbc:	2102      	movs	r1, #2
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f000 f9e6 	bl	8004190 <RCCEx_PLL2_Config>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003dca:	e003      	b.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d10d      	bne.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003ddc:	4b05      	ldr	r3, [pc, #20]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003de0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dea:	4a02      	ldr	r2, [pc, #8]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dec:	430b      	orrs	r3, r1
 8003dee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003df0:	e006      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003df2:	bf00      	nop
 8003df4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e08:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003e0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e0e:	2300      	movs	r3, #0
 8003e10:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003e12:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003e16:	460b      	mov	r3, r1
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	d00c      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e20:	3328      	adds	r3, #40	@ 0x28
 8003e22:	2102      	movs	r1, #2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f000 fa65 	bl	80042f4 <RCCEx_PLL3_Config>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d002      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003e42:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e44:	2300      	movs	r3, #0
 8003e46:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e48:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	d038      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e5e:	d018      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003e60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e64:	d811      	bhi.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003e66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e6a:	d014      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e70:	d80b      	bhi.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d011      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e7a:	d106      	bne.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e7c:	4bc3      	ldr	r3, [pc, #780]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e80:	4ac2      	ldr	r2, [pc, #776]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003e88:	e008      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e90:	e004      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003e92:	bf00      	nop
 8003e94:	e002      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003e96:	bf00      	nop
 8003e98:	e000      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003e9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10b      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ea4:	4bb9      	ldr	r3, [pc, #740]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eb4:	4ab5      	ldr	r2, [pc, #724]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003eb6:	430b      	orrs	r3, r1
 8003eb8:	6553      	str	r3, [r2, #84]	@ 0x54
 8003eba:	e003      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ebc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ec0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ecc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003ed0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ed6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003eda:	460b      	mov	r3, r1
 8003edc:	4313      	orrs	r3, r2
 8003ede:	d009      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ee0:	4baa      	ldr	r3, [pc, #680]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ee2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ee4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eee:	4aa7      	ldr	r2, [pc, #668]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ef0:	430b      	orrs	r3, r1
 8003ef2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003f00:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f02:	2300      	movs	r3, #0
 8003f04:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f06:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	d00a      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003f10:	4b9e      	ldr	r3, [pc, #632]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f1c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003f20:	4a9a      	ldr	r2, [pc, #616]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f22:	430b      	orrs	r3, r1
 8003f24:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003f32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f34:	2300      	movs	r3, #0
 8003f36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f38:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	d009      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f42:	4b92      	ldr	r3, [pc, #584]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f46:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f50:	4a8e      	ldr	r2, [pc, #568]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f52:	430b      	orrs	r3, r1
 8003f54:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003f62:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f64:	2300      	movs	r3, #0
 8003f66:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f68:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	d00e      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f72:	4b86      	ldr	r3, [pc, #536]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	4a85      	ldr	r2, [pc, #532]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f78:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003f7c:	6113      	str	r3, [r2, #16]
 8003f7e:	4b83      	ldr	r3, [pc, #524]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f80:	6919      	ldr	r1, [r3, #16]
 8003f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f86:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003f8a:	4a80      	ldr	r2, [pc, #512]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f98:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fa2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	d009      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003fac:	4b77      	ldr	r3, [pc, #476]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fb0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fba:	4a74      	ldr	r2, [pc, #464]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fbc:	430b      	orrs	r3, r1
 8003fbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003fcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fce:	2300      	movs	r3, #0
 8003fd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fd2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	d00a      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003fdc:	4b6b      	ldr	r3, [pc, #428]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fec:	4a67      	ldr	r2, [pc, #412]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fee:	430b      	orrs	r3, r1
 8003ff0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004004:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004008:	460b      	mov	r3, r1
 800400a:	4313      	orrs	r3, r2
 800400c:	d011      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800400e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004012:	3308      	adds	r3, #8
 8004014:	2100      	movs	r1, #0
 8004016:	4618      	mov	r0, r3
 8004018:	f000 f8ba 	bl	8004190 <RCCEx_PLL2_Config>
 800401c:	4603      	mov	r3, r0
 800401e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800402a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800402e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403a:	2100      	movs	r1, #0
 800403c:	6239      	str	r1, [r7, #32]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	627b      	str	r3, [r7, #36]	@ 0x24
 8004044:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004048:	460b      	mov	r3, r1
 800404a:	4313      	orrs	r3, r2
 800404c:	d011      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800404e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004052:	3308      	adds	r3, #8
 8004054:	2101      	movs	r1, #1
 8004056:	4618      	mov	r0, r3
 8004058:	f000 f89a 	bl	8004190 <RCCEx_PLL2_Config>
 800405c:	4603      	mov	r3, r0
 800405e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800406a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800406e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407a:	2100      	movs	r1, #0
 800407c:	61b9      	str	r1, [r7, #24]
 800407e:	f003 0304 	and.w	r3, r3, #4
 8004082:	61fb      	str	r3, [r7, #28]
 8004084:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004088:	460b      	mov	r3, r1
 800408a:	4313      	orrs	r3, r2
 800408c:	d011      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800408e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004092:	3308      	adds	r3, #8
 8004094:	2102      	movs	r1, #2
 8004096:	4618      	mov	r0, r3
 8004098:	f000 f87a 	bl	8004190 <RCCEx_PLL2_Config>
 800409c:	4603      	mov	r3, r0
 800409e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80040a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80040b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ba:	2100      	movs	r1, #0
 80040bc:	6139      	str	r1, [r7, #16]
 80040be:	f003 0308 	and.w	r3, r3, #8
 80040c2:	617b      	str	r3, [r7, #20]
 80040c4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80040c8:	460b      	mov	r3, r1
 80040ca:	4313      	orrs	r3, r2
 80040cc:	d011      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d2:	3328      	adds	r3, #40	@ 0x28
 80040d4:	2100      	movs	r1, #0
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 f90c 	bl	80042f4 <RCCEx_PLL3_Config>
 80040dc:	4603      	mov	r3, r0
 80040de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80040e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80040f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fa:	2100      	movs	r1, #0
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	f003 0310 	and.w	r3, r3, #16
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004108:	460b      	mov	r3, r1
 800410a:	4313      	orrs	r3, r2
 800410c:	d011      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800410e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004112:	3328      	adds	r3, #40	@ 0x28
 8004114:	2101      	movs	r1, #1
 8004116:	4618      	mov	r0, r3
 8004118:	f000 f8ec 	bl	80042f4 <RCCEx_PLL3_Config>
 800411c:	4603      	mov	r3, r0
 800411e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800412a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800412e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413a:	2100      	movs	r1, #0
 800413c:	6039      	str	r1, [r7, #0]
 800413e:	f003 0320 	and.w	r3, r3, #32
 8004142:	607b      	str	r3, [r7, #4]
 8004144:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004148:	460b      	mov	r3, r1
 800414a:	4313      	orrs	r3, r2
 800414c:	d011      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800414e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004152:	3328      	adds	r3, #40	@ 0x28
 8004154:	2102      	movs	r1, #2
 8004156:	4618      	mov	r0, r3
 8004158:	f000 f8cc 	bl	80042f4 <RCCEx_PLL3_Config>
 800415c:	4603      	mov	r3, r0
 800415e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004162:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004166:	2b00      	cmp	r3, #0
 8004168:	d003      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800416a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800416e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004172:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004176:	2b00      	cmp	r3, #0
 8004178:	d101      	bne.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800417a:	2300      	movs	r3, #0
 800417c:	e000      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
}
 8004180:	4618      	mov	r0, r3
 8004182:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004186:	46bd      	mov	sp, r7
 8004188:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800418c:	58024400 	.word	0x58024400

08004190 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800419a:	2300      	movs	r3, #0
 800419c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800419e:	4b53      	ldr	r3, [pc, #332]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	2b03      	cmp	r3, #3
 80041a8:	d101      	bne.n	80041ae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e099      	b.n	80042e2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80041ae:	4b4f      	ldr	r3, [pc, #316]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a4e      	ldr	r2, [pc, #312]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041b4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80041b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041ba:	f7fc fd19 	bl	8000bf0 <HAL_GetTick>
 80041be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80041c0:	e008      	b.n	80041d4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80041c2:	f7fc fd15 	bl	8000bf0 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d901      	bls.n	80041d4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e086      	b.n	80042e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80041d4:	4b45      	ldr	r3, [pc, #276]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1f0      	bne.n	80041c2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80041e0:	4b42      	ldr	r3, [pc, #264]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	031b      	lsls	r3, r3, #12
 80041ee:	493f      	ldr	r1, [pc, #252]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	3b01      	subs	r3, #1
 80041fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	3b01      	subs	r3, #1
 8004204:	025b      	lsls	r3, r3, #9
 8004206:	b29b      	uxth	r3, r3
 8004208:	431a      	orrs	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	3b01      	subs	r3, #1
 8004210:	041b      	lsls	r3, r3, #16
 8004212:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004216:	431a      	orrs	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	3b01      	subs	r3, #1
 800421e:	061b      	lsls	r3, r3, #24
 8004220:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004224:	4931      	ldr	r1, [pc, #196]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004226:	4313      	orrs	r3, r2
 8004228:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800422a:	4b30      	ldr	r3, [pc, #192]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800422c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800422e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	492d      	ldr	r1, [pc, #180]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004238:	4313      	orrs	r3, r2
 800423a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800423c:	4b2b      	ldr	r3, [pc, #172]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800423e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004240:	f023 0220 	bic.w	r2, r3, #32
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	4928      	ldr	r1, [pc, #160]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800424a:	4313      	orrs	r3, r2
 800424c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800424e:	4b27      	ldr	r3, [pc, #156]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004252:	4a26      	ldr	r2, [pc, #152]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004254:	f023 0310 	bic.w	r3, r3, #16
 8004258:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800425a:	4b24      	ldr	r3, [pc, #144]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800425c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800425e:	4b24      	ldr	r3, [pc, #144]	@ (80042f0 <RCCEx_PLL2_Config+0x160>)
 8004260:	4013      	ands	r3, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	69d2      	ldr	r2, [r2, #28]
 8004266:	00d2      	lsls	r2, r2, #3
 8004268:	4920      	ldr	r1, [pc, #128]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800426a:	4313      	orrs	r3, r2
 800426c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800426e:	4b1f      	ldr	r3, [pc, #124]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004272:	4a1e      	ldr	r2, [pc, #120]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004274:	f043 0310 	orr.w	r3, r3, #16
 8004278:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d106      	bne.n	800428e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004280:	4b1a      	ldr	r3, [pc, #104]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004284:	4a19      	ldr	r2, [pc, #100]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004286:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800428a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800428c:	e00f      	b.n	80042ae <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d106      	bne.n	80042a2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004294:	4b15      	ldr	r3, [pc, #84]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 8004296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004298:	4a14      	ldr	r2, [pc, #80]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 800429a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800429e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80042a0:	e005      	b.n	80042ae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80042a2:	4b12      	ldr	r3, [pc, #72]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a6:	4a11      	ldr	r2, [pc, #68]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80042ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80042ae:	4b0f      	ldr	r3, [pc, #60]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a0e      	ldr	r2, [pc, #56]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042b4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80042b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ba:	f7fc fc99 	bl	8000bf0 <HAL_GetTick>
 80042be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80042c0:	e008      	b.n	80042d4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80042c2:	f7fc fc95 	bl	8000bf0 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d901      	bls.n	80042d4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e006      	b.n	80042e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80042d4:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <RCCEx_PLL2_Config+0x15c>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d0f0      	beq.n	80042c2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	58024400 	.word	0x58024400
 80042f0:	ffff0007 	.word	0xffff0007

080042f4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004302:	4b53      	ldr	r3, [pc, #332]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	2b03      	cmp	r3, #3
 800430c:	d101      	bne.n	8004312 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e099      	b.n	8004446 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004312:	4b4f      	ldr	r3, [pc, #316]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a4e      	ldr	r2, [pc, #312]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004318:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800431c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800431e:	f7fc fc67 	bl	8000bf0 <HAL_GetTick>
 8004322:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004324:	e008      	b.n	8004338 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004326:	f7fc fc63 	bl	8000bf0 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d901      	bls.n	8004338 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e086      	b.n	8004446 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004338:	4b45      	ldr	r3, [pc, #276]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f0      	bne.n	8004326 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004344:	4b42      	ldr	r3, [pc, #264]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004348:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	051b      	lsls	r3, r3, #20
 8004352:	493f      	ldr	r1, [pc, #252]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004354:	4313      	orrs	r3, r2
 8004356:	628b      	str	r3, [r1, #40]	@ 0x28
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	3b01      	subs	r3, #1
 800435e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	3b01      	subs	r3, #1
 8004368:	025b      	lsls	r3, r3, #9
 800436a:	b29b      	uxth	r3, r3
 800436c:	431a      	orrs	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	3b01      	subs	r3, #1
 8004374:	041b      	lsls	r3, r3, #16
 8004376:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	3b01      	subs	r3, #1
 8004382:	061b      	lsls	r3, r3, #24
 8004384:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004388:	4931      	ldr	r1, [pc, #196]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800438a:	4313      	orrs	r3, r2
 800438c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800438e:	4b30      	ldr	r3, [pc, #192]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004392:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	492d      	ldr	r1, [pc, #180]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800439c:	4313      	orrs	r3, r2
 800439e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80043a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	4928      	ldr	r1, [pc, #160]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80043b2:	4b27      	ldr	r3, [pc, #156]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b6:	4a26      	ldr	r2, [pc, #152]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80043be:	4b24      	ldr	r3, [pc, #144]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043c2:	4b24      	ldr	r3, [pc, #144]	@ (8004454 <RCCEx_PLL3_Config+0x160>)
 80043c4:	4013      	ands	r3, r2
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	69d2      	ldr	r2, [r2, #28]
 80043ca:	00d2      	lsls	r2, r2, #3
 80043cc:	4920      	ldr	r1, [pc, #128]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80043d2:	4b1f      	ldr	r3, [pc, #124]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d6:	4a1e      	ldr	r2, [pc, #120]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d106      	bne.n	80043f2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80043e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e8:	4a19      	ldr	r2, [pc, #100]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80043ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80043f0:	e00f      	b.n	8004412 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d106      	bne.n	8004406 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80043f8:	4b15      	ldr	r3, [pc, #84]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fc:	4a14      	ldr	r2, [pc, #80]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 80043fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004402:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004404:	e005      	b.n	8004412 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004406:	4b12      	ldr	r3, [pc, #72]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440a:	4a11      	ldr	r2, [pc, #68]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800440c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004410:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004412:	4b0f      	ldr	r3, [pc, #60]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a0e      	ldr	r2, [pc, #56]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 8004418:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800441c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800441e:	f7fc fbe7 	bl	8000bf0 <HAL_GetTick>
 8004422:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004424:	e008      	b.n	8004438 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004426:	f7fc fbe3 	bl	8000bf0 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	2b02      	cmp	r3, #2
 8004432:	d901      	bls.n	8004438 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e006      	b.n	8004446 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004438:	4b05      	ldr	r3, [pc, #20]	@ (8004450 <RCCEx_PLL3_Config+0x15c>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0f0      	beq.n	8004426 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004444:	7bfb      	ldrb	r3, [r7, #15]
}
 8004446:	4618      	mov	r0, r3
 8004448:	3710      	adds	r7, #16
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	58024400 	.word	0x58024400
 8004454:	ffff0007 	.word	0xffff0007

08004458 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004458:	b084      	sub	sp, #16
 800445a:	b580      	push	{r7, lr}
 800445c:	b084      	sub	sp, #16
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
 8004462:	f107 001c 	add.w	r0, r7, #28
 8004466:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800446a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800446e:	2b01      	cmp	r3, #1
 8004470:	d121      	bne.n	80044b6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004476:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68da      	ldr	r2, [r3, #12]
 8004482:	4b2c      	ldr	r3, [pc, #176]	@ (8004534 <USB_CoreInit+0xdc>)
 8004484:	4013      	ands	r3, r2
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004496:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800449a:	2b01      	cmp	r3, #1
 800449c:	d105      	bne.n	80044aa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 faaa 	bl	8004a04 <USB_CoreReset>
 80044b0:	4603      	mov	r3, r0
 80044b2:	73fb      	strb	r3, [r7, #15]
 80044b4:	e01b      	b.n	80044ee <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 fa9e 	bl	8004a04 <USB_CoreReset>
 80044c8:	4603      	mov	r3, r0
 80044ca:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80044cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d106      	bne.n	80044e2 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	639a      	str	r2, [r3, #56]	@ 0x38
 80044e0:	e005      	b.n	80044ee <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80044ee:	7fbb      	ldrb	r3, [r7, #30]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d116      	bne.n	8004522 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f8:	b29a      	uxth	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004502:	4b0d      	ldr	r3, [pc, #52]	@ (8004538 <USB_CoreInit+0xe0>)
 8004504:	4313      	orrs	r3, r2
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f043 0206 	orr.w	r2, r3, #6
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f043 0220 	orr.w	r2, r3, #32
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004522:	7bfb      	ldrb	r3, [r7, #15]
}
 8004524:	4618      	mov	r0, r3
 8004526:	3710      	adds	r7, #16
 8004528:	46bd      	mov	sp, r7
 800452a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800452e:	b004      	add	sp, #16
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	ffbdffbf 	.word	0xffbdffbf
 8004538:	03ee0000 	.word	0x03ee0000

0800453c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f023 0201 	bic.w	r2, r3, #1
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b084      	sub	sp, #16
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
 8004566:	460b      	mov	r3, r1
 8004568:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800457a:	78fb      	ldrb	r3, [r7, #3]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d115      	bne.n	80045ac <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800458c:	200a      	movs	r0, #10
 800458e:	f7fc fb3b 	bl	8000c08 <HAL_Delay>
      ms += 10U;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	330a      	adds	r3, #10
 8004596:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 fa25 	bl	80049e8 <USB_GetMode>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d01e      	beq.n	80045e2 <USB_SetCurrentMode+0x84>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2bc7      	cmp	r3, #199	@ 0xc7
 80045a8:	d9f0      	bls.n	800458c <USB_SetCurrentMode+0x2e>
 80045aa:	e01a      	b.n	80045e2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80045ac:	78fb      	ldrb	r3, [r7, #3]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d115      	bne.n	80045de <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80045be:	200a      	movs	r0, #10
 80045c0:	f7fc fb22 	bl	8000c08 <HAL_Delay>
      ms += 10U;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	330a      	adds	r3, #10
 80045c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 fa0c 	bl	80049e8 <USB_GetMode>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d005      	beq.n	80045e2 <USB_SetCurrentMode+0x84>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2bc7      	cmp	r3, #199	@ 0xc7
 80045da:	d9f0      	bls.n	80045be <USB_SetCurrentMode+0x60>
 80045dc:	e001      	b.n	80045e2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e005      	b.n	80045ee <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2bc8      	cmp	r3, #200	@ 0xc8
 80045e6:	d101      	bne.n	80045ec <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e000      	b.n	80045ee <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
	...

080045f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80045f8:	b084      	sub	sp, #16
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b086      	sub	sp, #24
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
 8004602:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004606:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800460a:	2300      	movs	r3, #0
 800460c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004612:	2300      	movs	r3, #0
 8004614:	613b      	str	r3, [r7, #16]
 8004616:	e009      	b.n	800462c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	3340      	adds	r3, #64	@ 0x40
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	4413      	add	r3, r2
 8004622:	2200      	movs	r2, #0
 8004624:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	3301      	adds	r3, #1
 800462a:	613b      	str	r3, [r7, #16]
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	2b0e      	cmp	r3, #14
 8004630:	d9f2      	bls.n	8004618 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004632:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004636:	2b00      	cmp	r3, #0
 8004638:	d11c      	bne.n	8004674 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004648:	f043 0302 	orr.w	r3, r3, #2
 800464c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004652:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	601a      	str	r2, [r3, #0]
 8004672:	e005      	b.n	8004680 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004678:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004686:	461a      	mov	r2, r3
 8004688:	2300      	movs	r3, #0
 800468a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800468c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004690:	2b01      	cmp	r3, #1
 8004692:	d10d      	bne.n	80046b0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004694:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004698:	2b00      	cmp	r3, #0
 800469a:	d104      	bne.n	80046a6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800469c:	2100      	movs	r1, #0
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f968 	bl	8004974 <USB_SetDevSpeed>
 80046a4:	e008      	b.n	80046b8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80046a6:	2101      	movs	r1, #1
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 f963 	bl	8004974 <USB_SetDevSpeed>
 80046ae:	e003      	b.n	80046b8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80046b0:	2103      	movs	r1, #3
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f95e 	bl	8004974 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80046b8:	2110      	movs	r1, #16
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f8fa 	bl	80048b4 <USB_FlushTxFifo>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f924 	bl	8004918 <USB_FlushRxFifo>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d001      	beq.n	80046da <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046e0:	461a      	mov	r2, r3
 80046e2:	2300      	movs	r3, #0
 80046e4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046ec:	461a      	mov	r2, r3
 80046ee:	2300      	movs	r3, #0
 80046f0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046f8:	461a      	mov	r2, r3
 80046fa:	2300      	movs	r3, #0
 80046fc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046fe:	2300      	movs	r3, #0
 8004700:	613b      	str	r3, [r7, #16]
 8004702:	e043      	b.n	800478c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	015a      	lsls	r2, r3, #5
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	4413      	add	r3, r2
 800470c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004716:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800471a:	d118      	bne.n	800474e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10a      	bne.n	8004738 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	015a      	lsls	r2, r3, #5
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	4413      	add	r3, r2
 800472a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800472e:	461a      	mov	r2, r3
 8004730:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004734:	6013      	str	r3, [r2, #0]
 8004736:	e013      	b.n	8004760 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	015a      	lsls	r2, r3, #5
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	4413      	add	r3, r2
 8004740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004744:	461a      	mov	r2, r3
 8004746:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800474a:	6013      	str	r3, [r2, #0]
 800474c:	e008      	b.n	8004760 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	015a      	lsls	r2, r3, #5
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	4413      	add	r3, r2
 8004756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800475a:	461a      	mov	r2, r3
 800475c:	2300      	movs	r3, #0
 800475e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	015a      	lsls	r2, r3, #5
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	4413      	add	r3, r2
 8004768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800476c:	461a      	mov	r2, r3
 800476e:	2300      	movs	r3, #0
 8004770:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	015a      	lsls	r2, r3, #5
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4413      	add	r3, r2
 800477a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800477e:	461a      	mov	r2, r3
 8004780:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004784:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	3301      	adds	r3, #1
 800478a:	613b      	str	r3, [r7, #16]
 800478c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004790:	461a      	mov	r2, r3
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	4293      	cmp	r3, r2
 8004796:	d3b5      	bcc.n	8004704 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004798:	2300      	movs	r3, #0
 800479a:	613b      	str	r3, [r7, #16]
 800479c:	e043      	b.n	8004826 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	015a      	lsls	r2, r3, #5
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	4413      	add	r3, r2
 80047a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047b4:	d118      	bne.n	80047e8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10a      	bne.n	80047d2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	015a      	lsls	r2, r3, #5
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	4413      	add	r3, r2
 80047c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047c8:	461a      	mov	r2, r3
 80047ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80047ce:	6013      	str	r3, [r2, #0]
 80047d0:	e013      	b.n	80047fa <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	015a      	lsls	r2, r3, #5
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	4413      	add	r3, r2
 80047da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047de:	461a      	mov	r2, r3
 80047e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80047e4:	6013      	str	r3, [r2, #0]
 80047e6:	e008      	b.n	80047fa <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	015a      	lsls	r2, r3, #5
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4413      	add	r3, r2
 80047f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047f4:	461a      	mov	r2, r3
 80047f6:	2300      	movs	r3, #0
 80047f8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	015a      	lsls	r2, r3, #5
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	4413      	add	r3, r2
 8004802:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004806:	461a      	mov	r2, r3
 8004808:	2300      	movs	r3, #0
 800480a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	015a      	lsls	r2, r3, #5
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4413      	add	r3, r2
 8004814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004818:	461a      	mov	r2, r3
 800481a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800481e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	3301      	adds	r3, #1
 8004824:	613b      	str	r3, [r7, #16]
 8004826:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800482a:	461a      	mov	r2, r3
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	4293      	cmp	r3, r2
 8004830:	d3b5      	bcc.n	800479e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004840:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004844:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004852:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004854:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004858:	2b00      	cmp	r3, #0
 800485a:	d105      	bne.n	8004868 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	f043 0210 	orr.w	r2, r3, #16
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	699a      	ldr	r2, [r3, #24]
 800486c:	4b0f      	ldr	r3, [pc, #60]	@ (80048ac <USB_DevInit+0x2b4>)
 800486e:	4313      	orrs	r3, r2
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004874:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004878:	2b00      	cmp	r3, #0
 800487a:	d005      	beq.n	8004888 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	f043 0208 	orr.w	r2, r3, #8
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004888:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800488c:	2b01      	cmp	r3, #1
 800488e:	d105      	bne.n	800489c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	699a      	ldr	r2, [r3, #24]
 8004894:	4b06      	ldr	r3, [pc, #24]	@ (80048b0 <USB_DevInit+0x2b8>)
 8004896:	4313      	orrs	r3, r2
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800489c:	7dfb      	ldrb	r3, [r7, #23]
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3718      	adds	r7, #24
 80048a2:	46bd      	mov	sp, r7
 80048a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80048a8:	b004      	add	sp, #16
 80048aa:	4770      	bx	lr
 80048ac:	803c3800 	.word	0x803c3800
 80048b0:	40000004 	.word	0x40000004

080048b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	3301      	adds	r3, #1
 80048c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048ce:	d901      	bls.n	80048d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e01b      	b.n	800490c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	daf2      	bge.n	80048c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80048dc:	2300      	movs	r3, #0
 80048de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	019b      	lsls	r3, r3, #6
 80048e4:	f043 0220 	orr.w	r2, r3, #32
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	3301      	adds	r3, #1
 80048f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048f8:	d901      	bls.n	80048fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e006      	b.n	800490c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	f003 0320 	and.w	r3, r3, #32
 8004906:	2b20      	cmp	r3, #32
 8004908:	d0f0      	beq.n	80048ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3714      	adds	r7, #20
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004920:	2300      	movs	r3, #0
 8004922:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	3301      	adds	r3, #1
 8004928:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004930:	d901      	bls.n	8004936 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e018      	b.n	8004968 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	2b00      	cmp	r3, #0
 800493c:	daf2      	bge.n	8004924 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800493e:	2300      	movs	r3, #0
 8004940:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2210      	movs	r2, #16
 8004946:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	3301      	adds	r3, #1
 800494c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004954:	d901      	bls.n	800495a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e006      	b.n	8004968 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	f003 0310 	and.w	r3, r3, #16
 8004962:	2b10      	cmp	r3, #16
 8004964:	d0f0      	beq.n	8004948 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004966:	2300      	movs	r3, #0
}
 8004968:	4618      	mov	r0, r3
 800496a:	3714      	adds	r7, #20
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004974:	b480      	push	{r7}
 8004976:	b085      	sub	sp, #20
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	460b      	mov	r3, r1
 800497e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	78fb      	ldrb	r3, [r7, #3]
 800498e:	68f9      	ldr	r1, [r7, #12]
 8004990:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004994:	4313      	orrs	r3, r2
 8004996:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3714      	adds	r7, #20
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80049a6:	b480      	push	{r7}
 80049a8:	b085      	sub	sp, #20
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80049c0:	f023 0303 	bic.w	r3, r3, #3
 80049c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049d4:	f043 0302 	orr.w	r3, r3, #2
 80049d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	695b      	ldr	r3, [r3, #20]
 80049f4:	f003 0301 	and.w	r3, r3, #1
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	3301      	adds	r3, #1
 8004a14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a1c:	d901      	bls.n	8004a22 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e01b      	b.n	8004a5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	daf2      	bge.n	8004a10 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	f043 0201 	orr.w	r2, r3, #1
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a46:	d901      	bls.n	8004a4c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e006      	b.n	8004a5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	f003 0301 	and.w	r3, r3, #1
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d0f0      	beq.n	8004a3a <USB_CoreReset+0x36>

  return HAL_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3714      	adds	r7, #20
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr

08004a66 <memset>:
 8004a66:	4402      	add	r2, r0
 8004a68:	4603      	mov	r3, r0
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d100      	bne.n	8004a70 <memset+0xa>
 8004a6e:	4770      	bx	lr
 8004a70:	f803 1b01 	strb.w	r1, [r3], #1
 8004a74:	e7f9      	b.n	8004a6a <memset+0x4>
	...

08004a78 <__libc_init_array>:
 8004a78:	b570      	push	{r4, r5, r6, lr}
 8004a7a:	4d0d      	ldr	r5, [pc, #52]	@ (8004ab0 <__libc_init_array+0x38>)
 8004a7c:	4c0d      	ldr	r4, [pc, #52]	@ (8004ab4 <__libc_init_array+0x3c>)
 8004a7e:	1b64      	subs	r4, r4, r5
 8004a80:	10a4      	asrs	r4, r4, #2
 8004a82:	2600      	movs	r6, #0
 8004a84:	42a6      	cmp	r6, r4
 8004a86:	d109      	bne.n	8004a9c <__libc_init_array+0x24>
 8004a88:	4d0b      	ldr	r5, [pc, #44]	@ (8004ab8 <__libc_init_array+0x40>)
 8004a8a:	4c0c      	ldr	r4, [pc, #48]	@ (8004abc <__libc_init_array+0x44>)
 8004a8c:	f000 f818 	bl	8004ac0 <_init>
 8004a90:	1b64      	subs	r4, r4, r5
 8004a92:	10a4      	asrs	r4, r4, #2
 8004a94:	2600      	movs	r6, #0
 8004a96:	42a6      	cmp	r6, r4
 8004a98:	d105      	bne.n	8004aa6 <__libc_init_array+0x2e>
 8004a9a:	bd70      	pop	{r4, r5, r6, pc}
 8004a9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aa0:	4798      	blx	r3
 8004aa2:	3601      	adds	r6, #1
 8004aa4:	e7ee      	b.n	8004a84 <__libc_init_array+0xc>
 8004aa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aaa:	4798      	blx	r3
 8004aac:	3601      	adds	r6, #1
 8004aae:	e7f2      	b.n	8004a96 <__libc_init_array+0x1e>
 8004ab0:	08004ae8 	.word	0x08004ae8
 8004ab4:	08004ae8 	.word	0x08004ae8
 8004ab8:	08004ae8 	.word	0x08004ae8
 8004abc:	08004aec 	.word	0x08004aec

08004ac0 <_init>:
 8004ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac2:	bf00      	nop
 8004ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ac6:	bc08      	pop	{r3}
 8004ac8:	469e      	mov	lr, r3
 8004aca:	4770      	bx	lr

08004acc <_fini>:
 8004acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ace:	bf00      	nop
 8004ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ad2:	bc08      	pop	{r3}
 8004ad4:	469e      	mov	lr, r3
 8004ad6:	4770      	bx	lr
