Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 24 17:17:54 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   145 |
|    Minimum number of control sets                        |   145 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   821 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   145 |
| >= 0 to < 4        |   102 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             274 |          159 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           33 |
| Yes          | No                    | No                     |             441 |          111 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             114 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/top_0/inst/mem_reg[7][0]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[16][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[30][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[77][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[32][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[52][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[59][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[15][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[65][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[3][0]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[64][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[39][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[12][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[33][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[38][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[45][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[48][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[40][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[72][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[93][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[97][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[85][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[24][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[51][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[26][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[98][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[88][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[17][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[63][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[8][0]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[70][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[69][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[82][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[61][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[21][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[37][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[73][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[42][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[68][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[87][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[56][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[13][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[89][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[81][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[44][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[46][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/AxiSupporter1/rdData__0  |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[4][0]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[34][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[23][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[99][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[29][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[58][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[67][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[94][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem                      |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[57][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[55][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[27][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[71][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[11][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[79][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[92][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[66][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[25][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[95][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[53][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[22][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[96][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[14][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[83][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[43][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[86][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[20][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[62][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[9][0]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[91][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[1][0]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[47][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[49][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[75][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[6][0]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[90][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[50][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[35][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[5][0]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[36][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[19][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[41][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[84][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[74][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[2][0]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[31][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[18][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[54][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[78][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[80][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[28][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[60][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[76][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/top_0/inst/mem_reg[10][0]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                           |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterD                                                                                                                   | design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_0                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                8 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                       |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                       |               11 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                       |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                       |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               59 |            174 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


