Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RAI/Desktop/university/term 5/CALab/s10/single_port_RAM/single_port_RAM_visualTest_isim_beh.exe -prj C:/Users/RAI/Desktop/university/term 5/CALab/s10/single_port_RAM/single_port_RAM_visualTest_beh.prj work.single_port_RAM_visualTest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s10/single_port_RAM/single_port_RAM.vhd" into library work
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s10/single_port_RAM/test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture arch of entity single_port_RAM [single_port_ram_default]
Compiling architecture arch of entity single_port_ram_visualtest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/RAI/Desktop/university/term 5/CALab/s10/single_port_RAM/single_port_RAM_visualTest_isim_beh.exe
Fuse Memory Usage: 35960 KB
Fuse CPU Usage: 734 ms
