

================================================================
== Vivado HLS Report for 'mem'
================================================================
* Date:           Mon Mar 23 16:49:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Mem
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.196|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      34|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|      45|    -|
|Register         |        -|      -|      31|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|      31|      79|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |saved_U  |mem_saved  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |           |        1|  0|   0|    0|   128|    8|     1|         1024|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |temp1_1_fu_83_p2     |     +    |      0|  0|  15|           8|           1|
    |icmp_ln22_fu_102_p2  |   icmp   |      0|  0|  11|           8|           8|
    |temp1_2_fu_89_p3     |  select  |      0|  0|   8|           1|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  34|          17|          17|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  15|          3|    1|          3|
    |out_r           |  15|          3|    8|         24|
    |saved_address0  |  15|          3|    7|         21|
    +----------------+----+-----------+-----+-----------+
    |Total           |  45|          9|   16|         48|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |addr_read_reg_132   |  7|   0|    7|          0|
    |ap_CS_fsm           |  2|   0|    2|          0|
    |saved_addr_reg_138  |  7|   0|    7|          0|
    |tempOutAddr         |  7|   0|    7|          0|
    |tempOutVal          |  8|   0|    8|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 31|   0|   31|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      mem     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      mem     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      mem     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      mem     | return value |
|addr          |  in |    7|   ap_none  |     addr     |    scalar    |
|we            |  in |    1|   ap_none  |      we      |    scalar    |
|re            |  in |    1|   ap_none  |      re      |    scalar    |
|out_r         | out |    8|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld  | out |    1|   ap_vld   |     out_r    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%addr_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %addr) nounwind" [Mem/.settings/mem.c:5]   --->   Operation 3 'read' 'addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i7 %addr_read to i64" [Mem/.settings/mem.c:11]   --->   Operation 4 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%saved_addr = getelementptr inbounds [128 x i8]* @saved, i64 0, i64 %sext_ln11" [Mem/.settings/mem.c:11]   --->   Operation 5 'getelementptr' 'saved_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.66ns)   --->   "%temp1 = load i8* %saved_addr, align 1" [Mem/.settings/mem.c:11]   --->   Operation 6 'load' 'temp1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7 %addr) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %we) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %re) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_r) nounwind, !map !21"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mem_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%re_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %re) nounwind" [Mem/.settings/mem.c:5]   --->   Operation 12 'read' 're_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%we_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %we) nounwind" [Mem/.settings/mem.c:5]   --->   Operation 13 'read' 'we_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Mem/.settings/mem.c:6]   --->   Operation 14 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (2.66ns)   --->   "%temp1 = load i8* %saved_addr, align 1" [Mem/.settings/mem.c:11]   --->   Operation 15 'load' 'temp1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 16 [1/1] (1.39ns)   --->   "%temp1_1 = add i8 %temp1, 1" [Mem/.settings/mem.c:15]   --->   Operation 16 'add' 'temp1_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.47ns)   --->   "%temp1_2 = select i1 %we_read, i8 %temp1_1, i8 %temp1" [Mem/.settings/mem.c:14]   --->   Operation 17 'select' 'temp1_2' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.66ns)   --->   "store i8 %temp1_2, i8* %saved_addr, align 1" [Mem/.settings/mem.c:16]   --->   Operation 18 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tempOutVal_load = load i8* @tempOutVal, align 1" [Mem/.settings/mem.c:22]   --->   Operation 19 'load' 'tempOutVal_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.12ns)   --->   "%icmp_ln22 = icmp slt i8 %temp1_2, %tempOutVal_load" [Mem/.settings/mem.c:22]   --->   Operation 20 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %3, label %1" [Mem/.settings/mem.c:22]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i7 %addr_read to i8" [Mem/.settings/mem.c:23]   --->   Operation 22 'sext' 'sext_ln23' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "store i7 %addr_read, i7* @tempOutAddr, align 1" [Mem/.settings/mem.c:23]   --->   Operation 23 'store' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "store i8 %temp1_2, i8* @tempOutVal, align 1" [Mem/.settings/mem.c:24]   --->   Operation 24 'store' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %re_read, label %2, label %._crit_edge" [Mem/.settings/mem.c:25]   --->   Operation 25 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_r, i8 %sext_ln23) nounwind" [Mem/.settings/mem.c:26]   --->   Operation 26 'write' <Predicate = (!icmp_ln22 & re_read)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Mem/.settings/mem.c:27]   --->   Operation 27 'br' <Predicate = (!icmp_ln22 & re_read)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %5" [Mem/.settings/mem.c:28]   --->   Operation 28 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %re_read, label %4, label %._crit_edge1" [Mem/.settings/mem.c:31]   --->   Operation 29 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tempOutAddr_load = load i7* @tempOutAddr, align 1" [Mem/.settings/mem.c:32]   --->   Operation 30 'load' 'tempOutAddr_load' <Predicate = (icmp_ln22 & re_read)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i7 %tempOutAddr_load to i8" [Mem/.settings/mem.c:32]   --->   Operation 31 'sext' 'sext_ln32' <Predicate = (icmp_ln22 & re_read)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_r, i8 %sext_ln32) nounwind" [Mem/.settings/mem.c:32]   --->   Operation 32 'write' <Predicate = (icmp_ln22 & re_read)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br label %._crit_edge1" [Mem/.settings/mem.c:33]   --->   Operation 33 'br' <Predicate = (icmp_ln22 & re_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 34 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [Mem/.settings/mem.c:37]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ we]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ re]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ saved]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tempOutVal]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tempOutAddr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
addr_read         (read         ) [ 001]
sext_ln11         (sext         ) [ 000]
saved_addr        (getelementptr) [ 001]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
spectopmodule_ln0 (spectopmodule) [ 000]
re_read           (read         ) [ 001]
we_read           (read         ) [ 000]
specpipeline_ln6  (specpipeline ) [ 000]
temp1             (load         ) [ 000]
temp1_1           (add          ) [ 000]
temp1_2           (select       ) [ 000]
store_ln16        (store        ) [ 000]
tempOutVal_load   (load         ) [ 000]
icmp_ln22         (icmp         ) [ 001]
br_ln22           (br           ) [ 000]
sext_ln23         (sext         ) [ 000]
store_ln23        (store        ) [ 000]
store_ln24        (store        ) [ 000]
br_ln25           (br           ) [ 000]
write_ln26        (write        ) [ 000]
br_ln27           (br           ) [ 000]
br_ln28           (br           ) [ 000]
br_ln31           (br           ) [ 000]
tempOutAddr_load  (load         ) [ 000]
sext_ln32         (sext         ) [ 000]
write_ln32        (write        ) [ 000]
br_ln33           (br           ) [ 000]
br_ln0            (br           ) [ 000]
ret_ln37          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="we">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="we"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="re">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="re"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="saved">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="saved"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tempOutVal">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempOutVal"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tempOutAddr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempOutAddr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="addr_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="7" slack="0"/>
<pin id="42" dir="0" index="1" bw="7" slack="0"/>
<pin id="43" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="re_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="re_read/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="we_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="we_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/2 write_ln32/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="saved_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="7" slack="0"/>
<pin id="69" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="saved_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp1/1 store_ln16/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln11_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="temp1_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp1_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="temp1_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp1_2/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tempOutVal_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempOutVal_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln22_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln23_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="1"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln23_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="1"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln24_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tempOutAddr_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempOutAddr_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sext_ln32_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="addr_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="1"/>
<pin id="134" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="addr_read "/>
</bind>
</comp>

<comp id="138" class="1005" name="saved_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="1"/>
<pin id="140" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="saved_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="40" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="87"><net_src comp="72" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="52" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="83" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="72" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="97"><net_src comp="89" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="89" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="98" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="108" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="89" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="135"><net_src comp="40" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="141"><net_src comp="65" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
	Port: saved | {2 }
	Port: tempOutVal | {2 }
	Port: tempOutAddr | {2 }
 - Input state : 
	Port: mem : addr | {1 }
	Port: mem : we | {2 }
	Port: mem : re | {2 }
	Port: mem : saved | {1 2 }
	Port: mem : tempOutVal | {2 }
	Port: mem : tempOutAddr | {2 }
  - Chain level:
	State 1
		saved_addr : 1
		temp1 : 2
	State 2
		temp1_1 : 1
		temp1_2 : 2
		store_ln16 : 3
		icmp_ln22 : 3
		br_ln22 : 4
		store_ln24 : 3
		write_ln26 : 1
		sext_ln32 : 1
		write_ln32 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |     temp1_1_fu_83    |    0    |    15   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln22_fu_102   |    0    |    11   |
|----------|----------------------|---------|---------|
|  select  |     temp1_2_fu_89    |    0    |    8    |
|----------|----------------------|---------|---------|
|          | addr_read_read_fu_40 |    0    |    0    |
|   read   |  re_read_read_fu_46  |    0    |    0    |
|          |  we_read_read_fu_52  |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_58   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    sext_ln11_fu_78   |    0    |    0    |
|   sext   |   sext_ln23_fu_108   |    0    |    0    |
|          |   sext_ln32_fu_127   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    34   |
|----------|----------------------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|saved|    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| addr_read_reg_132|    7   |
|saved_addr_reg_138|    7   |
+------------------+--------+
|       Total      |   14   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_58 |  p2  |   2  |   7  |   14   ||    9    |
| grp_access_fu_72 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  2.366  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   34   |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   18   |    -   |
|  Register |    -   |    -   |   14   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   14   |   52   |    0   |
+-----------+--------+--------+--------+--------+--------+
