vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw9_3/Waveform.vwf
source_file = 1, C:/verilogDesign/hw9_3/test.v
source_file = 1, C:/verilogDesign/hw9_3/db/test.cbx.xml
design_name = test
instance = comp, \Add5~0 , Add5~0, test, 1
instance = comp, \Add6~0 , Add6~0, test, 1
instance = comp, \Add7~0 , Add7~0, test, 1
instance = comp, \Add8~0 , Add8~0, test, 1
instance = comp, \Add9~0 , Add9~0, test, 1
instance = comp, \Add10~0 , Add10~0, test, 1
instance = comp, \Add11~0 , Add11~0, test, 1
instance = comp, \Add12~0 , Add12~0, test, 1
instance = comp, \Add5~2 , Add5~2, test, 1
instance = comp, \Add6~2 , Add6~2, test, 1
instance = comp, \Add7~2 , Add7~2, test, 1
instance = comp, \Add8~2 , Add8~2, test, 1
instance = comp, \Add9~2 , Add9~2, test, 1
instance = comp, \Add10~2 , Add10~2, test, 1
instance = comp, \Add11~2 , Add11~2, test, 1
instance = comp, \Add12~2 , Add12~2, test, 1
instance = comp, \Add5~4 , Add5~4, test, 1
instance = comp, \Add6~4 , Add6~4, test, 1
instance = comp, \Add7~4 , Add7~4, test, 1
instance = comp, \Add8~4 , Add8~4, test, 1
instance = comp, \Add9~4 , Add9~4, test, 1
instance = comp, \Add10~4 , Add10~4, test, 1
instance = comp, \Add11~4 , Add11~4, test, 1
instance = comp, \Add12~4 , Add12~4, test, 1
instance = comp, \Add5~6 , Add5~6, test, 1
instance = comp, \Add6~6 , Add6~6, test, 1
instance = comp, \Add7~6 , Add7~6, test, 1
instance = comp, \Add8~6 , Add8~6, test, 1
instance = comp, \Add9~6 , Add9~6, test, 1
instance = comp, \Add10~6 , Add10~6, test, 1
instance = comp, \Add11~6 , Add11~6, test, 1
instance = comp, \Add12~6 , Add12~6, test, 1
instance = comp, \Add6~8 , Add6~8, test, 1
instance = comp, \Add7~8 , Add7~8, test, 1
instance = comp, \Add8~8 , Add8~8, test, 1
instance = comp, \Add9~8 , Add9~8, test, 1
instance = comp, \Add10~8 , Add10~8, test, 1
instance = comp, \Add11~8 , Add11~8, test, 1
instance = comp, \Add12~8 , Add12~8, test, 1
instance = comp, \number~0 , number~0, test, 1
instance = comp, \number~1 , number~1, test, 1
instance = comp, \number~2 , number~2, test, 1
instance = comp, \number~3 , number~3, test, 1
instance = comp, \number~4 , number~4, test, 1
instance = comp, \number~5 , number~5, test, 1
instance = comp, \number~6 , number~6, test, 1
instance = comp, \I[10]~input , I[10]~input, test, 1
instance = comp, \I[11]~input , I[11]~input, test, 1
instance = comp, \I[12]~input , I[12]~input, test, 1
instance = comp, \I[13]~input , I[13]~input, test, 1
instance = comp, \I[14]~input , I[14]~input, test, 1
instance = comp, \I[15]~input , I[15]~input, test, 1
instance = comp, \I[9]~input , I[9]~input, test, 1
instance = comp, \I[8]~input , I[8]~input, test, 1
instance = comp, \I[7]~input , I[7]~input, test, 1
instance = comp, \I[6]~input , I[6]~input, test, 1
instance = comp, \I[5]~input , I[5]~input, test, 1
instance = comp, \I[4]~input , I[4]~input, test, 1
instance = comp, \I[3]~input , I[3]~input, test, 1
instance = comp, \I[2]~input , I[2]~input, test, 1
instance = comp, \number[0]~output , number[0]~output, test, 1
instance = comp, \number[1]~output , number[1]~output, test, 1
instance = comp, \number[2]~output , number[2]~output, test, 1
instance = comp, \number[3]~output , number[3]~output, test, 1
instance = comp, \number[4]~output , number[4]~output, test, 1
instance = comp, \I[1]~input , I[1]~input, test, 1
instance = comp, \Add13~0 , Add13~0, test, 1
instance = comp, \I[0]~input , I[0]~input, test, 1
instance = comp, \Add14~0 , Add14~0, test, 1
instance = comp, \Add13~2 , Add13~2, test, 1
instance = comp, \Add14~2 , Add14~2, test, 1
instance = comp, \Add13~4 , Add13~4, test, 1
instance = comp, \Add14~4 , Add14~4, test, 1
instance = comp, \Add13~6 , Add13~6, test, 1
instance = comp, \Add14~6 , Add14~6, test, 1
instance = comp, \Add13~8 , Add13~8, test, 1
instance = comp, \Add14~8 , Add14~8, test, 1
