Analysis & Synthesis report for DDS_top
Wed Mar 25 20:41:58 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |DDS_top|key:key_4|state
  9. State Machine - |DDS_top|key:key_3|state
 10. State Machine - |DDS_top|key:key_2|state
 11. State Machine - |DDS_top|key:key_1|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated
 16. Source assignments for DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated
 17. Source assignments for DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated
 18. Parameter Settings for User Entity Instance: DDS:DDS_1|sin:u5|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: DDS:DDS_1|squ:u7|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: DDS:DDS_1|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: DDS:DDS_1|lpm_divide:Div0
 23. altsyncram Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "DDS:DDS_1|adder_32bus:u1"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 25 20:41:58 2015        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; DDS_top                                      ;
; Top-level Entity Name              ; DDS_top                                      ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 365                                          ;
;     Total combinational functions  ; 363                                          ;
;     Dedicated logic registers      ; 122                                          ;
; Total registers                    ; 122                                          ;
; Total pins                         ; 19                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 30,720                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5T144C8        ;                    ;
; Top-level entity name                                        ; DDS_top            ; DDS_top            ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                ; Full               ;                    ;
; Resynthesis Optimization Effort                              ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                     ; Normal             ;                    ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                             ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+
; DDS_top.vhd                      ; yes             ; User VHDL File                         ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd                ;
; DDS.vhd                          ; yes             ; User VHDL File                         ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd                    ;
; TLC615.vhd                       ; yes             ; User VHDL File                         ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd                 ;
; key.vhd                          ; yes             ; User VHDL File                         ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd                    ;
; key_coding.vhd                   ; yes             ; User VHDL File                         ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd             ;
; register_10bus.vhd               ; yes             ; User VHDL File                         ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/register_10bus.vhd         ;
; adder_10bus.vhd                  ; yes             ; User VHDL File                         ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/adder_10bus.vhd            ;
; register_32bus.vhd               ; yes             ; User VHDL File                         ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/register_32bus.vhd         ;
; adder_32bus.vhd                  ; yes             ; User VHDL File                         ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/adder_32bus.vhd            ;
; sin.vhd                          ; yes             ; User Wizard-Generated File             ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/sin.vhd                    ;
; squ.vhd                          ; yes             ; User Wizard-Generated File             ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/squ.vhd                    ;
; tri_rom.vhd                      ; yes             ; User Wizard-Generated File             ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/tri_rom.vhd                ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf                                           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                                              ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                                           ;
; aglobal90.inc                    ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                            ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;
; altrom.inc                       ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                                               ;
; altram.inc                       ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                                               ;
; altdpram.inc                     ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                                             ;
; altqpram.inc                     ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                                             ;
; db/altsyncram_hk71.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_hk71.tdf     ;
; sin.mif                          ; yes             ; Auto-Found Memory Initialization File  ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/sin.mif                    ;
; db/altsyncram_3281.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_3281.tdf     ;
; tri_rom.mif                      ; yes             ; Auto-Found Memory Initialization File  ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/tri_rom.mif                ;
; db/altsyncram_d281.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_d281.tdf     ;
; squ_rom.mif                      ; yes             ; Auto-Found Memory Initialization File  ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/squ_rom.mif                ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                             ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;
; multcore.inc                     ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc                                             ;
; bypassff.inc                     ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                                             ;
; altshift.inc                     ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                                             ;
; db/mult_gt01.tdf                 ; yes             ; Auto-Generated Megafunction            ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/mult_gt01.tdf           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf                                           ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc                                          ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; f:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc                                      ;
; db/lpm_divide_eem.tdf            ; yes             ; Auto-Generated Megafunction            ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/lpm_divide_eem.tdf      ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction            ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/sign_div_unsign_olh.tdf ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction            ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction            ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction            ; G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/add_sub_mkc.tdf         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 365   ;
;                                             ;       ;
; Total combinational functions               ; 363   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 85    ;
;     -- 3 input functions                    ; 114   ;
;     -- <=2 input functions                  ; 164   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 231   ;
;     -- arithmetic mode                      ; 132   ;
;                                             ;       ;
; Total registers                             ; 122   ;
;     -- Dedicated logic registers            ; 122   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 19    ;
; Total memory bits                           ; 30720 ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 107   ;
; Total fan-out                               ; 1637  ;
; Average fan-out                             ; 3.07  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |DDS_top                                     ; 363 (2)           ; 122 (0)      ; 30720       ; 0            ; 0       ; 0         ; 19   ; 0            ; |DDS_top                                                                                                           ; work         ;
;    |DDS:DDS_1|                               ; 255 (20)          ; 42 (0)       ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_eem:auto_generated|     ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider|    ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_i2f:divider|       ; 134 (134)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ; work         ;
;       |lpm_mult:Mult0|                       ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|lpm_mult:Mult0                                                                                  ; work         ;
;          |mult_gt01:auto_generated|          ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated                                                         ; work         ;
;       |register_10bus:u4|                    ; 8 (8)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|register_10bus:u4                                                                               ; work         ;
;       |register_32bus:u2|                    ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|register_32bus:u2                                                                               ; work         ;
;       |sin:u5|                               ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|sin:u5                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|sin:u5|altsyncram:altsyncram_component                                                          ; work         ;
;             |altsyncram_hk71:auto_generated| ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated                           ; work         ;
;       |squ:u7|                               ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|squ:u7                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|squ:u7|altsyncram:altsyncram_component                                                          ; work         ;
;             |altsyncram_d281:auto_generated| ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated                           ; work         ;
;       |tri_rom:u6|                           ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|tri_rom:u6                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component                                                      ; work         ;
;             |altsyncram_3281:auto_generated| ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated                       ; work         ;
;    |TLC5615:TLC5615_1|                       ; 35 (35)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|TLC5615:TLC5615_1                                                                                         ; work         ;
;    |key:key_1|                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key:key_1                                                                                                 ; work         ;
;    |key:key_2|                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key:key_2                                                                                                 ; work         ;
;    |key:key_3|                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key:key_3                                                                                                 ; work         ;
;    |key:key_4|                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key:key_4                                                                                                 ; work         ;
;    |key_coding:key_coding_1|                 ; 47 (47)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key_coding:key_coding_1                                                                                   ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                           ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+
; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 1024         ; 10           ; --           ; --           ; 10240 ; sin.mif     ;
; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 1024         ; 10           ; --           ; --           ; 10240 ; squ_rom.mif ;
; DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 10           ; --           ; --           ; 10240 ; tri_rom.mif ;
+------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |DDS_top|key:key_4|state             ;
+----------+----------+----------+----------+----------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |DDS_top|key:key_3|state             ;
+----------+----------+----------+----------+----------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |DDS_top|key:key_2|state             ;
+----------+----------+----------+----------+----------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |DDS_top|key:key_1|state             ;
+----------+----------+----------+----------+----------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+-------------------------------------------+-------------------------------------------------------+
; Register name                             ; Reason for Removal                                    ;
+-------------------------------------------+-------------------------------------------------------+
; key_coding:key_coding_1|p_control_temp[0] ; Merged with key_coding:key_coding_1|p_control_temp[1] ;
; key_coding:key_coding_1|p_control_temp[1] ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 2     ;                                                       ;
+-------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 122   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DDS_top|TLC5615:TLC5615_1|COUNT1[2]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DDS_top|key_coding:key_coding_1|p_control_temp[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DDS_top|key_coding:key_coding_1|a_control_temp[3] ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DDS_top|key_coding:key_coding_1|f_control_temp[2] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DDS_top|DDS:DDS_1|Mux1                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:DDS_1|sin:u5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 10                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; sin.mif              ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_hk71      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; tri_rom.mif          ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_3281      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:DDS_1|squ:u7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 10                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; squ_rom.mif          ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_d281      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DDS:DDS_1|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 14         ; Untyped             ;
; LPM_WIDTHR                                     ; 14         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DDS:DDS_1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 3                                                    ;
; Entity Instance                           ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 10                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 10                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 10                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; DDS:DDS_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                       ;
;     -- LPM_WIDTHB                     ; 4                        ;
;     -- LPM_WIDTHP                     ; 14                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DDS:DDS_1|adder_32bus:u1" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; a[31..21] ; Input ; Info     ; Stuck at GND          ;
+-----------+-------+----------+-----------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 25 20:41:46 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_top -c DDS_top
Info: Found 2 design units, including 1 entities, in source file DDS_top.vhd
    Info: Found design unit 1: DDS_top-behave
    Info: Found entity 1: DDS_top
Info: Found 2 design units, including 1 entities, in source file DDS.vhd
    Info: Found design unit 1: DDS-behave
    Info: Found entity 1: DDS
Info: Found 2 design units, including 1 entities, in source file TLC615.vhd
    Info: Found design unit 1: TLC5615-BEHAVE
    Info: Found entity 1: TLC5615
Info: Found 2 design units, including 1 entities, in source file key.vhd
    Info: Found design unit 1: key-behave
    Info: Found entity 1: key
Info: Found 2 design units, including 1 entities, in source file key_coding.vhd
    Info: Found design unit 1: key_coding-behave
    Info: Found entity 1: key_coding
Info: Found 2 design units, including 1 entities, in source file register_10bus.vhd
    Info: Found design unit 1: register_10bus-regi_behave
    Info: Found entity 1: register_10bus
Info: Found 2 design units, including 1 entities, in source file adder_10bus.vhd
    Info: Found design unit 1: adder_10bus-adder_behave
    Info: Found entity 1: adder_10bus
Info: Found 2 design units, including 1 entities, in source file register_32bus.vhd
    Info: Found design unit 1: register_32bus-regi_behave
    Info: Found entity 1: register_32bus
Info: Found 2 design units, including 1 entities, in source file adder_32bus.vhd
    Info: Found design unit 1: adder_32bus-adder_behave
    Info: Found entity 1: adder_32bus
Info: Found 2 design units, including 1 entities, in source file sin.vhd
    Info: Found design unit 1: sin-SYN
    Info: Found entity 1: sin
Info: Found 2 design units, including 1 entities, in source file squ.vhd
    Info: Found design unit 1: squ-SYN
    Info: Found entity 1: squ
Info: Found 2 design units, including 1 entities, in source file tri_rom.vhd
    Info: Found design unit 1: tri_rom-SYN
    Info: Found entity 1: tri_rom
Info: Elaborating entity "DDS_top" for the top level hierarchy
Info: Elaborating entity "DDS" for hierarchy "DDS:DDS_1"
Info: Elaborating entity "adder_32bus" for hierarchy "DDS:DDS_1|adder_32bus:u1"
Info: Elaborating entity "register_32bus" for hierarchy "DDS:DDS_1|register_32bus:u2"
Info: Elaborating entity "adder_10bus" for hierarchy "DDS:DDS_1|adder_10bus:u3"
Info: Elaborating entity "register_10bus" for hierarchy "DDS:DDS_1|register_10bus:u4"
Info: Elaborating entity "sin" for hierarchy "DDS:DDS_1|sin:u5"
Info: Elaborating entity "altsyncram" for hierarchy "DDS:DDS_1|sin:u5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DDS:DDS_1|sin:u5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DDS:DDS_1|sin:u5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "sin.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hk71.tdf
    Info: Found entity 1: altsyncram_hk71
Info: Elaborating entity "altsyncram_hk71" for hierarchy "DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated"
Info: Elaborating entity "tri_rom" for hierarchy "DDS:DDS_1|tri_rom:u6"
Info: Elaborating entity "altsyncram" for hierarchy "DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "tri_rom.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3281.tdf
    Info: Found entity 1: altsyncram_3281
Info: Elaborating entity "altsyncram_3281" for hierarchy "DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated"
Info: Elaborating entity "squ" for hierarchy "DDS:DDS_1|squ:u7"
Info: Elaborating entity "altsyncram" for hierarchy "DDS:DDS_1|squ:u7|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DDS:DDS_1|squ:u7|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DDS:DDS_1|squ:u7|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "squ_rom.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d281.tdf
    Info: Found entity 1: altsyncram_d281
Info: Elaborating entity "altsyncram_d281" for hierarchy "DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated"
Info: Elaborating entity "TLC5615" for hierarchy "TLC5615:TLC5615_1"
Info: Elaborating entity "key" for hierarchy "key:key_1"
Info: Elaborating entity "key_coding" for hierarchy "key_coding:key_coding_1"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "DDS:DDS_1|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DDS:DDS_1|Div0"
Info: Elaborated megafunction instantiation "DDS:DDS_1|lpm_mult:Mult0"
Info: Instantiated megafunction "DDS:DDS_1|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_gt01.tdf
    Info: Found entity 1: mult_gt01
Info: Elaborated megafunction instantiation "DDS:DDS_1|lpm_divide:Div0"
Info: Instantiated megafunction "DDS:DDS_1|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info: Found entity 1: lpm_divide_eem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info: Found entity 1: alt_u_div_i2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le5a[10]"
Info: Ignored 83 buffer(s)
    Info: Ignored 4 CARRY_SUM buffer(s)
    Info: Ignored 79 SOFT buffer(s)
Info: Implemented 414 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 13 output pins
    Info: Implemented 365 logic cells
    Info: Implemented 30 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Wed Mar 25 20:41:59 2015
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


