
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.UOnO3m
# read_xdc /tmp/tmp.ruoVEm/xdc/top_level.xdc
# read_verilog -sv /tmp/tmp.ruoVEm/src/lab04_ssc.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/clk_wiz_lab3.v
# read_verilog -sv /tmp/tmp.ruoVEm/src/mirror.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/convolution.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/top_level.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/divider.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/rgb_to_ycrcb.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/vga_mux.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/rotate2.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/threshold.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.ruoVEm/src/camera.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_verilog -sv /tmp/tmp.ruoVEm/src/kernels.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/buffer.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/image_sprite.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/filter.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.ruoVEm/src/xilinx_true_dual_port_read_first_1_clock_ram.v
# read_verilog -sv /tmp/tmp.ruoVEm/src/rotate.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/vga.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/center_of_mass.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/scale.sv
# read_verilog -sv /tmp/tmp.ruoVEm/src/recover.sv
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 880049
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.ruoVEm/src/kernels.sv:10]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.ruoVEm/src/kernels.sv:11]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.ruoVEm/src/kernels.sv:12]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.ruoVEm/src/kernels.sv:13]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.ruoVEm/src/kernels.sv:14]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.ruoVEm/src/kernels.sv:15]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.ruoVEm/src/kernels.sv:16]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.ruoVEm/src/kernels.sv:17]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.ruoVEm/src/kernels.sv:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2607.020 ; gain = 0.000 ; free physical = 281 ; free virtual = 6759
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.ruoVEm/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'filter' [/tmp/tmp.ruoVEm/src/filter.sv:2]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'buffer' [/tmp/tmp.ruoVEm/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.ruoVEm/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 320 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/tmp/tmp.ruoVEm/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (0#1) [/tmp/tmp.ruoVEm/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/tmp/tmp.ruoVEm/src/convolution.sv:4]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels' [/tmp/tmp.ruoVEm/src/kernels.sv:4]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels' (0#1) [/tmp/tmp.ruoVEm/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (0#1) [/tmp/tmp.ruoVEm/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter' (0#1) [/tmp/tmp.ruoVEm/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized0' [/tmp/tmp.ruoVEm/src/filter.sv:2]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized0' [/tmp/tmp.ruoVEm/src/convolution.sv:4]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized0' [/tmp/tmp.ruoVEm/src/kernels.sv:4]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized0' (0#1) [/tmp/tmp.ruoVEm/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized0' (0#1) [/tmp/tmp.ruoVEm/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized0' (0#1) [/tmp/tmp.ruoVEm/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized1' [/tmp/tmp.ruoVEm/src/filter.sv:2]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized1' [/tmp/tmp.ruoVEm/src/convolution.sv:4]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized1' [/tmp/tmp.ruoVEm/src/kernels.sv:4]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized1' (0#1) [/tmp/tmp.ruoVEm/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized1' (0#1) [/tmp/tmp.ruoVEm/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized1' (0#1) [/tmp/tmp.ruoVEm/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized2' [/tmp/tmp.ruoVEm/src/filter.sv:2]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized2' [/tmp/tmp.ruoVEm/src/convolution.sv:4]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized2' [/tmp/tmp.ruoVEm/src/kernels.sv:4]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized2' (0#1) [/tmp/tmp.ruoVEm/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized2' (0#1) [/tmp/tmp.ruoVEm/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized2' (0#1) [/tmp/tmp.ruoVEm/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized3' [/tmp/tmp.ruoVEm/src/filter.sv:2]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized3' [/tmp/tmp.ruoVEm/src/convolution.sv:4]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized3' [/tmp/tmp.ruoVEm/src/kernels.sv:4]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized3' (0#1) [/tmp/tmp.ruoVEm/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized3' (0#1) [/tmp/tmp.ruoVEm/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized3' (0#1) [/tmp/tmp.ruoVEm/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized4' [/tmp/tmp.ruoVEm/src/filter.sv:2]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized4' [/tmp/tmp.ruoVEm/src/convolution.sv:4]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized4' [/tmp/tmp.ruoVEm/src/kernels.sv:4]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized4' (0#1) [/tmp/tmp.ruoVEm/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized4' (0#1) [/tmp/tmp.ruoVEm/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized4' (0#1) [/tmp/tmp.ruoVEm/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_lab3' [/tmp/tmp.ruoVEm/src/clk_wiz_lab3.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_lab3' (0#1) [/tmp/tmp.ruoVEm/src/clk_wiz_lab3.v:67]
INFO: [Synth 8-6157] synthesizing module 'camera' [/tmp/tmp.ruoVEm/src/camera.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.ruoVEm/src/camera.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/tmp/tmp.ruoVEm/src/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'recover' [/tmp/tmp.ruoVEm/src/recover.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'recover' (0#1) [/tmp/tmp.ruoVEm/src/recover.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rotate2' [/tmp/tmp.ruoVEm/src/rotate2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'rotate2' (0#1) [/tmp/tmp.ruoVEm/src/rotate2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.ruoVEm/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.ruoVEm/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.ruoVEm/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 76800 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.ruoVEm/src/xilinx_true_dual_port_read_first_2_clock_ram.v:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.ruoVEm/src/xilinx_true_dual_port_read_first_2_clock_ram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.ruoVEm/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'mirror' [/tmp/tmp.ruoVEm/src/mirror.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mirror' (0#1) [/tmp/tmp.ruoVEm/src/mirror.sv:4]
INFO: [Synth 8-6157] synthesizing module 'scale' [/tmp/tmp.ruoVEm/src/scale.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/tmp/tmp.ruoVEm/src/scale.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/tmp/tmp.ruoVEm/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/tmp/tmp.ruoVEm/src/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6157] synthesizing module 'lab04_ssc' [/tmp/tmp.ruoVEm/src/lab04_ssc.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'lab04_ssc' (0#1) [/tmp/tmp.ruoVEm/src/lab04_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/tmp/tmp.ruoVEm/src/threshold.sv:1]
INFO: [Synth 8-226] default block is never used [/tmp/tmp.ruoVEm/src/threshold.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/tmp/tmp.ruoVEm/src/threshold.sv:1]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/tmp/tmp.ruoVEm/src/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.ruoVEm/src/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.ruoVEm/src/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/tmp/tmp.ruoVEm/src/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/tmp/tmp.ruoVEm/src/image_sprite.sv:6]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter HEIGHT bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/tmp/tmp.ruoVEm/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'image.mem'; please make sure the file is added to project and has read permission, ignoring [/tmp/tmp.ruoVEm/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/tmp/tmp.ruoVEm/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/tmp/tmp.ruoVEm/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'palette.mem'; please make sure the file is added to project and has read permission, ignoring [/tmp/tmp.ruoVEm/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/tmp/tmp.ruoVEm/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/tmp/tmp.ruoVEm/src/image_sprite.sv:6]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (11) of module 'image_sprite' [/tmp/tmp.ruoVEm/src/top_level.sv:445]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'image_sprite' [/tmp/tmp.ruoVEm/src/top_level.sv:446]
INFO: [Synth 8-6157] synthesizing module 'vga_mux' [/tmp/tmp.ruoVEm/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_mux' (0#1) [/tmp/tmp.ruoVEm/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.ruoVEm/src/top_level.sv:4]
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-6014] Unused sequential element hsync_pipe_reg was removed.  [/tmp/tmp.ruoVEm/src/top_level.sv:332]
WARNING: [Synth 8-6014] Unused sequential element vsync_pipe_reg was removed.  [/tmp/tmp.ruoVEm/src/top_level.sv:333]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg was removed.  [/tmp/tmp.ruoVEm/src/top_level.sv:334]
WARNING: [Synth 8-7129] Port cam_clk_in in module recover is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnl in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2607.020 ; gain = 0.000 ; free physical = 1326 ; free virtual = 7806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2607.020 ; gain = 0.000 ; free physical = 1326 ; free virtual = 7805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2607.020 ; gain = 0.000 ; free physical = 1326 ; free virtual = 7805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2607.020 ; gain = 0.000 ; free physical = 1317 ; free virtual = 7797
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.ruoVEm/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.ruoVEm/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.ruoVEm/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.035 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7707
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2671.035 ; gain = 0.000 ; free physical = 1227 ; free virtual = 7707
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1317 ; free virtual = 7797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1317 ; free virtual = 7797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1317 ; free virtual = 7797
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'camera'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'camera'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1293 ; free virtual = 7775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   4 Input   22 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 11    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 222   
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 45    
	               10 Bit    Registers := 56    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 84    
	                6 Bit    Registers := 168   
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 116   
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
	             512K Bit	(65536 X 8 bit)          RAMs := 1     
	               5K Bit	(320 X 16 bit)          RAMs := 28    
	               3K Bit	(256 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 21    
	   2 Input   16 Bit        Muxes := 44    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 10    
	   2 Input   10 Bit        Muxes := 22    
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 248   
	   4 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element mconv/blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element mconv/blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element mconv/blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element mconv/green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element mconv/green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element mconv/green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element mconv/red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element mconv/red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element mconv/red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element blue1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:82]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element green1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:72]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
WARNING: [Synth 8-6014] Unused sequential element red1 was removed.  [/tmp/tmp.ruoVEm/src/convolution.sv:62]
DSP Report: Generating DSP pixel_addr_out_reg, operation Mode is: (C'+(((D:0x140)+A)*(B:0xf0))')'.
DSP Report: register vcount_pipe_reg is absorbed into DSP pixel_addr_out_reg.
DSP Report: register pixel_addr_out_reg is absorbed into DSP pixel_addr_out_reg.
DSP Report: register prod1_reg is absorbed into DSP pixel_addr_out_reg.
DSP Report: operator pixel_addr_out0 is absorbed into DSP pixel_addr_out_reg.
DSP Report: operator prod10 is absorbed into DSP pixel_addr_out_reg.
DSP Report: operator prod11 is absorbed into DSP pixel_addr_out_reg.
DSP Report: Generating DSP pixel_addr_out_reg, operation Mode is: C+A*(B:0xf0).
DSP Report: register pixel_addr_out_reg is absorbed into DSP pixel_addr_out_reg.
DSP Report: operator pixel_addr_out0 is absorbed into DSP pixel_addr_out_reg.
DSP Report: operator p_0_out is absorbed into DSP pixel_addr_out_reg.
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
WARNING: [Synth 8-7129] Port cam_clk_in in module recover is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnl in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element bram_0/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element bram_1/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element bram_2/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element bram_3/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mbuff/bram_0/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mbuff/bram_1/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mbuff/bram_2/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mbuff/bram_3/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (image_brom/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element image_brom/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (palette_brom/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element palette_brom/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__0) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__1) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__2) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__3) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__4) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__5) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__7) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__8) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__9) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__10) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__11) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__12) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__13) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__14) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1265 ; free virtual = 7765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_0/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_1/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_2/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_3/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_0/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_1/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_2/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_3/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|frame_buffer            | BRAM_reg              | 75 K x 16(READ_FIRST)  | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rotate2      | (C'+(((D:0x140)+A)*(B:0xf0))')' | 17     | 8      | 10     | 9      | 17     | 0    | 0    | 1    | 0    | 0     | 1    | 1    | 
|mirror       | C+A*(B:0xf0)                    | 10     | 8      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A*(B:0x74))'                   | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | PCIN+(A*(B:0x132))'             | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+((A:0x259)*B)')'          | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A*(B:0x1ad))'                  | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x53))'                   | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0xad))'                   | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x153))'                  | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1114 ; free virtual = 7614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1096 ; free virtual = 7596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_0/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_1/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_2/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_3/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_0/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_1/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_2/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|buffer:                 | bram_3/BRAM_reg       | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_0/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_1/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_2/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|filter__parameterized0: | mbuff/bram_3/BRAM_reg | 320 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|frame_buffer            | BRAM_reg              | 75 K x 16(READ_FIRST)  | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1099 ; free virtual = 7599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1097 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1097 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1097 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1097 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1097 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1097 ; free virtual = 7597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | filtern/mconv/hcount_out_reg[10]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | filtern/mconv/hcount_out_reg[9]             | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | rotate_m/data_valid_out_reg                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | crosshair_pipe_reg[3]                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hcount_pipe_reg[6][10]                      | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | vcount_pipe_reg[6][9]                       | 7      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | hcount_fmux_reg[10]                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hcount_fmux_reg[9]                          | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | vcount_fmux_reg[9]                          | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|top_level   | vcount_fmux_reg[0]                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | genblk1[0].filterm/mbuff/vcount_pipe_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | genblk1[0].filterm/mbuff/vcount_pipe_reg[1] | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mirror       | (C'+A'*B)'     | 9      | 8      | 10     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A*B)'         | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | PCIN+(A*B)'    | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+(A*B)')' | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A*B)'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A*B)'         | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A*B)'         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A*B)'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rotate2      | (C'+(D+A*B)')' | 17     | 8      | 10     | 9      | 17     | 0    | 0    | 0    | 0    | 0     | 1    | 1    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   487|
|3     |DSP48E1    |     9|
|8     |LUT1       |    81|
|9     |LUT2       |   626|
|10    |LUT3       |   692|
|11    |LUT4       |   524|
|12    |LUT5       |   235|
|13    |LUT6       |   558|
|14    |MMCME2_ADV |     1|
|15    |MUXF7      |    20|
|16    |RAMB18E1   |    28|
|17    |RAMB36E1   |    48|
|20    |SRL16E     |    65|
|21    |FDRE       |  2578|
|22    |FDSE       |    31|
|23    |IBUF       |    29|
|24    |OBUF       |    47|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1097 ; free virtual = 7597
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2671.035 ; gain = 0.000 ; free physical = 1161 ; free virtual = 7661
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2671.035 ; gain = 64.016 ; free physical = 1161 ; free virtual = 7661
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2671.035 ; gain = 0.000 ; free physical = 1252 ; free virtual = 7752
INFO: [Netlist 29-17] Analyzing 593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.ruoVEm/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.ruoVEm/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.035 ; gain = 0.000 ; free physical = 1185 ; free virtual = 7685
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 237190be
INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 144 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 2671.035 ; gain = 64.031 ; free physical = 1425 ; free virtual = 7925
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2735.066 ; gain = 64.031 ; free physical = 1423 ; free virtual = 7924

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 9f72e12b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2772.879 ; gain = 37.812 ; free physical = 1145 ; free virtual = 7645

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 64 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1710696bb

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2983.879 ; gain = 0.000 ; free physical = 933 ; free virtual = 7433
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12397e40e

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2983.879 ; gain = 0.000 ; free physical = 933 ; free virtual = 7433
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 150c85ee8

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2983.879 ; gain = 0.000 ; free physical = 933 ; free virtual = 7433
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 150c85ee8

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3015.895 ; gain = 32.016 ; free physical = 932 ; free virtual = 7432
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 168e83fa6

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3015.895 ; gain = 32.016 ; free physical = 932 ; free virtual = 7432
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 195e1c8ce

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3015.895 ; gain = 32.016 ; free physical = 932 ; free virtual = 7432
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.895 ; gain = 0.000 ; free physical = 932 ; free virtual = 7432
Ending Logic Optimization Task | Checksum: 1745691ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3015.895 ; gain = 32.016 ; free physical = 932 ; free virtual = 7432

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 76 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 44 Total Ports: 152
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 17fc0072e

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1135 ; free virtual = 7635
Ending Power Optimization Task | Checksum: 17fc0072e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3191.949 ; gain = 176.055 ; free physical = 1146 ; free virtual = 7646

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 11dadea3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 946 ; free virtual = 7446
Ending Final Cleanup Task | Checksum: 11dadea3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7639

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7639
Ending Netlist Obfuscation Task | Checksum: 11dadea3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7639
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3191.949 ; gain = 520.914 ; free physical = 1138 ; free virtual = 7639
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1092 ; free virtual = 7593
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9afd2820

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1092 ; free virtual = 7593
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1092 ; free virtual = 7593

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19a10b2b0

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7620

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 285ec20d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1131 ; free virtual = 7632

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 285ec20d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1131 ; free virtual = 7632
Phase 1 Placer Initialization | Checksum: 285ec20d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1131 ; free virtual = 7632

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a85a33d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1123 ; free virtual = 7624

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 263fdd85a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7625

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 263fdd85a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7625

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 221 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 103 nets or LUTs. Breaked 0 LUT, combined 103 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7587

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            103  |                   103  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            103  |                   103  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 132d77970

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1086 ; free virtual = 7588
Phase 2.4 Global Placement Core | Checksum: 1035ef9c2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7586
Phase 2 Global Placement | Checksum: 1035ef9c2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7587

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15ed12c38

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7587

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 152c9e19e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7586

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 163385bd4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7586

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dca4558c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7586

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11eaf82e3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1082 ; free virtual = 7584

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c533a20a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1082 ; free virtual = 7584

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 56a0f069

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1082 ; free virtual = 7584
Phase 3 Detail Placement | Checksum: 56a0f069

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1082 ; free virtual = 7584

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f2a3da0b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.016 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15022f5d1

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7582
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d3303322

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7582
Phase 4.1.1.1 BUFG Insertion | Checksum: f2a3da0b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7582

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.016. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 102cf960c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7582

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7582
Phase 4.1 Post Commit Optimization | Checksum: 102cf960c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7581

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 102cf960c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7581

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 102cf960c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7581
Phase 4.3 Placer Reporting | Checksum: 102cf960c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7581

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7581

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7581
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c5d0392f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7581
Ending Placer Task | Checksum: 113801428

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1079 ; free virtual = 7581
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 1105 ; free virtual = 7607
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2531a657 ConstDB: 0 ShapeSum: ee4e6dd1 RouteDB: 0
Post Restoration Checksum: NetGraph: 4d05cc3f NumContArr: c1780869 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 10e7dd4a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 953 ; free virtual = 7456

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10e7dd4a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 920 ; free virtual = 7422

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10e7dd4a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 920 ; free virtual = 7422
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 224357699

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 906 ; free virtual = 7409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.083  | TNS=0.000  | WHS=-0.223 | THS=-111.123|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000284172 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5674
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5674
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1705b3599

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 904 ; free virtual = 7407

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1705b3599

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 904 ; free virtual = 7407
Phase 3 Initial Routing | Checksum: 1f15583cc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 900 ; free virtual = 7402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 544
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.961  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b415bbb1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 898 ; free virtual = 7400

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.961  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 6f186e40

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 897 ; free virtual = 7399
Phase 4 Rip-up And Reroute | Checksum: 6f186e40

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 897 ; free virtual = 7399

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 6f186e40

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 897 ; free virtual = 7399

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 6f186e40

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 897 ; free virtual = 7399
Phase 5 Delay and Skew Optimization | Checksum: 6f186e40

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 897 ; free virtual = 7399

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ec894e8d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 897 ; free virtual = 7400
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.048  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 97cc6fcc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 897 ; free virtual = 7400
Phase 6 Post Hold Fix | Checksum: 97cc6fcc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 897 ; free virtual = 7400

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.13287 %
  Global Horizontal Routing Utilization  = 1.26975 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a5e8a853

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 897 ; free virtual = 7400

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a5e8a853

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 895 ; free virtual = 7398

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 153f10629

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 898 ; free virtual = 7401

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.048  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 153f10629

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 898 ; free virtual = 7401
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 938 ; free virtual = 7440

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3191.949 ; gain = 0.000 ; free physical = 938 ; free virtual = 7440
# write_bitstream -force /tmp/tmp.ruoVEm/obj/out.bit
Command: write_bitstream -force /tmp/tmp.ruoVEm/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/cbg_reg input rgbtoycrcb_m/cbg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/cbr_reg input rgbtoycrcb_m/cbr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/crb_reg input rgbtoycrcb_m/crb_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/crg_reg input rgbtoycrcb_m/crg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/y10 input rgbtoycrcb_m/y10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/y1_reg input rgbtoycrcb_m/y1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtoycrcb_m/yb_reg input rgbtoycrcb_m/yb_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rotate_m/pixel_addr_out_reg input rotate_m/pixel_addr_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mirror_m/pixel_addr_out_reg multiplier stage mirror_m/pixel_addr_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/cbg_reg multiplier stage rgbtoycrcb_m/cbg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/cbr_reg multiplier stage rgbtoycrcb_m/cbr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/crb_reg multiplier stage rgbtoycrcb_m/crb_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/crg_reg multiplier stage rgbtoycrcb_m/crg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 14 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.ruoVEm/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3388.254 ; gain = 196.305 ; free physical = 887 ; free virtual = 7397
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 23:07:07 2022...
