vlog fas.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:23 on Dec 18,2021
# vlog -reportprogress 300 fas.sv 
# -- Compiling module fas
# 
# Top level modules:
# 	fas
# End time: 23:16:24 on Dec 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog gas_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:31 on Dec 18,2021
# vlog -reportprogress 300 gas_test.sv 
# ** Error: (vlog-7) Failed to open design unit file "gas_test.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:16:31 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog fas_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:39 on Dec 18,2021
# vlog -reportprogress 300 fas_test.sv 
# -- Compiling module fas_test
# ** Error: fas_test.sv(26): (vlog-2730) Undefined variable: 'sel'.
# ** Error: (vlog-13069) fas_test.sv(30): near "endmodule": syntax error, unexpected endmodule, expecting class.
# End time: 23:16:39 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog fas_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:04 on Dec 18,2021
# vlog -reportprogress 300 fas_test.sv 
# -- Compiling module fas_test
# ** Error: fas_test.sv(25): (vlog-2730) Undefined variable: 'sel'.
# End time: 23:17:04 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog gas_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:23 on Dec 18,2021
# vlog -reportprogress 300 gas_test.sv 
# ** Error: (vlog-7) Failed to open design unit file "gas_test.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:17:23 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog fas_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:28 on Dec 18,2021
# vlog -reportprogress 300 fas_test.sv 
# -- Compiling module fas_test
# 
# Top level modules:
# 	fas_test
# End time: 23:17:28 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fas_test
# vsim fas_test 
# Start time: 23:17:34 on Dec 18,2021
# Loading sv_std.std
# Loading work.fas_test
# Loading work.fas
# ** Error: (vsim-3033) Instantiation of 'XOR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /fas_test/fas_test File: fas.sv Line: 14
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# ** Error: (vsim-3033) Instantiation of 'XOR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /fas_test/fas_test File: fas.sv Line: 21
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# Loading work.OR2
# Loading work.NOT
# ** Error: (vsim-3033) Instantiation of 'XOR2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /fas_test/fas_test File: fas.sv Line: 53
#         Searched libraries:
#             C:/Users/avial/OneDrive/Desktop/Verilog/hw1/HW1/work
# Error loading design
# End time: 23:17:35 on Dec 18,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
vlog libcells/XOR2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:02 on Dec 18,2021
# vlog -reportprogress 300 libcells/XOR2.sv 
# -- Compiling module XOR2
# 
# Top level modules:
# 	XOR2
# End time: 23:18:02 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog fas_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:06 on Dec 18,2021
# vlog -reportprogress 300 fas_test.sv 
# -- Compiling module fas_test
# 
# Top level modules:
# 	fas_test
# End time: 23:18:06 on Dec 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fas_test
# vsim fas_test 
# Start time: 23:18:10 on Dec 18,2021
# Loading sv_std.std
# Loading work.fas_test
# Loading work.fas
# Loading work.XOR2
# Loading work.OR2
# Loading work.NOT
add wave -position end  sim:/fas_test/a
add wave -position end  sim:/fas_test/b
add wave -position end  sim:/fas_test/cin
add wave -position end  sim:/fas_test/a_ns
add wave -position end  sim:/fas_test/cout
add wave -position end  sim:/fas_test/s
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: avial  Hostname: LAPTOP-AKI3A3A7  ProcessID: 7612
#           Attempting to use alternate WLF file "./wlftbnsbed".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbnsbed

run 200
