Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 22:46:48 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file reports/control_sets.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    69 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    69 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             149 |           52 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |           11 |
| Yes          | No                    | No                     |            1464 |          620 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             479 |          148 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                      |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                         |                                             |                1 |              1 |         1.00 |
|  clk_o_BUFG    |                                                         | SOC/core/Core/MEMWBIR[11]_i_1_n_0           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | leds[7]_i_1_n_0                                         | SOC/core/Core/Mdu/CPU_RESETN_1[0]           |                3 |              8 |         2.67 |
|  clk_o_BUFG    | SOC/core/Core/memory_write2                             | SOC/core/Core/Mdu/EXMEMIR[11]_i_3_0[0]      |                4 |             12 |         3.00 |
|  clk_o_BUFG    |                                                         | SOC/core/Core/Mdu/CPU_RESETN_1[0]           |                9 |             13 |         1.44 |
|  clk_IBUF_BUFG | CPU_RESETN_IBUF                                         | counter[0]_i_1_n_0                          |                7 |             26 |         3.71 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/memory_operation_reg[0]               | SOC/core/Core/Mdu/SS[0]                     |                6 |             26 |         4.33 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/mul_done                              | SOC/core/Core/Mdu/CPU_RESETN_1[0]           |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/DIV_RD                                |                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[16][31]_i_1_n_0    |                                             |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[29][31]_i_1_n_0    |                                             |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[22][31]_i_1_n_0    |                                             |               19 |             32 |         1.68 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[30][31]_i_1_n_0    |                                             |               22 |             32 |         1.45 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[31][31]_i_1_n_0    |                                             |               23 |             32 |         1.39 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[27][31]_i_1_n_0    |                                             |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[24][31]_i_1_n_0    |                                             |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[28][31]_i_1_n_0    |                                             |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[23][31]_i_1_n_0    |                                             |               20 |             32 |         1.60 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[20][31]_i_1_n_0    |                                             |               17 |             32 |         1.88 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[25][31]_i_1_n_0    |                                             |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[21][31]_i_1_n_0    |                                             |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[26][31]_i_1_n_0    |                                             |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/dividendo[31]_i_1_n_0                 |                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/E[0]                                  | SOC/core/Core/Mdu/SR[0]                     |                6 |             32 |         5.33 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/quociente[31]_i_1_n_0                 | SOC/core/Core/Mdu/CPU_RESETN_1[0]           |                6 |             32 |         5.33 |
|  clk_o_BUFG    | SOC/core/Core/E[0]                                      | SOC/core/Core/Mdu/CPU_RESETN_1[0]           |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/core/Core/write_data                                | SOC/core/Core/access_pedding_reg            |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/core/M1/d_cache_read_data[31]_i_2_n_0               | SOC/core/M1/d_cache_read_data[31]_i_1_n_0   |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[12][31]_i_1_n_0    |                                             |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[15][31]_i_1_n_0    |                                             |               18 |             32 |         1.78 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[2][31]_i_1_n_0     |                                             |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[18][31]_i_1_n_0    |                                             |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[14][31]_i_1_n_0    |                                             |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/core/M1/i_cache_read_data[31]_i_2_n_0               | SOC/core/M1/i_cache_read_data[31]_i_1_n_0   |                6 |             32 |         5.33 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[1][31]_i_1_n_0     |                                             |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[19][31]_i_1_n_0    |                                             |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[17][31]_i_1_n_0    |                                             |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[9][31]_i_1_n_0     |                                             |               19 |             32 |         1.68 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[10][31]_i_1_n_0    |                                             |               17 |             32 |         1.88 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[4][31]_i_1_n_0     |                                             |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[8][31]_i_1_n_0     |                                             |               17 |             32 |         1.88 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[7][31]_i_1_n_0     |                                             |               19 |             32 |         1.68 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[11][31]_i_1_n_0    |                                             |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[6][31]_i_1_n_0     |                                             |               19 |             32 |         1.68 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[5][31]_i_1_n_0     |                                             |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[3][31]_i_1_n_0     |                                             |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/core/Core/RegisterBank/registers[13][31]_i_1_n_0    |                                             |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/is_jalr_reg[0]                        | SOC/core/Core/Mdu/CPU_RESETN_1[0]           |               11 |             33 |         3.00 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/quociente_msk[31]_i_1_n_0             |                                             |               10 |             33 |         3.30 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/acumulador[16]_i_1_n_0                |                                             |               13 |             34 |         2.62 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/is_jal_reg[0]                         |                                             |               13 |             36 |         2.77 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/IFID_is_compressed_instruction121_out | SOC/core/Core/IFIDIR[31]_i_1_n_0            |               24 |             36 |         1.50 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/finish_unaligned_pc_reg[0]            |                                             |               17 |             48 |         2.82 |
|  clk_o_BUFG    | SOC/core/M1/response_out                                | SOC/core/Core/Mdu/CPU_RESETN_1[0]           |               20 |             52 |         2.60 |
|  clk_o_BUFG    | SOC/core/Core/p_1_in__1                                 |                                             |               15 |             57 |         3.80 |
|  clk_o_BUFG    | SOC/core/ICache/p_1_in__0                               |                                             |               15 |             57 |         3.80 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/quociente_msk[31]_i_1_n_0             | SOC/core/Core/Mdu/quociente_msk[30]_i_1_n_0 |               17 |             62 |         3.65 |
|  clk_o_BUFG    | SOC/core/Core/MEMWBALUOut[31]_i_1_n_0                   |                                             |               17 |             64 |         3.76 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/is_jal_reg_0[0]                       |                                             |               34 |             64 |         1.88 |
|  clk_o_BUFG    | SOC/core/M1/write_request_reg_2                         |                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/core/M1/requested_memory_addr_reg[10]_1             |                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/core/M1/write_request_reg_4                         |                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/core/M1/write_request_reg_1                         |                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/core/M1/write_request_reg_3                         |                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/core/M1/requested_memory_addr_reg[12]_0             |                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/core/M1/requested_memory_addr_reg[11]_0             |                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/core/M1/requested_memory_addr_reg[10]_0             |                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/core/Core/Mdu/CPU_RESETN[0]                         |                                             |               37 |            129 |         3.49 |
|  clk_o_BUFG    |                                                         |                                             |               51 |            148 |         2.90 |
+----------------+---------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


