{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709305922241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709305922241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 09:12:02 2024 " "Processing started: Fri Mar 01 09:12:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709305922241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1709305922241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1709305922241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1709305924058 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "num\[0\]\[0\] num_0_0 num " "Port \"num\[0\]\[0\]\" is changed into \"num_0_0\" because it's a member of 2-D array port \"num\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924081 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "num\[0\]\[1\] num_0_1 num " "Port \"num\[0\]\[1\]\" is changed into \"num_0_1\" because it's a member of 2-D array port \"num\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924082 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "num\[0\]\[2\] num_0_2 num " "Port \"num\[0\]\[2\]\" is changed into \"num_0_2\" because it's a member of 2-D array port \"num\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924082 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "num\[0\]\[3\] num_0_3 num " "Port \"num\[0\]\[3\]\" is changed into \"num_0_3\" because it's a member of 2-D array port \"num\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924082 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "num\[1\]\[0\] num_1_0 num " "Port \"num\[1\]\[0\]\" is changed into \"num_1_0\" because it's a member of 2-D array port \"num\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924083 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "num\[1\]\[1\] num_1_1 num " "Port \"num\[1\]\[1\]\" is changed into \"num_1_1\" because it's a member of 2-D array port \"num\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924083 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "num\[1\]\[2\] num_1_2 num " "Port \"num\[1\]\[2\]\" is changed into \"num_1_2\" because it's a member of 2-D array port \"num\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924083 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "num\[1\]\[3\] num_1_3 num " "Port \"num\[1\]\[3\]\" is changed into \"num_1_3\" because it's a member of 2-D array port \"num\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 42 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924083 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[0\]\[0\] out_0_0 out " "Port \"out\[0\]\[0\]\" is changed into \"out_0_0\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924084 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[0\]\[1\] out_0_1 out " "Port \"out\[0\]\[1\]\" is changed into \"out_0_1\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924084 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[0\]\[2\] out_0_2 out " "Port \"out\[0\]\[2\]\" is changed into \"out_0_2\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924084 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[0\]\[3\] out_0_3 out " "Port \"out\[0\]\[3\]\" is changed into \"out_0_3\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924084 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[0\]\[4\] out_0_4 out " "Port \"out\[0\]\[4\]\" is changed into \"out_0_4\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924085 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[0\]\[5\] out_0_5 out " "Port \"out\[0\]\[5\]\" is changed into \"out_0_5\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924085 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[0\]\[6\] out_0_6 out " "Port \"out\[0\]\[6\]\" is changed into \"out_0_6\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924085 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[1\]\[0\] out_1_0 out " "Port \"out\[1\]\[0\]\" is changed into \"out_1_0\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924085 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[1\]\[1\] out_1_1 out " "Port \"out\[1\]\[1\]\" is changed into \"out_1_1\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924085 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[1\]\[2\] out_1_2 out " "Port \"out\[1\]\[2\]\" is changed into \"out_1_2\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924086 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[1\]\[3\] out_1_3 out " "Port \"out\[1\]\[3\]\" is changed into \"out_1_3\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924086 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[1\]\[4\] out_1_4 out " "Port \"out\[1\]\[4\]\" is changed into \"out_1_4\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924086 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[1\]\[5\] out_1_5 out " "Port \"out\[1\]\[5\]\" is changed into \"out_1_5\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924086 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "out\[1\]\[6\] out_1_6 out " "Port \"out\[1\]\[6\]\" is changed into \"out_1_6\" because it's a member of 2-D array port \"out\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1709305924086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vo C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/simulation/modelsim/ simulation " "Generated file ALU.vo in folder \"C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1709305924225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709305924328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 09:12:04 2024 " "Processing ended: Fri Mar 01 09:12:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709305924328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709305924328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709305924328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1709305924328 ""}
