// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * IPQ5332 RDP483 board device tree source
 *
 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
 * Copyright (c) 2022-2024 Qualcomm Innovation Center, Inc. All rights reserved.
 */

/dts-v1/;

#include "ipq5332.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>
#include "ipq5332-default-memory.dtsi"

/ {
	model = "Qualcomm Technologies, Inc. IPQ5332/RDP483/AP-MI04.3";
	compatible = "qcom,ipq5332-ap-mi04.3","qcom,ipq5332-rdp483", "qcom,ipq5332";
#ifdef __IPQ_MEM_PROFILE_512_MB__
       /*     512M Memory Layout for IPQ5332 + QCN6432
	* +==========+==============+========================+
	* |         |              |                         |
	* |  Region | Start Offset |          Size           |
	* |         |              |                         |
	* +---------+--------------+-------------------------+
	* |   Q6    |              |                         |
	* |  code/  |  0x4A900000  |          20MB           |
	* |  data   |              |                         |
	* +---------+--------------+-------------------------+
	* | IPQ5332 |              |                         |
	* |  data   |  0x4BD00000  |          17MB           |
	* +---------+--------------+-------------------------+
	* | IPQ5332 |              |                         |
	* | M3 Dump |  0x4CE00000  |           1MB           |
	* +---------+--------------+-------------------------+
	* | IPQ5332 |              |                         |
	* |  QDSS   |  0x4CF00000  |           1MB           |
	* +---------+--------------+-------------------------+
	* |IPQ5332  |              |                         |
	* |  CALDB  |  0x4D000000  |           3MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* |  data   |  0x4D300000  |          16MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* | M3 Dump |  0x4E300000  |           1MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* |  QDSS   |  0x4E400000  |           1MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* |  CALDB  |  0x4E500000  |           5MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* |MEM_HOLE |  0x4EA00000  |           5MB           |
	* +---------+--------------+-------------------------+
	* |         |              |                         |
	* |   MLO   |  0x4EF00000  |          17MB           |
	* +==================================================+
	* |                                                  |
	* |                                                  |
	* |                                                  |
	* |             Rest of memory for Linux             |
	* |                                                  |
	* |                                                  |
	* |                                                  |
	* +==================================================+
	*/

	reserved-memory {

		/delete-node/ m3_dump@4cc00000;
		/delete-node/ q6_etr_dump@1;
		/delete-node/ mlo_global_mem_0@0x4db00000;
		/delete-node/ wcnss@4a900000;
		/delete-node/ q6_caldb_region@4ce00000;

		q6_mem_regions: q6_mem_regions@4A900000  {
			no-map;
			reg = <0x0 0x4A900000 0x0 0x4600000>;
		};

		q6_code_data: q6_code_data@4A900000 {
			no-map;
			reg = <0x0 0x4A900000 0x0 0x1400000>;
		};

		q6_ipq5332_data: q6_ipq5332_data@4BD00000 {
			no-map;
			reg = <0x0 0x4BD00000 0x0 0x1100000>;
		};

		m3_dump: m3_dump@4CE00000 {
			no-map;
			reg = <0x0 0x4CE00000 0x0 0x100000>;
		};

		q6_etr_region: q6_etr_dump@4CF00000 {
			no-map;
			reg = <0x0 0x4CF00000 0x0 0x100000>;
		};

		q6_ipq5332_caldb: q6_ipq5332_caldb@4D000000 {
			no-map;
			reg = <0x0 0x4D000000 0x0 0x300000>;
		};

		q6_qcn6432_data_1: q6_qcn6432_data_1@4D300000 {
			no-map;
			reg = <0x0 0x4D300000 0x0 0x1000000>;
		};

		m3_dump_qcn6432_1: m3_dump_qcn6432_1@4E300000 {
			no-map;
			reg = <0x0 0x4E300000 0x0 0x100000>;
                };

		q6_qcn6432_etr_1: q6_qcn6432_etr_1@4E400000 {
			no-map;
			reg = <0x0 0x4E400000 0x0 0x100000>;
		};

		q6_qcn6432_caldb_1: q6_qcn6432_caldb_1@4E500000 {
			no-map;
			reg = <0x0 0x4E500000 0x0 0x500000>;
		};

		mlo_global_mem0: mlo_global_mem_0@4EF00000 {
			no-map;
			reg = <0x0 0x4EF00000 0x0 0x1100000>;
		};
	};

#else
       /*   1G Memory Layout for IPQ5332 + QCN6432
	* +==========+==============+========================+
	* |         |              |                         |
	* |  Region | Start Offset |          Size           |
	* |         |              |                         |
	* +---------+--------------+-------------------------+
	* |   Q6    |              |                         |
	* |  code/  |  0x4A900000  |          20MB           |
	* |  data   |              |                         |
	* +---------+--------------+-------------------------+
	* | IPQ5332 |              |                         |
	* |  data   |  0x4BD00000  |          21MB           |
	* +---------+--------------+-------------------------+
	* | IPQ5332 |              |                         |
	* | M3 Dump |  0x4D200000  |           1MB           |
	* +---------+--------------+-------------------------+
	* | IPQ5332 |              |                         |
	* |  QDSS   |  0x4D300000  |           1MB           |
	* +---------+--------------+-------------------------+
	* |IPQ5332  |              |                         |
	* |  CALDB  |  0x4D400000  |           5MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* |  data   |  0x4D900000  |          21MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* | M3 Dump |  0x4EE00000  |           1MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* |  QDSS   |  0x4EF00000  |           1MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* |  CALDB  |  0x4F000000  |           5MB           |
	* +---------+--------------+-------------------------+
	* |QCN6432_1|              |                         |
	* |MEM_HOLE |  0x4F500000  |           5MB           |
	* +---------+--------------+-------------------------+
	* |         |              |                         |
	* |   MLO   |  0x4FA00000  |          17MB           |
	* +==================================================+
	* |                                                  |
	* |                                                  |
	* |                                                  |
	* |             Rest of memory for Linux             |
	* |                                                  |
	* |                                                  |
	* |                                                  |
	* +==================================================+
	*/
	reserved-memory {

		/delete-node/ m3_dump@4cc00000;
		/delete-node/ q6_etr_dump@1;
		/delete-node/ mlo_global_mem_0@0x4db00000;
		/delete-node/ wcnss@4a900000;
		/delete-node/ q6_caldb_region@4ce00000;

		q6_mem_regions: q6_mem_regions@4A900000  {
			no-map;
			reg = <0x0 0x4A900000 0x0 0x5100000>;
		};

		q6_code_data: q6_code_data@4A900000 {
			no-map;
			reg = <0x0 0x4A900000 0x0 0x1400000>;
		};

		q6_ipq5332_data: q6_ipq5332_data@4BD00000 {
			no-map;
			reg = <0x0 0x4BD00000 0x0 0x1500000>;
		};

		m3_dump: m3_dump@4D200000 {
			no-map;
			reg = <0x0 0x4D200000 0x0 0x100000>;
		};

		q6_etr_region: q6_etr_dump@4D300000 {
			no-map;
			reg = <0x0 0x4D300000 0x0 0x100000>;
		};

		q6_ipq5332_caldb: q6_ipq5332_caldb@4D400000 {
			no-map;
			reg = <0x0 0x4D400000 0x0 0x500000>;
		};

		q6_qcn6432_data_1: q6_qcn6432_data_1@4D900000 {
			no-map;
			reg = <0x0 0x4D900000 0x0 0x1500000>;
		};

		m3_dump_qcn6432_1: m3_dump_qcn6432_1@4EE00000 {
			no-map;
			reg = <0x0 0x4EE00000 0x0 0x100000>;
		};

		q6_qcn6432_etr_1: q6_qcn6432_etr_1@4EF00000 {
			no-map;
			reg = <0x0 0x4EF00000 0x0 0x100000>;
		};

		q6_qcn6432_caldb_1: q6_qcn6432_caldb_1@4F000000 {
			no-map;
			reg = <0x0 0x4F000000 0x0 0x500000>;
		};

		mlo_global_mem0: mlo_global_mem_0@4FA00000 {
			no-map;
			reg = <0x0 0x4FA00000 0x0 0x1100000>;
		};
	};
#endif

	aliases {
		serial0 = &blsp1_uart0;
		serial1 = &blsp1_uart1;
		ethernet0 = "/soc/dp1";
		ethernet1 = "/soc/dp2";
	};

	chosen {
		stdout-path = "serial0";
	};

	soc@0 {
		mdio:mdio@90000 {
			pinctrl-0 = <&mdio1_pins &mdio0_pins>;
			pinctrl-names = "default";
			/*gpio51 for manhattan reset*/
			phy-reset-gpio = <&tlmm 51 GPIO_ACTIVE_LOW>;
			phyaddr_fixup = <0xC90F018>;
			uniphyaddr_fixup = <0xC90F014>;
			mdio_clk_fixup; /* MDIO clock sequence fix up flag */
			status = "okay";

			phy0: ethernet-phy@0 {
				reg = <1>;
				fixup;
			};
			phy1: ethernet-phy@1 {
				reg = <2>;
				fixup;
			};
			phy2: ethernet-phy@2 {
				reg = <3>;
				fixup;
			};
			phy3: ethernet-phy@3 {
				reg = <4>;
				fixup;
			};

			switch0@10 {
				compatible = "qca,qca8386";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x10>;

				ports {
					#address-cells = <1>;
					#size-cells = <0>;

					port@0 {
						reg = <0>;
						label = "cpu";
						ethernet = <&gmac2>;
						dsa-tag-protocol = "qca_4b";
					};

					port@1 {
						reg = <1>;
						label = "lan1";
						phy-handle = <&phy0>;
						phy-mode = "usxgmii";
					};

					port@2 {
						reg = <2>;
						label = "lan2";
						phy-handle = <&phy1>;
						phy-mode = "usxgmii";
					};

					port@3 {
						reg = <3>;
						label = "lan3";
						phy-handle = <&phy2>;
						phy-mode = "usxgmii";
					};
				};
			};
		};

		leds {
			compatible = "gpio-leds";
			pinctrl-0 = <&gpio_leds_default>;
			pinctrl-names = "default";

			led-0 {
				color = <LED_COLOR_ID_GREEN>;
				function = LED_FUNCTION_WLAN;
				gpios = <&tlmm 36 GPIO_ACTIVE_HIGH>;
				linux,default-trigger = "phy0tx";
				default-state = "off";
			};
		};

		gpio_keys {
			compatible = "gpio-keys";
			pinctrl-0 = <&button_pins>;
			pinctrl-names = "default";
			status = "okay";

			button@1 {
				label = "wps";
				linux,code = <KEY_WPS_BUTTON>;
				gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;
				linux,input-type = <1>;
				debounce-interval = <60>;
			};
		};

		ess-instance {
			num_devices = <0x2>;

			ess-switch@3a000000 {
				pinctrl-names = "default";
				switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
				switch_lan_bmp = <0x2>; /* lan port bitmap */
				switch_wan_bmp = <0x4>; /* wan port bitmap */
				switch_mac_mode = <0xc>; /* mac mode for uniphy instance0*/
				switch_mac_mode1 = <0xf>; /* mac mode for uniphy instance1*/
				switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/

				qcom,port_phyinfo {
					port@0 {
						port_id = <1>;
						forced-speed = <2500>;
						forced-duplex = <1>;
					};
					port@1 {
						port_id = <2>;
						phy_address = <4>;
					};
				};

				led_source@5 {
					source = <5>;
					mode = "normal";
					speed = "all";
					blink_en = "enable";
					active = "high";
				};
			};

			ess-switch1@1 {
				compatible = "qcom,ess-switch-qca8386";
				device_id = <1>;
				switch_access_mode = "mdio";
				mdio-bus = <&mdio>;
				switch_mac_mode = <0xc>; /* mac mode for uniphy instance0 */
				switch_mac_mode1 = <0xff>; /* mac mode1 for uniphy instance1 */
				switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
				switch_lan_bmp = <0xe>; /* lan port bitmap */
				switch_wan_bmp = <0x0>;  /* wan port bitmap */
				link-polling-required = <0>;
				fdb_sync = "interrupt";
				link-intr-gpio = <&tlmm 23 GPIO_ACTIVE_HIGH>;

				qcom,port_phyinfo {
					port@0 {
						port_id = <0>;
						forced-speed = <2500>;
						forced-duplex = <1>;
					};
					port@1 {
						port_id = <1>;
						phy_address = <1>;
					};
					port@2 {
						port_id = <2>;
						phy_address = <2>;
					};
					port@3 {
						port_id = <3>;
						phy_address = <3>;
					};
				};

				led_source@2 {
					source = <2>;
					mode = "normal";
					speed = "all";
					blink_en = "enable";
					active = "high";
				};
				led_source@5 {
					source = <5>;
					mode = "normal";
					speed = "all";
					blink_en = "enable";
					active = "high";
				};
				led_source@8 {
					source = <8>;
					mode = "normal";
					speed = "all";
					blink_en = "enable";
					active = "high";
				};
			};
		};

		nss-macsec0 {
			compatible = "qcom,nss-macsec";
			phy_addr = <12>;
			mdiobus = <&mdio>;
		};

		dp1 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <2>;
			reg = <0x3a504000 0x4000>;
			qcom,mactype = <1>;
			local-mac-address = [000000000000];
			mdio-bus = <&mdio>;
			qcom,phy-mdio-addr = <4>;
			qcom,link-poll = <1>;
			phy-mode = "sgmii";
		};

		gmac2:dp2 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <1>;
			reg = <0x3a500000 0x4000>;
			qcom,mactype = <1>;
			local-mac-address = [000000000000];
			phy-mode = "sgmii";
			qcom,ppe-offload-disabled = <1>;
			qcom,mht-dev = <1>;
		};

		/* EDMA host driver configuration for the board */
		edma@3ab00000 {
			qcom,txdesc-ring-start = <4>;		/* Tx desc ring start ID */
			qcom,txdesc-rings = <12>;		/* Total number of Tx desc rings to be provisioned */
			qcom,mht-txdesc-rings = <8>;            /* Extra Tx desc rings to be provisioned for MHT SW ports */
			qcom,txcmpl-ring-start = <4>;		/* Tx complete ring start ID */
			qcom,txcmpl-rings = <12>;		/* Total number of Tx complete rings to be provisioned */
			qcom,mht-txcmpl-rings = <8>;            /* Extra Tx complete rings to be provisioned for mht sw ports. */
			qcom,rxfill-ring-start = <4>;		/* Rx fill ring start ID */
			qcom,rxfill-rings = <4>;		/* Total number of Rx fill rings to be provisioned */
			qcom,rxdesc-ring-start = <12>;		/* Rx desc ring start ID */
			qcom,rxdesc-rings = <4>;		/* Total number of Rx desc rings to be provisioned */
			qcom,rx-page-mode = <0>;		/* Rx fill ring page mode */
			qcom,tx-map-priority-level = <1>;	/* Tx priority level per port */
			qcom,rx-map-priority-level = <1>;	/* Rx priority level per core */
			qcom,ppeds-num = <2>;			/* Number of PPEDS nodes */
			/* PPE-DS node format: <Rx-fill Tx-cmpl Rx Tx Queue-base Queue-count> */
			qcom,ppeds-map = <1 1 1 1 32 8>,	/* PPEDS Node#0 ring and queue map */
					<2 2 2 2 40 8>;		/* PPEDS Node#1 ring and queue map */
			qcom,txdesc-map = <8 9 10 11>,		/* Port0 per-core Tx ring map */
					<12 13 14 15>,        /* MHT-Port1 per-core Tx ring map */
					<4 5 6 7>,            /* MHT-Port2 per-core Tx ring map/packets from  vp*/
					<16 17 18 19>,        /* MHT-Port3 per-core Tx ring map */
					<20 21 22 23>;        /* MHT-Port4 per-core Tx ring map */
			qcom,txdesc-fc-grp-map = <1 2 3 4 5>;   /* Per GMAC flow control group map */
			qcom,rxfill-map = <4 5 6 7>;		/* Per-core Rx fill ring map */
			qcom,rxdesc-map = <12 13 14 15>;	/* Per-core Rx desc ring map */
			qcom,rx-queue-start = <0>;		/* Rx queue start */
			qcom,rx-ring-queue-map = <0 8 16 24>,	/* Priority 0 queues per-core Rx ring map */
						<1 9 17 25>,	/* Priority 1 queues per-core Rx ring map */
						<2 10 18 26>,	/* Priority 2 queues per-core Rx ring map */
						<3 11 19 27>,	/* Priority 3 queues per-core Rx ring map */
						<4 12 20 28>,	/* Priority 4 queues per-core Rx ring map */
						<5 13 21 29>,	/* Priority 5 queues per-core Rx ring map */
						<6 14 22 30>,	/* Priority 6 queues per-core Rx ring map */
						<7 15 23 31>;	/* Priority 7 queues per-core Rx ring map */
			interrupts = <0 163 4>,			/* Tx complete ring id #4 IRQ info */
				   <0 164 4>,			/* Tx complete ring id #5 IRQ info */
				   <0 165 4>,			/* Tx complete ring id #6 IRQ info */
				   <0 166 4>,			/* Tx complete ring id #7 IRQ info */
				   <0 167 4>,			/* Tx complete ring id #8 IRQ info */
				   <0 168 4>,			/* Tx complete ring id #9 IRQ info */
				   <0 169 4>,			/* Tx complete ring id #10 IRQ info */
				   <0 170 4>,			/* Tx complete ring id #11 IRQ info */
				   <0 171 4>,			/* Tx complete ring id #12 IRQ info */
				   <0 172 4>,			/* Tx complete ring id #13 IRQ info */
				   <0 173 4>,			/* Tx complete ring id #14 IRQ info */
				   <0 174 4>,			/* Tx complete ring id #15 IRQ info */
				   <0 139 4>,			/* Rx desc ring id #12 IRQ info */
				   <0 140 4>,			/* Rx desc ring id #13 IRQ info */
				   <0 141 4>,			/* Rx desc ring id #14 IRQ info */
				   <0 142 4>,			/* Rx desc ring id #15 IRQ info */
				   <0 191 4>,			/* Misc error IRQ info */
				<0 160 4>,			/* PPEDS Node #1(TxComp ring id #1) TxComplete IRQ info */
				<0 128 4>,			/* PPEDS Node #1(Rx Desc ring id #1) Rx Desc IRQ info */
				<0 152 4>,			/* PPEDS Node #1(RxFill Desc ring id #1) Rx Fill IRQ info */
				<0 161 4>,			/* PPEDS Node #2(TxComp ring id #2) TxComplete IRQ info */
				<0 129 4>,			/* PPEDS Node #2(Rx Desc ring id #2) Rx Desc IRQ info */
				<0 153 4>,                      /* PPEDS Node #2(RxFill Desc ring id #2) Rx Fill IRQ info */
				<0 175 4>,                   /* MHT port Tx complete ring id #16 IRQ info */
				<0 176 4>,                   /* MHT port Tx complete ring id #17 IRQ info */
				<0 177 4>,                   /* MHT port Tx complete ring id #18 IRQ info */
				<0 178 4>,                   /* MHT port Tx complete ring id #19 IRQ info */
				<0 179 4>,                   /* MHT port Tx complete ring id #20 IRQ info */
				<0 180 4>,                   /* MHT port Tx complete ring id #21 IRQ info */
				<0 181 4>,                   /* MHT port Tx complete ring id #22 IRQ info */
				<0 182 4>;                   /* MHT port Tx complete ring id #23 IRQ info */
		};

		wsi: wsi {
			id = <0>;
			num_chip = <2>;
			status = "okay";
			chip_info = <0 1 1>,
				    <1 1 0>;
		};

		q6v5_wcss: remoteproc@d100000 {
			boot-args = <0x1 0x4 0x3 0x1 0x2f 0x2>;
			memory-region = <&q6_mem_regions>;

			q6_wcss_pd1: remoteproc_pd1 {
				status = "ok";
			};

			q6_wcss_pd2: remoteproc_pd2 {
				compatible = "qcom,ipq5332-wcss-pcie-mpd";
				firmware = "IPQ5332/q6_fw2.mdt";
				m3_firmware = "qcn6432/iu_fw.mdt";
				interrupts-extended = <&wcss_smp2p_in 16 0>,
						<&wcss_smp2p_in 17 0>,
						<&wcss_smp2p_in 20 0>,
						<&wcss_smp2p_in 19 0>;
				interrupt-names = "fatal",
						"ready",
						"spawn-ack",
						"stop-ack";

				qcom,smem-states = <&wcss_smp2p_out 16>,
						<&wcss_smp2p_out 17>,
						<&wcss_smp2p_out 18>;
				qcom,smem-state-names = "shutdown",
							"stop",
							"spawn";
				status = "ok";
			};
		};
	};
};

&blsp1_uart0 {
	pinctrl-0 = <&serial_0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&blsp1_uart1 {
	pinctrl-0 = <&serial_1_pins>;
	pinctrl-names = "default";
	status = "disabled";
};

&blsp1_spi0 {
	pinctrl-0 = <&spi_0_data_clk_pins &spi_0_cs_pins>;
	pinctrl-names = "default";
	status = "okay";

	flash@0 {
		compatible = "micron,n25q128a11", "jedec,spi-nor";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <50000000>;
	};
};

&sleep_clk {
	clock-frequency = <32000>;
};

&xo {
	clock-frequency = <24000000>;
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	pinctrl-0 = <&qspi_default_state>;
	pinctrl-names = "default";
	status = "okay";

	nandcs@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;

		nand-ecc-strength = <8>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;
	};
};

&tlmm {
	qspi_default_state: qspi-default-state {
		qspi_clock {
			pins = "gpio13";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-pull-down;
		};

		qspi_cs {
			pins = "gpio12";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-pull-up;
		};

		qspi_data {
			pins = "gpio8", "gpio9", "gpio10", "gpio11";
			function = "qspi_data";
			drive-strength = <8>;
			bias-pull-down;
		};
	};

	serial_1_pins: serial1-pinmux {
		pins = "gpio33", "gpio34", "gpio35", "gpio36";
		function = "blsp1_uart2";
		drive-strength = <8>;
		bias-pull-up;
	};

	gpio_leds_default: gpio-leds-default-state {
		pins = "gpio36";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-down;
	};

	button_pins: button-state {
		pins = "gpio35";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
	};

	spi_0_data_clk_pins: spi-0-data-clk-state {
		pins = "gpio14", "gpio15", "gpio16";
		function = "blsp0_spi";
		drive-strength = <2>;
		bias-pull-down;
	};

	spi_0_cs_pins: spi-0-cs-state {
		pins = "gpio17";
		function = "blsp0_spi";
		drive-strength = <2>;
		bias-pull-up;
	};

	mdio1_pins: mdio1-state {
		mux_0 {
			pins = "gpio27";
			function = "mdc1";
			drive-strength = <2>;
			bias-pull-up;
		};
		mux_1 {
			pins = "gpio28";
			function = "mdio1";
			drive-strength = <2>;
			bias-pull-up;
		};
	};
};

&license_manager {
	status = "okay";
};

&usb3 {
	qcom,select-utmi-as-pipe-clk;
	status = "okay";

	dwc3@8a00000 {
		/delete-property/ #phy-cells;
		/delete-property/ phys;
		/delete-property/ phy-names;
	};
};

&hs_m31phy_0 {
	status = "okay";
};
&wifi0 {
    qcom,multipd_arch;
    qcom,rproc = <&q6_wcss_pd1>;
    qcom,rproc_rpd = <&q6v5_wcss>;
    qcom,userpd-subsys-name = "q6v5_wcss_userpd1";
    qcom,bdf-addr = <0x4BD00000 0x4BD00000 0x0 0x0 0x0 0x0>;
    qcom,caldb-addr = <0x4D400000 0x4D000000 0x0 0x0 0x0 0x0>;
    qcom,caldb-size = <0x300000>;
    qcom,tgt-mem-mode = <1>;
    qcom,board_id = <0x43>;
    memory-region = <&q6_ipq5332_data>;
    qcom,wsi = <&wsi>;
    qcom,wsi_index  = <0>;
    status = "okay";
};

&wifi1 {
    qcom,multipd_arch;
    qcom,rproc = <&q6_wcss_pd2>;
    qcom,rproc_rpd = <&q6v5_wcss>;
    qcom,userpd-subsys-name = "q6v5_wcss_userpd2";
    qcom,bdf-addr = <0x4D900000 0x4D300000 0x0 0x0 0x0 0x0>;
    qcom,caldb-addr = <0x4F000000 0x4E500000 0x0 0x0 0x0 0x0>;
    qcom,caldb-size = <0x500000>;
    qcom,tgt-mem-mode = <1>;
    qcom,umac-irq-reset-addr = <0x18000884>;
    qcom,board_id = <0x54>;
    memory-region = <&q6_qcn6432_data_1>;
    qcom,wsi = <&wsi>;
    qcom,wsi_index = <1>;
    interrupts = <GIC_SPI 410 IRQ_TYPE_EDGE_RISING>;
    interrupt-names = "umac_reset";
    status = "okay";
};
