#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Oct 30 21:31:25 2021
# Process ID: 1337981
# Current directory: /mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.runs/synth_1
# Command line: vivado -log digital_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_clock.tcl
# Log file: /mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.runs/synth_1/digital_clock.vds
# Journal file: /mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source digital_clock.tcl -notrace
Command: synth_design -top digital_clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1338012
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2514.934 ; gain = 0.000 ; free physical = 2160 ; free virtual = 12646
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digital_clock' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:4]
INFO: [Synth 8-6157] synthesizing module 'PB_Debouncer_FSM' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/fsm_debouncer.sv:1]
	Parameter DELAY bound to: 500 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/fsm_debouncer.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'PB_Debouncer_FSM' (1#1) [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/fsm_debouncer.sv:1]
WARNING: [Synth 8-7071] port 'PB_pressed_pulse' of module 'PB_Debouncer_FSM' is unconnected for instance 'DB_BTNR' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:24]
WARNING: [Synth 8-7071] port 'PB_released_pulse' of module 'PB_Debouncer_FSM' is unconnected for instance 'DB_BTNR' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:24]
WARNING: [Synth 8-7023] instance 'DB_BTNR' of module 'PB_Debouncer_FSM' has 6 connections declared, but only 4 given [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:24]
WARNING: [Synth 8-7071] port 'PB_pressed_pulse' of module 'PB_Debouncer_FSM' is unconnected for instance 'DB_BTNL' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:33]
WARNING: [Synth 8-7071] port 'PB_released_pulse' of module 'PB_Debouncer_FSM' is unconnected for instance 'DB_BTNL' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:33]
WARNING: [Synth 8-7023] instance 'DB_BTNL' of module 'PB_Debouncer_FSM' has 6 connections declared, but only 4 given [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:33]
INFO: [Synth 8-6157] synthesizing module 'PB_FSM' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/pulse_fsm.sv:1]
	Parameter N_INCREMENT_DELAY_CONTINUOUS bound to: 50000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/pulse_fsm.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'PB_FSM' (2#1) [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/pulse_fsm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tictoc' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/tictoc.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tictoc' (3#1) [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/tictoc.sv:3]
INFO: [Synth 8-6157] synthesizing module 'FSM_ALARM' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/alarm.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/alarm.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'FSM_ALARM' (4#1) [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/alarm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'unsigned_to_bcd' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/double_dabble.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_to_bcd' (5#1) [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/double_dabble.sv:22]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (32) of module 'unsigned_to_bcd' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:129]
WARNING: [Synth 8-7071] port 'idle' of module 'unsigned_to_bcd' is unconnected for instance 'DD_SEGS' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:125]
WARNING: [Synth 8-7023] instance 'DD_SEGS' of module 'unsigned_to_bcd' has 5 connections declared, but only 4 given [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:125]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (32) of module 'unsigned_to_bcd' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:136]
WARNING: [Synth 8-7071] port 'idle' of module 'unsigned_to_bcd' is unconnected for instance 'DD_MINS' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:132]
WARNING: [Synth 8-7023] instance 'DD_MINS' of module 'unsigned_to_bcd' has 5 connections declared, but only 4 given [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:132]
WARNING: [Synth 8-689] width (8) of port connection 'bcd' does not match port width (32) of module 'unsigned_to_bcd' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:143]
WARNING: [Synth 8-7071] port 'idle' of module 'unsigned_to_bcd' is unconnected for instance 'DD_HOURS' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:139]
WARNING: [Synth 8-7023] instance 'DD_HOURS' of module 'unsigned_to_bcd' has 5 connections declared, but only 4 given [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:139]
INFO: [Synth 8-6157] synthesizing module 'display_hex' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/display_32.sv:3]
INFO: [Synth 8-226] default block is never used [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/display_32.sv:40]
INFO: [Synth 8-226] default block is never used [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/display_32.sv:55]
INFO: [Synth 8-226] default block is never used [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/display_32.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'display_hex' (6#1) [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/display_32.sv:3]
INFO: [Synth 8-6157] synthesizing module 'LED_control' [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/led_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'LED_control' (7#1) [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/led_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'digital_clock' (8#1) [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.srcs/sources_1/new/digital_clock.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2514.934 ; gain = 0.000 ; free physical = 1365 ; free virtual = 11853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2514.934 ; gain = 0.000 ; free physical = 1360 ; free virtual = 11850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2514.934 ; gain = 0.000 ; free physical = 1360 ; free virtual = 11850
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.934 ; gain = 0.000 ; free physical = 1353 ; free virtual = 11843
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/con_Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/con_Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/con_Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.879 ; gain = 0.000 ; free physical = 2102 ; free virtual = 12592
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.879 ; gain = 0.000 ; free physical = 2102 ; free virtual = 12592
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2175 ; free virtual = 12667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2175 ; free virtual = 12667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2175 ; free virtual = 12667
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PB_Debouncer_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'PB_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'tictoc'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'FSM_ALARM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PB_IDLE |                            00001 |                           000000
                PB_COUNT |                            00010 |                           000001
              PB_PRESSED |                            00100 |                           000010
               PB_STABLE |                            01000 |                           000011
             PB_RELEASED |                            10000 |                           000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PB_Debouncer_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              001 |                               00
                      S1 |                              010 |                               01
                      S2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'PB_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    SEGS |                             0010 |                               01
                    MINS |                             0100 |                               10
                   HOURS |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'tictoc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     SET |                            00010 |                              001
                    MINS |                            00100 |                              011
                   HOURS |                            01000 |                              100
                   ALARM |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'FSM_ALARM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                              001 |                              001
                 S_SHIFT |                              010 |                              010
                  S_ADD3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2159 ; free virtual = 12655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 9     
	   2 Input    4 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   4 Input   28 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 8     
	   4 Input    6 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 17    
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 13    
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2140 ; free virtual = 12640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2017 ; free virtual = 12520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2005 ; free virtual = 12508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2003 ; free virtual = 12506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2003 ; free virtual = 12506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2003 ; free virtual = 12506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2003 ; free virtual = 12506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2003 ; free virtual = 12506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2003 ; free virtual = 12506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2003 ; free virtual = 12506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |    28|
|4     |LUT2   |    87|
|5     |LUT3   |    46|
|6     |LUT4   |    63|
|7     |LUT5   |    50|
|8     |LUT6   |   116|
|9     |FDRE   |   353|
|10    |FDSE   |     6|
|11    |IBUF   |     6|
|12    |OBUF   |    31|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2003 ; free virtual = 12506
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2578.879 ; gain = 0.000 ; free physical = 2055 ; free virtual = 12558
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2578.879 ; gain = 63.945 ; free physical = 2055 ; free virtual = 12558
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.879 ; gain = 0.000 ; free physical = 2143 ; free virtual = 12646
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.879 ; gain = 0.000 ; free physical = 2083 ; free virtual = 12586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a0f24201
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2578.879 ; gain = 64.031 ; free physical = 2232 ; free virtual = 12735
INFO: [Common 17-1381] The checkpoint '/mnt/shared/Linux/gdrive/usm/2021-s2/ipd432/repo/tarea_1/clock/clock.runs/synth_1/digital_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_clock_utilization_synth.rpt -pb digital_clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 30 21:31:50 2021...
