{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 15:16:20 2024 " "Info: Processing started: Thu Feb 29 15:16:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tutor2 -c tutor2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor2 -c tutor2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50Mhz " "Info: Assuming node \"CLK_50Mhz\" is an undefined clock" {  } { { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 296 -144 24 312 "CLK_50Mhz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW0_PULSE " "Info: Assuming node \"SW0_PULSE\" is an undefined clock" {  } { { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW0_PULSE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:inst1\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:inst1\|CLK_400HZ\" as buffer" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:inst1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50Mhz register LCD_Display:inst1\|CLK_COUNT_400HZ\[6\] register LCD_Display:inst1\|CLK_400HZ 234.36 MHz 4.267 ns Internal " "Info: Clock \"CLK_50Mhz\" has Internal fmax of 234.36 MHz between source register \"LCD_Display:inst1\|CLK_COUNT_400HZ\[6\]\" and destination register \"LCD_Display:inst1\|CLK_400HZ\" (period= 4.267 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.239 ns + Longest register register " "Info: + Longest register to register delay is 3.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[6\] 1 REG LCFF_X2_Y18_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.438 ns) 1.200 ns LCD_Display:inst1\|LessThan0~2 2 COMB LCCOMB_X2_Y17_N24 1 " "Info: 2: + IC(0.762 ns) + CELL(0.438 ns) = 1.200 ns; Loc. = LCCOMB_X2_Y17_N24; Fanout = 1; COMB Node = 'LCD_Display:inst1\|LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[6] LCD_Display:inst1|LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 1.734 ns LCD_Display:inst1\|LessThan0~3 3 COMB LCCOMB_X2_Y17_N26 1 " "Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 1.734 ns; Loc. = LCCOMB_X2_Y17_N26; Fanout = 1; COMB Node = 'LCD_Display:inst1\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { LCD_Display:inst1|LessThan0~2 LCD_Display:inst1|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.130 ns LCD_Display:inst1\|LessThan0~4 4 COMB LCCOMB_X2_Y17_N28 2 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.130 ns; Loc. = LCCOMB_X2_Y17_N28; Fanout = 2; COMB Node = 'LCD_Display:inst1\|LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { LCD_Display:inst1|LessThan0~3 LCD_Display:inst1|LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.150 ns) 3.155 ns LCD_Display:inst1\|CLK_400HZ~0 5 COMB LCCOMB_X1_Y18_N20 1 " "Info: 5: + IC(0.875 ns) + CELL(0.150 ns) = 3.155 ns; Loc. = LCCOMB_X1_Y18_N20; Fanout = 1; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { LCD_Display:inst1|LessThan0~4 LCD_Display:inst1|CLK_400HZ~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.239 ns LCD_Display:inst1\|CLK_400HZ 6 REG LCFF_X1_Y18_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.239 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst1|CLK_400HZ~0 LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.097 ns ( 33.87 % ) " "Info: Total cell delay = 1.097 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 66.13 % ) " "Info: Total interconnect delay = 2.142 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.239 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[6] LCD_Display:inst1|LessThan0~2 LCD_Display:inst1|LessThan0~3 LCD_Display:inst1|LessThan0~4 LCD_Display:inst1|CLK_400HZ~0 LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.239 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[6] {} LCD_Display:inst1|LessThan0~2 {} LCD_Display:inst1|LessThan0~3 {} LCD_Display:inst1|LessThan0~4 {} LCD_Display:inst1|CLK_400HZ~0 {} LCD_Display:inst1|CLK_400HZ {} } { 0.000ns 0.762ns 0.259ns 0.246ns 0.875ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.814 ns - Smallest " "Info: - Smallest clock skew is -0.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 1.867 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50Mhz\" to destination register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 296 -144 24 312 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50Mhz\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 296 -144 24 312 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_50Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50Mhz CLK_50Mhz~clkctrl } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 296 -144 24 312 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[6\] 3 REG LCFF_X2_Y18_N25 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.239 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[6] LCD_Display:inst1|LessThan0~2 LCD_Display:inst1|LessThan0~3 LCD_Display:inst1|LessThan0~4 LCD_Display:inst1|CLK_400HZ~0 LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.239 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[6] {} LCD_Display:inst1|LessThan0~2 {} LCD_Display:inst1|LessThan0~3 {} LCD_Display:inst1|LessThan0~4 {} LCD_Display:inst1|CLK_400HZ~0 {} LCD_Display:inst1|CLK_400HZ {} } { 0.000ns 0.762ns 0.259ns 0.246ns 0.875ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[6] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SW0_PULSE register register lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\] lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\] 420.17 MHz Internal " "Info: Clock \"SW0_PULSE\" Internal fmax is restricted to 420.17 MHz between source register \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.719 ns + Longest register register " "Info: + Longest register to register delay is 1.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\] 1 REG LCFF_X57_Y29_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y29_N15; Fanout = 3; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.485 ns) 0.799 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X57_Y29_N14 2 " "Info: 2: + IC(0.314 ns) + CELL(0.485 ns) = 0.799 ns; Loc. = LCCOMB_X57_Y29_N14; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.870 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X57_Y29_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.870 ns; Loc. = LCCOMB_X57_Y29_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.941 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X57_Y29_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.941 ns; Loc. = LCCOMB_X57_Y29_N18; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.012 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X57_Y29_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.012 ns; Loc. = LCCOMB_X57_Y29_N20; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.083 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X57_Y29_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.083 ns; Loc. = LCCOMB_X57_Y29_N22; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.154 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X57_Y29_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.154 ns; Loc. = LCCOMB_X57_Y29_N24; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.225 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X57_Y29_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X57_Y29_N26; Fanout = 1; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.635 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita7 9 COMB LCCOMB_X57_Y29_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.635 ns; Loc. = LCCOMB_X57_Y29_N28; Fanout = 1; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.719 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\] 10 REG LCFF_X57_Y29_N29 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.719 ns; Loc. = LCFF_X57_Y29_N29; Fanout = 2; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 81.73 % ) " "Info: Total cell delay = 1.405 ns ( 81.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.314 ns ( 18.27 % ) " "Info: Total interconnect delay = 0.314 ns ( 18.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.719 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.314ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW0_PULSE destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"SW0_PULSE\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0_PULSE 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'SW0_PULSE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0_PULSE } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns SW0_PULSE~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'SW0_PULSE~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { SW0_PULSE SW0_PULSE~clkctrl } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\] 3 REG LCFF_X57_Y29_N29 2 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X57_Y29_N29; Fanout = 2; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW0_PULSE source 2.668 ns - Longest register " "Info: - Longest clock path from clock \"SW0_PULSE\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0_PULSE 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'SW0_PULSE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0_PULSE } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns SW0_PULSE~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'SW0_PULSE~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { SW0_PULSE SW0_PULSE~clkctrl } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 192 -144 24 208 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\] 3 REG LCFF_X57_Y29_N15 3 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X57_Y29_N15; Fanout = 3; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.719 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.314ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { SW0_PULSE SW0_PULSE~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { SW0_PULSE {} SW0_PULSE~combout {} SW0_PULSE~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } {  } {  } "" } } { "db/cntr_u2i.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica 1/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] KEY3_ACLR CLK_50Mhz 6.214 ns register " "Info: tsu for register \"LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]\" (data pin = \"KEY3_ACLR\", clock pin = \"CLK_50Mhz\") is 6.214 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.931 ns + Longest pin register " "Info: + Longest pin to register delay is 8.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3_ACLR 1 PIN PIN_W26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 376 -144 24 392 "KEY3_ACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.452 ns) + CELL(0.438 ns) 7.752 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[17\]~54 2 COMB LCCOMB_X2_Y17_N22 20 " "Info: 2: + IC(6.452 ns) + CELL(0.438 ns) = 7.752 ns; Loc. = LCCOMB_X2_Y17_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[17\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.890 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[17]~54 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.510 ns) 8.931 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(0.669 ns) + CELL(0.510 ns) = 8.931 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[17]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 20.27 % ) " "Info: Total cell delay = 1.810 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.121 ns ( 79.73 % ) " "Info: Total interconnect delay = 7.121 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[17]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[17]~54 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.452ns 0.669ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50Mhz\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 296 -144 24 312 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50Mhz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_50Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50Mhz CLK_50Mhz~clkctrl } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 296 -144 24 312 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[17]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[17]~54 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.452ns 0.669ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50Mhz DATA_BUS\[7\] LCD_Display:inst1\|DATA_BUS_VALUE\[7\] 11.659 ns register " "Info: tco from clock \"CLK_50Mhz\" to destination pin \"DATA_BUS\[7\]\" through register \"LCD_Display:inst1\|DATA_BUS_VALUE\[7\]\" is 11.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz source 4.297 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50Mhz\" to source register is 4.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 296 -144 24 312 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 4.297 ns LCD_Display:inst1\|DATA_BUS_VALUE\[7\] 4 REG LCFF_X58_Y30_N23 2 " "Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 4.297 ns; Loc. = LCFF_X58_Y30_N23; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.06 % ) " "Info: Total cell delay = 2.323 ns ( 54.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.974 ns ( 45.94 % ) " "Info: Total interconnect delay = 1.974 ns ( 45.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.297 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[7] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.112 ns + Longest register pin " "Info: + Longest register to pin delay is 7.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|DATA_BUS_VALUE\[7\] 1 REG LCFF_X58_Y30_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y30_N23; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.460 ns) + CELL(2.652 ns) 7.112 ns DATA_BUS\[7\] 2 PIN PIN_H3 0 " "Info: 2: + IC(4.460 ns) + CELL(2.652 ns) = 7.112 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'DATA_BUS\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.112 ns" { LCD_Display:inst1|DATA_BUS_VALUE[7] DATA_BUS[7] } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 424 422 599 440 "DATA_BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 37.29 % ) " "Info: Total cell delay = 2.652 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.460 ns ( 62.71 % ) " "Info: Total interconnect delay = 4.460 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.112 ns" { LCD_Display:inst1|DATA_BUS_VALUE[7] DATA_BUS[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.112 ns" { LCD_Display:inst1|DATA_BUS_VALUE[7] {} DATA_BUS[7] {} } { 0.000ns 4.460ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.297 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.297 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[7] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.112 ns" { LCD_Display:inst1|DATA_BUS_VALUE[7] DATA_BUS[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.112 ns" { LCD_Display:inst1|DATA_BUS_VALUE[7] {} DATA_BUS[7] {} } { 0.000ns 4.460ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LCD_Display:inst1\|CHAR_COUNT\[0\] KEY3_ACLR CLK_50Mhz -3.025 ns register " "Info: th for register \"LCD_Display:inst1\|CHAR_COUNT\[0\]\" (data pin = \"KEY3_ACLR\", clock pin = \"CLK_50Mhz\") is -3.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 4.291 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50Mhz\" to destination register is 4.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 296 -144 24 312 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X1_Y18_N21 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 4.291 ns LCD_Display:inst1\|CHAR_COUNT\[0\] 4 REG LCFF_X58_Y29_N11 18 " "Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 4.291 ns; Loc. = LCFF_X58_Y29_N11; Fanout = 18; REG Node = 'LCD_Display:inst1\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.14 % ) " "Info: Total cell delay = 2.323 ns ( 54.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.968 ns ( 45.86 % ) " "Info: Total interconnect delay = 1.968 ns ( 45.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.291 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.582 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3_ACLR 1 PIN PIN_W26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "tutor2.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica 1/tutor2.bdf" { { 376 -144 24 392 "KEY3_ACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.060 ns) + CELL(0.660 ns) 7.582 ns LCD_Display:inst1\|CHAR_COUNT\[0\] 2 REG LCFF_X58_Y29_N11 18 " "Info: 2: + IC(6.060 ns) + CELL(0.660 ns) = 7.582 ns; Loc. = LCFF_X58_Y29_N11; Fanout = 18; REG Node = 'LCD_Display:inst1\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { KEY3_ACLR LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica 1/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 20.07 % ) " "Info: Total cell delay = 1.522 ns ( 20.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.060 ns ( 79.93 % ) " "Info: Total interconnect delay = 6.060 ns ( 79.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { KEY3_ACLR LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 6.060ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.291 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { KEY3_ACLR LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 6.060ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 15:16:25 2024 " "Info: Processing ended: Thu Feb 29 15:16:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
