Release 10.1.03 ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Command Line:
/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/ngdbuild -ise
/home/wbraun/laser_pinball/FinalVersion/laser_projector/laser_projector.ise
-intstyle ise -dd _ngo -aul -nt timestamp -i -p xc5vlx50t-ff1136-3
hardware_interface.ngc hardware_interface.ngd

Reading NGO file
"/home/wbraun/laser_pinball/FinalVersion/laser_projector/hardware_interface.ngc"
...
Loading design module
"/home/wbraun/laser_pinball/FinalVersion/laser_projector/beta_shared_mem.ngc"...
Loading design module
"/home/wbraun/laser_pinball/FinalVersion/laser_projector/hardware_beta_mem.ngc".
..
Loading design module
"/home/wbraun/laser_pinball/FinalVersion/laser_projector/physics_beta_mem.ngc"..
.
Reading in constraint information from 'ml50x_U1_fpga.ucf'...
Gathering constraint information from source properties...
Done.

Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:59 - Constraint <NET  BUS_ERROR_1          LOC="F6";>
   [ml50x_U1_fpga.ucf(5)]: NET "BUS_ERROR_1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  BUS_ERROR_2          LOC="T10";>
   [ml50x_U1_fpga.ucf(6)]: NET "BUS_ERROR_2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CFG_ADDR_OUT0        LOC="AE12";>
   [ml50x_U1_fpga.ucf(7)]: NET "CFG_ADDR_OUT0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CFG_ADDR_OUT1        LOC="AE13";>
   [ml50x_U1_fpga.ucf(8)]: NET "CFG_ADDR_OUT1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CLK_33MHZ_FPGA       LOC="AH17";>
   [ml50x_U1_fpga.ucf(10)]: NET "CLK_33MHZ_FPGA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CLK_FPGA_N           LOC="K19";>
   [ml50x_U1_fpga.ucf(11)]: NET "CLK_FPGA_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CLK_FPGA_P           LOC="L19";>
   [ml50x_U1_fpga.ucf(12)]: NET "CLK_FPGA_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CLKBUF_Q0_N          LOC="H3";>
   [ml50x_U1_fpga.ucf(13)]: NET "CLKBUF_Q0_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CLKBUF_Q0_P          LOC="H4";>
   [ml50x_U1_fpga.ucf(14)]: NET "CLKBUF_Q0_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CLKBUF_Q1_N          LOC="J19";>
   [ml50x_U1_fpga.ucf(15)]: NET "CLKBUF_Q1_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CLKBUF_Q1_P          LOC="K18";>
   [ml50x_U1_fpga.ucf(16)]: NET "CLKBUF_Q1_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CPLD_IO_1            LOC="W10";>
   [ml50x_U1_fpga.ucf(17)]: NET "CPLD_IO_1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CPU_TCK              LOC="E6";>
   [ml50x_U1_fpga.ucf(18)]: NET "CPU_TCK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CPU_TDO              LOC="E7";>
   [ml50x_U1_fpga.ucf(19)]: NET "CPU_TDO" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CPU_TMS              LOC="U10";>
   [ml50x_U1_fpga.ucf(20)]: NET "CPU_TMS" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  CPU_TRST             LOC="V10";>
   [ml50x_U1_fpga.ucf(21)]: NET "CPU_TRST" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A0              LOC="L30";>
   [ml50x_U1_fpga.ucf(22)]: NET "DDR2_A0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A1              LOC="M30";>
   [ml50x_U1_fpga.ucf(23)]: NET "DDR2_A1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A2              LOC="N29";>
   [ml50x_U1_fpga.ucf(24)]: NET "DDR2_A2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A3              LOC="P29";>
   [ml50x_U1_fpga.ucf(25)]: NET "DDR2_A3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A4              LOC="K31";>
   [ml50x_U1_fpga.ucf(26)]: NET "DDR2_A4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A5              LOC="L31";>
   [ml50x_U1_fpga.ucf(27)]: NET "DDR2_A5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A6              LOC="P31";>
   [ml50x_U1_fpga.ucf(28)]: NET "DDR2_A6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A7              LOC="P30";>
   [ml50x_U1_fpga.ucf(29)]: NET "DDR2_A7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A8              LOC="M31";>
   [ml50x_U1_fpga.ucf(30)]: NET "DDR2_A8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A9              LOC="R28";>
   [ml50x_U1_fpga.ucf(31)]: NET "DDR2_A9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A10             LOC="J31";>
   [ml50x_U1_fpga.ucf(32)]: NET "DDR2_A10" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A11             LOC="R29";>
   [ml50x_U1_fpga.ucf(33)]: NET "DDR2_A11" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A12             LOC="T31";>
   [ml50x_U1_fpga.ucf(34)]: NET "DDR2_A12" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_A13             LOC="H29";>
   [ml50x_U1_fpga.ucf(35)]: NET "DDR2_A13" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_BA0             LOC="G31";>
   [ml50x_U1_fpga.ucf(36)]: NET "DDR2_BA0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_BA1             LOC="J30";>
   [ml50x_U1_fpga.ucf(37)]: NET "DDR2_BA1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_BA2             LOC="R31";>
   [ml50x_U1_fpga.ucf(38)]: NET "DDR2_BA2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_CAS_B           LOC="E31";>
   [ml50x_U1_fpga.ucf(39)]: NET "DDR2_CAS_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_CKE0            LOC="T28";>
   [ml50x_U1_fpga.ucf(40)]: NET "DDR2_CKE0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_CKE1            LOC="U30";>
   [ml50x_U1_fpga.ucf(41)]: NET "DDR2_CKE1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_CLK0_N          LOC="AJ29";>
   [ml50x_U1_fpga.ucf(42)]: NET "DDR2_CLK0_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_CLK0_P          LOC="AK29";>
   [ml50x_U1_fpga.ucf(43)]: NET "DDR2_CLK0_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_CLK1_N          LOC="F28";>
   [ml50x_U1_fpga.ucf(44)]: NET "DDR2_CLK1_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_CLK1_P          LOC="E28";>
   [ml50x_U1_fpga.ucf(45)]: NET "DDR2_CLK1_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_CS0_B           LOC="L29";>
   [ml50x_U1_fpga.ucf(46)]: NET "DDR2_CS0_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_CS1_B           LOC="J29";>
   [ml50x_U1_fpga.ucf(47)]: NET "DDR2_CS1_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D0              LOC="AF30";>
   [ml50x_U1_fpga.ucf(48)]: NET "DDR2_D0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D1              LOC="AK31";>
   [ml50x_U1_fpga.ucf(49)]: NET "DDR2_D1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D2              LOC="AF31";>
   [ml50x_U1_fpga.ucf(50)]: NET "DDR2_D2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D3              LOC="AD30";>
   [ml50x_U1_fpga.ucf(51)]: NET "DDR2_D3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D4              LOC="AJ30";>
   [ml50x_U1_fpga.ucf(52)]: NET "DDR2_D4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D5              LOC="AF29";>
   [ml50x_U1_fpga.ucf(53)]: NET "DDR2_D5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D6              LOC="AD29";>
   [ml50x_U1_fpga.ucf(54)]: NET "DDR2_D6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D7              LOC="AE29";>
   [ml50x_U1_fpga.ucf(55)]: NET "DDR2_D7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D8              LOC="AH27";>
   [ml50x_U1_fpga.ucf(56)]: NET "DDR2_D8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D9              LOC="AF28";>
   [ml50x_U1_fpga.ucf(57)]: NET "DDR2_D9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D10             LOC="AH28";>
   [ml50x_U1_fpga.ucf(58)]: NET "DDR2_D10" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D11             LOC="AA28";>
   [ml50x_U1_fpga.ucf(59)]: NET "DDR2_D11" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D12             LOC="AG25";>
   [ml50x_U1_fpga.ucf(60)]: NET "DDR2_D12" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D13             LOC="AJ26";>
   [ml50x_U1_fpga.ucf(61)]: NET "DDR2_D13" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D14             LOC="AG28";>
   [ml50x_U1_fpga.ucf(62)]: NET "DDR2_D14" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D15             LOC="AB28";>
   [ml50x_U1_fpga.ucf(63)]: NET "DDR2_D15" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D16             LOC="AC28";>
   [ml50x_U1_fpga.ucf(64)]: NET "DDR2_D16" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D17             LOC="AB25";>
   [ml50x_U1_fpga.ucf(65)]: NET "DDR2_D17" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D18             LOC="AC27";>
   [ml50x_U1_fpga.ucf(66)]: NET "DDR2_D18" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D19             LOC="AA26";>
   [ml50x_U1_fpga.ucf(67)]: NET "DDR2_D19" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D20             LOC="AB26";>
   [ml50x_U1_fpga.ucf(68)]: NET "DDR2_D20" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D21             LOC="AA24";>
   [ml50x_U1_fpga.ucf(69)]: NET "DDR2_D21" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D22             LOC="AB27";>
   [ml50x_U1_fpga.ucf(70)]: NET "DDR2_D22" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D23             LOC="AA25";>
   [ml50x_U1_fpga.ucf(71)]: NET "DDR2_D23" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D24             LOC="AC29";>
   [ml50x_U1_fpga.ucf(72)]: NET "DDR2_D24" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D25             LOC="AB30";>
   [ml50x_U1_fpga.ucf(73)]: NET "DDR2_D25" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D26             LOC="W31";>
   [ml50x_U1_fpga.ucf(74)]: NET "DDR2_D26" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D27             LOC="V30";>
   [ml50x_U1_fpga.ucf(75)]: NET "DDR2_D27" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D28             LOC="AC30";>
   [ml50x_U1_fpga.ucf(76)]: NET "DDR2_D28" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D29             LOC="W29";>
   [ml50x_U1_fpga.ucf(77)]: NET "DDR2_D29" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D30             LOC="V27";>
   [ml50x_U1_fpga.ucf(78)]: NET "DDR2_D30" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D31             LOC="W27";>
   [ml50x_U1_fpga.ucf(79)]: NET "DDR2_D31" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D32             LOC="V29";>
   [ml50x_U1_fpga.ucf(80)]: NET "DDR2_D32" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D33             LOC="Y27";>
   [ml50x_U1_fpga.ucf(81)]: NET "DDR2_D33" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D34             LOC="Y26";>
   [ml50x_U1_fpga.ucf(82)]: NET "DDR2_D34" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D35             LOC="W24";>
   [ml50x_U1_fpga.ucf(83)]: NET "DDR2_D35" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D36             LOC="V28";>
   [ml50x_U1_fpga.ucf(84)]: NET "DDR2_D36" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D37             LOC="W25";>
   [ml50x_U1_fpga.ucf(85)]: NET "DDR2_D37" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D38             LOC="W26";>
   [ml50x_U1_fpga.ucf(86)]: NET "DDR2_D38" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D39             LOC="V24";>
   [ml50x_U1_fpga.ucf(87)]: NET "DDR2_D39" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D40             LOC="R24";>
   [ml50x_U1_fpga.ucf(88)]: NET "DDR2_D40" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D41             LOC="P25";>
   [ml50x_U1_fpga.ucf(89)]: NET "DDR2_D41" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D42             LOC="N24";>
   [ml50x_U1_fpga.ucf(90)]: NET "DDR2_D42" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D43             LOC="P26";>
   [ml50x_U1_fpga.ucf(91)]: NET "DDR2_D43" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D44             LOC="T24";>
   [ml50x_U1_fpga.ucf(92)]: NET "DDR2_D44" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D45             LOC="N25";>
   [ml50x_U1_fpga.ucf(93)]: NET "DDR2_D45" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D46             LOC="P27";>
   [ml50x_U1_fpga.ucf(94)]: NET "DDR2_D46" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D47             LOC="N28";>
   [ml50x_U1_fpga.ucf(95)]: NET "DDR2_D47" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D48             LOC="M28";>
   [ml50x_U1_fpga.ucf(96)]: NET "DDR2_D48" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D49             LOC="L28";>
   [ml50x_U1_fpga.ucf(97)]: NET "DDR2_D49" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D50             LOC="F25";>
   [ml50x_U1_fpga.ucf(98)]: NET "DDR2_D50" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D51             LOC="H25";>
   [ml50x_U1_fpga.ucf(99)]: NET "DDR2_D51" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D52             LOC="K27";>
   [ml50x_U1_fpga.ucf(100)]: NET "DDR2_D52" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D53             LOC="K28";>
   [ml50x_U1_fpga.ucf(101)]: NET "DDR2_D53" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D54             LOC="H24";>
   [ml50x_U1_fpga.ucf(102)]: NET "DDR2_D54" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D55             LOC="G26";>
   [ml50x_U1_fpga.ucf(103)]: NET "DDR2_D55" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D56             LOC="G25";>
   [ml50x_U1_fpga.ucf(104)]: NET "DDR2_D56" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D57             LOC="M26";>
   [ml50x_U1_fpga.ucf(105)]: NET "DDR2_D57" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D58             LOC="J24";>
   [ml50x_U1_fpga.ucf(106)]: NET "DDR2_D58" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D59             LOC="L26";>
   [ml50x_U1_fpga.ucf(107)]: NET "DDR2_D59" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D60             LOC="J27";>
   [ml50x_U1_fpga.ucf(108)]: NET "DDR2_D60" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D61             LOC="M25";>
   [ml50x_U1_fpga.ucf(109)]: NET "DDR2_D61" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D62             LOC="L25";>
   [ml50x_U1_fpga.ucf(110)]: NET "DDR2_D62" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_D63             LOC="L24";>
   [ml50x_U1_fpga.ucf(111)]: NET "DDR2_D63" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DM0             LOC="AJ31";>
   [ml50x_U1_fpga.ucf(112)]: NET "DDR2_DM0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DM1             LOC="AE28";>
   [ml50x_U1_fpga.ucf(113)]: NET "DDR2_DM1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DM2             LOC="Y24";>
   [ml50x_U1_fpga.ucf(114)]: NET "DDR2_DM2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DM3             LOC="Y31";>
   [ml50x_U1_fpga.ucf(115)]: NET "DDR2_DM3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DM4             LOC="V25";>
   [ml50x_U1_fpga.ucf(116)]: NET "DDR2_DM4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DM5             LOC="P24";>
   [ml50x_U1_fpga.ucf(117)]: NET "DDR2_DM5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DM6             LOC="F26";>
   [ml50x_U1_fpga.ucf(118)]: NET "DDR2_DM6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DM7             LOC="J25";>
   [ml50x_U1_fpga.ucf(119)]: NET "DDR2_DM7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS0_N          LOC="AA30";>
   [ml50x_U1_fpga.ucf(120)]: NET "DDR2_DQS0_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS0_P          LOC="AA29";>
   [ml50x_U1_fpga.ucf(121)]: NET "DDR2_DQS0_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS1_N          LOC="AK27";>
   [ml50x_U1_fpga.ucf(122)]: NET "DDR2_DQS1_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS1_P          LOC="AK28";>
   [ml50x_U1_fpga.ucf(123)]: NET "DDR2_DQS1_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS2_N          LOC="AJ27";>
   [ml50x_U1_fpga.ucf(124)]: NET "DDR2_DQS2_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS2_P          LOC="AK26";>
   [ml50x_U1_fpga.ucf(125)]: NET "DDR2_DQS2_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS3_N          LOC="AA31";>
   [ml50x_U1_fpga.ucf(126)]: NET "DDR2_DQS3_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS3_P          LOC="AB31";>
   [ml50x_U1_fpga.ucf(127)]: NET "DDR2_DQS3_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS4_N          LOC="Y29";>
   [ml50x_U1_fpga.ucf(128)]: NET "DDR2_DQS4_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS4_P          LOC="Y28";>
   [ml50x_U1_fpga.ucf(129)]: NET "DDR2_DQS4_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS5_N          LOC="E27";>
   [ml50x_U1_fpga.ucf(130)]: NET "DDR2_DQS5_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS5_P          LOC="E26";>
   [ml50x_U1_fpga.ucf(131)]: NET "DDR2_DQS5_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS6_N          LOC="G28";>
   [ml50x_U1_fpga.ucf(132)]: NET "DDR2_DQS6_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS6_P          LOC="H28";>
   [ml50x_U1_fpga.ucf(133)]: NET "DDR2_DQS6_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS7_N          LOC="H27";>
   [ml50x_U1_fpga.ucf(134)]: NET "DDR2_DQS7_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_DQS7_P          LOC="G27";>
   [ml50x_U1_fpga.ucf(135)]: NET "DDR2_DQS7_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_ODT0            LOC="F31";>
   [ml50x_U1_fpga.ucf(136)]: NET "DDR2_ODT0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_ODT1            LOC="F30";>
   [ml50x_U1_fpga.ucf(137)]: NET "DDR2_ODT1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_RAS_B           LOC="H30";>
   [ml50x_U1_fpga.ucf(138)]: NET "DDR2_RAS_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_SCL             LOC="E29";>
   [ml50x_U1_fpga.ucf(139)]: NET "DDR2_SCL" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_SDA             LOC="F29";>
   [ml50x_U1_fpga.ucf(140)]: NET "DDR2_SDA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  DDR2_WE_B            LOC="K29";>
   [ml50x_U1_fpga.ucf(141)]: NET "DDR2_WE_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FAN_ALERT_B          LOC="T30";>
   [ml50x_U1_fpga.ucf(161)]: NET "FAN_ALERT_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FLASH_ADV_B          LOC="F13";>
   [ml50x_U1_fpga.ucf(162)]: NET "FLASH_ADV_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FLASH_AUDIO_RESET_B  LOC="AG17";>
   [ml50x_U1_fpga.ucf(163)]: NET "FLASH_AUDIO_RESET_B" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FLASH_CE_B           LOC="AE14";>
   [ml50x_U1_fpga.ucf(164)]: NET "FLASH_CE_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FLASH_CLK            LOC="N9";>
   [ml50x_U1_fpga.ucf(165)]: NET "FLASH_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FLASH_OE_B           LOC="AF14";>
   [ml50x_U1_fpga.ucf(166)]: NET "FLASH_OE_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FLASH_WAIT           LOC="G13";>
   [ml50x_U1_fpga.ucf(167)]: NET "FLASH_WAIT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_AVDD            LOC="T18";>
   [ml50x_U1_fpga.ucf(168)]: NET "FPGA_AVDD" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_CCLK-R          LOC="N15";>
   [ml50x_U1_fpga.ucf(169)]: NET "FPGA_CCLK-R" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_CPU_RESET_B     LOC="E9";>
   [ml50x_U1_fpga.ucf(170)]: NET "FPGA_CPU_RESET_B" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_CS_B            LOC="N22";>
   [ml50x_U1_fpga.ucf(171)]: NET "FPGA_CS_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_CS0_B           LOC="AF21";>
   [ml50x_U1_fpga.ucf(172)]: NET "FPGA_CS0_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_DIFF_CLK_OUT_N  LOC="J21";>
   [ml50x_U1_fpga.ucf(173)]: NET "FPGA_DIFF_CLK_OUT_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_DIFF_CLK_OUT_P  LOC="J20";>
   [ml50x_U1_fpga.ucf(174)]: NET "FPGA_DIFF_CLK_OUT_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_DIN             LOC="P15";>
   [ml50x_U1_fpga.ucf(175)]: NET "FPGA_DIN" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_DONE            LOC="M15";>
   [ml50x_U1_fpga.ucf(176)]: NET "FPGA_DONE" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_DOUT_BUSY       LOC="AD15";>
   [ml50x_U1_fpga.ucf(177)]: NET "FPGA_DOUT_BUSY" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_DX_N            LOC="W17";>
   [ml50x_U1_fpga.ucf(178)]: NET "FPGA_DX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_DX_P            LOC="W18";>
   [ml50x_U1_fpga.ucf(179)]: NET "FPGA_DX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_EXP_TCK         LOC="AB15";>
   [ml50x_U1_fpga.ucf(180)]: NET "FPGA_EXP_TCK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_EXP_TMS         LOC="AC14";>
   [ml50x_U1_fpga.ucf(181)]: NET "FPGA_EXP_TMS" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_HSWAPEN         LOC="M23";>
   [ml50x_U1_fpga.ucf(182)]: NET "FPGA_HSWAPEN" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_INIT_B          LOC="N14";>
   [ml50x_U1_fpga.ucf(183)]: NET "FPGA_INIT_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_M0              LOC="AD21";>
   [ml50x_U1_fpga.ucf(184)]: NET "FPGA_M0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_M1              LOC="AC22";>
   [ml50x_U1_fpga.ucf(185)]: NET "FPGA_M1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_M2              LOC="AD22";>
   [ml50x_U1_fpga.ucf(186)]: NET "FPGA_M2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_PROG_B          LOC="M22";>
   [ml50x_U1_fpga.ucf(187)]: NET "FPGA_PROG_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_RDWR_B          LOC="N23";>
   [ml50x_U1_fpga.ucf(188)]: NET "FPGA_RDWR_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_ROTARY_INCA     LOC="AH30";>
   [ml50x_U1_fpga.ucf(189)]: NET "FPGA_ROTARY_INCA" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_ROTARY_INCB     LOC="AG30";>
   [ml50x_U1_fpga.ucf(190)]: NET "FPGA_ROTARY_INCB" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_ROTARY_PUSH     LOC="AH29";>
   [ml50x_U1_fpga.ucf(191)]: NET "FPGA_ROTARY_PUSH" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_SERIAL1_RX      LOC="AG15";>
   [ml50x_U1_fpga.ucf(192)]: NET "FPGA_SERIAL1_RX" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_SERIAL1_TX      LOC="AG20";>
   [ml50x_U1_fpga.ucf(193)]: NET "FPGA_SERIAL1_TX" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_SERIAL2_RX      LOC="G10";>
   [ml50x_U1_fpga.ucf(194)]: NET "FPGA_SERIAL2_RX" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_SERIAL2_TX      LOC="F10";>
   [ml50x_U1_fpga.ucf(195)]: NET "FPGA_SERIAL2_TX" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_TDI             LOC="AC15";>
   [ml50x_U1_fpga.ucf(196)]: NET "FPGA_TDI" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_TDO             LOC="AD14";>
   [ml50x_U1_fpga.ucf(197)]: NET "FPGA_TDO" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_V_N             LOC="V17";>
   [ml50x_U1_fpga.ucf(198)]: NET "FPGA_V_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_V_P             LOC="U18";>
   [ml50x_U1_fpga.ucf(199)]: NET "FPGA_V_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VBATT           LOC="L23";>
   [ml50x_U1_fpga.ucf(200)]: NET "FPGA_VBATT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VREFP           LOC="V18";>
   [ml50x_U1_fpga.ucf(201)]: NET "FPGA_VREFP" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRN_B11         LOC="N33";>
   [ml50x_U1_fpga.ucf(202)]: NET "FPGA_VRN_B11" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRN_B13         LOC="AG33";>
   [ml50x_U1_fpga.ucf(203)]: NET "FPGA_VRN_B13" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRN_B17         LOC="AD31";>
   [ml50x_U1_fpga.ucf(204)]: NET "FPGA_VRN_B17" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRN_B19         LOC="N27";>
   [ml50x_U1_fpga.ucf(205)]: NET "FPGA_VRN_B19" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRN_B20         LOC="L10";>
   [ml50x_U1_fpga.ucf(206)]: NET "FPGA_VRN_B20" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRN_B21         LOC="AJ25";>
   [ml50x_U1_fpga.ucf(207)]: NET "FPGA_VRN_B21" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRN_B22         LOC="AF8";>
   [ml50x_U1_fpga.ucf(208)]: NET "FPGA_VRN_B22" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRP_B11         LOC="M33";>
   [ml50x_U1_fpga.ucf(209)]: NET "FPGA_VRP_B11" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRP_B13         LOC="AH33";>
   [ml50x_U1_fpga.ucf(210)]: NET "FPGA_VRP_B13" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRP_B17         LOC="AE31";>
   [ml50x_U1_fpga.ucf(211)]: NET "FPGA_VRP_B17" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRP_B19         LOC="M27";>
   [ml50x_U1_fpga.ucf(212)]: NET "FPGA_VRP_B19" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRP_B20         LOC="L11";>
   [ml50x_U1_fpga.ucf(213)]: NET "FPGA_VRP_B20" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRP_B21         LOC="AH25";>
   [ml50x_U1_fpga.ucf(214)]: NET "FPGA_VRP_B21" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  FPGA_VRP_B22         LOC="AE9";>
   [ml50x_U1_fpga.ucf(215)]: NET "FPGA_VRP_B22" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  GPIO_LED_C           LOC="E8";>
   [ml50x_U1_fpga.ucf(232)]: NET "GPIO_LED_C" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  GPIO_LED_E           LOC="AG23";>
   [ml50x_U1_fpga.ucf(233)]: NET "GPIO_LED_E" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  GPIO_LED_N           LOC="AF13";>
   [ml50x_U1_fpga.ucf(234)]: NET "GPIO_LED_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  GPIO_LED_S           LOC="AG12";>
   [ml50x_U1_fpga.ucf(235)]: NET "GPIO_LED_S" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  GPIO_LED_W           LOC="AF23";>
   [ml50x_U1_fpga.ucf(236)]: NET "GPIO_LED_W" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_2_SM_8_N        LOC="K34";>
   [ml50x_U1_fpga.ucf(274)]: NET "HDR2_2_SM_8_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_4_SM_8_P        LOC="L34";>
   [ml50x_U1_fpga.ucf(275)]: NET "HDR2_4_SM_8_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_6_SM_7_N        LOC="K32";>
   [ml50x_U1_fpga.ucf(276)]: NET "HDR2_6_SM_7_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_8_SM_7_P        LOC="K33";>
   [ml50x_U1_fpga.ucf(277)]: NET "HDR2_8_SM_7_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_10_DIFF_0_N     LOC="N32";>
   [ml50x_U1_fpga.ucf(278)]: NET "HDR2_10_DIFF_0_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_12_DIFF_0_P     LOC="P32";>
   [ml50x_U1_fpga.ucf(279)]: NET "HDR2_12_DIFF_0_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_14_DIFF_1_N     LOC="R34";>
   [ml50x_U1_fpga.ucf(280)]: NET "HDR2_14_DIFF_1_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_16_DIFF_1_P     LOC="T33";>
   [ml50x_U1_fpga.ucf(281)]: NET "HDR2_16_DIFF_1_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_18_DIFF_2_N     LOC="R32";>
   [ml50x_U1_fpga.ucf(282)]: NET "HDR2_18_DIFF_2_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_20_DIFF_2_P     LOC="R33";>
   [ml50x_U1_fpga.ucf(283)]: NET "HDR2_20_DIFF_2_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_22_SM_10_N      LOC="T34";>
   [ml50x_U1_fpga.ucf(284)]: NET "HDR2_22_SM_10_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_24_SM_10_P      LOC="U33";>
   [ml50x_U1_fpga.ucf(285)]: NET "HDR2_24_SM_10_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_26_SM_11_N      LOC="U31";>
   [ml50x_U1_fpga.ucf(286)]: NET "HDR2_26_SM_11_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_28_SM_11_P      LOC="U32";>
   [ml50x_U1_fpga.ucf(287)]: NET "HDR2_28_SM_11_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_30_DIFF_3_N     LOC="V33";>
   [ml50x_U1_fpga.ucf(288)]: NET "HDR2_30_DIFF_3_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_32_DIFF_3_P     LOC="V32";>
   [ml50x_U1_fpga.ucf(289)]: NET "HDR2_32_DIFF_3_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_34_SM_15_N      LOC="V34";>
   [ml50x_U1_fpga.ucf(290)]: NET "HDR2_34_SM_15_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_36_SM_15_P      LOC="W34";>
   [ml50x_U1_fpga.ucf(291)]: NET "HDR2_36_SM_15_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_38_SM_6_N       LOC="AA33";>
   [ml50x_U1_fpga.ucf(292)]: NET "HDR2_38_SM_6_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_40_SM_6_P       LOC="Y33";>
   [ml50x_U1_fpga.ucf(293)]: NET "HDR2_40_SM_6_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_42_SM_14_N      LOC="AE34";>
   [ml50x_U1_fpga.ucf(294)]: NET "HDR2_42_SM_14_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_44_SM_14_P      LOC="AF34";>
   [ml50x_U1_fpga.ucf(295)]: NET "HDR2_44_SM_14_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_46_SM_12_N      LOC="AE33";>
   [ml50x_U1_fpga.ucf(296)]: NET "HDR2_46_SM_12_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_48_SM_12_P      LOC="AF33";>
   [ml50x_U1_fpga.ucf(297)]: NET "HDR2_48_SM_12_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_50_SM_5_N       LOC="AD34";>
   [ml50x_U1_fpga.ucf(298)]: NET "HDR2_50_SM_5_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_52_SM_5_P       LOC="AC34";>
   [ml50x_U1_fpga.ucf(299)]: NET "HDR2_52_SM_5_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_54_SM_13_N      LOC="AB32";>
   [ml50x_U1_fpga.ucf(300)]: NET "HDR2_54_SM_13_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_56_SM_13_P      LOC="AC32";>
   [ml50x_U1_fpga.ucf(301)]: NET "HDR2_56_SM_13_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_58_SM_4_N       LOC="AB33";>
   [ml50x_U1_fpga.ucf(302)]: NET "HDR2_58_SM_4_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_60_SM_4_P       LOC="AC33";>
   [ml50x_U1_fpga.ucf(303)]: NET "HDR2_60_SM_4_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_62_SM_9_N       LOC="AP32";>
   [ml50x_U1_fpga.ucf(304)]: NET "HDR2_62_SM_9_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  HDR2_64_SM_9_P       LOC="AN32";>
   [ml50x_U1_fpga.ucf(305)]: NET "HDR2_64_SM_9_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  IIC_SCL_SFP          LOC="R26";>
   [ml50x_U1_fpga.ucf(307)]: NET "IIC_SCL_SFP" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  IIC_SDA_SFP          LOC="U28";>
   [ml50x_U1_fpga.ucf(310)]: NET "IIC_SDA_SFP" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  KEYBOARD_CLK         LOC="T26";>
   [ml50x_U1_fpga.ucf(312)]: NET "KEYBOARD_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  KEYBOARD_DATA        LOC="T25";>
   [ml50x_U1_fpga.ucf(313)]: NET "KEYBOARD_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LCD_FPGA_DB4         LOC="T9";>
   [ml50x_U1_fpga.ucf(314)]: NET "LCD_FPGA_DB4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LCD_FPGA_DB5         LOC="G7";>
   [ml50x_U1_fpga.ucf(315)]: NET "LCD_FPGA_DB5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LCD_FPGA_DB6         LOC="G6";>
   [ml50x_U1_fpga.ucf(316)]: NET "LCD_FPGA_DB6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LCD_FPGA_DB7         LOC="T11";>
   [ml50x_U1_fpga.ucf(317)]: NET "LCD_FPGA_DB7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LCD_FPGA_E           LOC="AC9";>
   [ml50x_U1_fpga.ucf(318)]: NET "LCD_FPGA_E" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LCD_FPGA_RS          LOC="J17";>
   [ml50x_U1_fpga.ucf(319)]: NET "LCD_FPGA_RS" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LCD_FPGA_RW          LOC="AC10";>
   [ml50x_U1_fpga.ucf(320)]: NET "LCD_FPGA_RW" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LOOPBK_114_N         LOC="AG1";>
   [ml50x_U1_fpga.ucf(321)]: NET "LOOPBK_114_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LOOPBK_114_N         LOC="AH2";>
   [ml50x_U1_fpga.ucf(322)]: NET "LOOPBK_114_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LOOPBK_114_P         LOC="AH1";>
   [ml50x_U1_fpga.ucf(323)]: NET "LOOPBK_114_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LOOPBK_114_P         LOC="AJ2";>
   [ml50x_U1_fpga.ucf(324)]: NET "LOOPBK_114_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LOOPBK_116_N         LOC="R1";>
   [ml50x_U1_fpga.ucf(325)]: NET "LOOPBK_116_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LOOPBK_116_N         LOC="T2";>
   [ml50x_U1_fpga.ucf(326)]: NET "LOOPBK_116_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LOOPBK_116_P         LOC="T1";>
   [ml50x_U1_fpga.ucf(327)]: NET "LOOPBK_116_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  LOOPBK_116_P         LOC="U2";>
   [ml50x_U1_fpga.ucf(328)]: NET "LOOPBK_116_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  MOUSE_CLK            LOC="R27";>
   [ml50x_U1_fpga.ucf(329)]: NET "MOUSE_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  MOUSE_DATA           LOC="U26";>
   [ml50x_U1_fpga.ucf(330)]: NET "MOUSE_DATA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PC4_HALT_B           LOC="W9";>
   [ml50x_U1_fpga.ucf(331)]: NET "PC4_HALT_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PCIE_CLK_QO_N        LOC="AF3";>
   [ml50x_U1_fpga.ucf(332)]: NET "PCIE_CLK_QO_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PCIE_CLK_QO_P        LOC="AF4";>
   [ml50x_U1_fpga.ucf(333)]: NET "PCIE_CLK_QO_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PCIE_PRSNT_B_FPGA    LOC="AF24";>
   [ml50x_U1_fpga.ucf(334)]: NET "PCIE_PRSNT_B_FPGA" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PCIE_RX_N            LOC="AF1";>
   [ml50x_U1_fpga.ucf(335)]: NET "PCIE_RX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PCIE_RX_P            LOC="AE1";>
   [ml50x_U1_fpga.ucf(336)]: NET "PCIE_RX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PCIE_TX_N            LOC="AE2";>
   [ml50x_U1_fpga.ucf(337)]: NET "PCIE_TX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PCIE_TX_P            LOC="AD2";>
   [ml50x_U1_fpga.ucf(338)]: NET "PCIE_TX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_COL              LOC="B32";>
   [ml50x_U1_fpga.ucf(339)]: NET "PHY_COL" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_CRS              LOC="E34";>
   [ml50x_U1_fpga.ucf(340)]: NET "PHY_CRS" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_INT              LOC="H20";>
   [ml50x_U1_fpga.ucf(341)]: NET "PHY_INT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_MDC              LOC="H19";>
   [ml50x_U1_fpga.ucf(342)]: NET "PHY_MDC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_MDIO             LOC="H13";>
   [ml50x_U1_fpga.ucf(343)]: NET "PHY_MDIO" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RESET            LOC="J14";>
   [ml50x_U1_fpga.ucf(344)]: NET "PHY_RESET" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXCLK            LOC="H17";>
   [ml50x_U1_fpga.ucf(345)]: NET "PHY_RXCLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXCTL_RXDV       LOC="E32";>
   [ml50x_U1_fpga.ucf(346)]: NET "PHY_RXCTL_RXDV" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXD0             LOC="A33";>
   [ml50x_U1_fpga.ucf(347)]: NET "PHY_RXD0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXD1             LOC="B33";>
   [ml50x_U1_fpga.ucf(348)]: NET "PHY_RXD1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXD2             LOC="C33";>
   [ml50x_U1_fpga.ucf(349)]: NET "PHY_RXD2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXD3             LOC="C32";>
   [ml50x_U1_fpga.ucf(350)]: NET "PHY_RXD3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXD4             LOC="D32";>
   [ml50x_U1_fpga.ucf(351)]: NET "PHY_RXD4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXD5             LOC="C34";>
   [ml50x_U1_fpga.ucf(352)]: NET "PHY_RXD5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXD6             LOC="D34";>
   [ml50x_U1_fpga.ucf(353)]: NET "PHY_RXD6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXD7             LOC="F33";>
   [ml50x_U1_fpga.ucf(354)]: NET "PHY_RXD7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_RXER             LOC="E33";>
   [ml50x_U1_fpga.ucf(355)]: NET "PHY_RXER" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXC_GTXCLK       LOC="J16";>
   [ml50x_U1_fpga.ucf(356)]: NET "PHY_TXC_GTXCLK" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXCLK            LOC="K17";>
   [ml50x_U1_fpga.ucf(357)]: NET "PHY_TXCLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXCTL_TXEN       LOC="AJ10";>
   [ml50x_U1_fpga.ucf(358)]: NET "PHY_TXCTL_TXEN" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXD0             LOC="AF11";>
   [ml50x_U1_fpga.ucf(359)]: NET "PHY_TXD0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXD1             LOC="AE11";>
   [ml50x_U1_fpga.ucf(360)]: NET "PHY_TXD1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXD2             LOC="AH9";>
   [ml50x_U1_fpga.ucf(361)]: NET "PHY_TXD2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXD3             LOC="AH10";>
   [ml50x_U1_fpga.ucf(362)]: NET "PHY_TXD3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXD4             LOC="AG8";>
   [ml50x_U1_fpga.ucf(363)]: NET "PHY_TXD4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXD5             LOC="AH8";>
   [ml50x_U1_fpga.ucf(364)]: NET "PHY_TXD5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXD6             LOC="AG10";>
   [ml50x_U1_fpga.ucf(365)]: NET "PHY_TXD6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXD7             LOC="AG11";>
   [ml50x_U1_fpga.ucf(366)]: NET "PHY_TXD7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PHY_TXER             LOC="AJ9";>
   [ml50x_U1_fpga.ucf(367)]: NET "PHY_TXER" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  PIEZO_SPEAKER        LOC="G30";>
   [ml50x_U1_fpga.ucf(368)]: NET "PIEZO_SPEAKER" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  RESERVED1            LOC="AB23";>
   [ml50x_U1_fpga.ucf(369)]: NET "RESERVED1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  RESERVED2            LOC="AC23";>
   [ml50x_U1_fpga.ucf(370)]: NET "RESERVED2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  RREF                 LOC="V4";>
   [ml50x_U1_fpga.ucf(371)]: NET "RREF" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATA1_RX_N           LOC="Y1";>
   [ml50x_U1_fpga.ucf(372)]: NET "SATA1_RX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATA1_RX_P           LOC="W1";>
   [ml50x_U1_fpga.ucf(373)]: NET "SATA1_RX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATA1_TX_N           LOC="W2";>
   [ml50x_U1_fpga.ucf(374)]: NET "SATA1_TX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATA1_TX_P           LOC="V2";>
   [ml50x_U1_fpga.ucf(375)]: NET "SATA1_TX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATA2_RX_N           LOC="AA1";>
   [ml50x_U1_fpga.ucf(376)]: NET "SATA2_RX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATA2_RX_P           LOC="AB1";>
   [ml50x_U1_fpga.ucf(377)]: NET "SATA2_RX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATA2_TX_N           LOC="AB2";>
   [ml50x_U1_fpga.ucf(378)]: NET "SATA2_TX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATA2_TX_P           LOC="AC2";>
   [ml50x_U1_fpga.ucf(379)]: NET "SATA2_TX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATACLK_QO_N         LOC="Y3";>
   [ml50x_U1_fpga.ucf(380)]: NET "SATACLK_QO_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SATACLK_QO_P         LOC="Y4";>
   [ml50x_U1_fpga.ucf(381)]: NET "SATACLK_QO_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SFP_RX_N             LOC="H1";>
   [ml50x_U1_fpga.ucf(382)]: NET "SFP_RX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SFP_RX_P             LOC="G1";>
   [ml50x_U1_fpga.ucf(383)]: NET "SFP_RX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SFP_TX_DISABLE_FPGA  LOC="K24";>
   [ml50x_U1_fpga.ucf(384)]: NET "SFP_TX_DISABLE_FPGA" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SFP_TX_N             LOC="G2";>
   [ml50x_U1_fpga.ucf(385)]: NET "SFP_TX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SFP_TX_P             LOC="F2";>
   [ml50x_U1_fpga.ucf(386)]: NET "SFP_TX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SGMII_RX_N           LOC="P1";>
   [ml50x_U1_fpga.ucf(387)]: NET "SGMII_RX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SGMII_RX_P           LOC="N1";>
   [ml50x_U1_fpga.ucf(388)]: NET "SGMII_RX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SGMII_TX_N           LOC="N2";>
   [ml50x_U1_fpga.ucf(389)]: NET "SGMII_TX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SGMII_TX_P           LOC="M2";>
   [ml50x_U1_fpga.ucf(390)]: NET "SGMII_TX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SGMIICLK_QO_N        LOC="P3";>
   [ml50x_U1_fpga.ucf(391)]: NET "SGMIICLK_QO_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SGMIICLK_QO_P        LOC="P4";>
   [ml50x_U1_fpga.ucf(392)]: NET "SGMIICLK_QO_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SMA_DIFF_CLK_IN_N    LOC="H15";>
   [ml50x_U1_fpga.ucf(393)]: NET "SMA_DIFF_CLK_IN_N" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SMA_DIFF_CLK_IN_P    LOC="H14";>
   [ml50x_U1_fpga.ucf(394)]: NET "SMA_DIFF_CLK_IN_P" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SMA_RX_N             LOC="J1";>
   [ml50x_U1_fpga.ucf(395)]: NET "SMA_RX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SMA_RX_P             LOC="K1";>
   [ml50x_U1_fpga.ucf(396)]: NET "SMA_RX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SMA_TX_N             LOC="K2";>
   [ml50x_U1_fpga.ucf(397)]: NET "SMA_TX_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SMA_TX_P             LOC="L2";>
   [ml50x_U1_fpga.ucf(398)]: NET "SMA_TX_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SPI_CE_B             LOC="V9";>
   [ml50x_U1_fpga.ucf(399)]: NET "SPI_CE_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_ADV_LD_B        LOC="H8";>
   [ml50x_U1_fpga.ucf(400)]: NET "SRAM_ADV_LD_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_BW0             LOC="D10";>
   [ml50x_U1_fpga.ucf(401)]: NET "SRAM_BW0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_BW1             LOC="D11";>
   [ml50x_U1_fpga.ucf(402)]: NET "SRAM_BW1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_BW2             LOC="J11";>
   [ml50x_U1_fpga.ucf(403)]: NET "SRAM_BW2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_BW3             LOC="K11";>
   [ml50x_U1_fpga.ucf(404)]: NET "SRAM_BW3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_CLK             LOC="AG21";>
   [ml50x_U1_fpga.ucf(405)]: NET "SRAM_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_CLK             LOC="G8";>
   [ml50x_U1_fpga.ucf(406)]: NET "SRAM_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_CS_B            LOC="J10";>
   [ml50x_U1_fpga.ucf(407)]: NET "SRAM_CS_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D16             LOC="N10";>
   [ml50x_U1_fpga.ucf(408)]: NET "SRAM_D16" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D17             LOC="E13";>
   [ml50x_U1_fpga.ucf(409)]: NET "SRAM_D17" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D18             LOC="E12";>
   [ml50x_U1_fpga.ucf(410)]: NET "SRAM_D18" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D19             LOC="L9";>
   [ml50x_U1_fpga.ucf(411)]: NET "SRAM_D19" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D20             LOC="M10";>
   [ml50x_U1_fpga.ucf(412)]: NET "SRAM_D20" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D21             LOC="E11";>
   [ml50x_U1_fpga.ucf(413)]: NET "SRAM_D21" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D22             LOC="F11";>
   [ml50x_U1_fpga.ucf(414)]: NET "SRAM_D22" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D23             LOC="L8";>
   [ml50x_U1_fpga.ucf(415)]: NET "SRAM_D23" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D24             LOC="M8";>
   [ml50x_U1_fpga.ucf(416)]: NET "SRAM_D24" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D25             LOC="G12";>
   [ml50x_U1_fpga.ucf(417)]: NET "SRAM_D25" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D26             LOC="G11";>
   [ml50x_U1_fpga.ucf(418)]: NET "SRAM_D26" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D27             LOC="C13";>
   [ml50x_U1_fpga.ucf(419)]: NET "SRAM_D27" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D28             LOC="B13";>
   [ml50x_U1_fpga.ucf(420)]: NET "SRAM_D28" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D29             LOC="K9";>
   [ml50x_U1_fpga.ucf(421)]: NET "SRAM_D29" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D30             LOC="K8";>
   [ml50x_U1_fpga.ucf(422)]: NET "SRAM_D30" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_D31             LOC="J9";>
   [ml50x_U1_fpga.ucf(423)]: NET "SRAM_D31" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_DQP0            LOC="D12";>
   [ml50x_U1_fpga.ucf(424)]: NET "SRAM_DQP0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_DQP1            LOC="C12";>
   [ml50x_U1_fpga.ucf(425)]: NET "SRAM_DQP1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_DQP2            LOC="H10";>
   [ml50x_U1_fpga.ucf(426)]: NET "SRAM_DQP2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_DQP3            LOC="H9";>
   [ml50x_U1_fpga.ucf(427)]: NET "SRAM_DQP3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A0        LOC="K12";>
   [ml50x_U1_fpga.ucf(428)]: NET "SRAM_FLASH_A0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A1        LOC="K13";>
   [ml50x_U1_fpga.ucf(429)]: NET "SRAM_FLASH_A1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A2        LOC="H23";>
   [ml50x_U1_fpga.ucf(430)]: NET "SRAM_FLASH_A2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A3        LOC="G23";>
   [ml50x_U1_fpga.ucf(431)]: NET "SRAM_FLASH_A3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A4        LOC="H12";>
   [ml50x_U1_fpga.ucf(432)]: NET "SRAM_FLASH_A4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A5        LOC="J12";>
   [ml50x_U1_fpga.ucf(433)]: NET "SRAM_FLASH_A5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A6        LOC="K22";>
   [ml50x_U1_fpga.ucf(434)]: NET "SRAM_FLASH_A6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A7        LOC="K23";>
   [ml50x_U1_fpga.ucf(435)]: NET "SRAM_FLASH_A7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A8        LOC="K14";>
   [ml50x_U1_fpga.ucf(436)]: NET "SRAM_FLASH_A8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A9        LOC="L14";>
   [ml50x_U1_fpga.ucf(437)]: NET "SRAM_FLASH_A9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A10       LOC="H22";>
   [ml50x_U1_fpga.ucf(438)]: NET "SRAM_FLASH_A10" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A11       LOC="G22";>
   [ml50x_U1_fpga.ucf(439)]: NET "SRAM_FLASH_A11" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A12       LOC="J15";>
   [ml50x_U1_fpga.ucf(440)]: NET "SRAM_FLASH_A12" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A13       LOC="K16";>
   [ml50x_U1_fpga.ucf(441)]: NET "SRAM_FLASH_A13" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A14       LOC="K21";>
   [ml50x_U1_fpga.ucf(442)]: NET "SRAM_FLASH_A14" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A15       LOC="J22";>
   [ml50x_U1_fpga.ucf(443)]: NET "SRAM_FLASH_A15" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A16       LOC="L16";>
   [ml50x_U1_fpga.ucf(444)]: NET "SRAM_FLASH_A16" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A17       LOC="L15";>
   [ml50x_U1_fpga.ucf(445)]: NET "SRAM_FLASH_A17" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A18       LOC="L20";>
   [ml50x_U1_fpga.ucf(446)]: NET "SRAM_FLASH_A18" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A19       LOC="L21";>
   [ml50x_U1_fpga.ucf(447)]: NET "SRAM_FLASH_A19" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A20       LOC="AE23";>
   [ml50x_U1_fpga.ucf(448)]: NET "SRAM_FLASH_A20" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_A21       LOC="AE22";>
   [ml50x_U1_fpga.ucf(449)]: NET "SRAM_FLASH_A21" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D0        LOC="AD19";>
   [ml50x_U1_fpga.ucf(450)]: NET "SRAM_FLASH_D0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D1        LOC="AE19";>
   [ml50x_U1_fpga.ucf(451)]: NET "SRAM_FLASH_D1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D2        LOC="AE17";>
   [ml50x_U1_fpga.ucf(452)]: NET "SRAM_FLASH_D2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D3        LOC="AF16";>
   [ml50x_U1_fpga.ucf(453)]: NET "SRAM_FLASH_D3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D4        LOC="AD20";>
   [ml50x_U1_fpga.ucf(454)]: NET "SRAM_FLASH_D4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D5        LOC="AE21";>
   [ml50x_U1_fpga.ucf(455)]: NET "SRAM_FLASH_D5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D6        LOC="AE16";>
   [ml50x_U1_fpga.ucf(456)]: NET "SRAM_FLASH_D6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D7        LOC="AF15";>
   [ml50x_U1_fpga.ucf(457)]: NET "SRAM_FLASH_D7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D8        LOC="AH13";>
   [ml50x_U1_fpga.ucf(458)]: NET "SRAM_FLASH_D8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D9        LOC="AH14";>
   [ml50x_U1_fpga.ucf(459)]: NET "SRAM_FLASH_D9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D10       LOC="AH19";>
   [ml50x_U1_fpga.ucf(460)]: NET "SRAM_FLASH_D10" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D11       LOC="AH20";>
   [ml50x_U1_fpga.ucf(461)]: NET "SRAM_FLASH_D11" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D12       LOC="AG13";>
   [ml50x_U1_fpga.ucf(462)]: NET "SRAM_FLASH_D12" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D13       LOC="AH12";>
   [ml50x_U1_fpga.ucf(463)]: NET "SRAM_FLASH_D13" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D14       LOC="AH22";>
   [ml50x_U1_fpga.ucf(464)]: NET "SRAM_FLASH_D14" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_D15       LOC="AG22";>
   [ml50x_U1_fpga.ucf(465)]: NET "SRAM_FLASH_D15" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_FLASH_WE_B      LOC="AF20";>
   [ml50x_U1_fpga.ucf(466)]: NET "SRAM_FLASH_WE_B" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_MODE            LOC="A13";>
   [ml50x_U1_fpga.ucf(467)]: NET "SRAM_MODE" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SRAM_OE_B            LOC="B12";>
   [ml50x_U1_fpga.ucf(468)]: NET "SRAM_OE_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPA00         LOC="G5";>
   [ml50x_U1_fpga.ucf(469)]: NET "SYSACE_MPA00" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPA01_USB_A0  LOC="N7";>
   [ml50x_U1_fpga.ucf(470)]: NET "SYSACE_MPA01_USB_A0" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPA02_USB_A1  LOC="N5";>
   [ml50x_U1_fpga.ucf(471)]: NET "SYSACE_MPA02_USB_A1" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPA03         LOC="P5";>
   [ml50x_U1_fpga.ucf(472)]: NET "SYSACE_MPA03" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPA04         LOC="R6";>
   [ml50x_U1_fpga.ucf(473)]: NET "SYSACE_MPA04" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPA05         LOC="M6";>
   [ml50x_U1_fpga.ucf(474)]: NET "SYSACE_MPA05" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPA06         LOC="L6";>
   [ml50x_U1_fpga.ucf(475)]: NET "SYSACE_MPA06" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPBRDY        LOC="H5";>
   [ml50x_U1_fpga.ucf(476)]: NET "SYSACE_MPBRDY" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPCE          LOC="M5";>
   [ml50x_U1_fpga.ucf(477)]: NET "SYSACE_MPCE" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPIRQ         LOC="M7";>
   [ml50x_U1_fpga.ucf(478)]: NET "SYSACE_MPIRQ" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPOE_USB_RD_B LOC="N8";>
   [ml50x_U1_fpga.ucf(479)]: NET "SYSACE_MPOE_USB_RD_B" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_MPWE_USB_WR_B LOC="R9";>
   [ml50x_U1_fpga.ucf(480)]: NET "SYSACE_MPWE_USB_WR_B" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D0        LOC="P9";>
   [ml50x_U1_fpga.ucf(481)]: NET "SYSACE_USB_D0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D1        LOC="T8";>
   [ml50x_U1_fpga.ucf(482)]: NET "SYSACE_USB_D1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D2        LOC="J7";>
   [ml50x_U1_fpga.ucf(483)]: NET "SYSACE_USB_D2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D3        LOC="H7";>
   [ml50x_U1_fpga.ucf(484)]: NET "SYSACE_USB_D3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D4        LOC="R7";>
   [ml50x_U1_fpga.ucf(485)]: NET "SYSACE_USB_D4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D5        LOC="U7";>
   [ml50x_U1_fpga.ucf(486)]: NET "SYSACE_USB_D5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D6        LOC="P7";>
   [ml50x_U1_fpga.ucf(487)]: NET "SYSACE_USB_D6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D7        LOC="P6";>
   [ml50x_U1_fpga.ucf(488)]: NET "SYSACE_USB_D7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D8        LOC="R8";>
   [ml50x_U1_fpga.ucf(489)]: NET "SYSACE_USB_D8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D9        LOC="L5";>
   [ml50x_U1_fpga.ucf(490)]: NET "SYSACE_USB_D9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D10       LOC="L4";>
   [ml50x_U1_fpga.ucf(491)]: NET "SYSACE_USB_D10" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D11       LOC="K6";>
   [ml50x_U1_fpga.ucf(492)]: NET "SYSACE_USB_D11" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D12       LOC="J5";>
   [ml50x_U1_fpga.ucf(493)]: NET "SYSACE_USB_D12" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D13       LOC="T6";>
   [ml50x_U1_fpga.ucf(494)]: NET "SYSACE_USB_D13" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D14       LOC="K7";>
   [ml50x_U1_fpga.ucf(495)]: NET "SYSACE_USB_D14" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  SYSACE_USB_D15       LOC="J6";>
   [ml50x_U1_fpga.ucf(496)]: NET "SYSACE_USB_D15" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  TRC_CLK              LOC="AD9";>
   [ml50x_U1_fpga.ucf(497)]: NET "TRC_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  TRC_TS1E             LOC="AK9";>
   [ml50x_U1_fpga.ucf(498)]: NET "TRC_TS1E" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  TRC_TS1O             LOC="AF10";>
   [ml50x_U1_fpga.ucf(499)]: NET "TRC_TS1O" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  TRC_TS2E             LOC="AK8";>
   [ml50x_U1_fpga.ucf(500)]: NET "TRC_TS2E" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  TRC_TS2O             LOC="AF9";>
   [ml50x_U1_fpga.ucf(501)]: NET "TRC_TS2O" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  TRC_TS3              LOC="AJ11";>
   [ml50x_U1_fpga.ucf(502)]: NET "TRC_TS3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  TRC_TS4              LOC="AK11";>
   [ml50x_U1_fpga.ucf(503)]: NET "TRC_TS4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  TRC_TS5              LOC="AD11";>
   [ml50x_U1_fpga.ucf(504)]: NET "TRC_TS5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  TRC_TS6              LOC="AD10";>
   [ml50x_U1_fpga.ucf(505)]: NET "TRC_TS6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  USB_CS_B             LOC="P10";>
   [ml50x_U1_fpga.ucf(506)]: NET "USB_CS_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  USB_INT              LOC="F5";>
   [ml50x_U1_fpga.ucf(507)]: NET "USB_INT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  USB_RESET_B          LOC="R11";>
   [ml50x_U1_fpga.ucf(508)]: NET "USB_RESET_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_BLUE0         LOC="AC4";>
   [ml50x_U1_fpga.ucf(510)]: NET "VGA_IN_BLUE0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_BLUE1         LOC="AC5";>
   [ml50x_U1_fpga.ucf(511)]: NET "VGA_IN_BLUE1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_BLUE2         LOC="AB6";>
   [ml50x_U1_fpga.ucf(512)]: NET "VGA_IN_BLUE2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_BLUE3         LOC="AB7";>
   [ml50x_U1_fpga.ucf(513)]: NET "VGA_IN_BLUE3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_BLUE4         LOC="AA5";>
   [ml50x_U1_fpga.ucf(514)]: NET "VGA_IN_BLUE4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_BLUE5         LOC="AB5";>
   [ml50x_U1_fpga.ucf(515)]: NET "VGA_IN_BLUE5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_BLUE6         LOC="AC7";>
   [ml50x_U1_fpga.ucf(516)]: NET "VGA_IN_BLUE6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_BLUE7         LOC="AD7";>
   [ml50x_U1_fpga.ucf(517)]: NET "VGA_IN_BLUE7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_CLAMP         LOC="AH7";>
   [ml50x_U1_fpga.ucf(518)]: NET "VGA_IN_CLAMP" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_COAST         LOC="AG7";>
   [ml50x_U1_fpga.ucf(519)]: NET "VGA_IN_COAST" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_DATA_CLK      LOC="AH18";>
   [ml50x_U1_fpga.ucf(520)]: NET "VGA_IN_DATA_CLK" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_GREEN0        LOC="Y8";>
   [ml50x_U1_fpga.ucf(521)]: NET "VGA_IN_GREEN0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_GREEN1        LOC="Y9";>
   [ml50x_U1_fpga.ucf(522)]: NET "VGA_IN_GREEN1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_GREEN2        LOC="AD4";>
   [ml50x_U1_fpga.ucf(523)]: NET "VGA_IN_GREEN2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_GREEN3        LOC="AD5";>
   [ml50x_U1_fpga.ucf(524)]: NET "VGA_IN_GREEN3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_GREEN4        LOC="AA6";>
   [ml50x_U1_fpga.ucf(525)]: NET "VGA_IN_GREEN4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_GREEN5        LOC="Y7";>
   [ml50x_U1_fpga.ucf(526)]: NET "VGA_IN_GREEN5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_GREEN6        LOC="AD6";>
   [ml50x_U1_fpga.ucf(527)]: NET "VGA_IN_GREEN6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_GREEN7        LOC="AE6";>
   [ml50x_U1_fpga.ucf(528)]: NET "VGA_IN_GREEN7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_HSOUT         LOC="AE7";>
   [ml50x_U1_fpga.ucf(529)]: NET "VGA_IN_HSOUT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_ODD_EVEN_B    LOC="W6";>
   [ml50x_U1_fpga.ucf(530)]: NET "VGA_IN_ODD_EVEN_B" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_RED0          LOC="AG5";>
   [ml50x_U1_fpga.ucf(531)]: NET "VGA_IN_RED0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_RED1          LOC="AF5";>
   [ml50x_U1_fpga.ucf(532)]: NET "VGA_IN_RED1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_RED2          LOC="W7";>
   [ml50x_U1_fpga.ucf(533)]: NET "VGA_IN_RED2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_RED3          LOC="V7";>
   [ml50x_U1_fpga.ucf(534)]: NET "VGA_IN_RED3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_RED4          LOC="AH5";>
   [ml50x_U1_fpga.ucf(535)]: NET "VGA_IN_RED4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_RED5          LOC="AG6";>
   [ml50x_U1_fpga.ucf(536)]: NET "VGA_IN_RED5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_RED6          LOC="Y11";>
   [ml50x_U1_fpga.ucf(537)]: NET "VGA_IN_RED6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_RED7          LOC="W11";>
   [ml50x_U1_fpga.ucf(538)]: NET "VGA_IN_RED7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_SOGOUT        LOC="AF6";>
   [ml50x_U1_fpga.ucf(539)]: NET "VGA_IN_SOGOUT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET  VGA_IN_VSOUT         LOC="Y6";>
   [ml50x_U1_fpga.ucf(540)]: NET "VGA_IN_VSOUT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...
Checking Partitions ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.WIDE_PRIM18
   .TDP" of type "RAMB18SDP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.WIDE_PRIM18
   .TDP" of type "RAMB18SDP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM1
   8.SP" of type "RAMB18".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM1
   8.SP" of type "RAMB18".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM
   36.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM3
   6.SP" of type "RAMB36_EXP".  This attribute will be ignored.
WARNING:NgdBuild:470 - bidirect pad net 'IIC_SDA_MAIN' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'IIC_SCL_VIDEO' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'IIC_SCL_MAIN' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'IIC_SDA_VIDEO' has no legal driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  36

Total memory usage is 257892 kilobytes

Writing NGD file "hardware_interface.ngd" ...

Writing NGDBUILD log file "hardware_interface.bld"...
