Simulator report for lab3x_qsim
Thu Nov 02 13:35:06 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.4 us       ;
; Simulation Netlist Size     ; 199 nodes    ;
; Simulation Coverage         ;      95.48 % ;
; Total Number of Transitions ; 2332         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+----------------------------------------+---------------+
; Option                                                                                     ; Setting                                ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                             ; Timing        ;
; Start time                                                                                 ; 0 ns                                   ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                    ;               ;
; Vector input source                                                                        ; Z:/nhaid011/Desktop/Lab3x/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                     ; On            ;
; Check outputs                                                                              ; Off                                    ; Off           ;
; Report simulation coverage                                                                 ; On                                     ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                     ; On            ;
; Display missing 1-value coverage report                                                    ; On                                     ; On            ;
; Display missing 0-value coverage report                                                    ; On                                     ; On            ;
; Detect setup and hold time violations                                                      ; Off                                    ; Off           ;
; Detect glitches                                                                            ; Off                                    ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                    ; Off           ;
; Generate Signal Activity File                                                              ; Off                                    ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                    ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                    ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                     ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                             ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                    ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                    ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                   ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                              ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                              ; Transport     ;
+--------------------------------------------------------------------------------------------+----------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      95.48 % ;
; Total nodes checked                                 ; 199          ;
; Total output ports checked                          ; 199          ;
; Total output ports with complete 1/0-value coverage ; 190          ;
; Total output ports with no 1/0-value coverage       ; 6            ;
; Total output ports with no 1-value coverage         ; 6            ;
; Total output ports with no 0-value coverage         ; 9            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |Lab3topXXX|V                                                                          ; |Lab3topXXX|V                                                                          ; pin_out          ;
; |Lab3topXXX|S3                                                                         ; |Lab3topXXX|S3                                                                         ; out              ;
; |Lab3topXXX|S2                                                                         ; |Lab3topXXX|S2                                                                         ; out              ;
; |Lab3topXXX|S1                                                                         ; |Lab3topXXX|S1                                                                         ; out              ;
; |Lab3topXXX|S0                                                                         ; |Lab3topXXX|S0                                                                         ; out              ;
; |Lab3topXXX|clk                                                                        ; |Lab3topXXX|clk                                                                        ; out              ;
; |Lab3topXXX|A3                                                                         ; |Lab3topXXX|A3                                                                         ; out              ;
; |Lab3topXXX|A2                                                                         ; |Lab3topXXX|A2                                                                         ; out              ;
; |Lab3topXXX|A1                                                                         ; |Lab3topXXX|A1                                                                         ; out              ;
; |Lab3topXXX|A0                                                                         ; |Lab3topXXX|A0                                                                         ; out              ;
; |Lab3topXXX|B2                                                                         ; |Lab3topXXX|B2                                                                         ; out              ;
; |Lab3topXXX|B1                                                                         ; |Lab3topXXX|B1                                                                         ; out              ;
; |Lab3topXXX|B0                                                                         ; |Lab3topXXX|B0                                                                         ; out              ;
; |Lab3topXXX|Z                                                                          ; |Lab3topXXX|Z                                                                          ; pin_out          ;
; |Lab3topXXX|S                                                                          ; |Lab3topXXX|S                                                                          ; pin_out          ;
; |Lab3topXXX|C                                                                          ; |Lab3topXXX|C                                                                          ; pin_out          ;
; |Lab3topXXX|C3                                                                         ; |Lab3topXXX|C3                                                                         ; pin_out          ;
; |Lab3topXXX|C2                                                                         ; |Lab3topXXX|C2                                                                         ; pin_out          ;
; |Lab3topXXX|C1                                                                         ; |Lab3topXXX|C1                                                                         ; pin_out          ;
; |Lab3topXXX|C0                                                                         ; |Lab3topXXX|C0                                                                         ; pin_out          ;
; |Lab3topXXX|register4bit:inst4|inst                                                    ; |Lab3topXXX|register4bit:inst4|inst                                                    ; regout           ;
; |Lab3topXXX|register4bit:inst4|inst1                                                   ; |Lab3topXXX|register4bit:inst4|inst1                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst4|inst2                                                   ; |Lab3topXXX|register4bit:inst4|inst2                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst4|inst3                                                   ; |Lab3topXXX|register4bit:inst4|inst3                                                   ; regout           ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|inst6                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|inst6                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|inst8                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|inst8                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|inst7                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|inst7                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|inst5                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|inst5                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|81 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|81 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|79 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|79 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|78 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|78 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|71 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|71 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|72 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|72 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|68 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|68 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|61 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|61 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|62 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|62 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|83 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|83 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|77 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|77 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|73 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|73 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|69 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|69 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|63 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|63 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|64 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|64 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|74 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|74 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|66 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst2|74151:inst10|f74151:sub|66 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|inst6                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|inst6                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|inst8                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|inst8                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|inst7                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|inst7                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|inst5                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|inst5                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|81 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|81 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|79 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|79 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|78 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|78 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|71 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|71 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|72 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|72 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|68 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|68 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|62 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|62 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|83 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|83 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|77 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|77 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|73 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|73 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|69 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|69 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|63 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|63 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|64 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|64 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|74 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|74 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|70 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|70 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|65 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|65 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|66 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|66 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|inst6                       ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|inst6                       ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|inst8                       ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|inst8                       ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|inst7                       ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|inst7                       ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|inst5                       ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|inst5                       ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|81  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|81  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|79  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|79  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|78  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|78  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|71  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|71  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|72  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|72  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|68  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|68  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|61  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|61  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|62  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|62  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|83  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|83  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|77  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|77  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|73  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|73  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|69  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|69  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|63  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|63  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|64  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|64  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|74  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|74  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|70  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|70  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|65  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|65  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|66  ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst|74151:inst10|f74151:sub|66  ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|inst6                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|inst6                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|inst8                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|inst8                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|inst7                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|inst7                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|81 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|81 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|79 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|79 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|78 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|78 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|71 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|71 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|72 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|72 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|68 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|68 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|62 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|62 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|83 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|83 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|77 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|77 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|73 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|73 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|69 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|69 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|63 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|63 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|64 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|64 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|74 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|74 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|70 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|70 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|65 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|65 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|66 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|66 ; out0             ;
; |Lab3topXXX|74257:inst9|29                                                             ; |Lab3topXXX|74257:inst9|29                                                             ; out              ;
; |Lab3topXXX|74257:inst9|30                                                             ; |Lab3topXXX|74257:inst9|30                                                             ; out0             ;
; |Lab3topXXX|74257:inst9|36                                                             ; |Lab3topXXX|74257:inst9|36                                                             ; out0             ;
; |Lab3topXXX|74257:inst9|8                                                              ; |Lab3topXXX|74257:inst9|8                                                              ; out0             ;
; |Lab3topXXX|74257:inst9|26                                                             ; |Lab3topXXX|74257:inst9|26                                                             ; out              ;
; |Lab3topXXX|74257:inst9|25                                                             ; |Lab3topXXX|74257:inst9|25                                                             ; out0             ;
; |Lab3topXXX|74257:inst9|35                                                             ; |Lab3topXXX|74257:inst9|35                                                             ; out0             ;
; |Lab3topXXX|74257:inst9|6                                                              ; |Lab3topXXX|74257:inst9|6                                                              ; out0             ;
; |Lab3topXXX|74257:inst9|22                                                             ; |Lab3topXXX|74257:inst9|22                                                             ; out              ;
; |Lab3topXXX|74257:inst9|21                                                             ; |Lab3topXXX|74257:inst9|21                                                             ; out0             ;
; |Lab3topXXX|74257:inst9|34                                                             ; |Lab3topXXX|74257:inst9|34                                                             ; out0             ;
; |Lab3topXXX|74257:inst9|4                                                              ; |Lab3topXXX|74257:inst9|4                                                              ; out0             ;
; |Lab3topXXX|74257:inst9|20                                                             ; |Lab3topXXX|74257:inst9|20                                                             ; out              ;
; |Lab3topXXX|74257:inst9|18                                                             ; |Lab3topXXX|74257:inst9|18                                                             ; out0             ;
; |Lab3topXXX|74257:inst9|33                                                             ; |Lab3topXXX|74257:inst9|33                                                             ; out0             ;
; |Lab3topXXX|74257:inst9|2                                                              ; |Lab3topXXX|74257:inst9|2                                                              ; out0             ;
; |Lab3topXXX|register4bit:inst2|inst1                                                   ; |Lab3topXXX|register4bit:inst2|inst1                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst2|inst2                                                   ; |Lab3topXXX|register4bit:inst2|inst2                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst2|inst3                                                   ; |Lab3topXXX|register4bit:inst2|inst3                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst1|inst                                                    ; |Lab3topXXX|register4bit:inst1|inst                                                    ; regout           ;
; |Lab3topXXX|register4bit:inst1|inst1                                                   ; |Lab3topXXX|register4bit:inst1|inst1                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst1|inst2                                                   ; |Lab3topXXX|register4bit:inst1|inst2                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst1|inst3                                                   ; |Lab3topXXX|register4bit:inst1|inst3                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst|inst                                                     ; |Lab3topXXX|register4bit:inst|inst                                                     ; regout           ;
; |Lab3topXXX|register4bit:inst|inst1                                                    ; |Lab3topXXX|register4bit:inst|inst1                                                    ; regout           ;
; |Lab3topXXX|register4bit:inst|inst2                                                    ; |Lab3topXXX|register4bit:inst|inst2                                                    ; regout           ;
; |Lab3topXXX|register4bit:inst|inst3                                                    ; |Lab3topXXX|register4bit:inst|inst3                                                    ; regout           ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst2|6             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst2|6             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst2|2             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst2|2             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|6             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|6             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|2             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|2             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|3             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|3             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|4             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|4             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|5             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst1|5             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst3  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst3  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst2  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst2  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst4  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst4  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst1  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst1  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst   ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|fulladder1bit:inst|inst   ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst2|6             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst2|6             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst2|4             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst2|4             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|6             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|6             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|2             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|2             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|3             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|3             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|4             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|4             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|5             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst1|5             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst3  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst3  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst2  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst2  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst4  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst4  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst1  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst1  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst   ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|fulladder1bit:inst|inst   ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst2|6             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst2|6             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst2|2             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst2|2             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst2|4             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst2|4             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|6             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|6             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|2             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|2             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|3             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|3             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|4             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|4             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|5             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|mux41:inst1|5             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst3  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst3  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst2  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst2  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst4  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst4  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst1  ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst1  ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst   ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst1|fulladder1bit:inst|inst   ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst2|6              ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst2|6              ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst2|4              ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst2|4              ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|6              ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|6              ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|2              ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|2              ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|3              ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|3              ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|4              ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|4              ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|5              ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst1|5              ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst3   ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst3   ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst2   ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst2   ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst4   ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst4   ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst1   ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst1   ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst    ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|fulladder1bit:inst|inst    ; out0             ;
; |Lab3topXXX|state4bits:inst10|inst1                                                    ; |Lab3topXXX|state4bits:inst10|inst1                                                    ; out0             ;
; |Lab3topXXX|state4bits:inst10|inst                                                     ; |Lab3topXXX|state4bits:inst10|inst                                                     ; out0             ;
; |Lab3topXXX|state4bits:inst10|inst4                                                    ; |Lab3topXXX|state4bits:inst10|inst4                                                    ; out0             ;
; |Lab3topXXX|register4bit:inst3|inst                                                    ; |Lab3topXXX|register4bit:inst3|inst                                                    ; regout           ;
; |Lab3topXXX|register4bit:inst3|inst1                                                   ; |Lab3topXXX|register4bit:inst3|inst1                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst3|inst2                                                   ; |Lab3topXXX|register4bit:inst3|inst2                                                   ; regout           ;
; |Lab3topXXX|register4bit:inst3|inst3                                                   ; |Lab3topXXX|register4bit:inst3|inst3                                                   ; regout           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |Lab3topXXX|CLRN                                                                       ; |Lab3topXXX|CLRN                                                                       ; out              ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|61 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|61 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|61 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|61 ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst2|4             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst2|4             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst2|2             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst2|2             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst2|2              ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst2|2              ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |Lab3topXXX|CLRN                                                                       ; |Lab3topXXX|CLRN                                                                       ; out              ;
; |Lab3topXXX|B3                                                                         ; |Lab3topXXX|B3                                                                         ; out              ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|61 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst1|74151:inst10|f74151:sub|61 ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|inst5                      ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|inst5                      ; out0             ;
; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|61 ; |Lab3topXXX|logiccircuit4bits:inst11|logiccircuit1bit:inst3|74151:inst10|f74151:sub|61 ; out0             ;
; |Lab3topXXX|register4bit:inst2|inst                                                    ; |Lab3topXXX|register4bit:inst2|inst                                                    ; regout           ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst2|4             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst3|mux41:inst2|4             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst2|2             ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst2|mux41:inst2|2             ; out0             ;
; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst2|2              ; |Lab3topXXX|arithcircuit4bit2:inst15|arithcircuit1bit2:inst|mux41:inst2|2              ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 02 13:35:05 2017
Info: Command: quartus_sim --simulation_results_format=VWF lab3x -c lab3x_qsim
Info (324025): Using vector source file "Z:/nhaid011/Desktop/Lab3x/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      95.48 %
Info (328052): Number of transitions in simulation is 2332
Info (324045): Vector file lab3x_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 334 megabytes
    Info: Processing ended: Thu Nov 02 13:35:06 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


