
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119984                       # Number of seconds simulated
sim_ticks                                119983885574                       # Number of ticks simulated
final_tick                               1177842706887                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67739                       # Simulator instruction rate (inst/s)
host_op_rate                                    85647                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3684708                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890688                       # Number of bytes of host memory used
host_seconds                                 32562.66                       # Real time elapsed on the host
sim_insts                                  2205769461                       # Number of instructions simulated
sim_ops                                    2788880699                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2406400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       677888                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3087360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1004160                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1004160                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18800                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5296                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24120                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7845                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7845                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20056027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5649825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25731455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10668                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25603                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8369124                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8369124                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8369124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20056027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5649825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34100579                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144038279                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23178432                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19088107                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932686                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9372033                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671804                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437595                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87608                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104492595                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128066401                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23178432                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109399                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263832                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5348260                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105530                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141335353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114140113     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783426      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364420      1.67%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381592      1.69%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267892      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125036      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779982      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977845      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515047      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141335353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160919                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.889114                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103319973                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6766513                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846511                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109559                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292788                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731133                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6472                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154466855                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51219                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292788                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103836544                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4182524                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1418330                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429466                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1175693                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153013311                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1784                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399923                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624637                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        25518                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214076445                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713206611                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713206611                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45817220                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33569                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17547                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3807475                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900205                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309044                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1686113                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149151653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139218754                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25197117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57133429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1524                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141335353                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985024                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583011                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83948669     59.40%     59.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23727302     16.79%     76.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11956156      8.46%     84.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809200      5.53%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6909105      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704280      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066014      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119380      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95247      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141335353                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977260     74.79%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156683     11.99%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172647     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114981770     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012952      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364246     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843764      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139218754                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.966540                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306590                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009385                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421188160                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174383006                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135103292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140525344                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201129                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976941                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          682                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158535                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292788                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3486859                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       254844                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149185221                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165465                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189070                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900205                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17546                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        203390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13101                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          682                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084867                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234702                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136845103                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14114628                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373651                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956777                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294529                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842149                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.950061                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135109498                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135103292                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81532631                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221191711                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.937968                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368606                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26771910                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957578                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137042565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.893313                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710190                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87944412     64.17%     64.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22504450     16.42%     80.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810039      7.89%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817498      3.52%     92.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763249      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537367      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561394      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096549      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007607      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137042565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007607                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283228784                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302680695                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2702926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.440383                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.440383                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694260                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694260                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618398267                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186426117                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145840482                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144038279                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24090599                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19537687                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2057942                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9900478                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9273353                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2592846                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95680                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105281285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131731201                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24090599                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11866199                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28994435                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6697736                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2753155                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12298601                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1617465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141642415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112647980     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2042565      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3737271      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3391142      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2155721      1.52%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1767120      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1025730      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1068546      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13806340      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141642415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167251                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.914557                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104212809                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4148794                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28620219                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48739                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4611848                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4166005                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1696                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159417630                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        13030                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4611848                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105051860                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1100666                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1855290                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27811463                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1211282                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157634013                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        232775                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    222990813                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    734025740                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    734025740                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176541392                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46449421                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34767                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17384                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4344050                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14942013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7414368                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83810                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1655646                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154647197                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143721575                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       162010                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27095106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59451211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    141642415                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.014679                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560300                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81436206     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24785238     17.50%     74.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13026529      9.20%     84.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7527714      5.31%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8334693      5.88%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3091384      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2746976      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       526811      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166864      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141642415                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         575280     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118121     14.14%     83.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141795     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121028442     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2033609      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17383      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13266304      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7375837      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143721575                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.997801                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             835196                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005811                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    430082771                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181777285                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140565145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144556771                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276082                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3433274                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       123649                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4611848                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         709389                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110041                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154681965                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62855                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14942013                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7414368                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17384                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1150484                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1148665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2299149                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141348244                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12741397                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2373331                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20116866                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20114563                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7375469                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.981324                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140693717                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140565145                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82018767                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230328970                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.975887                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356094                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102817234                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126598003                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28084381                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2082326                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137030567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.923867                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84952290     62.00%     62.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24124672     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11986897      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4076221      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5018768      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1758500      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1238718      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1025014      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2849487      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137030567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102817234                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126598003                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18799458                       # Number of memory references committed
system.switch_cpus1.commit.loads             11508739                       # Number of loads committed
system.switch_cpus1.commit.membars              17384                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18273022                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114055101                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2611063                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2849487                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288863464                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313976794                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2395864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102817234                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126598003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102817234                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.400916                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.400916                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713819                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713819                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636448746                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196768510                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148538456                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34768                       # number of misc regfile writes
system.l20.replacements                         18810                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686655                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27002                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.429783                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.448605                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.881322                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5462.247364                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2717.422709                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000474                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.666778                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.331717                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79011                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79011                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18840                       # number of Writeback hits
system.l20.Writeback_hits::total                18840                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79011                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79011                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79011                       # number of overall hits
system.l20.overall_hits::total                  79011                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18800                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18810                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18800                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18810                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18800                       # number of overall misses
system.l20.overall_misses::total                18810                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2134702                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4375313947                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4377448649                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2134702                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4375313947                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4377448649                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2134702                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4375313947                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4377448649                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97811                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97821                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18840                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18840                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97811                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97821                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97811                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97821                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192207                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192290                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192207                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192290                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192207                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192290                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 213470.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 232729.465266                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 232719.226422                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 213470.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 232729.465266                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 232719.226422                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 213470.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 232729.465266                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 232719.226422                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4316                       # number of writebacks
system.l20.writebacks::total                     4316                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18800                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18810                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18800                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18810                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18800                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18810                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1536567                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3247878381                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3249414948                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1536567                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3247878381                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3249414948                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1536567                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3247878381                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3249414948                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192207                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192290                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192207                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192290                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192207                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192290                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153656.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172759.488351                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172749.332695                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 153656.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172759.488351                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172749.332695                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 153656.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172759.488351                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172749.332695                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5311                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          360990                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13503                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.734059                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          267.814792                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.908350                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2545.803046                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5366.473811                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032692                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001454                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.310767                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.655087                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34735                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34735                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10561                       # number of Writeback hits
system.l21.Writeback_hits::total                10561                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34735                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34735                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34735                       # number of overall hits
system.l21.overall_hits::total                  34735                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5296                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5310                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5296                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5310                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5296                       # number of overall misses
system.l21.overall_misses::total                 5310                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3656348                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1489254462                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1492910810                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3656348                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1489254462                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1492910810                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3656348                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1489254462                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1492910810                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40031                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40045                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10561                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10561                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40031                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40045                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40031                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40045                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132297                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132601                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132297                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132601                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132297                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132601                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 261167.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 281203.637085                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 281150.811676                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 261167.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 281203.637085                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 281150.811676                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 261167.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 281203.637085                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 281150.811676                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3529                       # number of writebacks
system.l21.writebacks::total                     3529                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5296                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5310                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5296                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5310                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5296                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5310                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2815792                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1171165318                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1173981110                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2815792                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1171165318                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1173981110                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2815792                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1171165318                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1173981110                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132297                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132601                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132297                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132601                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132297                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132601                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       201128                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 221141.487538                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 221088.721281                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       201128                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 221141.487538                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 221088.721281                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       201128                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 221141.487538                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 221088.721281                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941412                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.783636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941412                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105520                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105520                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105520                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105520                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105520                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105520                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2337592                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2337592                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2337592                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2337592                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2337592                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2337592                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105530                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105530                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105530                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105530                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105530                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105530                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 233759.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 233759.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 233759.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 233759.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 233759.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 233759.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2232592                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2232592                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2232592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2232592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2232592                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2232592                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 223259.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223259.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 223259.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223259.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 223259.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223259.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97811                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227335                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98067                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1949.966197                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496579                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503421                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916002                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083998                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10962912                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10962912                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17154                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672337                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672337                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672337                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672337                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       406159                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       406159                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406259                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406259                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406259                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406259                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42750029136                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42750029136                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11808915                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11808915                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42761838051                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42761838051                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42761838051                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42761838051                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11369071                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11369071                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19078596                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19078596                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19078596                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19078596                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035725                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035725                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021294                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021294                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021294                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021294                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105254.417940                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105254.417940                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 118089.150000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 118089.150000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105257.577188                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105257.577188                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105257.577188                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105257.577188                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18840                       # number of writebacks
system.cpu0.dcache.writebacks::total            18840                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       308348                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       308348                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       308448                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       308448                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       308448                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       308448                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97811                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97811                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97811                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97811                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97811                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97811                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9770529706                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9770529706                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9770529706                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9770529706                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9770529706                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9770529706                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008603                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008603                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005127                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005127                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005127                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005127                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99891.931439                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99891.931439                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99891.931439                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99891.931439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99891.931439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99891.931439                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996690                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015258458                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192782.846652                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996690                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12298584                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12298584                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12298584                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12298584                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12298584                       # number of overall hits
system.cpu1.icache.overall_hits::total       12298584                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4720109                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4720109                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4720109                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4720109                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4720109                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4720109                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12298601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12298601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12298601                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12298601                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12298601                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12298601                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 277653.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 277653.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 277653.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 277653.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 277653.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 277653.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3779748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3779748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3779748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3779748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3779748                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3779748                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       269982                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       269982                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       269982                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       269982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       269982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       269982                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40031                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168976421                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40287                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4194.316306                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.879776                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.120224                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905780                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094220                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9585367                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9585367                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7256522                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7256522                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17384                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17384                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17384                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17384                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16841889                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16841889                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16841889                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16841889                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121121                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121121                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121121                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121121                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121121                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121121                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14710303979                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14710303979                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14710303979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14710303979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14710303979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14710303979                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9706488                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9706488                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7256522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7256522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17384                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16963010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16963010                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16963010                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16963010                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012478                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012478                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121451.308848                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121451.308848                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121451.308848                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121451.308848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121451.308848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121451.308848                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10561                       # number of writebacks
system.cpu1.dcache.writebacks::total            10561                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81090                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81090                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81090                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81090                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81090                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40031                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40031                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40031                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40031                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3792415541                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3792415541                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3792415541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3792415541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3792415541                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3792415541                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94736.967375                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94736.967375                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94736.967375                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94736.967375                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94736.967375                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94736.967375                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
