\doxysection{UART.\+h}
\hypertarget{UART_8h_source}{}\label{UART_8h_source}\index{controllers/serial\_port/UART.h@{controllers/serial\_port/UART.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{preprocessor}{\#ifndef\ \_UART\_H\_}}
\DoxyCodeLine{00002\ \textcolor{preprocessor}{\#define\ \_UART\_H\_}}
\DoxyCodeLine{00003\ }
\DoxyCodeLine{00004\ \textcolor{preprocessor}{\#define\ UART\_BASE\ 0x3F8}}
\DoxyCodeLine{00005\ \textcolor{preprocessor}{\#define\ COM1\_IRQ\ 4}}
\DoxyCodeLine{00006\ }
\DoxyCodeLine{00007\ \textcolor{preprocessor}{\#define\ SERIAL\_HELLO\ 0xAA}}
\DoxyCodeLine{00008\ \textcolor{preprocessor}{\#define\ SERIAL\_ACK\ \ \ 0x55}}
\DoxyCodeLine{00009\ }
\DoxyCodeLine{00010\ \textcolor{preprocessor}{\#define\ RECEIVED\_BUFFER\_R\ 0x00}}
\DoxyCodeLine{00011\ \textcolor{preprocessor}{\#define\ TRANSMITTER\_HOLDING\_R\ \ 0x00}}
\DoxyCodeLine{00012\ \textcolor{preprocessor}{\#define\ INTERRUPT\_ENABLE\_R\ 0x01}}
\DoxyCodeLine{00013\ \textcolor{preprocessor}{\#define\ INTERRUPT\_IDENT\_R\ 0x02}}
\DoxyCodeLine{00014\ \textcolor{preprocessor}{\#define\ FIFO\_CONTROL\_R\ 0x02}}
\DoxyCodeLine{00015\ \textcolor{preprocessor}{\#define\ LCR\ 0x03}}
\DoxyCodeLine{00016\ \textcolor{preprocessor}{\#define\ MCR\ 0x04}}
\DoxyCodeLine{00017\ \textcolor{preprocessor}{\#define\ LINE\_STATUS\_R\ 0x05}}
\DoxyCodeLine{00018\ \textcolor{preprocessor}{\#define\ MSR\ 0x06}}
\DoxyCodeLine{00019\ }
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ LSR\_DATA\_READY\ BIT(0)}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ LSR\_OVERRUN\_ERROR\ BIT(1)}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#define\ LSR\_PARITY\_ERROR\ BIT(2)}}
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#define\ LSR\_FRAMING\_ERROR\ BIT(3)}}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#define\ LSR\_BI\ BIT(4)}}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#define\ LSR\_TRANSMITTER\_HOLDING\_R\_EMPTY\ BIT(5)}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#define\ LSR\_TRANS\_EMPTY\ BIT(6)}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#define\ LSR\_RCVR\_FIFO\_ERROR\ BIT(7)}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#define\ IER\_RECEIVED\_DATA\_AVAILABLE\ BIT(0)}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#define\ IER\_ETBEI\ BIT(1)}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#define\ IER\_ELSI\ BIT(2)}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#define\ IER\_EDSSI\ BIT(3)}}
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#define\ IIR\_NO\_INT\_PENDING\ BIT(0)}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ IIR\_ID\ BIT(1)\ |\ BIT(2)\ |\ BIT(3)}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#define\ IIR\_OGN\_LINE\_STATUS\ BIT(1)\ |\ BIT(2)}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#define\ IIR\_OGN\_RCVD\_DATA\_AVL\ BIT(2)}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#define\ IIR\_FIFO\_CT\ BIT(3)\ |\ BIT(2)}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#define\ IIR\_OGN\_TRANS\_EMPTY\ BIT(1)}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#define\ IIR\_INT\_PENDING\ 0x00}}
\DoxyCodeLine{00041\ }
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#define\ FCR\_CLEAR\ BIT(0)\ |\ BIT(1)\ |\ BIT(2)}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
