m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/GitHub/code/Peripheral/MPSoC-SPRAM/sim/vhdl/tests/peripheral/axi4/msim
Eperipheral_spram_axi4
w1677684237
DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
8../../../../../../rtl/vhdl/peripheral/axi4/peripheral_spram_axi4.vhd
F../../../../../../rtl/vhdl/peripheral/axi4/peripheral_spram_axi4.vhd
l0
L49 1
VLz7Bc6kOBQg1MGM3eEnG61
!s100 I:3LCJB3X^cDC]58OQXQb3
OV;C;2020.1_3;71
33
!s110 1677684241
!i10b 1
!s108 1677684241.000000
!s90 -2008|-f|system.vc|
!s107 ../../../../../../bench/vhdl/tests/peripheral/axi4/peripheral_spram_testbench.vhd|../../../../../../rtl/vhdl/peripheral/axi4/peripheral_spram_axi4.vhd|
!i113 1
o-2008
tExplicit 1 CvgOpt 0
