<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RCE-GEN3-FW-LIB: axi/rtl/AxiStreamDmaRingWrite.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RCE-GEN3-FW-LIB
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AxiStreamDmaRingWrite_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AxiStreamDmaRingWrite.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AxiStreamDmaRingWrite_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : AxiStreamDmaRingWrite.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2015-09-29</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2017-02-20</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: AXI Stream to DMA Ring Buffer Write Module</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a0a6af6eef40212dbaf130d57ce711256">   18</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#acd03516902501cd1c7296a98e22c6fcb">   19</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaRingRead.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a598da929e807d58939b47499e8bc9fa8">   20</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaRingRead.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_unsigned.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a0f5ecc6613f63d07f7963a97b1b26095">   21</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaRingRead.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_arith.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   23</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a776f7d1c3e4102d6af8db8ec00c215ce">   24</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiStreamPkg.html">AxiStreamPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a8b54e22b2a07048034b61d5e4ba396e3">   25</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classSsiPkg.html">SsiPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#af98a1f0df20cf0e5f0fdb9f5999ad782">   26</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiLitePkg.html">AxiLitePkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a2265afb78be50b98531f22e9da258a54">   27</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiPkg.html">AxiPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a1158b81e0f7e37b65d3b1897e40a40fd">   28</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiDmaPkg.html">AxiDmaPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a0d3269c436b2064f98026589b7170477">   29</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiStreamDmaRingPkg.html">AxiStreamDmaRingPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword"> --! @ingroup axi</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html">   33</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classAxiStreamDmaRingWrite.html">AxiStreamDmaRingWrite</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>                <span class="vhdlchar">:</span> <span class="comment">time</span>                     <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span>            <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">64</span>    <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">64</span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a5a355d4690628146921f4169a67e9fb4">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a5a355d4690628146921f4169a67e9fb4">BURST_SIZE_BYTES_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">17</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4096</span>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a6472973ef33b45a976ee8ac06a1dacf4">   38</a></span>&#160;      ENABLE_UNALIGN_G     : <span class="comment">boolean</span>                  := false;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a141f9b330fcb6b116aac90790e4eb1c2">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a141f9b330fcb6b116aac90790e4eb1c2">TRIGGER_USER_BIT_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">7</span>     <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#ae1903f9ae02f4ffed7c029858fbcae3b">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>         <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a76be2963cc431d635c967f81fa023d82">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a76be2963cc431d635c967f81fa023d82">DATA_AXIS_CONFIG_G</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamConfigType</a></span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#ab0cf2d9a2dea0161ce79eee7257823c8">   42</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ab0cf2d9a2dea0161ce79eee7257823c8">STATUS_AXIS_CONFIG_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamConfigType</a></span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a20c72190889fe7b3a964fc30241c5ef0">   43</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a20c72190889fe7b3a964fc30241c5ef0">AXI_WRITE_CONFIG_G</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#acbbdd43b249d3985749da68538c1122a">AxiConfigType</a></span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">axiConfig</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a61bda8a1c05151c1a18edc980411157b">   44</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a61bda8a1c05151c1a18edc980411157b">BYP_SHIFT_G</a></span>          <span class="vhdlchar">:</span> <span class="comment">boolean</span>                  <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">  -- Bypass both because we do not want them to back-pressure</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#ae5a31d262647b8449663cf068cafd485">   45</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae5a31d262647b8449663cf068cafd485">BYP_CACHE_G</a></span>          <span class="vhdlchar">:</span> <span class="comment">boolean</span>                  <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span>;<span class="keyword"> -- Bypass both because we do not want them to back-pressure</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">      -- AXI-Lite Interface for local registers </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#aada3e73ee8db4190524295bfa4dff085">   50</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#aada3e73ee8db4190524295bfa4dff085">axilReadMaster</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLiteReadMasterType</a></span>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a22f8db74a5a4c77e7e2767279ca36e7f">   51</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></span>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a8cc88283087926e934bb67651263b053">   52</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a8cc88283087926e934bb67651263b053">axilWriteMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLiteWriteMasterType</a></span>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a80e5574c28ce6fd06510648d63787843">   53</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></span>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">      -- Status stream</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a4309fe83262c8e38a97d35f35115ca91">   56</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a4309fe83262c8e38a97d35f35115ca91">axisStatusClk</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a00ebbd6004cc4affac1b2a1cd7779baa">   57</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a00ebbd6004cc4affac1b2a1cd7779baa">axisStatusRst</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">   58</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamMasterType</a></span>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a5226e0009c813d4737840eaac19eec62">   59</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a5226e0009c813d4737840eaac19eec62">axisStatusSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamSlaveType</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a1673e7d71436639bdd291cb8e73de6dd">AXI_STREAM_SLAVE_FORCE_C</a></span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">      -- AXI (DDR) clock domain</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">   62</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">   63</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">      -- Axi Stream data to be buffered      </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">   65</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">axisDataMaster</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamMasterType</a></span>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a2ba8ec97bc006a0fc265653ceef16968">   66</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a2ba8ec97bc006a0fc265653ceef16968">axisDataSlave</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamSlaveType</a></span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">      -- Low level buffer control</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a593fe99e6209009302858a3b39f2d5c7">   68</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a593fe99e6209009302858a3b39f2d5c7">bufferClear</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">log2</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#af756f4c09b2d3f7342c5269b58ad3de7">   69</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#af756f4c09b2d3f7342c5269b58ad3de7">bufferClearEn</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                              <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a81ea22ce7f1217a6e77cd5048b113561">   70</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a81ea22ce7f1217a6e77cd5048b113561">bufferEnabled</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a34262ec55376b4316c39aee8cfbc9da5">   71</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a34262ec55376b4316c39aee8cfbc9da5">bufferEmpty</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a4bbc2127a4fe35a9d213b5fdf358e535">   72</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a4bbc2127a4fe35a9d213b5fdf358e535">bufferFull</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a6983455df5c283d2e73fa99b2525731a">   73</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a6983455df5c283d2e73fa99b2525731a">bufferDone</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a184696c156371d9812150e6dc917316e">   74</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a184696c156371d9812150e6dc917316e">bufferTriggered</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a068f48066115362ab5c7a7b33d234d01">   75</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a068f48066115362ab5c7a7b33d234d01">bufferError</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">      -- AXI4 Interface for RAM</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">   78</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#ade3874ae53e580de1d116fd1bcd661ea">AxiWriteMasterType</a></span>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classAxiStreamDmaRingWrite.html#afb9ec8499202bdfaf5d1f5aa4aedd403">   79</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#afb9ec8499202bdfaf5d1f5aa4aedd403">axiWriteSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiPkg.html#a3376f9e64c1130f1cb549e8258542265">AxiWriteSlaveType</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">entity</span> <span class="vhdlchar">AxiStreamDmaRingWrite</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keywordflow">architecture</span> rtl <span class="keywordflow">of</span> <a class="code" href="classAxiStreamDmaRingWrite.html">AxiStreamDmaRingWrite</a> is</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">   -- Ram contents represent AXI address shifted by 2</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">RAM_DATA_WIDTH_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a20c72190889fe7b3a964fc30241c5ef0">AXI_WRITE_CONFIG_G</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a3513b682db07538cf51ce5f6f52b0034">ADDR_WIDTH_C</a></span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">RAM_ADDR_WIDTH_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">log2</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">AXIL_RAM_ADDR_WIDTH_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">RAM_ADDR_WIDTH_C</span> <span class="vhdlchar">+</span> <span class="vhdlchar">log2</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">DMA_ADDR_LOW_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">log2</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a5a355d4690628146921f4169a67e9fb4">BURST_SIZE_BYTES_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">   -- Create burst size constant for status</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">   -- 0 = burst size 4</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">   -- 1 = burst size 8</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">   -- 15 = burst size 131072</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">BURST_SIZE_SLV_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">toSlv</span><span class="vhdlchar">(</span><span class="vhdlchar">DMA_ADDR_LOW_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   <span class="keywordflow">function</span> <span class="vhdlchar">statusRamInit</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="keywordflow">return</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span> <span class="keywordflow">is</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">ret</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="vhdlchar">ret</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#adc66b062de83ed95b427f1ce4fb4a67f">EMPTY_C</a></span><span class="vhdlchar">)</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="vhdlchar">ret</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a5129ecf7c14ce10cdedd570c77404703">FULL_C</a></span><span class="vhdlchar">)</span>       <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="vhdlchar">ret</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">DONE_C</a></span><span class="vhdlchar">)</span>       <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <span class="vhdlchar">ret</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a7ca1efb3266a88b4d01b476221801538">TRIGGERED_C</a></span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <span class="vhdlchar">ret</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9d11df1ba2f3d468d3b2936f76f791d8">ERROR_C</a></span><span class="vhdlchar">)</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <span class="vhdlchar">ret</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a944369fa0cc68674fafbb9f5f07a5e04">BURST_SIZE_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">BURST_SIZE_SLV_C</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="vhdlchar">ret</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9be5317bb4be478b42fbf37effd5b2bb">FST_C</a></span><span class="vhdlchar">)</span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <span class="keywordflow">return</span> <span class="vhdlchar">ret</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">function</span> <span class="vhdlchar">statusRamInit</span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">STATUS_RAM_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">statusRamInit</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">AXIL_CONFIG_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aface200dd8b1e027c906b9da694bf393">AxiLiteCrossbarMasterConfigArray</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">START_AXIL_C</a></span>    <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">START_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">AXIL_RAM_ADDR_WIDTH_C</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">X</span><span class="keyword">&quot;FFFF&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">END_AXIL_C</a></span>      <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">END_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">AXIL_RAM_ADDR_WIDTH_C</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">X</span><span class="keyword">&quot;FFFF&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a14cc0467674d21870f62bad9df4328a4">NEXT_AXIL_C</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a14cc0467674d21870f62bad9df4328a4">NEXT_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">AXIL_RAM_ADDR_WIDTH_C</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">X</span><span class="keyword">&quot;FFFF&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a379a08261f1d19d70a9ef69d5399b214">TRIG_AXIL_C</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a379a08261f1d19d70a9ef69d5399b214">TRIG_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">AXIL_RAM_ADDR_WIDTH_C</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">X</span><span class="keyword">&quot;FFFF&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">MODE_AXIL_C</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">MODE_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">+</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">X</span><span class="keyword">&quot;FFFF&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a30df3ce80a5eb2481a13299cb3e039dd">STATUS_AXIL_C</a></span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">getBufferAddr</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae1903f9ae02f4ffed7c029858fbcae3b">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a30df3ce80a5eb2481a13299cb3e039dd">STATUS_AXIL_C</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">+</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">X</span><span class="keyword">&quot;FFFF&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">locAxilWriteMasters</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a314b66b047926d512cfb4f1f83907879">AxiLiteWriteMasterArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#aa844927160da86b7bc5ea635e1b35305">AXIL_MASTERS_C</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">locAxilWriteSlaves</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a582da51f37d3a86c3f32993b26b31e51">AxiLiteWriteSlaveArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#aa844927160da86b7bc5ea635e1b35305">AXIL_MASTERS_C</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">locAxilReadMasters</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ac3cd253c7238d2ffd1bb6af10fea1d16">AxiLiteReadMasterArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#aa844927160da86b7bc5ea635e1b35305">AXIL_MASTERS_C</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">locAxilReadSlaves</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aab73e8650e20a2837b0d98526051ee2d">AxiLiteReadSlaveArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#aa844927160da86b7bc5ea635e1b35305">AXIL_MASTERS_C</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">INT_STATUS_AXIS_CONFIG_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamConfigType</a></span> <span class="vhdlchar">:=</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="vhdlchar">TKEEP_FIXED_C</span><span class="vhdlchar">,</span> <span class="vhdlchar">TUSER_FIRST_LAST_C</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keyword">--       (</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">--       TSTRB_EN_C    =&gt; false,</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">--       TDATA_BYTES_C =&gt; 1,</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">--       TDEST_BITS_C  =&gt; 4,</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">--       TID_BITS_C    =&gt; 0,</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">--       TKEEP_MODE_C  =&gt; TKEEP_FIXED_C,  --ite(BSA_STREAM_BYTE_WIDTH_G = 4, TKEEP_FIXED_C, TKEEP_COMP_C),</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">--       TUSER_BITS_C  =&gt; 2,</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">--       TUSER_MODE_C  =&gt; TUSER_NONE_C);</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">StateType</span> <span class="keywordflow">is</span> <span class="vhdlchar">(</span><span class="vhdlchar">WAIT_TVALID_S</span><span class="vhdlchar">,</span> <span class="vhdlchar">ASSERT_ADDR_S</span><span class="vhdlchar">,</span> <span class="vhdlchar">LATCH_POINTERS_S</span><span class="vhdlchar">,</span> <span class="vhdlchar">WAIT_DMA_DONE_S</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">RegType</span> <span class="keywordflow">is</span> <span class="keywordflow">record</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="vhdlchar">wrRamAddr</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="vhdlchar">rdRamAddr</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="vhdlchar">activeBuffer</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      <span class="vhdlchar">initBufferEn</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="vhdlchar">ramWe</span>            <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <span class="vhdlchar">nextAddr</span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="vhdlchar">startAddr</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="vhdlchar">endAddr</span>          <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="vhdlchar">trigAddr</span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="vhdlchar">mode</span>             <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="vhdlchar">status</span>           <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="vhdlchar">state</span>            <span class="vhdlchar">:</span> <span class="vhdlchar">StateType</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="vhdlchar">dmaReq</span>           <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a5a0e08b6b8fbb29cfcf93846268312c0">AxiWriteDmaReqType</a></span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <span class="vhdlchar">trigger</span>          <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="vhdlchar">softTrigger</span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="vhdlchar"><a class="code" href="classSsiPkg.html#a65e8eb3f515b16d8a7c6c04750377ba0">eofe</a></span>             <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a81ea22ce7f1217a6e77cd5048b113561">bufferEnabled</a></span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a34262ec55376b4316c39aee8cfbc9da5">bufferEmpty</a></span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a4bbc2127a4fe35a9d213b5fdf358e535">bufferFull</a></span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a6983455df5c283d2e73fa99b2525731a">bufferDone</a></span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a184696c156371d9812150e6dc917316e">bufferTriggered</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a068f48066115362ab5c7a7b33d234d01">bufferError</a></span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">BUFFERS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamMasterType</a></span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">REG_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="vhdlchar">wrRamAddr</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="vhdlchar">rdRamAddr</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="vhdlchar">activeBuffer</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="vhdlchar">initBufferEn</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      <span class="vhdlchar">ramWe</span>            <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="vhdlchar">nextAddr</span>         <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <span class="vhdlchar">startAddr</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="vhdlchar">endAddr</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="vhdlchar">trigAddr</span>         <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="vhdlchar">mode</span>             <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="vhdlchar">status</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="vhdlchar">state</span>            <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">WAIT_TVALID_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="vhdlchar">dmaReq</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aa9d76c5cbc8929a7fbab45f537fc3e31">request</a></span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a66ff1dbf2f96700ca669e4d1c58cc336">drop</a></span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a851fa9fe624caaf1c2cd01a8d743ee8b">address</a></span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a90aabc24291de98b3fa87248a937fd4d">maxSize</a></span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">toSlv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a5a355d4690628146921f4169a67e9fb4">BURST_SIZE_BYTES_G</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      <span class="vhdlchar">trigger</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <span class="vhdlchar">softTrigger</span>      <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      <span class="vhdlchar"><a class="code" href="classSsiPkg.html#a65e8eb3f515b16d8a7c6c04750377ba0">eofe</a></span>             <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a81ea22ce7f1217a6e77cd5048b113561">bufferEnabled</a></span>    <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a34262ec55376b4316c39aee8cfbc9da5">bufferEmpty</a></span>      <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a4bbc2127a4fe35a9d213b5fdf358e535">bufferFull</a></span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a6983455df5c283d2e73fa99b2525731a">bufferDone</a></span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a184696c156371d9812150e6dc917316e">bufferTriggered</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a068f48066115362ab5c7a7b33d234d01">bufferError</a></span>      <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar">(</span><span class="vhdlchar">INT_STATUS_AXIS_CONFIG_C</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">r</span>   <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rin</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">dmaAck</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a261b254fcd7aee469843f20a43dc453b">AxiWriteDmaAckType</a></span>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">startRamDout</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">endRamDout</span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">nextRamDout</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">trigRamDout</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_DATA_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">modeRamDout</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">statusRamDout</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">modeWrValid</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">modeWrStrobe</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">modeWrAddr</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">modeWrData</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keyword">   -- Assert that stream config has enough tdest bits for the number of buffers being tracked</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keyword">   -- Assert that BURST_SIZE_BYTES_G is a power of 2</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keyword">   -- Crossbar</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;   U_AxiLiteCrossbar_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiLiteCrossbar.html">AxiLiteCrossbar</a></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>              =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a2443a39b7ad3099bd7bbebafcc12896e">NUM_SLAVE_SLOTS_G</a>  =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a2725df659f05c0558a7502ffa0afed89">NUM_MASTER_SLOTS_G</a> =&gt; <a class="code" href="classAxiStreamDmaRingPkg.html#aa844927160da86b7bc5ea635e1b35305">AXIL_MASTERS_C</a>,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a56a8af58198080833f49bca2706aada7">DEC_ERROR_RESP_G</a>   =&gt; <a class="code" href="classAxiLitePkg.html#a7d7d51f4ffa626cfd871226f7ab88eee">AXI_RESP_DECERR_C</a>,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#aff926f2f79e309bdbc1ee1510b0b85d5">MASTERS_CONFIG_G</a>   =&gt; AXIL_CONFIG_C,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a3a60d4cca20a62364087ccd3b95d16bc">DEBUG_G</a>            =&gt; true<span class="vhdlchar">)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>              =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,<span class="keyword">              -- [in]</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#aaa3f2a49ba9c27af6fc938205e371307">axiClkRst</a>           =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,<span class="keyword">              -- [in]</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;         sAxiWriteMasters<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a8cc88283087926e934bb67651263b053">axilWriteMaster</a>,<span class="keyword">      -- [in]</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;         sAxiWriteSlaves<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a>,<span class="keyword">       -- [out]</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;         sAxiReadMasters<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#aada3e73ee8db4190524295bfa4dff085">axilReadMaster</a>,<span class="keyword">       -- [in]</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;         sAxiReadSlaves<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>   =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a>,<span class="keyword">        -- [out]</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#afa80f0d9e6230f1122c37db09dfafb1b">mAxiWriteMasters</a>    =&gt; locAxilWriteMasters,<span class="keyword">  -- [out]</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a5b8ccb651440669fdcb924f37802a4d4">mAxiWriteSlaves</a>     =&gt; locAxilWriteSlaves,<span class="keyword">   -- [in]</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#aa692c8d4d6ff3a72ece47453a5ed37de">mAxiReadMasters</a>     =&gt; locAxilReadMasters,<span class="keyword">   -- [out]</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#ab70cf707a972b17114a3a9f9275326c3">mAxiReadSlaves</a>      =&gt; locAxilReadSlaves<span class="vhdlchar">)</span>;<span class="keyword">   -- [in]</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="keyword">   -------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keyword">   -- AXI RAMs store buffer information</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="keyword">   -------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keyword">   -- Start Addresses. AXIL writeable</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;   U_AxiDualPortRam_Start : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>    =&gt; false,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>     =&gt; false,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;         <a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a>  =&gt; true,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a>  =&gt; false,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a> =&gt; RAM_ADDR_WIDTH_C,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a> =&gt; RAM_DATA_WIDTH_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>  =&gt; locAxilReadMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">START_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a>   =&gt; locAxilReadSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">START_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;         <a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a> =&gt; locAxilWriteMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">START_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a>  =&gt; locAxilWriteSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">START_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>           =&gt; r.rdRamAddr,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>           =&gt; startRamDout<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="keyword">   -- End Addresses. AXIL writeable</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;   U_AxiDualPortRam_End : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>    =&gt; false,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>     =&gt; false,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;         <a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a>  =&gt; true,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a>  =&gt; false,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a> =&gt; RAM_ADDR_WIDTH_C,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a> =&gt; RAM_DATA_WIDTH_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>  =&gt; locAxilReadMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">END_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a>   =&gt; locAxilReadSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">END_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;         <a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a> =&gt; locAxilWriteMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">END_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a>  =&gt; locAxilWriteSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">END_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>           =&gt; r.rdRamAddr,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>           =&gt; endRamDout<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="keyword">   -- Next Addresses. System writeable</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;   U_AxiDualPortRam_Next : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>    =&gt; false,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>     =&gt; false,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;         <a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a>  =&gt; false,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a>  =&gt; true,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a> =&gt; RAM_ADDR_WIDTH_C,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a> =&gt; RAM_DATA_WIDTH_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>  =&gt; locAxilReadMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a14cc0467674d21870f62bad9df4328a4">NEXT_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a>   =&gt; locAxilReadSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a14cc0467674d21870f62bad9df4328a4">NEXT_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;         <a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a> =&gt; locAxilWriteMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a14cc0467674d21870f62bad9df4328a4">NEXT_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a>  =&gt; locAxilWriteSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a14cc0467674d21870f62bad9df4328a4">NEXT_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a671f940cfe366c1bb9554b099577e5fe">we</a>             =&gt; r.ramWe,</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>           =&gt; r.wrRamAddr,</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae88051a2dcc1758b0573b3f07c74761a">din</a>            =&gt; r.nextAddr,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>           =&gt; nextRamDout<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;   U_AxiDualPortRam_Trigger : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>    =&gt; false,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>     =&gt; false,</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;         <a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a>  =&gt; false,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a>  =&gt; true,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a> =&gt; RAM_ADDR_WIDTH_C,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a> =&gt; RAM_DATA_WIDTH_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>  =&gt; locAxilReadMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a379a08261f1d19d70a9ef69d5399b214">TRIG_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a>   =&gt; locAxilReadSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a379a08261f1d19d70a9ef69d5399b214">TRIG_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;         <a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a> =&gt; locAxilWriteMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a379a08261f1d19d70a9ef69d5399b214">TRIG_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a>  =&gt; locAxilWriteSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a379a08261f1d19d70a9ef69d5399b214">TRIG_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a671f940cfe366c1bb9554b099577e5fe">we</a>             =&gt; r.ramWe,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>           =&gt; r.wrRamAddr,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae88051a2dcc1758b0573b3f07c74761a">din</a>            =&gt; r.trigAddr,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>           =&gt; trigRamDout<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;   U_AxiDualPortRam_Mode : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>    =&gt; false,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>     =&gt; false,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;         <a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a>  =&gt; true,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a>  =&gt; false,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a762b446ddef001083e8cfc52dc38385f">COMMON_CLK_G</a> =&gt; false,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a> =&gt; RAM_ADDR_WIDTH_C,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a> =&gt; <span class="vhdllogic">32</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>  =&gt; locAxilReadMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">MODE_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a>   =&gt; locAxilReadSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">MODE_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;         <a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a> =&gt; locAxilWriteMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">MODE_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a>  =&gt; locAxilWriteSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">MODE_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>           =&gt; r.rdRamAddr,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>           =&gt; modeRamDout,</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ab7b4dc0fa15bfd73ad0ddf9b7b48be77">axiWrValid</a>     =&gt; modeWrValid,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">axiWrStrobe</a>    =&gt; modeWrStrobe,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;         <a class="code" href="classAxiDualPortRam.html#aed1aa6c9be5ac997e7fc050e1a4aeb4d">axiWrAddr</a>      =&gt; modeWrAddr,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a8bc0ef3d2b4eadc7e86b7ef66f15dfe9">axiWrData</a>      =&gt; modeWrData<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;   U_AxiDualPortRam_Status : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>    =&gt; false,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>     =&gt; false,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;         <a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a>  =&gt; false,</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a>  =&gt; true,</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a> =&gt; RAM_ADDR_WIDTH_C,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a> =&gt; <span class="vhdllogic">32</span>,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>       =&gt; STATUS_RAM_INIT_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">axilClk</a>,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">axilRst</a>,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>  =&gt; locAxilReadMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a30df3ce80a5eb2481a13299cb3e039dd">STATUS_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a>   =&gt; locAxilReadSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a30df3ce80a5eb2481a13299cb3e039dd">STATUS_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;         <a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a> =&gt; locAxilWriteMasters<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a30df3ce80a5eb2481a13299cb3e039dd">STATUS_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a>  =&gt; locAxilWriteSlaves<span class="vhdlchar">(</span><a class="code" href="classAxiStreamDmaRingPkg.html#a30df3ce80a5eb2481a13299cb3e039dd">STATUS_AXIL_C</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>            =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a671f940cfe366c1bb9554b099577e5fe">we</a>             =&gt; r.ramWe,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>           =&gt; r.wrRamAddr,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae88051a2dcc1758b0573b3f07c74761a">din</a>            =&gt; r.status,</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>           =&gt; statusRamDout<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="keyword">   -- DMA Write block</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;   U_AxiStreamDmaWrite_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamDmaWrite.html">AxiStreamDmaWrite</a></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>             =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#ab590117d70526b60646869f12fc9e8ca">AXI_READY_EN_G</a>    =&gt; true,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a129eaf71f6056f837f37b4d59ce80a70">AXIS_CONFIG_G</a>     =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a76be2963cc431d635c967f81fa023d82">DATA_AXIS_CONFIG_G</a>,</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#ac4846a113db5091362e41049a6e0a221">AXI_CONFIG_G</a>      =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a20c72190889fe7b3a964fc30241c5ef0">AXI_WRITE_CONFIG_G</a>,</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a056b407dcdfca6742311295ace4d9dca">AXI_BURST_G</a>       =&gt; &quot;<span class="vhdllogic">01</span>&quot;,<span class="keyword">         -- INCR</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a2b41715df1d68ccd8f96916eada55a94">AXI_CACHE_G</a>       =&gt; &quot;<span class="vhdllogic">0011</span>&quot;,<span class="keyword">       -- Cacheable</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#af4bf4d72c1c3ab9c412efeb27ba8b835">ACK_WAIT_BVALID_G</a> =&gt; false,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#aaecdf63ad60b9bad6058c47d21155f46">BYP_SHIFT_G</a>       =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a61bda8a1c05151c1a18edc980411157b">BYP_SHIFT_G</a>,<span class="keyword">  -- Bypass both because we do not want them to back-pressure</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a3b73a8978aa4bf2f45f0634002ab458a">BYP_CACHE_G</a>       =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#ae5a31d262647b8449663cf068cafd485">BYP_CACHE_G</a><span class="vhdlchar">)</span><span class="keyword">  -- Bypass both because we do not want them to back-pressure                </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,<span class="keyword">          -- [in]</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>         =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,<span class="keyword">          -- [in]</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#acdfe4a098d7c1e44fcdee8b7626439ed">dmaReq</a>         =&gt; r.dmaReq,<span class="keyword">        -- [in]</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a4e469c3fdfb91c28dda8dae818de1821">dmaAck</a>         =&gt; dmaAck,<span class="keyword">          -- [out]</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a52188e4a173e93551b2b40d4ce1470e2">axisMaster</a>     =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">axisDataMaster</a>,<span class="keyword">  -- [in]</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#aecb9a370e78f605450eecfe4659cb8b1">axisSlave</a>      =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a2ba8ec97bc006a0fc265653ceef16968">axisDataSlave</a>,<span class="keyword">   -- [out]</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a> =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a>,<span class="keyword">  -- [out]</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;         <a class="code" href="classAxiStreamDmaWrite.html#afb9ec8499202bdfaf5d1f5aa4aedd403">axiWriteSlave</a>  =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#afb9ec8499202bdfaf5d1f5aa4aedd403">axiWriteSlave</a><span class="vhdlchar">)</span>;<span class="keyword">  -- [in]</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="keyword">   -- Pass status message through a small fifo to convert to statusClk</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="keyword">   -- And convert width</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;   U_AxiStreamFifo_MSG : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamFifoV2.html">AxiStreamFifoV2</a></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>               =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a>       =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a6ae93f6a92e450756c421bbb436b2a06">SLAVE_READY_EN_G</a>    =&gt; false,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a5fd0f8efc7eb2829bee163b66f826346">VALID_THOLD_G</a>       =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>           =&gt; false,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#adb189c82e573abb099bff16ab4b87de8">USE_BUILT_IN_G</a>      =&gt; false,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a>     =&gt; false,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a9cb07eca4f1e6525763e4a6c2246ab39">FIFO_ADDR_WIDTH_G</a>   =&gt; <span class="vhdllogic">4</span>,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a2d4a178da434d7b5edb5651f7acaefdc">FIFO_FIXED_THRESH_G</a> =&gt; true,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a10af6f85e991e3cb59257d7b54944e8a">FIFO_PAUSE_THRESH_G</a> =&gt; <span class="vhdllogic">15</span>,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#ae73074eb5d6f5b790fe11394a85d8f05">SLAVE_AXI_CONFIG_G</a>  =&gt; INT_STATUS_AXIS_CONFIG_C,</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#abda656462c1b84e3d42e50514c515085">MASTER_AXI_CONFIG_G</a> =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#ab0cf2d9a2dea0161ce79eee7257823c8">STATUS_AXIS_CONFIG_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#aa685d94966e12ee1feec1c91fef4c4d0">sAxisClk</a>    =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,<span class="keyword">              -- [in]</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a7dc2d65783b78f52a8f7bb3df645fc2d">sAxisRst</a>    =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,<span class="keyword">              -- [in]</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a4be737583df4493f37e21b9da4a67377">sAxisMaster</a> =&gt; r.axisStatusMaster,<span class="keyword">  -- [in]</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a4e7681b5766a6f51851dfb086a6bf45a">sAxisSlave</a>  =&gt; <span class="keywordflow">open</span>,<span class="keyword">                -- [out]</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a0a9437a4574cc033cc1ed972bcd89a90">mAxisClk</a>    =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a4309fe83262c8e38a97d35f35115ca91">axisStatusClk</a>,<span class="keyword">       -- [in]</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a576d9d919155bb8c2a43f3959526a52f">mAxisRst</a>    =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a00ebbd6004cc4affac1b2a1cd7779baa">axisStatusRst</a>,<span class="keyword">       -- [in]</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#afd4f0f4d2e88b311f2a3b3705b317922">mAxisMaster</a> =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a>,<span class="keyword">    -- [out]</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;         <a class="code" href="classAxiStreamFifoV2.html#a9b0b70eb40fd99ae471dd823ed5da644">mAxisSlave</a>  =&gt; <a class="code" href="classAxiStreamDmaRingWrite.html#a5226e0009c813d4737840eaac19eec62">axisStatusSlave</a><span class="vhdlchar">)</span>;<span class="keyword">    -- [in]</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="keyword">   -------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keyword">   -- Main logic</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="keyword">   -------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;   comb : <span class="keywordflow">process</span> (<a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>, <a class="code" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">axisDataMaster</a>, <a class="code" href="classAxiStreamDmaRingWrite.html#a593fe99e6209009302858a3b39f2d5c7">bufferClear</a>, <a class="code" href="classAxiStreamDmaRingWrite.html#af756f4c09b2d3f7342c5269b58ad3de7">bufferClearEn</a>, dmaAck, endRamDout,</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                   modeRamDout, modeWrAddr, modeWrData, modeWrStrobe, modeWrValid, nextRamDout, r,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                   startRamDout, statusRamDout, trigRamDout) <span class="keywordflow">is</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">v</span>            <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">axilEndpoint</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9d4a0bdd2abc0b62ecf4d2ce5e22a967">AxiLiteEndpointType</a></span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keyword">      -- These registers default to zero</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">ramWe</span>                   <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">initBufferEn</span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#ac2dcaf6b2d4c2301b70d0b09c14fbde8">tValid</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="keyword">      -- If last txn of frame, check for trigger condition and EOFE and latch them in registers.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">axisDataMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#ac2dcaf6b2d4c2301b70d0b09c14fbde8">tValid</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">axisDataMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a8f2775332aeea755cc452cda84d6ebbc">tLast</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;         <span class="keywordflow">if</span><span class="vhdlchar">(</span><span class="vhdlchar">axiStreamGetUserBit</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a76be2963cc431d635c967f81fa023d82">DATA_AXIS_CONFIG_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">axisDataMaster</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a141f9b330fcb6b116aac90790e4eb1c2">TRIGGER_USER_BIT_G</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">trigger</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">axiStreamGetUserBit</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a76be2963cc431d635c967f81fa023d82">DATA_AXIS_CONFIG_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">axisDataMaster</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classSsiPkg.html#a9cc96dc3adb512887d6beb07b03a30be">SSI_EOFE_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classSsiPkg.html#a65e8eb3f515b16d8a7c6c04750377ba0">eofe</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="keyword">      -- Check for software trigger.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">modeWrValid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">modeWrStrobe</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a43d345bbb8484164760e7a3945651a54">SOFT_TRIGGER_C</a></span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">modeWrData</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a43d345bbb8484164760e7a3945651a54">SOFT_TRIGGER_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">softTrigger</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">softTrigger</span> <span class="keywordflow">or</span> <span class="vhdlchar">decode</span><span class="vhdlchar">(</span><span class="vhdlchar">modeWrAddr</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="keyword">      -- Override state machine if a buffer clear is being requested</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="keyword">      -- This could occur through the ports (bufferClearEn+bufferClear)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="keyword">      -- Or through the mode registers</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#af756f4c09b2d3f7342c5269b58ad3de7">bufferClearEn</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">initBufferEn</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdRamAddr</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a593fe99e6209009302858a3b39f2d5c7">bufferClear</a></span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">ASSERT_ADDR_S</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;      <span class="keywordflow">elsif</span><span class="vhdlchar">(</span><span class="vhdlchar">modeWrValid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">modeWrData</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#ac259685cc255061ecb38bd9390dcac85">INIT_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">modeWrStrobe</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#ac259685cc255061ecb38bd9390dcac85">INIT_C</a></span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">initBufferEn</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdRamAddr</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">modeWrAddr</span>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">ASSERT_ADDR_S</span>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="keyword">      -- Set status and pointers back to init state and write the values to the local ram registers</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">initBufferEn</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">DONE_C</a></span><span class="vhdlchar">)</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a5129ecf7c14ce10cdedd570c77404703">FULL_C</a></span><span class="vhdlchar">)</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#adc66b062de83ed95b427f1ce4fb4a67f">EMPTY_C</a></span><span class="vhdlchar">)</span>     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a7ca1efb3266a88b4d01b476221801538">TRIGGERED_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9d11df1ba2f3d468d3b2936f76f791d8">ERROR_C</a></span><span class="vhdlchar">)</span>     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9be5317bb4be478b42fbf37effd5b2bb">FST_C</a></span><span class="vhdlchar">)</span>       <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrRamAddr</span>           <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdRamAddr</span>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">nextAddr</span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">startRamDout</span>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">trigAddr</span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">ramWe</span>               <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <span class="keywordflow">case</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span><span class="vhdlchar">)</span> <span class="keywordflow">is</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">WAIT_TVALID_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keyword">            -- Only final burst before readout can be short, so no need to worry about next</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keyword">            -- burst wrapping awkwardly. Whole thing will be reset after readout.</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="keyword">            -- Don&#39;t do anything if in the middle of a buffer address clear</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">axisDataMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar">tvalid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">initBufferEn</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">dmaAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a357086b02073c6d81b05674d11f54d4a">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">activeBuffer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">axisDataMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar">tdest</span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>        <span class="vhdlchar">:=</span> <span class="vhdlchar">ASSERT_ADDR_S</span>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">initBufferEn</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="keyword">               -- Stay in this state if bufferes need to be cleared</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">WAIT_TVALID_S</span>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">ASSERT_ADDR_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keyword">            -- State holds here as long buffers are being initialized</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">initBufferEn</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">initBufferEn</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdRamAddr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">activeBuffer</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrRamAddr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">activeBuffer</span>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>     <span class="vhdlchar">:=</span> <span class="vhdlchar">LATCH_POINTERS_S</span>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">LATCH_POINTERS_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="keyword">            -- Latch pointers</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keyword">            -- Might go back to ASSERT_ADDR_S if bufferClearEn is high</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keyword">            -- But everything this state asserts is still valid</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">startAddr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">startRamDout</span>;<span class="keyword">   -- Address of start of buffer</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">endAddr</span>   <span class="vhdlchar">:=</span> <span class="vhdlchar">endRamDout</span>;<span class="keyword">     -- Address of end of buffer</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">nextAddr</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">nextRamDout</span>;<span class="keyword">    -- Address of next frame in buffer</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">trigAddr</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">trigRamDout</span>;<span class="keyword">    -- Start address of frame where trigger was seen</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">mode</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">modeRamDout</span>;<span class="keyword">    -- Number of frames since trigger seen</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">statusRamDout</span>;<span class="keyword">  -- Number of frames to log after trigger seen</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="keyword">            -- Assert a new request.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="keyword">            -- Direct that frame be dropped if buffer is done with trigger sequence</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="keyword">            -- Writes always start on a BURST_SIZE_BYTES_G boundary, so can drive low dmaReq.address</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="keyword">            -- bits to zero for optimization.</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a851fa9fe624caaf1c2cd01a8d743ee8b">address</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a20c72190889fe7b3a964fc30241c5ef0">AXI_WRITE_CONFIG_G</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a3513b682db07538cf51ce5f6f52b0034">ADDR_WIDTH_C</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">nextRamDout</span>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;            <span class="keywordflow">if</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a6472973ef33b45a976ee8ac06a1dacf4">ENABLE_UNALIGN_G</a></span> <span class="keywordflow">then</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;              <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a851fa9fe624caaf1c2cd01a8d743ee8b">address</a></span><span class="vhdlchar">(</span><span class="vhdlchar">DMA_ADDR_LOW_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>                  <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;              <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a66ff1dbf2f96700ca669e4d1c58cc336">drop</a></span>                                                <span class="vhdlchar">:=</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">DONE_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="keyword">              --  status(DONE_C) indicates a push, but maybe more than one</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;              <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a66ff1dbf2f96700ca669e4d1c58cc336">drop</a></span>                                                <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aa9d76c5cbc8929a7fbab45f537fc3e31">request</a></span>                                             <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span>                                                      <span class="vhdlchar">:=</span> <span class="vhdlchar">WAIT_DMA_DONE_S</span>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">WAIT_DMA_DONE_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="keyword">            -- Wait until DMA transaction is done.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="keyword">            -- Must also check that buffer not being cleared so as not to step on the addresses</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">dmaAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a357086b02073c6d81b05674d11f54d4a">done</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">initBufferEn</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aa9d76c5cbc8929a7fbab45f537fc3e31">request</a></span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword">  -- Deassert dma request</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#adc66b062de83ed95b427f1ce4fb4a67f">EMPTY_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;<span class="keyword">  -- Update empty status</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">ramWe</span>           <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword">  -- write new values into register ram</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="keyword">               -- Increment address of last burst in buffer.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="keyword">               -- Wrap back to start when it hits the end of the buffer.</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">nextAddr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">nextAddr</span> <span class="vhdlchar">+</span> <span class="vhdlchar">dmaAck</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ad7812c74ee6b7c54ce8108252a457a0c">size</a></span>;<span class="keyword">  --(BURST_SIZE_BYTES_G); --</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">nextAddr</span> <span class="vhdlchar">=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">endAddr</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a5129ecf7c14ce10cdedd570c77404703">FULL_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                  <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">mode</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a11cf0f80100ecf29874004163e8976c5">DONE_WHEN_FULL_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                     <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">DONE_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">nextAddr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">startAddr</span>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="keyword">               -- Record trigger position if a trigger was seen on current frame</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">trigger</span>                                   <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">softTrigger</span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">activeBuffer</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">trigger</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">or</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">softTrigger</span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">activeBuffer</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a7ca1efb3266a88b4d01b476221801538">TRIGGERED_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">trigAddr</span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">nextAddr</span>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a7ca1efb3266a88b4d01b476221801538">TRIGGERED_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="keyword">               -- Check for EOFE</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classSsiPkg.html#a65e8eb3f515b16d8a7c6c04750377ba0">eofe</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classSsiPkg.html#a65e8eb3f515b16d8a7c6c04750377ba0">eofe</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9d11df1ba2f3d468d3b2936f76f791d8">ERROR_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">DONE_C</a></span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="keyword">               -- Increment FramesSinceTrigger when necessary</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a7ca1efb3266a88b4d01b476221801538">TRIGGERED_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">DONE_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9be5317bb4be478b42fbf37effd5b2bb">FST_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9be5317bb4be478b42fbf37effd5b2bb">FST_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                  <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">mode</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a37be9e86516d18d44070ce0c2cfb33fd">FAT_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9be5317bb4be478b42fbf37effd5b2bb">FST_C</a></span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">mode</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a11cf0f80100ecf29874004163e8976c5">DONE_WHEN_FULL_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                     <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">DONE_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                     <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9be5317bb4be478b42fbf37effd5b2bb">FST_C</a></span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9be5317bb4be478b42fbf37effd5b2bb">FST_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="keyword">               -- Output status message when done</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">DONE_C</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">dmaReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a66ff1dbf2f96700ca669e4d1c58cc336">drop</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#ac2dcaf6b2d4c2301b70d0b09c14fbde8">tValid</a></span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a8f2775332aeea755cc452cda84d6ebbc">tLast</a></span>             <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a061146790b497c873864f8a78463bddc">tData</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">resize</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdRamAddr</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a69cc9996c1a56e91a100239748e63823">tDest</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">mode</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a96cfe4afebe72c9b132ab7e767f5c103">STATUS_TDEST_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                  <span class="vhdlchar">ssiSetUserSof</span><span class="vhdlchar">(</span><span class="vhdlchar">INT_STATUS_AXIS_CONFIG_C</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">axisStatusMaster</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">state</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">WAIT_TVALID_S</span>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">case</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keyword">      -- Assign status outputs</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">ramWe</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a34262ec55376b4316c39aee8cfbc9da5">bufferEmpty</a></span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrRamAddr</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>     <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#adc66b062de83ed95b427f1ce4fb4a67f">EMPTY_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a4bbc2127a4fe35a9d213b5fdf358e535">bufferFull</a></span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrRamAddr</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a5129ecf7c14ce10cdedd570c77404703">FULL_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a6983455df5c283d2e73fa99b2525731a">bufferDone</a></span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrRamAddr</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">DONE_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a184696c156371d9812150e6dc917316e">bufferTriggered</a></span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrRamAddr</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a7ca1efb3266a88b4d01b476221801538">TRIGGERED_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a068f48066115362ab5c7a7b33d234d01">bufferError</a></span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrRamAddr</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>     <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">status</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a9d11df1ba2f3d468d3b2936f76f791d8">ERROR_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <span class="keywordflow">if</span><span class="vhdlchar">(</span><span class="vhdlchar">modeWrValid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">modeWrStrobe</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a0ee3c152c34a6117e6cf5d12ee15218a">ENABLED_C</a></span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a81ea22ce7f1217a6e77cd5048b113561">bufferEnabled</a></span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">modeWrAddr</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">modeWrData</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingPkg.html#a0ee3c152c34a6117e6cf5d12ee15218a">ENABLED_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="keyword">      ----------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="keyword">      -- Reset and output assignment</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="keyword">      ----------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;         <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="vhdlchar">rin</span>             <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">v</span>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a81ea22ce7f1217a6e77cd5048b113561">bufferEnabled</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a81ea22ce7f1217a6e77cd5048b113561">bufferEnabled</a></span>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a34262ec55376b4316c39aee8cfbc9da5">bufferEmpty</a></span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a34262ec55376b4316c39aee8cfbc9da5">bufferEmpty</a></span>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a4bbc2127a4fe35a9d213b5fdf358e535">bufferFull</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a4bbc2127a4fe35a9d213b5fdf358e535">bufferFull</a></span>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a6983455df5c283d2e73fa99b2525731a">bufferDone</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a6983455df5c283d2e73fa99b2525731a">bufferDone</a></span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a184696c156371d9812150e6dc917316e">bufferTriggered</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a184696c156371d9812150e6dc917316e">bufferTriggered</a></span>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a068f48066115362ab5c7a7b33d234d01">bufferError</a></span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a068f48066115362ab5c7a7b33d234d01">bufferError</a></span>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">comb</span>;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;   seq : <span class="keywordflow">process</span> (<a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;         <span class="vhdlchar">r</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rin</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">seq</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <span class="vhdlchar">rtl</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="ttc" id="classSsiPkg_html"><div class="ttname"><a href="classSsiPkg.html">SsiPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="SsiPkg_8vhd_source.html#l00026">SsiPkg.vhd:26</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_aaecdf63ad60b9bad6058c47d21155f46"><div class="ttname"><a href="classAxiStreamDmaWrite.html#aaecdf63ad60b9bad6058c47d21155f46">AxiStreamDmaWrite.BYP_SHIFT_G</a></div><div class="ttdeci">BYP_SHIFT_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00043">AxiStreamDmaWrite.vhd:43</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_acdfe4a098d7c1e44fcdee8b7626439ed"><div class="ttname"><a href="classAxiStreamDmaWrite.html#acdfe4a098d7c1e44fcdee8b7626439ed">AxiStreamDmaWrite.dmaReq</a></div><div class="ttdeci">in dmaReqAxiWriteDmaReqType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00050">AxiStreamDmaWrite.vhd:50</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a01afb965ace5b70588a02108f9ba87df"><div class="ttname"><a href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamPkg.AxiStreamConfigType</a></div><div class="ttdeci">AxiStreamConfigType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00073">AxiStreamPkg.vhd:73</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a20c72190889fe7b3a964fc30241c5ef0"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a20c72190889fe7b3a964fc30241c5ef0">AxiStreamDmaRingWrite.AXI_WRITE_CONFIG_G</a></div><div class="ttdeci">AXI_WRITE_CONFIG_GAxiConfigType  :=   axiConfig( 32, 8, 1, 8)</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00043">AxiStreamDmaRingWrite.vhd:43</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a9cb07eca4f1e6525763e4a6c2246ab39"><div class="ttname"><a href="classAxiStreamFifoV2.html#a9cb07eca4f1e6525763e4a6c2246ab39">AxiStreamFifoV2.FIFO_ADDR_WIDTH_G</a></div><div class="ttdeci">FIFO_ADDR_WIDTH_Ginteger   range  4 to  48:= 9</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00053">AxiStreamFifoV2.vhd:53</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a4e469c3fdfb91c28dda8dae818de1821"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a4e469c3fdfb91c28dda8dae818de1821">AxiStreamDmaWrite.dmaAck</a></div><div class="ttdeci">out dmaAckAxiWriteDmaAckType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00051">AxiStreamDmaWrite.vhd:51</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a851fa9fe624caaf1c2cd01a8d743ee8b"><div class="ttname"><a href="classAxiDmaPkg.html#a851fa9fe624caaf1c2cd01a8d743ee8b">AxiDmaPkg.address</a></div><div class="ttdeci">slv( 63 downto  0)   address</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00049">AxiDmaPkg.vhd:49</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a5b8ccb651440669fdcb924f37802a4d4"><div class="ttname"><a href="classAxiLiteCrossbar.html#a5b8ccb651440669fdcb924f37802a4d4">AxiLiteCrossbar.mAxiWriteSlaves</a></div><div class="ttdeci">in mAxiWriteSlavesAxiLiteWriteSlaveArray(   NUM_MASTER_SLOTS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00050">AxiLiteCrossbar.vhd:50</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a04f1f83bee0e59ff2d1c1890d89b848b"><div class="ttname"><a href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">AxiLitePkg.connectivity</a></div><div class="ttdeci">slv( 15 downto  0)   connectivity</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00199">AxiLitePkg.vhd:199</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_aed1aa6c9be5ac997e7fc050e1a4aeb4d"><div class="ttname"><a href="classAxiDualPortRam.html#aed1aa6c9be5ac997e7fc050e1a4aeb4d">AxiDualPortRam.axiWrAddr</a></div><div class="ttdeci">out axiWrAddrslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00065">AxiDualPortRam.vhd:65</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a357086b02073c6d81b05674d11f54d4a"><div class="ttname"><a href="classAxiDmaPkg.html#a357086b02073c6d81b05674d11f54d4a">AxiDmaPkg.done</a></div><div class="ttdeci">sl   done</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00071">AxiDmaPkg.vhd:71</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a40c045caa696a50802c2bf7473b2e5ce"><div class="ttname"><a href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">AxiDualPortRam.addr</a></div><div class="ttdeci">in addrslv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00060">AxiDualPortRam.vhd:60</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a3f021b6dfd3a7a2c1fb40760e2fddbad"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">AxiStreamDmaWrite.axiWriteMaster</a></div><div class="ttdeci">out axiWriteMasterAxiWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00057">AxiStreamDmaWrite.vhd:57</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_ac2dcaf6b2d4c2301b70d0b09c14fbde8"><div class="ttname"><a href="classAxiStreamPkg.html#ac2dcaf6b2d4c2301b70d0b09c14fbde8">AxiStreamPkg.tValid</a></div><div class="ttdeci">sl   tValid</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00030">AxiStreamPkg.vhd:30</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a8e1fd4ab848b98a0c700b34cf7c90b36"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a8e1fd4ab848b98a0c700b34cf7c90b36">AxiStreamDmaRingWrite.axilClk</a></div><div class="ttdeci">in axilClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00048">AxiStreamDmaRingWrite.vhd:48</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a379a08261f1d19d70a9ef69d5399b214"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a379a08261f1d19d70a9ef69d5399b214">AxiStreamDmaRingPkg.TRIG_AXIL_C</a></div><div class="ttdeci">integer  := 3 TRIG_AXIL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00034">AxiStreamDmaRingPkg.vhd:34</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a582da51f37d3a86c3f32993b26b31e51"><div class="ttname"><a href="classAxiLitePkg.html#a582da51f37d3a86c3f32993b26b31e51">AxiLitePkg.AxiLiteWriteSlaveArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteWriteSlaveType   AxiLiteWriteSlaveArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00164">AxiLitePkg.vhd:164</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a30df3ce80a5eb2481a13299cb3e039dd"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a30df3ce80a5eb2481a13299cb3e039dd">AxiStreamDmaRingPkg.STATUS_AXIL_C</a></div><div class="ttdeci">integer  := 5 STATUS_AXIL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00036">AxiStreamDmaRingPkg.vhd:36</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a2ba8ec97bc006a0fc265653ceef16968"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a2ba8ec97bc006a0fc265653ceef16968">AxiStreamDmaRingWrite.axisDataSlave</a></div><div class="ttdeci">out axisDataSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00066">AxiStreamDmaRingWrite.vhd:66</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_ab70cf707a972b17114a3a9f9275326c3"><div class="ttname"><a href="classAxiLiteCrossbar.html#ab70cf707a972b17114a3a9f9275326c3">AxiLiteCrossbar.mAxiReadSlaves</a></div><div class="ttdeci">in mAxiReadSlavesAxiLiteReadSlaveArray(   NUM_MASTER_SLOTS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00054">AxiLiteCrossbar.vhd:54</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a716ea08f0c8926dadc51439113a0fd3b"><div class="ttname"><a href="classAxiStreamFifoV2.html#a716ea08f0c8926dadc51439113a0fd3b">AxiStreamFifoV2.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 1</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00037">AxiStreamFifoV2.vhd:37</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a4b36ee28c73fadc67fe1a670f1ba11ff"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a4b36ee28c73fadc67fe1a670f1ba11ff">AxiStreamDmaRingWrite.axilRst</a></div><div class="ttdeci">in axilRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00049">AxiStreamDmaRingWrite.vhd:49</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiLiteCrossbar.html#a67a837684e4f18c2d236ac1d053b419b">AxiLiteCrossbar.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00032">AxiLiteCrossbar.vhd:32</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a22f8db74a5a4c77e7e2767279ca36e7f"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a22f8db74a5a4c77e7e2767279ca36e7f">AxiStreamDmaRingWrite.axilReadSlave</a></div><div class="ttdeci">out axilReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00051">AxiStreamDmaRingWrite.vhd:51</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a42c10f727efb8e11d46ca10c8020f99f"><div class="ttname"><a href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLitePkg.AxiLiteWriteMasterType</a></div><div class="ttdeci">AxiLiteWriteMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00111">AxiLitePkg.vhd:111</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html"><div class="ttname"><a href="classAxiStreamDmaWrite.html">AxiStreamDmaWrite</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00032">AxiStreamDmaWrite.vhd:32</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a2443a39b7ad3099bd7bbebafcc12896e"><div class="ttname"><a href="classAxiLiteCrossbar.html#a2443a39b7ad3099bd7bbebafcc12896e">AxiLiteCrossbar.NUM_SLAVE_SLOTS_G</a></div><div class="ttdeci">NUM_SLAVE_SLOTS_Gnatural   range  1 to  16:= 4</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00033">AxiLiteCrossbar.vhd:33</a></div></div>
<div class="ttc" id="classAxiPkg_html"><div class="ttname"><a href="classAxiPkg.html">AxiPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00025">AxiPkg.vhd:25</a></div></div>
<div class="ttc" id="classSsiPkg_html_a9cc96dc3adb512887d6beb07b03a30be"><div class="ttname"><a href="classSsiPkg.html#a9cc96dc3adb512887d6beb07b03a30be">SsiPkg.SSI_EOFE_C</a></div><div class="ttdeci">integer  := 0 SSI_EOFE_C</div><div class="ttdef"><b>Definition:</b> <a href="SsiPkg_8vhd_source.html#l00030">SsiPkg.vhd:30</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_ae5a31d262647b8449663cf068cafd485"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#ae5a31d262647b8449663cf068cafd485">AxiStreamDmaRingWrite.BYP_CACHE_G</a></div><div class="ttdeci">BYP_CACHE_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00045">AxiStreamDmaRingWrite.vhd:45</a></div></div>
<div class="ttc" id="classSsiPkg_html_a65e8eb3f515b16d8a7c6c04750377ba0"><div class="ttname"><a href="classSsiPkg.html#a65e8eb3f515b16d8a7c6c04750377ba0">SsiPkg.eofe</a></div><div class="ttdeci">sl   eofe</div><div class="ttdef"><b>Definition:</b> <a href="SsiPkg_8vhd_source.html#l00074">SsiPkg.vhd:74</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a81ea22ce7f1217a6e77cd5048b113561"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a81ea22ce7f1217a6e77cd5048b113561">AxiStreamDmaRingWrite.bufferEnabled</a></div><div class="ttdeci">out bufferEnabledslv(   BUFFERS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00070">AxiStreamDmaRingWrite.vhd:70</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_af4bf4d72c1c3ab9c412efeb27ba8b835"><div class="ttname"><a href="classAxiStreamDmaWrite.html#af4bf4d72c1c3ab9c412efeb27ba8b835">AxiStreamDmaWrite.ACK_WAIT_BVALID_G</a></div><div class="ttdeci">ACK_WAIT_BVALID_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00041">AxiStreamDmaWrite.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_ae73074eb5d6f5b790fe11394a85d8f05"><div class="ttname"><a href="classAxiStreamFifoV2.html#ae73074eb5d6f5b790fe11394a85d8f05">AxiStreamFifoV2.SLAVE_AXI_CONFIG_G</a></div><div class="ttdeci">SLAVE_AXI_CONFIG_GAxiStreamConfigType  :=   AXI_STREAM_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00073">AxiStreamFifoV2.vhd:73</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">AxiDualPortRam.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00032">AxiDualPortRam.vhd:32</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiStreamDmaWrite.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00047">AxiStreamDmaWrite.vhd:47</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html"><div class="ttname"><a href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00029">AxiDualPortRam.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiStreamDmaRingWrite.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00062">AxiStreamDmaRingWrite.vhd:62</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a3580807ae0fa575fe47dc6704c55e259"><div class="ttname"><a href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">AxiDualPortRam.dout</a></div><div class="ttdeci">out doutslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00062">AxiDualPortRam.vhd:62</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a9be5317bb4be478b42fbf37effd5b2bb"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a9be5317bb4be478b42fbf37effd5b2bb">AxiStreamDmaRingPkg.FST_C</a></div><div class="ttdeci">integer   range  31 downto  16 FST_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00045">AxiStreamDmaRingPkg.vhd:45</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a76be2963cc431d635c967f81fa023d82"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a76be2963cc431d635c967f81fa023d82">AxiStreamDmaRingWrite.DATA_AXIS_CONFIG_G</a></div><div class="ttdeci">DATA_AXIS_CONFIG_GAxiStreamConfigType  :=   ssiAxiStreamConfig( 8)</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00041">AxiStreamDmaRingWrite.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a5a355d4690628146921f4169a67e9fb4"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a5a355d4690628146921f4169a67e9fb4">AxiStreamDmaRingWrite.BURST_SIZE_BYTES_G</a></div><div class="ttdeci">BURST_SIZE_BYTES_Gnatural   range  4 to  2** 17:= 4096</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00037">AxiStreamDmaRingWrite.vhd:37</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ac3cd253c7238d2ffd1bb6af10fea1d16"><div class="ttname"><a href="classAxiLitePkg.html#ac3cd253c7238d2ffd1bb6af10fea1d16">AxiLitePkg.AxiLiteReadMasterArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteReadMasterType   AxiLiteReadMasterArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00077">AxiLitePkg.vhd:77</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">AxiDualPortRam.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00048">AxiDualPortRam.vhd:48</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a2f8fbcbfcbf1d17fe6c996637db29785"><div class="ttname"><a href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">AxiDualPortRam.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger  := 32</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00041">AxiDualPortRam.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a6ae93f6a92e450756c421bbb436b2a06"><div class="ttname"><a href="classAxiStreamFifoV2.html#a6ae93f6a92e450756c421bbb436b2a06">AxiStreamFifoV2.SLAVE_READY_EN_G</a></div><div class="ttdeci">SLAVE_READY_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00038">AxiStreamFifoV2.vhd:38</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a2d4a178da434d7b5edb5651f7acaefdc"><div class="ttname"><a href="classAxiStreamFifoV2.html#a2d4a178da434d7b5edb5651f7acaefdc">AxiStreamFifoV2.FIFO_FIXED_THRESH_G</a></div><div class="ttdeci">FIFO_FIXED_THRESH_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00054">AxiStreamFifoV2.vhd:54</a></div></div>
<div class="ttc" id="classAxiLitePkg_html"><div class="ttname"><a href="classAxiLitePkg.html">AxiLitePkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00024">AxiLitePkg.vhd:24</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_ae34d5e4a29969721313ed8aeb9b3f28b"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#ae34d5e4a29969721313ed8aeb9b3f28b">AxiStreamDmaRingWrite.BUFFERS_G</a></div><div class="ttdeci">BUFFERS_Gnatural   range  2 to  64:= 64</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00036">AxiStreamDmaRingWrite.vhd:36</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a8cc88283087926e934bb67651263b053"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a8cc88283087926e934bb67651263b053">AxiStreamDmaRingWrite.axilWriteMaster</a></div><div class="ttdeci">in axilWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00052">AxiStreamDmaRingWrite.vhd:52</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a3f021b6dfd3a7a2c1fb40760e2fddbad"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">AxiStreamDmaRingWrite.axiWriteMaster</a></div><div class="ttdeci">out axiWriteMasterAxiWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00078">AxiStreamDmaRingWrite.vhd:78</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a3a60d4cca20a62364087ccd3b95d16bc"><div class="ttname"><a href="classAxiLiteCrossbar.html#a3a60d4cca20a62364087ccd3b95d16bc">AxiLiteCrossbar.DEBUG_G</a></div><div class="ttdeci">DEBUG_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00037">AxiLiteCrossbar.vhd:37</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a9bf034e350221bf81eabb8c02f222482"><div class="ttname"><a href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">AxiLitePkg.baseAddr</a></div><div class="ttdeci">slv( 31 downto  0)   baseAddr</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00197">AxiLitePkg.vhd:197</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a7dc2d65783b78f52a8f7bb3df645fc2d"><div class="ttname"><a href="classAxiStreamFifoV2.html#a7dc2d65783b78f52a8f7bb3df645fc2d">AxiStreamFifoV2.sAxisRst</a></div><div class="ttdeci">in sAxisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00080">AxiStreamFifoV2.vhd:80</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_aa844927160da86b7bc5ea635e1b35305"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#aa844927160da86b7bc5ea635e1b35305">AxiStreamDmaRingPkg.AXIL_MASTERS_C</a></div><div class="ttdeci">integer  := 6 AXIL_MASTERS_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00030">AxiStreamDmaRingPkg.vhd:30</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a74265af003d7cd4b0443ced520ac6722"><div class="ttname"><a href="classAxiStreamFifoV2.html#a74265af003d7cd4b0443ced520ac6722">AxiStreamFifoV2.GEN_SYNC_FIFO_G</a></div><div class="ttdeci">GEN_SYNC_FIFO_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00049">AxiStreamFifoV2.vhd:49</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classAxiDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">AxiDualPortRam.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00042">AxiDualPortRam.vhd:42</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a5129ecf7c14ce10cdedd570c77404703"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a5129ecf7c14ce10cdedd570c77404703">AxiStreamDmaRingPkg.FULL_C</a></div><div class="ttdeci">integer  := 1 FULL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00040">AxiStreamDmaRingPkg.vhd:40</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a0a9437a4574cc033cc1ed972bcd89a90"><div class="ttname"><a href="classAxiStreamFifoV2.html#a0a9437a4574cc033cc1ed972bcd89a90">AxiStreamFifoV2.mAxisClk</a></div><div class="ttdeci">in mAxisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00090">AxiStreamFifoV2.vhd:90</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a593fe99e6209009302858a3b39f2d5c7"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a593fe99e6209009302858a3b39f2d5c7">AxiStreamDmaRingWrite.bufferClear</a></div><div class="ttdeci">in bufferClearslv(   log2(BUFFERS_G  )- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00068">AxiStreamDmaRingWrite.vhd:68</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a261b254fcd7aee469843f20a43dc453b"><div class="ttname"><a href="classAxiDmaPkg.html#a261b254fcd7aee469843f20a43dc453b">AxiDmaPkg.AxiWriteDmaAckType</a></div><div class="ttdeci">AxiWriteDmaAckType</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00069">AxiDmaPkg.vhd:69</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_adc66b062de83ed95b427f1ce4fb4a67f"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#adc66b062de83ed95b427f1ce4fb4a67f">AxiStreamDmaRingPkg.EMPTY_C</a></div><div class="ttdeci">integer  := 0 EMPTY_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00039">AxiStreamDmaRingPkg.vhd:39</a></div></div>
<div class="ttc" id="classAxiPkg_html_a3513b682db07538cf51ce5f6f52b0034"><div class="ttname"><a href="classAxiPkg.html#a3513b682db07538cf51ce5f6f52b0034">AxiPkg.ADDR_WIDTH_C</a></div><div class="ttdeci">positive   range  12 to  64 ADDR_WIDTH_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00214">AxiPkg.vhd:214</a></div></div>
<div class="ttc" id="classAxiPkg_html_ade3874ae53e580de1d116fd1bcd661ea"><div class="ttname"><a href="classAxiPkg.html#ade3874ae53e580de1d116fd1bcd661ea">AxiPkg.AxiWriteMasterType</a></div><div class="ttdeci">AxiWriteMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00108">AxiPkg.vhd:108</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiLiteCrossbar.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiLiteCrossbar.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00039">AxiLiteCrossbar.vhd:39</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aface200dd8b1e027c906b9da694bf393"><div class="ttname"><a href="classAxiLitePkg.html#aface200dd8b1e027c906b9da694bf393">AxiLitePkg.AxiLiteCrossbarMasterConfigArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteCrossbarMasterConfigType   AxiLiteCrossbarMasterConfigArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00202">AxiLitePkg.vhd:202</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a684312315461e3e575e265ff30fcf68b"><div class="ttname"><a href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamPkg.AxiStreamSlaveType</a></div><div class="ttdeci">AxiStreamSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00054">AxiStreamPkg.vhd:54</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a8f2775332aeea755cc452cda84d6ebbc"><div class="ttname"><a href="classAxiStreamPkg.html#a8f2775332aeea755cc452cda84d6ebbc">AxiStreamPkg.tLast</a></div><div class="ttdeci">sl   tLast</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00034">AxiStreamPkg.vhd:34</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a11cf0f80100ecf29874004163e8976c5"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a11cf0f80100ecf29874004163e8976c5">AxiStreamDmaRingPkg.DONE_WHEN_FULL_C</a></div><div class="ttdeci">integer  := 1 DONE_WHEN_FULL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00049">AxiStreamDmaRingPkg.vhd:49</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_aff926f2f79e309bdbc1ee1510b0b85d5"><div class="ttname"><a href="classAxiLiteCrossbar.html#aff926f2f79e309bdbc1ee1510b0b85d5">AxiLiteCrossbar.MASTERS_CONFIG_G</a></div><div class="ttdeci">MASTERS_CONFIG_GAxiLiteCrossbarMasterConfigArray  :=   AXIL_XBAR_CFG_DEFAULT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00036">AxiLiteCrossbar.vhd:36</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a141f9b330fcb6b116aac90790e4eb1c2"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a141f9b330fcb6b116aac90790e4eb1c2">AxiStreamDmaRingWrite.TRIGGER_USER_BIT_G</a></div><div class="ttdeci">TRIGGER_USER_BIT_Gnatural   range  0 to  7:= 2</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00039">AxiStreamDmaRingWrite.vhd:39</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a061146790b497c873864f8a78463bddc"><div class="ttname"><a href="classAxiStreamPkg.html#a061146790b497c873864f8a78463bddc">AxiStreamPkg.tData</a></div><div class="ttdeci">slv( 127 downto  0)   tData</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00031">AxiStreamPkg.vhd:31</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a14cc0467674d21870f62bad9df4328a4"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a14cc0467674d21870f62bad9df4328a4">AxiStreamDmaRingPkg.NEXT_AXIL_C</a></div><div class="ttdeci">integer  := 2 NEXT_AXIL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00033">AxiStreamDmaRingPkg.vhd:33</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a399a775bae9ae4819d5af6838a95e28e">AxiStreamDmaWrite.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00048">AxiStreamDmaWrite.vhd:48</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a49509d30bc3d42428694cc3496faadbd"><div class="ttname"><a href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamPkg.AxiStreamMasterType</a></div><div class="ttdeci">AxiStreamMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00029">AxiStreamPkg.vhd:29</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ab7b4dc0fa15bfd73ad0ddf9b7b48be77"><div class="ttname"><a href="classAxiDualPortRam.html#ab7b4dc0fa15bfd73ad0ddf9b7b48be77">AxiDualPortRam.axiWrValid</a></div><div class="ttdeci">out axiWrValidsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00063">AxiDualPortRam.vhd:63</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a56a8af58198080833f49bca2706aada7"><div class="ttname"><a href="classAxiLiteCrossbar.html#a56a8af58198080833f49bca2706aada7">AxiLiteCrossbar.DEC_ERROR_RESP_G</a></div><div class="ttdeci">DEC_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00035">AxiLiteCrossbar.vhd:35</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_af5301f308dc850ff6d3b80315d2e644c"><div class="ttname"><a href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">AxiDualPortRam.axiReadSlave</a></div><div class="ttdeci">out axiReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00050">AxiDualPortRam.vhd:50</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a7d7d51f4ffa626cfd871226f7ab88eee"><div class="ttname"><a href="classAxiLitePkg.html#a7d7d51f4ffa626cfd871226f7ab88eee">AxiLitePkg.AXI_RESP_DECERR_C</a></div><div class="ttdeci">slv( 1 downto  0)  :=   &quot;11&quot; AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00049">AxiLitePkg.vhd:49</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiDualPortRam.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00047">AxiDualPortRam.vhd:47</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a46ba5d615619cef3a40e48f9927e24c3"><div class="ttname"><a href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">AxiDualPortRam.clk</a></div><div class="ttdeci">in clksl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00055">AxiDualPortRam.vhd:55</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_abf08eac4311749af56c8ec14b1903091"><div class="ttname"><a href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">AxiDualPortRam.axiWriteMaster</a></div><div class="ttdeci">in axiWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00051">AxiDualPortRam.vhd:51</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a66ff1dbf2f96700ca669e4d1c58cc336"><div class="ttname"><a href="classAxiDmaPkg.html#a66ff1dbf2f96700ca669e4d1c58cc336">AxiDmaPkg.drop</a></div><div class="ttdeci">sl   drop</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00048">AxiDmaPkg.vhd:48</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a9d11df1ba2f3d468d3b2936f76f791d8"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a9d11df1ba2f3d468d3b2936f76f791d8">AxiStreamDmaRingPkg.ERROR_C</a></div><div class="ttdeci">integer  := 4 ERROR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00043">AxiStreamDmaRingPkg.vhd:43</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamDmaWrite.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00034">AxiStreamDmaWrite.vhd:34</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a715cc3727e2757db7254b01e98cc31b8"><div class="ttname"><a href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">AxiLitePkg.addrBits</a></div><div class="ttdeci">natural   addrBits</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00198">AxiLitePkg.vhd:198</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a576d9d919155bb8c2a43f3959526a52f"><div class="ttname"><a href="classAxiStreamFifoV2.html#a576d9d919155bb8c2a43f3959526a52f">AxiStreamFifoV2.mAxisRst</a></div><div class="ttdeci">in mAxisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00091">AxiStreamFifoV2.vhd:91</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a762b446ddef001083e8cfc52dc38385f"><div class="ttname"><a href="classAxiDualPortRam.html#a762b446ddef001083e8cfc52dc38385f">AxiDualPortRam.COMMON_CLK_G</a></div><div class="ttdeci">COMMON_CLK_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00039">AxiDualPortRam.vhd:39</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_ab0cf2d9a2dea0161ce79eee7257823c8"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#ab0cf2d9a2dea0161ce79eee7257823c8">AxiStreamDmaRingWrite.STATUS_AXIS_CONFIG_G</a></div><div class="ttdeci">STATUS_AXIS_CONFIG_GAxiStreamConfigType  :=   ssiAxiStreamConfig( 1)</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00042">AxiStreamDmaRingWrite.vhd:42</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a3b73a8978aa4bf2f45f0634002ab458a"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a3b73a8978aa4bf2f45f0634002ab458a">AxiStreamDmaWrite.BYP_CACHE_G</a></div><div class="ttdeci">BYP_CACHE_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00044">AxiStreamDmaWrite.vhd:44</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a5226e0009c813d4737840eaac19eec62"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a5226e0009c813d4737840eaac19eec62">AxiStreamDmaRingWrite.axisStatusSlave</a></div><div class="ttdeci">in axisStatusSlaveAxiStreamSlaveType  :=   AXI_STREAM_SLAVE_FORCE_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00059">AxiStreamDmaRingWrite.vhd:59</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html"><div class="ttname"><a href="classAxiLiteCrossbar.html">AxiLiteCrossbar</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00029">AxiLiteCrossbar.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a2b41715df1d68ccd8f96916eada55a94"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a2b41715df1d68ccd8f96916eada55a94">AxiStreamDmaWrite.AXI_CACHE_G</a></div><div class="ttdeci">AXI_CACHE_Gslv( 3 downto  0)  :=   &quot;1111&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00039">AxiStreamDmaWrite.vhd:39</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ae5bfd145559b9a96ee357fedb2b9323b"><div class="ttname"><a href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">AxiDualPortRam.SYS_WR_EN_G</a></div><div class="ttdeci">SYS_WR_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00037">AxiDualPortRam.vhd:37</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_aa685d94966e12ee1feec1c91fef4c4d0"><div class="ttname"><a href="classAxiStreamFifoV2.html#aa685d94966e12ee1feec1c91fef4c4d0">AxiStreamFifoV2.sAxisClk</a></div><div class="ttdeci">in sAxisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00079">AxiStreamFifoV2.vhd:79</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a184696c156371d9812150e6dc917316e"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a184696c156371d9812150e6dc917316e">AxiStreamDmaRingWrite.bufferTriggered</a></div><div class="ttdeci">out bufferTriggeredslv(   BUFFERS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00074">AxiStreamDmaRingWrite.vhd:74</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a5c3ee3ae5f430fa7656a88e45a3354e4"><div class="ttname"><a href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLitePkg.AxiLiteReadMasterType</a></div><div class="ttdeci">AxiLiteReadMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00059">AxiLitePkg.vhd:59</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a1c9465c9431492ec79ab48827b02c46f"><div class="ttname"><a href="classAxiStreamFifoV2.html#a1c9465c9431492ec79ab48827b02c46f">AxiStreamFifoV2.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00046">AxiStreamFifoV2.vhd:46</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html"><div class="ttname"><a href="classAxiStreamFifoV2.html">AxiStreamFifoV2</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00031">AxiStreamFifoV2.vhd:31</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a5a0e08b6b8fbb29cfcf93846268312c0"><div class="ttname"><a href="classAxiDmaPkg.html#a5a0e08b6b8fbb29cfcf93846268312c0">AxiDmaPkg.AxiWriteDmaReqType</a></div><div class="ttdeci">AxiWriteDmaReqType</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00046">AxiDmaPkg.vhd:46</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_aa692c8d4d6ff3a72ece47453a5ed37de"><div class="ttname"><a href="classAxiLiteCrossbar.html#aa692c8d4d6ff3a72ece47453a5ed37de">AxiLiteCrossbar.mAxiReadMasters</a></div><div class="ttdeci">out mAxiReadMastersAxiLiteReadMasterArray(   NUM_MASTER_SLOTS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00051">AxiLiteCrossbar.vhd:51</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a8bc0ef3d2b4eadc7e86b7ef66f15dfe9"><div class="ttname"><a href="classAxiDualPortRam.html#a8bc0ef3d2b4eadc7e86b7ef66f15dfe9">AxiDualPortRam.axiWrData</a></div><div class="ttdeci">out axiWrDataslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00066">AxiDualPortRam.vhd:66</a></div></div>
<div class="ttc" id="classAxiPkg_html_acbbdd43b249d3985749da68538c1122a"><div class="ttname"><a href="classAxiPkg.html#acbbdd43b249d3985749da68538c1122a">AxiPkg.AxiConfigType</a></div><div class="ttdeci">AxiConfigType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00213">AxiPkg.vhd:213</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a64cba8ac069cfd433a40390b7a1a57df"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a64cba8ac069cfd433a40390b7a1a57df">AxiStreamDmaRingPkg.MODE_AXIL_C</a></div><div class="ttdeci">integer  := 4 MODE_AXIL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00035">AxiStreamDmaRingPkg.vhd:35</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a80e5574c28ce6fd06510648d63787843"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a80e5574c28ce6fd06510648d63787843">AxiStreamDmaRingWrite.axilWriteSlave</a></div><div class="ttdeci">out axilWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00053">AxiStreamDmaRingWrite.vhd:53</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamFifoV2.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamFifoV2.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00035">AxiStreamFifoV2.vhd:35</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_abc9315b8a051365d5d5f4677a53831c8"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#abc9315b8a051365d5d5f4677a53831c8">AxiStreamDmaRingPkg.START_AXIL_C</a></div><div class="ttdeci">integer  := 0 START_AXIL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00031">AxiStreamDmaRingPkg.vhd:31</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_afb9ec8499202bdfaf5d1f5aa4aedd403"><div class="ttname"><a href="classAxiStreamDmaWrite.html#afb9ec8499202bdfaf5d1f5aa4aedd403">AxiStreamDmaWrite.axiWriteSlave</a></div><div class="ttdeci">in axiWriteSlaveAxiWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00058">AxiStreamDmaWrite.vhd:58</a></div></div>
<div class="ttc" id="classAxiPkg_html_a3376f9e64c1130f1cb549e8258542265"><div class="ttname"><a href="classAxiPkg.html#a3376f9e64c1130f1cb549e8258542265">AxiPkg.AxiWriteSlaveType</a></div><div class="ttdeci">AxiWriteSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00171">AxiPkg.vhd:171</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_ac259685cc255061ecb38bd9390dcac85"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#ac259685cc255061ecb38bd9390dcac85">AxiStreamDmaRingPkg.INIT_C</a></div><div class="ttdeci">integer  := 2 INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00050">AxiStreamDmaRingPkg.vhd:50</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a056b407dcdfca6742311295ace4d9dca"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a056b407dcdfca6742311295ace4d9dca">AxiStreamDmaWrite.AXI_BURST_G</a></div><div class="ttdeci">AXI_BURST_Gslv( 1 downto  0)  :=   &quot;01&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00038">AxiStreamDmaWrite.vhd:38</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a2725df659f05c0558a7502ffa0afed89"><div class="ttname"><a href="classAxiLiteCrossbar.html#a2725df659f05c0558a7502ffa0afed89">AxiLiteCrossbar.NUM_MASTER_SLOTS_G</a></div><div class="ttdeci">NUM_MASTER_SLOTS_Gnatural   range  1 to  64:= 4</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00034">AxiLiteCrossbar.vhd:34</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a4e7681b5766a6f51851dfb086a6bf45a"><div class="ttname"><a href="classAxiStreamFifoV2.html#a4e7681b5766a6f51851dfb086a6bf45a">AxiStreamFifoV2.sAxisSlave</a></div><div class="ttdeci">out sAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00082">AxiStreamFifoV2.vhd:82</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_afb9ec8499202bdfaf5d1f5aa4aedd403"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#afb9ec8499202bdfaf5d1f5aa4aedd403">AxiStreamDmaRingWrite.axiWriteSlave</a></div><div class="ttdeci">in axiWriteSlaveAxiWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00079">AxiStreamDmaRingWrite.vhd:79</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a52188e4a173e93551b2b40d4ce1470e2"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a52188e4a173e93551b2b40d4ce1470e2">AxiStreamDmaWrite.axisMaster</a></div><div class="ttdeci">in axisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00054">AxiStreamDmaWrite.vhd:54</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a399a775bae9ae4819d5af6838a95e28e">AxiStreamDmaRingWrite.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00063">AxiStreamDmaRingWrite.vhd:63</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a34262ec55376b4316c39aee8cfbc9da5"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a34262ec55376b4316c39aee8cfbc9da5">AxiStreamDmaRingWrite.bufferEmpty</a></div><div class="ttdeci">out bufferEmptyslv(   BUFFERS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00071">AxiStreamDmaRingWrite.vhd:71</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a944369fa0cc68674fafbb9f5f07a5e04"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a944369fa0cc68674fafbb9f5f07a5e04">AxiStreamDmaRingPkg.BURST_SIZE_C</a></div><div class="ttdeci">integer   range  11 downto  8 BURST_SIZE_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00044">AxiStreamDmaRingPkg.vhd:44</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a69cc9996c1a56e91a100239748e63823"><div class="ttname"><a href="classAxiStreamPkg.html#a69cc9996c1a56e91a100239748e63823">AxiStreamPkg.tDest</a></div><div class="ttdeci">slv( 7 downto  0)   tDest</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00035">AxiStreamPkg.vhd:35</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ae5b4897324dec302eaaa23fcb6bed80e"><div class="ttname"><a href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLitePkg.AxiLiteReadSlaveType</a></div><div class="ttdeci">AxiLiteReadSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00085">AxiLitePkg.vhd:85</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a671f940cfe366c1bb9554b099577e5fe"><div class="ttname"><a href="classAxiDualPortRam.html#a671f940cfe366c1bb9554b099577e5fe">AxiDualPortRam.we</a></div><div class="ttdeci">in wesl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00057">AxiDualPortRam.vhd:57</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a314b66b047926d512cfb4f1f83907879"><div class="ttname"><a href="classAxiLitePkg.html#a314b66b047926d512cfb4f1f83907879">AxiLitePkg.AxiLiteWriteMasterArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteWriteMasterType   AxiLiteWriteMasterArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00136">AxiLitePkg.vhd:136</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a9ae759b65e594e35bed95de2bf26f154"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a9ae759b65e594e35bed95de2bf26f154">AxiStreamDmaRingPkg.DONE_C</a></div><div class="ttdeci">integer  := 2 DONE_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00041">AxiStreamDmaRingPkg.vhd:41</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a259ed46e9599b8818b73ef2eb0bcb7e9"><div class="ttname"><a href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">AxiDualPortRam.rst</a></div><div class="ttdeci">in rstsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00059">AxiDualPortRam.vhd:59</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_ad7812c74ee6b7c54ce8108252a457a0c"><div class="ttname"><a href="classAxiDmaPkg.html#ad7812c74ee6b7c54ce8108252a457a0c">AxiDmaPkg.size</a></div><div class="ttdeci">slv( 31 downto  0)   size</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00072">AxiDmaPkg.vhd:72</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ac847742920ba32301ddc91cf13d6f5fe"><div class="ttname"><a href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">AxiDualPortRam.axiReadMaster</a></div><div class="ttdeci">in axiReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00049">AxiDualPortRam.vhd:49</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html">AxiStreamDmaRingPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00026">AxiStreamDmaRingPkg.vhd:26</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_ace4fb1a3c9fb1b54aee0caf399a8fd50"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#ace4fb1a3c9fb1b54aee0caf399a8fd50">AxiStreamDmaRingWrite.axisStatusMaster</a></div><div class="ttdeci">out axisStatusMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00058">AxiStreamDmaRingWrite.vhd:58</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a90aabc24291de98b3fa87248a937fd4d"><div class="ttname"><a href="classAxiDmaPkg.html#a90aabc24291de98b3fa87248a937fd4d">AxiDmaPkg.maxSize</a></div><div class="ttdeci">slv( 31 downto  0)   maxSize</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00050">AxiDmaPkg.vhd:50</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html"><div class="ttname"><a href="classAxiStreamPkg.html">AxiStreamPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00025">AxiStreamPkg.vhd:25</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a4be737583df4493f37e21b9da4a67377"><div class="ttname"><a href="classAxiStreamFifoV2.html#a4be737583df4493f37e21b9da4a67377">AxiStreamFifoV2.sAxisMaster</a></div><div class="ttdeci">in sAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00081">AxiStreamFifoV2.vhd:81</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a0eb32e5fab67488b94fb47c9fe42e97f"><div class="ttname"><a href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">AxiDualPortRam.axiWriteSlave</a></div><div class="ttdeci">out axiWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00052">AxiDualPortRam.vhd:52</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ae88051a2dcc1758b0573b3f07c74761a"><div class="ttname"><a href="classAxiDualPortRam.html#ae88051a2dcc1758b0573b3f07c74761a">AxiDualPortRam.din</a></div><div class="ttdeci">in dinslv(   DATA_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00061">AxiDualPortRam.vhd:61</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_afd4f0f4d2e88b311f2a3b3705b317922"><div class="ttname"><a href="classAxiStreamFifoV2.html#afd4f0f4d2e88b311f2a3b3705b317922">AxiStreamFifoV2.mAxisMaster</a></div><div class="ttdeci">out mAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00092">AxiStreamFifoV2.vhd:92</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a4bbc2127a4fe35a9d213b5fdf358e535"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a4bbc2127a4fe35a9d213b5fdf358e535">AxiStreamDmaRingWrite.bufferFull</a></div><div class="ttdeci">out bufferFullslv(   BUFFERS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00072">AxiStreamDmaRingWrite.vhd:72</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_af5119c0b605c18019332c4a648fa6880"><div class="ttname"><a href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">AxiDualPortRam.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00033">AxiDualPortRam.vhd:33</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a4309fe83262c8e38a97d35f35115ca91"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a4309fe83262c8e38a97d35f35115ca91">AxiStreamDmaRingWrite.axisStatusClk</a></div><div class="ttdeci">in axisStatusClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00056">AxiStreamDmaRingWrite.vhd:56</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a1673e7d71436639bdd291cb8e73de6dd"><div class="ttname"><a href="classAxiStreamPkg.html#a1673e7d71436639bdd291cb8e73de6dd">AxiStreamPkg.AXI_STREAM_SLAVE_FORCE_C</a></div><div class="ttdeci">AxiStreamSlaveType  :=(tReady  =&gt; '1') AXI_STREAM_SLAVE_FORCE_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00066">AxiStreamPkg.vhd:66</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a068f48066115362ab5c7a7b33d234d01"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a068f48066115362ab5c7a7b33d234d01">AxiStreamDmaRingWrite.bufferError</a></div><div class="ttdeci">out bufferErrorslv(   BUFFERS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00075">AxiStreamDmaRingWrite.vhd:75</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a43d345bbb8484164760e7a3945651a54"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a43d345bbb8484164760e7a3945651a54">AxiStreamDmaRingPkg.SOFT_TRIGGER_C</a></div><div class="ttdeci">integer  := 3 SOFT_TRIGGER_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00051">AxiStreamDmaRingPkg.vhd:51</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a3fb832a20c451311c0485ddcb965f091"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a3fb832a20c451311c0485ddcb965f091">AxiStreamDmaRingPkg.END_AXIL_C</a></div><div class="ttdeci">integer  := 1 END_AXIL_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00032">AxiStreamDmaRingPkg.vhd:32</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a37be9e86516d18d44070ce0c2cfb33fd"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a37be9e86516d18d44070ce0c2cfb33fd">AxiStreamDmaRingPkg.FAT_C</a></div><div class="ttdeci">integer   range  31 downto  16 FAT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00053">AxiStreamDmaRingPkg.vhd:53</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a00ebbd6004cc4affac1b2a1cd7779baa"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a00ebbd6004cc4affac1b2a1cd7779baa">AxiStreamDmaRingWrite.axisStatusRst</a></div><div class="ttdeci">in axisStatusRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00057">AxiStreamDmaRingWrite.vhd:57</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingRead_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classAxiStreamDmaRingRead.html#a0a6af6eef40212dbaf130d57ce711256">AxiStreamDmaRingRead.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingRead_8vhd_source.html#l00018">AxiStreamDmaRingRead.vhd:18</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_a129eaf71f6056f837f37b4d59ce80a70"><div class="ttname"><a href="classAxiStreamDmaWrite.html#a129eaf71f6056f837f37b4d59ce80a70">AxiStreamDmaWrite.AXIS_CONFIG_G</a></div><div class="ttdeci">AXIS_CONFIG_GAxiStreamConfigType  :=   AXI_STREAM_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00036">AxiStreamDmaWrite.vhd:36</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aab73e8650e20a2837b0d98526051ee2d"><div class="ttname"><a href="classAxiLitePkg.html#aab73e8650e20a2837b0d98526051ee2d">AxiLitePkg.AxiLiteReadSlaveArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteReadSlaveType   AxiLiteReadSlaveArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00103">AxiLitePkg.vhd:103</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_ae1903f9ae02f4ffed7c029858fbcae3b"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#ae1903f9ae02f4ffed7c029858fbcae3b">AxiStreamDmaRingWrite.AXIL_BASE_ADDR_G</a></div><div class="ttdeci">AXIL_BASE_ADDR_Gslv( 31 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00040">AxiStreamDmaRingWrite.vhd:40</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a6472973ef33b45a976ee8ac06a1dacf4"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a6472973ef33b45a976ee8ac06a1dacf4">AxiStreamDmaRingWrite.ENABLE_UNALIGN_G</a></div><div class="ttdeci">ENABLE_UNALIGN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00038">AxiStreamDmaRingWrite.vhd:38</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a9b0b70eb40fd99ae471dd823ed5da644"><div class="ttname"><a href="classAxiStreamFifoV2.html#a9b0b70eb40fd99ae471dd823ed5da644">AxiStreamFifoV2.mAxisSlave</a></div><div class="ttdeci">in mAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00093">AxiStreamFifoV2.vhd:93</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_afa80f0d9e6230f1122c37db09dfafb1b"><div class="ttname"><a href="classAxiLiteCrossbar.html#afa80f0d9e6230f1122c37db09dfafb1b">AxiLiteCrossbar.mAxiWriteMasters</a></div><div class="ttdeci">out mAxiWriteMastersAxiLiteWriteMasterArray(   NUM_MASTER_SLOTS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00049">AxiLiteCrossbar.vhd:49</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_adb189c82e573abb099bff16ab4b87de8"><div class="ttname"><a href="classAxiStreamFifoV2.html#adb189c82e573abb099bff16ab4b87de8">AxiStreamFifoV2.USE_BUILT_IN_G</a></div><div class="ttdeci">USE_BUILT_IN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00048">AxiStreamFifoV2.vhd:48</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a0ee3c152c34a6117e6cf5d12ee15218a"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a0ee3c152c34a6117e6cf5d12ee15218a">AxiStreamDmaRingPkg.ENABLED_C</a></div><div class="ttdeci">integer  := 0 ENABLED_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00048">AxiStreamDmaRingPkg.vhd:48</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a96cfe4afebe72c9b132ab7e767f5c103"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a96cfe4afebe72c9b132ab7e767f5c103">AxiStreamDmaRingPkg.STATUS_TDEST_C</a></div><div class="ttdeci">integer   range  7 downto  4 STATUS_TDEST_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00052">AxiStreamDmaRingPkg.vhd:52</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_aa9d76c5cbc8929a7fbab45f537fc3e31"><div class="ttname"><a href="classAxiDmaPkg.html#aa9d76c5cbc8929a7fbab45f537fc3e31">AxiDmaPkg.request</a></div><div class="ttdeci">sl   request</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00047">AxiDmaPkg.vhd:47</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ae6e34146e5554eb4fc69be116a127bfb"><div class="ttname"><a href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">AxiDualPortRam.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  1 to ( 2** 24):= 5</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00040">AxiDualPortRam.vhd:40</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a10af6f85e991e3cb59257d7b54944e8a"><div class="ttname"><a href="classAxiStreamFifoV2.html#a10af6f85e991e3cb59257d7b54944e8a">AxiStreamFifoV2.FIFO_PAUSE_THRESH_G</a></div><div class="ttdeci">FIFO_PAUSE_THRESH_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00055">AxiStreamFifoV2.vhd:55</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a5fd0f8efc7eb2829bee163b66f826346"><div class="ttname"><a href="classAxiStreamFifoV2.html#a5fd0f8efc7eb2829bee163b66f826346">AxiStreamFifoV2.VALID_THOLD_G</a></div><div class="ttdeci">VALID_THOLD_Ginteger   range  0 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00041">AxiStreamFifoV2.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_aada3e73ee8db4190524295bfa4dff085"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#aada3e73ee8db4190524295bfa4dff085">AxiStreamDmaRingWrite.axilReadMaster</a></div><div class="ttdeci">in axilReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00050">AxiStreamDmaRingWrite.vhd:50</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a0f2247a6a3e8840e30be089433d9a486"><div class="ttname"><a href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">AxiDualPortRam.REG_EN_G</a></div><div class="ttdeci">REG_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00034">AxiDualPortRam.vhd:34</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_ac8177be3f18b1097a22827d559e131fb"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#ac8177be3f18b1097a22827d559e131fb">AxiStreamDmaRingWrite.axisDataMaster</a></div><div class="ttdeci">in axisDataMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00065">AxiStreamDmaRingWrite.vhd:65</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a00541e83833d7ed9f60ea0f4c495fe9a"><div class="ttname"><a href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">AxiDualPortRam.axiWrStrobe</a></div><div class="ttdeci">out axiWrStrobeslv(   wordCount(   DATA_WIDTH_G, 8)- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00064">AxiDualPortRam.vhd:64</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html">AxiStreamDmaRingWrite</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00033">AxiStreamDmaRingWrite.vhd:33</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_af756f4c09b2d3f7342c5269b58ad3de7"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#af756f4c09b2d3f7342c5269b58ad3de7">AxiStreamDmaRingWrite.bufferClearEn</a></div><div class="ttdeci">in bufferClearEnsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00069">AxiStreamDmaRingWrite.vhd:69</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_ac4846a113db5091362e41049a6e0a221"><div class="ttname"><a href="classAxiStreamDmaWrite.html#ac4846a113db5091362e41049a6e0a221">AxiStreamDmaWrite.AXI_CONFIG_G</a></div><div class="ttdeci">AXI_CONFIG_GAxiConfigType  :=   AXI_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00037">AxiStreamDmaWrite.vhd:37</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a9d4a0bdd2abc0b62ecf4d2ce5e22a967"><div class="ttname"><a href="classAxiLitePkg.html#a9d4a0bdd2abc0b62ecf4d2ce5e22a967">AxiLitePkg.AxiLiteEndpointType</a></div><div class="ttdeci">AxiLiteEndpointType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00178">AxiLitePkg.vhd:178</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_abda656462c1b84e3d42e50514c515085"><div class="ttname"><a href="classAxiStreamFifoV2.html#abda656462c1b84e3d42e50514c515085">AxiStreamFifoV2.MASTER_AXI_CONFIG_G</a></div><div class="ttdeci">MASTER_AXI_CONFIG_GAxiStreamConfigType  :=   AXI_STREAM_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00075">AxiStreamFifoV2.vhd:75</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamDmaRingWrite.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00035">AxiStreamDmaRingWrite.vhd:35</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aadba1252ff7f25e42343ce5b96f1c20a"><div class="ttname"><a href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLitePkg.AxiLiteWriteSlaveType</a></div><div class="ttdeci">AxiLiteWriteSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00144">AxiLitePkg.vhd:144</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html"><div class="ttname"><a href="classAxiDmaPkg.html">AxiDmaPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00025">AxiDmaPkg.vhd:25</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_aaa3f2a49ba9c27af6fc938205e371307"><div class="ttname"><a href="classAxiLiteCrossbar.html#aaa3f2a49ba9c27af6fc938205e371307">AxiLiteCrossbar.axiClkRst</a></div><div class="ttdeci">in axiClkRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00040">AxiLiteCrossbar.vhd:40</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_aa92803d72989301fb3e3f9edc3ae8b13"><div class="ttname"><a href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AxiDualPortRam.AXI_WR_EN_G</a></div><div class="ttdeci">AXI_WR_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00036">AxiDualPortRam.vhd:36</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_aecb9a370e78f605450eecfe4659cb8b1"><div class="ttname"><a href="classAxiStreamDmaWrite.html#aecb9a370e78f605450eecfe4659cb8b1">AxiStreamDmaWrite.axisSlave</a></div><div class="ttdeci">out axisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00055">AxiStreamDmaWrite.vhd:55</a></div></div>
<div class="ttc" id="classAxiStreamDmaWrite_html_ab590117d70526b60646869f12fc9e8ca"><div class="ttname"><a href="classAxiStreamDmaWrite.html#ab590117d70526b60646869f12fc9e8ca">AxiStreamDmaWrite.AXI_READY_EN_G</a></div><div class="ttdeci">AXI_READY_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaWrite_8vhd_source.html#l00035">AxiStreamDmaWrite.vhd:35</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingPkg_html_a7ca1efb3266a88b4d01b476221801538"><div class="ttname"><a href="classAxiStreamDmaRingPkg.html#a7ca1efb3266a88b4d01b476221801538">AxiStreamDmaRingPkg.TRIGGERED_C</a></div><div class="ttdeci">integer  := 3 TRIGGERED_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingPkg_8vhd_source.html#l00042">AxiStreamDmaRingPkg.vhd:42</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a6983455df5c283d2e73fa99b2525731a"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a6983455df5c283d2e73fa99b2525731a">AxiStreamDmaRingWrite.bufferDone</a></div><div class="ttdeci">out bufferDoneslv(   BUFFERS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00073">AxiStreamDmaRingWrite.vhd:73</a></div></div>
<div class="ttc" id="classAxiStreamDmaRingWrite_html_a61bda8a1c05151c1a18edc980411157b"><div class="ttname"><a href="classAxiStreamDmaRingWrite.html#a61bda8a1c05151c1a18edc980411157b">AxiStreamDmaRingWrite.BYP_SHIFT_G</a></div><div class="ttdeci">BYP_SHIFT_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaRingWrite_8vhd_source.html#l00044">AxiStreamDmaRingWrite.vhd:44</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a7f5d46811f4ffee5c621add2f69c01a.html">axi</a></li><li class="navelem"><a class="el" href="dir_6248789d70a2c07f4275d318e7bfc607.html">rtl</a></li><li class="navelem"><a class="el" href="AxiStreamDmaRingWrite_8vhd.html">AxiStreamDmaRingWrite.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
