/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module primitive_example_design_1(clk, in, rst, Q, mux1_sel, mux2_sel, P, G, ram_addr, ram_we, buft_out, obuft_oe, ibuf0_en, ibuf1_en, ibuf2_en, ibuf3_en, ibuf4_en, ibuf5_en, ibuf6_en, ibuf7_en, ibuf8_en
, ibuf9_en, ibuf10_en, ibuf11_en, ibuf12_en, ibuf13_en, ibuf14_en, ibuf15_en, ibuf16_en, out, Cout);
  output Cout;
  input G;
  input P;
  output Q;
  output buft_out;
  input clk;
  input ibuf0_en;
  input ibuf10_en;
  input ibuf11_en;
  input ibuf12_en;
  input ibuf13_en;
  input ibuf14_en;
  input ibuf15_en;
  input ibuf16_en;
  input ibuf1_en;
  input ibuf2_en;
  input ibuf3_en;
  input ibuf4_en;
  input ibuf5_en;
  input ibuf6_en;
  input ibuf7_en;
  input ibuf8_en;
  input ibuf9_en;
  input [2:0] in;
  input mux1_sel;
  input mux2_sel;
  input obuft_oe;
  output out;
  input [5:0] ram_addr;
  input ram_we;
  input rst;
  wire \$auto$clkbufmap.cc:266:execute$749 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$797 ;
  wire \$auto$rs_design_edit.cc:700:execute$778 ;
  wire \$auto$rs_design_edit.cc:700:execute$779 ;
  wire \$auto$rs_design_edit.cc:700:execute$780 ;
  wire \$auto$rs_design_edit.cc:700:execute$781 ;
  wire \$auto$rs_design_edit.cc:700:execute$782 ;
  wire \$auto$rs_design_edit.cc:700:execute$783 ;
  wire \$auto$rs_design_edit.cc:700:execute$784 ;
  wire \$auto$rs_design_edit.cc:700:execute$785 ;
  wire \$auto$rs_design_edit.cc:700:execute$786 ;
  wire \$auto$rs_design_edit.cc:700:execute$787 ;
  wire \$auto$rs_design_edit.cc:700:execute$788 ;
  wire \$auto$rs_design_edit.cc:700:execute$789 ;
  wire \$auto$rs_design_edit.cc:700:execute$790 ;
  wire \$auto$rs_design_edit.cc:700:execute$791 ;
  wire \$auto$rs_design_edit.cc:700:execute$792 ;
  wire \$auto$rs_design_edit.cc:700:execute$793 ;
  wire \$auto$rs_design_edit.cc:700:execute$794 ;
  wire \$auto$rs_design_edit.cc:700:execute$795 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:11.16-11.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.Cout ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.13-6.14" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.G ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.11-6.12" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.P ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.12-10.13" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.Q ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.14-10.22" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.buft_out ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.11-3.14" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:15.21-15.32" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.clk_buf_out ;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:83.16-83.17|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:49.15-49.66" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ff_inst1.Q ;
  (* hdlname = "ff_inst1 clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:81.15-81.18|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:49.15-49.66" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ff_inst1.clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:18.21-18.27" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.g_ibuf ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.24-17.38" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.i_buf_mux1_sel ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.39-17.53" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.i_buf_mux2_sel ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.i_buf_out[0] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.i_buf_out[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.i_buf_out[2] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.11-5.19" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf0_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.101-5.110" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.111-5.120" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.121-5.130" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.131-5.140" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.141-5.150" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.151-5.160" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf15_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.161-5.170" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf16_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.20-5.28" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf1_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.29-5.37" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.38-5.46" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.47-5.55" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.56-5.64" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.65-5.73" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.74-5.82" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.83-5.91" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.92-5.100" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:2.17-2.19" *)
  wire [2:0] \$auto$rs_design_edit.cc:986:execute$799.in ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.11-4.19" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.mux1_sel ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.20-4.28" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.mux2_sel ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:9.11-9.19" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.obuft_oe ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:11.12-11.15" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.out ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:18.14-18.20" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.p_ibuf ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:7.17-7.25" *)
  wire [5:0] \$auto$rs_design_edit.cc:986:execute$799.ram_addr ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[0] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[1] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[2] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[3] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[4] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[5] ;
  (* hdlname = "ram_inst we" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:98.8-98.10|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ram_inst.we ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:23.10-23.17" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ram_out ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:8.11-8.17" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.ram_we ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.16-3.19" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.rst ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.10-17.23" *)
  wire \$auto$rs_design_edit.cc:986:execute$799.rst_i_buf_out ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$clkbufmap.cc:266:execute$749 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:332:add_wire_btw_prims$797 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$778 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$779 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$780 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$781 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$782 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$783 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$784 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$785 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$786 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$787 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$788 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$789 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$790 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$791 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$792 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$793 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$794 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$795 ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$Cout ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf0_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf10_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf11_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf12_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf13_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf14_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf15_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf16_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf1_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf2_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf3_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf4_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf5_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf6_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf7_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf8_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf9_en ;
  wire \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$out ;
  wire \$iopadmap$Cout ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$ibuf0_en ;
  wire \$iopadmap$ibuf10_en ;
  wire \$iopadmap$ibuf11_en ;
  wire \$iopadmap$ibuf12_en ;
  wire \$iopadmap$ibuf13_en ;
  wire \$iopadmap$ibuf14_en ;
  wire \$iopadmap$ibuf15_en ;
  wire \$iopadmap$ibuf16_en ;
  wire \$iopadmap$ibuf1_en ;
  wire \$iopadmap$ibuf2_en ;
  wire \$iopadmap$ibuf3_en ;
  wire \$iopadmap$ibuf4_en ;
  wire \$iopadmap$ibuf5_en ;
  wire \$iopadmap$ibuf6_en ;
  wire \$iopadmap$ibuf7_en ;
  wire \$iopadmap$ibuf8_en ;
  wire \$iopadmap$ibuf9_en ;
  wire \$iopadmap$out ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:11.16-11.20" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:11.16-11.20" *)
  wire Cout;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.13-6.14" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.13-6.14" *)
  wire G;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.11-6.12" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.11-6.12" *)
  wire P;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.12-10.13" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.12-10.13" *)
  wire Q;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.14-10.22" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.14-10.22" *)
  wire buft_out;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.11-3.14" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.11-3.14" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:15.21-15.32" *)
  wire clk_buf_out;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:49.15-49.66|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:83.16-83.17" *)
  wire \ff_inst1.Q ;
  (* hdlname = "ff_inst1 clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:49.15-49.66|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:81.15-81.18" *)
  wire \ff_inst1.clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:18.21-18.27" *)
  wire g_ibuf;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.24-17.38" *)
  wire i_buf_mux1_sel;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.39-17.53" *)
  wire i_buf_mux2_sel;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  wire \i_buf_out[0] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  wire \i_buf_out[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  wire \i_buf_out[2] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.11-5.19" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.11-5.19" *)
  wire ibuf0_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.101-5.110" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.101-5.110" *)
  wire ibuf10_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.111-5.120" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.111-5.120" *)
  wire ibuf11_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.121-5.130" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.121-5.130" *)
  wire ibuf12_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.131-5.140" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.131-5.140" *)
  wire ibuf13_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.141-5.150" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.141-5.150" *)
  wire ibuf14_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.151-5.160" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.151-5.160" *)
  wire ibuf15_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.161-5.170" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.161-5.170" *)
  wire ibuf16_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.20-5.28" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.20-5.28" *)
  wire ibuf1_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.29-5.37" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.29-5.37" *)
  wire ibuf2_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.38-5.46" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.38-5.46" *)
  wire ibuf3_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.47-5.55" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.47-5.55" *)
  wire ibuf4_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.56-5.64" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.56-5.64" *)
  wire ibuf5_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.65-5.73" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.65-5.73" *)
  wire ibuf6_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.74-5.82" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.74-5.82" *)
  wire ibuf7_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.83-5.91" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.83-5.91" *)
  wire ibuf8_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.92-5.100" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.92-5.100" *)
  wire ibuf9_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:2.17-2.19" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:2.17-2.19" *)
  wire [2:0] in;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.11-4.19" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.11-4.19" *)
  wire mux1_sel;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.20-4.28" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.20-4.28" *)
  wire mux2_sel;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:9.11-9.19" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:9.11-9.19" *)
  wire obuft_oe;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:11.12-11.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:11.12-11.15" *)
  wire out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:18.14-18.20" *)
  wire p_ibuf;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:7.17-7.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:7.17-7.25" *)
  wire [5:0] ram_addr;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[0] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[1] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[2] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[3] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[4] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[5] ;
  (* hdlname = "ram_inst we" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:98.8-98.10" *)
  wire \ram_inst.we ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:23.10-23.17" *)
  wire ram_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:8.11-8.17" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:8.11-8.17" *)
  wire ram_we;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.16-3.19" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.16-3.19" *)
  wire rst;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.10-17.23" *)
  wire rst_i_buf_out;
  fabric_primitive_example_design_1 \$auto$rs_design_edit.cc:984:execute$798  (
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 ),
    .\$auto$rs_design_edit.cc:332:add_wire_btw_prims$797 (\$auto$rs_design_edit.cc:332:add_wire_btw_prims$797 ),
    .\$auto$rs_design_edit.cc:700:execute$778 (\$auto$rs_design_edit.cc:700:execute$778 ),
    .\$auto$rs_design_edit.cc:700:execute$779 (\$auto$rs_design_edit.cc:700:execute$779 ),
    .\$auto$rs_design_edit.cc:700:execute$780 (\$auto$rs_design_edit.cc:700:execute$780 ),
    .\$auto$rs_design_edit.cc:700:execute$781 (\$auto$rs_design_edit.cc:700:execute$781 ),
    .\$auto$rs_design_edit.cc:700:execute$782 (\$auto$rs_design_edit.cc:700:execute$782 ),
    .\$auto$rs_design_edit.cc:700:execute$783 (\$auto$rs_design_edit.cc:700:execute$783 ),
    .\$auto$rs_design_edit.cc:700:execute$784 (\$auto$rs_design_edit.cc:700:execute$784 ),
    .\$auto$rs_design_edit.cc:700:execute$785 (\$auto$rs_design_edit.cc:700:execute$785 ),
    .\$auto$rs_design_edit.cc:700:execute$786 (\$auto$rs_design_edit.cc:700:execute$786 ),
    .\$auto$rs_design_edit.cc:700:execute$787 (\$auto$rs_design_edit.cc:700:execute$787 ),
    .\$auto$rs_design_edit.cc:700:execute$788 (\$auto$rs_design_edit.cc:700:execute$788 ),
    .\$auto$rs_design_edit.cc:700:execute$789 (\$auto$rs_design_edit.cc:700:execute$789 ),
    .\$auto$rs_design_edit.cc:700:execute$790 (\$auto$rs_design_edit.cc:700:execute$790 ),
    .\$auto$rs_design_edit.cc:700:execute$791 (\$auto$rs_design_edit.cc:700:execute$791 ),
    .\$auto$rs_design_edit.cc:700:execute$792 (\$auto$rs_design_edit.cc:700:execute$792 ),
    .\$auto$rs_design_edit.cc:700:execute$793 (\$auto$rs_design_edit.cc:700:execute$793 ),
    .\$auto$rs_design_edit.cc:700:execute$794 (\$auto$rs_design_edit.cc:700:execute$794 ),
    .\$auto$rs_design_edit.cc:700:execute$795 (\$auto$rs_design_edit.cc:700:execute$795 ),
    .\$iopadmap$Cout (\$iopadmap$Cout ),
    .\$iopadmap$out (\$iopadmap$out ),
    .clk_buf_out(clk_buf_out),
    .\ff_inst1.Q (\ff_inst1.Q ),
    .\ff_inst1.clk (\ff_inst1.clk ),
    .g_ibuf(g_ibuf),
    .i_buf_mux1_sel(i_buf_mux1_sel),
    .i_buf_mux2_sel(i_buf_mux2_sel),
    .\i_buf_out[0] (\i_buf_out[0] ),
    .\i_buf_out[1] (\i_buf_out[1] ),
    .\i_buf_out[2] (\i_buf_out[2] ),
    .p_ibuf(p_ibuf),
    .\ram_inst.addr[0] (\ram_inst.addr[0] ),
    .\ram_inst.addr[1] (\ram_inst.addr[1] ),
    .\ram_inst.addr[2] (\ram_inst.addr[2] ),
    .\ram_inst.addr[3] (\ram_inst.addr[3] ),
    .\ram_inst.addr[4] (\ram_inst.addr[4] ),
    .\ram_inst.addr[5] (\ram_inst.addr[5] ),
    .\ram_inst.we (\ram_inst.we ),
    .ram_out(ram_out),
    .rst(rst),
    .rst_i_buf_out(rst_i_buf_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:26.11-26.63" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.clk_buf_inst  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf0_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ff_inst1.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$clkbufmap.cc:266:execute$749 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:28.11-28.64" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst1  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf1_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.in [0]),
    .O(\$auto$rs_design_edit.cc:986:execute$799.i_buf_out[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:37.11-37.77" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst10  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf10_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ram_addr [0]),
    .O(\$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:38.11-38.77" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst11  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf11_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ram_addr [1]),
    .O(\$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:39.11-39.77" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst12  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf12_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ram_addr [2]),
    .O(\$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:40.11-40.77" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst13  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf13_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ram_addr [3]),
    .O(\$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:41.11-41.77" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst14  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf14_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ram_addr [4]),
    .O(\$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:42.11-42.77" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst15  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf15_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ram_addr [5]),
    .O(\$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:43.11-43.70" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst16  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf16_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.obuft_oe ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:29.11-29.64" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst2  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf2_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.in [1]),
    .O(\$auto$rs_design_edit.cc:986:execute$799.i_buf_out[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:30.11-30.64" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst3  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf3_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.in [2]),
    .O(\$auto$rs_design_edit.cc:986:execute$799.i_buf_out[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:31.11-31.63" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst4  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf4_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.rst ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.rst_i_buf_out )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:32.11-32.69" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst5  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf5_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.mux1_sel ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.i_buf_mux1_sel )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:33.11-33.69" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst6  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf6_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.mux2_sel ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.i_buf_mux2_sel )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:34.11-34.54" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst7  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf7_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.P ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.p_ibuf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:35.11-35.54" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst8  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf8_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.G ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.g_ibuf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:36.11-36.65" *)
  I_BUF \$auto$rs_design_edit.cc:986:execute$799.ibuf_inst9  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf9_en ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ram_we ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.ram_inst.we )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:53.11-53.42" *)
  O_BUF \$auto$rs_design_edit.cc:986:execute$799.o_buff_inst  (
    .I(\$auto$rs_design_edit.cc:986:execute$799.ram_out ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.Q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:51.12-51.65" *)
  O_BUFT \$auto$rs_design_edit.cc:986:execute$799.obuft_inst  (
    .I(\$auto$rs_design_edit.cc:986:execute$799.ff_inst1.Q ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.buft_out ),
    .T(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:332:add_wire_btw_prims$797 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$clkbufmap.cc:265:execute$745  (
    .I(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$clk ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.ff_inst1.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$clkbufmap.cc:265:execute$748  (
    .I(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$clkbufmap.cc:266:execute$749 ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.clk_buf_out )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.Cout  (
    .I(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$Cout ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.Cout )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$778 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf0_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$779 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf0_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf0_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf10_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$780 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf10_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf10_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf11_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$781 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf11_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf11_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf12_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$782 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf12_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf12_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf13_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$783 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf13_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf13_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf14_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$784 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf14_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf14_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf15_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$785 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf15_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf15_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf16_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$786 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf16_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf16_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf1_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$787 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf1_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf1_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf2_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$788 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf2_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf2_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf3_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$789 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf3_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf3_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf4_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$790 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf4_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf4_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf5_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$791 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf5_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf5_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf6_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$792 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf6_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf6_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf7_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$793 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf7_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf7_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf8_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$794 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf8_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf8_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.ibuf9_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$795 ),
    .I(\$auto$rs_design_edit.cc:986:execute$799.ibuf9_en ),
    .O(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$ibuf9_en )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$primitive_example_design_1.out  (
    .I(\$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$out ),
    .O(\$auto$rs_design_edit.cc:986:execute$799.out )
  );
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:332:add_wire_btw_prims$797  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$797 ;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$796  = \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$795  = \$auto$rs_design_edit.cc:700:execute$795 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$794  = \$auto$rs_design_edit.cc:700:execute$794 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$793  = \$auto$rs_design_edit.cc:700:execute$793 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$792  = \$auto$rs_design_edit.cc:700:execute$792 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$791  = \$auto$rs_design_edit.cc:700:execute$791 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$790  = \$auto$rs_design_edit.cc:700:execute$790 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$789  = \$auto$rs_design_edit.cc:700:execute$789 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$788  = \$auto$rs_design_edit.cc:700:execute$788 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$787  = \$auto$rs_design_edit.cc:700:execute$787 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$786  = \$auto$rs_design_edit.cc:700:execute$786 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$785  = \$auto$rs_design_edit.cc:700:execute$785 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$784  = \$auto$rs_design_edit.cc:700:execute$784 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$783  = \$auto$rs_design_edit.cc:700:execute$783 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$782  = \$auto$rs_design_edit.cc:700:execute$782 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$781  = \$auto$rs_design_edit.cc:700:execute$781 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$780  = \$auto$rs_design_edit.cc:700:execute$780 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$779  = \$auto$rs_design_edit.cc:700:execute$779 ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$auto$rs_design_edit.cc:700:execute$778  = \$auto$rs_design_edit.cc:700:execute$778 ;
  assign \ram_inst.addr[5]  = \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[5] ;
  assign \ram_inst.addr[4]  = \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[4] ;
  assign \ram_inst.addr[3]  = \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[3] ;
  assign \ram_inst.addr[2]  = \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[2] ;
  assign \ram_inst.addr[1]  = \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[1] ;
  assign \ram_inst.addr[0]  = \$auto$rs_design_edit.cc:986:execute$799.ram_inst.addr[0] ;
  assign \i_buf_out[2]  = \$auto$rs_design_edit.cc:986:execute$799.i_buf_out[2] ;
  assign \i_buf_out[1]  = \$auto$rs_design_edit.cc:986:execute$799.i_buf_out[1] ;
  assign \i_buf_out[0]  = \$auto$rs_design_edit.cc:986:execute$799.i_buf_out[0] ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$Cout  = \$iopadmap$Cout ;
  assign \$flatten$auto$rs_design_edit.cc:986:execute$799.$iopadmap$out  = \$iopadmap$out ;
  assign Cout = \$auto$rs_design_edit.cc:986:execute$799.Cout ;
  assign \$auto$rs_design_edit.cc:986:execute$799.G  = G;
  assign \$auto$rs_design_edit.cc:986:execute$799.P  = P;
  assign Q = \$auto$rs_design_edit.cc:986:execute$799.Q ;
  assign buft_out = \$auto$rs_design_edit.cc:986:execute$799.buft_out ;
  assign \$auto$rs_design_edit.cc:986:execute$799.clk  = clk;
  assign clk_buf_out = \$auto$rs_design_edit.cc:986:execute$799.clk_buf_out ;
  assign \$auto$rs_design_edit.cc:986:execute$799.ff_inst1.Q  = \ff_inst1.Q ;
  assign \ff_inst1.clk  = \$auto$rs_design_edit.cc:986:execute$799.ff_inst1.clk ;
  assign g_ibuf = \$auto$rs_design_edit.cc:986:execute$799.g_ibuf ;
  assign i_buf_mux1_sel = \$auto$rs_design_edit.cc:986:execute$799.i_buf_mux1_sel ;
  assign i_buf_mux2_sel = \$auto$rs_design_edit.cc:986:execute$799.i_buf_mux2_sel ;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf0_en  = ibuf0_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf10_en  = ibuf10_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf11_en  = ibuf11_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf12_en  = ibuf12_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf13_en  = ibuf13_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf14_en  = ibuf14_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf15_en  = ibuf15_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf16_en  = ibuf16_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf1_en  = ibuf1_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf2_en  = ibuf2_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf3_en  = ibuf3_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf4_en  = ibuf4_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf5_en  = ibuf5_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf6_en  = ibuf6_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf7_en  = ibuf7_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf8_en  = ibuf8_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.ibuf9_en  = ibuf9_en;
  assign \$auto$rs_design_edit.cc:986:execute$799.in  = in;
  assign \$auto$rs_design_edit.cc:986:execute$799.mux1_sel  = mux1_sel;
  assign \$auto$rs_design_edit.cc:986:execute$799.mux2_sel  = mux2_sel;
  assign \$auto$rs_design_edit.cc:986:execute$799.obuft_oe  = obuft_oe;
  assign out = \$auto$rs_design_edit.cc:986:execute$799.out ;
  assign p_ibuf = \$auto$rs_design_edit.cc:986:execute$799.p_ibuf ;
  assign \$auto$rs_design_edit.cc:986:execute$799.ram_addr  = ram_addr;
  assign \ram_inst.we  = \$auto$rs_design_edit.cc:986:execute$799.ram_inst.we ;
  assign \$auto$rs_design_edit.cc:986:execute$799.ram_out  = ram_out;
  assign \$auto$rs_design_edit.cc:986:execute$799.ram_we  = ram_we;
  assign \$auto$rs_design_edit.cc:986:execute$799.rst  = rst;
  assign rst_i_buf_out = \$auto$rs_design_edit.cc:986:execute$799.rst_i_buf_out ;
endmodule
