 
cpldfit:  version I.31                              Xilinx Inc.
                                  Fitter Report
Design Name: FOUR_BIT_ADDER                      Date:  3- 5-2014,  1:03AM
Device Used: XA2C32A-6-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
9  /32  ( 28%) 26  /112  ( 23%) 13  /80   ( 16%) 0  /32  (  0%) 15 /33  ( 45%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       9/16     13/40    26/56     6/16    0/1      0/1      0/1      0/1
FB2       0/16      0/40     0/56     0/16    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total     9/32     13/80    26/112    6/32    0/2      0/2      0/2      0/2 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
                                    |  I                :     0      1
Input         :    9           9    |  I/O              :    10     24
Output        :    6           6    |  GCK/IO           :     0      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    0           0    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     15          15

End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal              Total Total Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps          No.   Type      Use     STD      Style     Rate Use     State
sum<1>              3     4     FB1_1   38    I/O       O       LVCMOS18           FAST         
sum<2>              3     3     FB1_2   37    I/O       O       LVCMOS18           FAST         
v                   2     2     FB1_3   36    I/O       O       LVCMOS18           FAST         
sum<3>              3     3     FB1_4   34    GTS/I/O   O       LVCMOS18           FAST         
cout                3     3     FB1_5   33    GTS/I/O   O       LVCMOS18           FAST         
sum<0>              3     3     FB1_6   32    GTS/I/O   O       LVCMOS18           FAST         

** 3 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
c<3>                3     3     FB1_14          
N_PZ_30             3     3     FB1_15          
N_PZ_21             3     3     FB1_16          

** 9 Inputs **

Signal              Loc     Pin   Pin       Pin     I/O      I/O
Name                        No.   Type      Use     STD      Style
a<0>                FB1_7   31    GTS/I/O   I       LVCMOS18 KPR
a<1>                FB1_8   30    GSR/I/O   I       LVCMOS18 KPR
a<2>                FB1_9   29    I/O       I       LVCMOS18 KPR
a<3>                FB1_10  28    I/O       I       LVCMOS18 KPR
b<0>                FB1_11  27    I/O       I       LVCMOS18 KPR
b<1>                FB1_12  23    I/O       I       LVCMOS18 KPR
b<2>                FB1_13  22    I/O       I       LVCMOS18 KPR
b<3>                FB1_14  21    I/O       I       LVCMOS18 KPR
cin                 FB1_15  20    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               13/27
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   26/30
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
sum<1>                        3     FB1_1   38   I/O     O                 
sum<2>                        3     FB1_2   37   I/O     O                 
v                             2     FB1_3   36   I/O     O                 
sum<3>                        3     FB1_4   34   GTS/I/O O                 
cout                          3     FB1_5   33   GTS/I/O O                 
sum<0>                        3     FB1_6   32   GTS/I/O O                 
(unused)                      0     FB1_7   31   GTS/I/O I     
(unused)                      0     FB1_8   30   GSR/I/O I     
(unused)                      0     FB1_9   29   I/O     I     
(unused)                      0     FB1_10  28   I/O     I     
(unused)                      0     FB1_11  27   I/O     I     
(unused)                      0     FB1_12  23   I/O     I     
(unused)                      0     FB1_13  22   I/O     I     
c<3>                          3     FB1_14  21   I/O     I                 
N_PZ_30                       3     FB1_15  20   I/O     I                 
N_PZ_21                       3     FB1_16  19   I/O     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_21            6: a<3>              10: b<3> 
  2: N_PZ_30            7: b<0>              11: c<3> 
  3: a<0>               8: b<1>              12: cin 
  4: a<1>               9: b<2>              13: cout 
  5: a<2>             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
sum<1>            XX.X...X................................ 4       
sum<2>            .X..X...X............................... 3       
v                 ..........X.X........................... 2       
sum<3>            .....X...XX............................. 3       
cout              .....X...XX............................. 3       
sum<0>            ..X...X....X............................ 3       
c<3>              .X..X...X............................... 3       
N_PZ_30           X..X...X................................ 3       
N_PZ_21           ..X...X....X............................ 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O           
(unused)                      0     FB2_2   40   I/O           
(unused)                      0     FB2_3   41   I/O           
(unused)                      0     FB2_4   42   I/O           
(unused)                      0     FB2_5   43   GCK/I/O       
(unused)                      0     FB2_6   44   GCK/I/O       
(unused)                      0     FB2_7   1    GCK/I/O       
(unused)                      0     FB2_8   2    I/O           
(unused)                      0     FB2_9   3    I/O           
(unused)                      0     FB2_10  5    I/O           
(unused)                      0     FB2_11  6    I/O           
(unused)                      0     FB2_12  8    I/O           
(unused)                      0     FB2_13  12   I/O           
(unused)                      0     FB2_14  13   I/O           
(unused)                      0     FB2_15  14   I/O           
(unused)                      0     FB2_16  16   I/O           
*******************************  Equations  ********************************

********** Mapped Logic **********


N_PZ_21 <= ((b(0) AND a(0))
	OR (b(0) AND NOT a(0) AND cin)
	OR (NOT b(0) AND a(0) AND cin));


N_PZ_30 <= ((NOT b(1) AND NOT a(1))
	OR (NOT b(1) AND NOT N_PZ_21)
	OR (NOT a(1) AND NOT N_PZ_21));


c(3) <= ((NOT b(2) AND NOT a(2))
	OR (b(2) AND NOT a(2) AND N_PZ_30)
	OR (NOT b(2) AND a(2) AND N_PZ_30));


cout <= NOT (((NOT b(3) AND NOT a(3))
	OR (b(3) AND NOT a(3) AND c(3))
	OR (NOT b(3) AND a(3) AND c(3))));


sum(0) <= b(0)
	XOR ((a(0) AND NOT cin)
	OR (NOT a(0) AND cin));


sum(1) <= N_PZ_30
	XOR ((N_PZ_30 AND NOT b(1) AND NOT a(1) AND NOT N_PZ_21)
	OR (NOT N_PZ_30 AND b(1) AND a(1) AND N_PZ_21));


sum(2) <= b(2)
	XOR ((a(2) AND N_PZ_30)
	OR (NOT a(2) AND NOT N_PZ_30));


sum(3) <= b(3)
	XOR ((a(3) AND c(3))
	OR (NOT a(3) AND NOT c(3)));


v <= ((c(3) AND cout)
	OR (NOT c(3) AND NOT cout));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA2C32A-6-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XA2C32A-6-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 b<1>                          
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 KPR                              27 b<0>                          
  6 KPR                              28 a<3>                          
  7 VCCIO-UNUSED                     29 a<2>                          
  8 KPR                              30 a<1>                          
  9 TDI                              31 a<0>                          
 10 TMS                              32 sum<0>                        
 11 TCK                              33 cout                          
 12 KPR                              34 sum<3>                        
 13 KPR                              35 VCCAUX                        
 14 KPR                              36 v                             
 15 VCC                              37 sum<2>                        
 16 KPR                              38 sum<1>                        
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 KPR                           
 20 cin                              42 KPR                           
 21 b<3>                             43 KPR                           
 22 b<2>                             44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c*-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
