# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exam Oppgave 1.srcs/sources_1/new/Greater_Than.vhd" \

# Do not sort compile order
nosort
