# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../rtl/src/if_neuron.v" \
"../../../../../../rtl/tb/if_neuron_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
