#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  8 06:05:42 2024
# Process ID: 5232
# Current directory: C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40996 C:\Users\rodi3\iCloudDrive\NUS Y2S1\EE2026\Project\MODS\MODS.xpr
# Log file: C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/vivado.log
# Journal file: C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Oct  8 06:14:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.runs/synth_1/runme.log
[Tue Oct  8 06:14:53 2024] Launched impl_1...
Run output will be captured here: C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB47CFA
set_property PROGRAM.FILE {C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top_student' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_student_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:105]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:107]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:109]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:110]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/Top_Student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Student
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/pixel_index_to_xy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_index_to_xy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/s123_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s123_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/s123_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s123_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/s4_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s4_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/task_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sim_1/new/test_top_student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top_student
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63befdab578c422a95f612615b25a4cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_student_behav xil_defaultlib.test_top_student xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v" Line 36. Module Oled_Display_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flexible_clock_module
Compiling module xil_defaultlib.Oled_Display_default
Compiling module xil_defaultlib.pixel_index_to_xy
Compiling module xil_defaultlib.s123_input
Compiling module xil_defaultlib.s123_control
Compiling module xil_defaultlib.s4_control
Compiling module xil_defaultlib.task_4b
Compiling module xil_defaultlib.Top_Student
Compiling module xil_defaultlib.test_top_student
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_student_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/rodi3/iCloudDrive/NUS -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/rodi3/iCloudDrive/NUS" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  8 06:19:58 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1617.598 ; gain = 0.035
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_student_behav -key {Behavioral:sim_1:Functional:test_top_student} -tclbatch {test_top_student.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_top_student.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_student_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1658.227 ; gain = 44.281
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/test_top_student/dut/task_4b_mod}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1658.227 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1658.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top_student' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_student_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:105]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:107]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:109]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:110]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/Top_Student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Student
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/pixel_index_to_xy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_index_to_xy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/s123_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s123_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/s123_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s123_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/s4_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s4_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/new/task_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sim_1/new/test_top_student.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top_student
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 63befdab578c422a95f612615b25a4cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_student_behav xil_defaultlib.test_top_student xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.srcs/sources_1/imports/Desktop/Oled_Display.v" Line 36. Module Oled_Display_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flexible_clock_module
Compiling module xil_defaultlib.Oled_Display_default
Compiling module xil_defaultlib.pixel_index_to_xy
Compiling module xil_defaultlib.s123_input
Compiling module xil_defaultlib.s123_control
Compiling module xil_defaultlib.s4_control
Compiling module xil_defaultlib.task_4b
Compiling module xil_defaultlib.Top_Student
Compiling module xil_defaultlib.test_top_student
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_student_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rodi3/iCloudDrive/NUS Y2S1/EE2026/Project/MODS/MODS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_student_behav -key {Behavioral:sim_1:Functional:test_top_student} -tclbatch {test_top_student.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_top_student.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_student_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1658.227 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/test_top_student/dut/task_4b_mod}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:01:19 ; elapsed = 00:02:16 . Memory (MB): peak = 1658.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 06:33:07 2024...
