

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro_1'
================================================================
* Date:           Thu Apr 25 22:46:31 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_processor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.60|     3.254|        0.82|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1848961|  1848961|  1848961|  1848961|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1848960|  1848960|      1926|          -|          -|   960|    no    |
        | + loop_width  |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond113_i)
3 --> 
	8  / (exitcond_i4)
	4  / (!exitcond_i4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_nogamma_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_nogamma_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_nogamma_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_crop_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_crop_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_crop_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %video_crop.exit"   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_V_3 = phi i10 [ %r_V, %0 ], [ 0, %newFuncRoot ]"   --->   Operation 16 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.77ns)   --->   "%exitcond113_i = icmp eq i10 %t_V_3, -64" [hls_video_processor/hls_video_processor.cpp:142->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 17 'icmp' 'exitcond113_i' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 960, i64 960, i64 960)"   --->   Operation 18 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%r_V = add i10 %t_V_3, 1" [hls_video_processor/hls_video_processor.cpp:142->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 19 'add' 'r_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond113_i, label %gamma_to_linear.exit.exitStub, label %2" [hls_video_processor/hls_video_processor.cpp:142->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind" [hls_video_processor/hls_video_processor.cpp:142->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 21 'specloopname' <Predicate = (!exitcond113_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [hls_video_processor/hls_video_processor.cpp:142->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 22 'specregionbegin' 'tmp_28' <Predicate = (!exitcond113_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [hls_video_processor/hls_video_processor.cpp:143->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 23 'br' <Predicate = (!exitcond113_i)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = (exitcond113_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %2 ], [ %c_V, %"operator>>.exit.i11" ]"   --->   Operation 25 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.88ns)   --->   "%exitcond_i4 = icmp eq i11 %t_V_1, -128" [hls_video_processor/hls_video_processor.cpp:143->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 26 'icmp' 'exitcond_i4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.63ns)   --->   "%c_V = add i11 %t_V_1, 1" [hls_video_processor/hls_video_processor.cpp:143->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 28 'add' 'c_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_i4, label %0, label %"operator>>.exit.i11"" [hls_video_processor/hls_video_processor.cpp:143->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.88>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:148->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 30 'specregionbegin' 'tmp_29' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:148->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 31 'specprotocol' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.88ns)   --->   "%tmp_44 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_crop_data_stream_0_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:148->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 32 'read' 'tmp_44' <Predicate = (!exitcond_i4)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_30 = zext i8 %tmp_44 to i64" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 33 'zext' 'tmp_30' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.88ns)   --->   "%tmp_45 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_crop_data_stream_1_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:148->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 34 'read' 'tmp_45' <Predicate = (!exitcond_i4)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_39_1 = zext i8 %tmp_45 to i64" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 35 'zext' 'tmp_39_1' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.88ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_crop_data_stream_2_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:148->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 36 'read' 'tmp' <Predicate = (!exitcond_i4)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_39_2 = zext i8 %tmp to i64" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 37 'zext' 'tmp_39_2' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_29)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:148->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 38 'specregionend' 'empty_63' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%lut_srgb_decode_addr = getelementptr [256 x i12]* @lut_srgb_decode, i64 0, i64 %tmp_30" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 39 'getelementptr' 'lut_srgb_decode_addr' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%lut_srgb_decode_addr_1 = getelementptr [256 x i12]* @lut_srgb_decode, i64 0, i64 %tmp_39_1" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 40 'getelementptr' 'lut_srgb_decode_addr_1' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%lut_srgb_decode_addr_2 = getelementptr [256 x i12]* @lut_srgb_decode, i64 0, i64 %tmp_39_2" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 41 'getelementptr' 'lut_srgb_decode_addr_2' <Predicate = (!exitcond_i4)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 42 [2/2] (3.25ns)   --->   "%tmp_41 = load i12* %lut_srgb_decode_addr, align 2" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 42 'load' 'tmp_41' <Predicate = (!exitcond_i4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 256> <ROM>
ST_5 : Operation 43 [2/2] (3.25ns)   --->   "%tmp_42 = load i12* %lut_srgb_decode_addr_1, align 2" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 43 'load' 'tmp_42' <Predicate = (!exitcond_i4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 256> <ROM>
ST_5 : Operation 44 [2/2] (3.25ns)   --->   "%tmp_43 = load i12* %lut_srgb_decode_addr_2, align 2" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 44 'load' 'tmp_43' <Predicate = (!exitcond_i4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 45 [1/2] (3.25ns)   --->   "%tmp_41 = load i12* %lut_srgb_decode_addr, align 2" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 45 'load' 'tmp_41' <Predicate = (!exitcond_i4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 256> <ROM>
ST_6 : Operation 46 [1/2] (3.25ns)   --->   "%tmp_42 = load i12* %lut_srgb_decode_addr_1, align 2" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 46 'load' 'tmp_42' <Predicate = (!exitcond_i4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 256> <ROM>
ST_6 : Operation 47 [1/2] (3.25ns)   --->   "%tmp_43 = load i12* %lut_srgb_decode_addr_2, align 2" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 47 'load' 'tmp_43' <Predicate = (!exitcond_i4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 2.88>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [hls_video_processor/hls_video_processor.cpp:143->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 48 'specloopname' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [hls_video_processor/hls_video_processor.cpp:143->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 49 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [hls_video_processor/hls_video_processor.cpp:145->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 50 'specpipeline' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_31 = zext i12 %tmp_41 to i32" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 51 'zext' 'tmp_31' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_32 = zext i12 %tmp_42 to i32" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 52 'zext' 'tmp_32' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_33 = zext i12 %tmp_43 to i32" [hls_video_processor/hls_video_processor.cpp:152->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 53 'zext' 'tmp_33' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:156->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 54 'specregionbegin' 'tmp_34' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:156->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 55 'specprotocol' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %img_nogamma_data_stream_0_V, i32 %tmp_31)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:156->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 56 'write' <Predicate = (!exitcond_i4)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 57 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %img_nogamma_data_stream_1_V, i32 %tmp_32)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:156->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 57 'write' <Predicate = (!exitcond_i4)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 58 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %img_nogamma_data_stream_2_V, i32 %tmp_33)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:156->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 58 'write' <Predicate = (!exitcond_i4)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_34)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:156->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 59 'specregionend' 'empty_64' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_s)" [hls_video_processor/hls_video_processor.cpp:157->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 60 'specregionend' 'empty_65' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [hls_video_processor/hls_video_processor.cpp:143->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 61 'br' <Predicate = (!exitcond_i4)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_28)" [hls_video_processor/hls_video_processor.cpp:158->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 62 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "br label %video_crop.exit" [hls_video_processor/hls_video_processor.cpp:142->hls_video_processor/hls_video_processor.cpp:422]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_crop_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_crop_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_crop_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_nogamma_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_nogamma_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_nogamma_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lut_srgb_decode]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9             (specinterface    ) [ 000000000]
StgValue_10            (specinterface    ) [ 000000000]
StgValue_11            (specinterface    ) [ 000000000]
StgValue_12            (specinterface    ) [ 000000000]
StgValue_13            (specinterface    ) [ 000000000]
StgValue_14            (specinterface    ) [ 000000000]
StgValue_15            (br               ) [ 011111111]
t_V_3                  (phi              ) [ 001000000]
exitcond113_i          (icmp             ) [ 001111111]
StgValue_18            (speclooptripcount) [ 000000000]
r_V                    (add              ) [ 011111111]
StgValue_20            (br               ) [ 000000000]
StgValue_21            (specloopname     ) [ 000000000]
tmp_28                 (specregionbegin  ) [ 000111111]
StgValue_23            (br               ) [ 001111111]
StgValue_24            (ret              ) [ 000000000]
t_V_1                  (phi              ) [ 000100000]
exitcond_i4            (icmp             ) [ 001111111]
StgValue_27            (speclooptripcount) [ 000000000]
c_V                    (add              ) [ 001111111]
StgValue_29            (br               ) [ 000000000]
tmp_29                 (specregionbegin  ) [ 000000000]
StgValue_31            (specprotocol     ) [ 000000000]
tmp_44                 (read             ) [ 000000000]
tmp_30                 (zext             ) [ 000000000]
tmp_45                 (read             ) [ 000000000]
tmp_39_1               (zext             ) [ 000000000]
tmp                    (read             ) [ 000000000]
tmp_39_2               (zext             ) [ 000000000]
empty_63               (specregionend    ) [ 000000000]
lut_srgb_decode_addr   (getelementptr    ) [ 000101100]
lut_srgb_decode_addr_1 (getelementptr    ) [ 000101100]
lut_srgb_decode_addr_2 (getelementptr    ) [ 000101100]
tmp_41                 (load             ) [ 000100010]
tmp_42                 (load             ) [ 000100010]
tmp_43                 (load             ) [ 000100010]
StgValue_48            (specloopname     ) [ 000000000]
tmp_s                  (specregionbegin  ) [ 000000000]
StgValue_50            (specpipeline     ) [ 000000000]
tmp_31                 (zext             ) [ 000000000]
tmp_32                 (zext             ) [ 000000000]
tmp_33                 (zext             ) [ 000000000]
tmp_34                 (specregionbegin  ) [ 000000000]
StgValue_55            (specprotocol     ) [ 000000000]
StgValue_56            (write            ) [ 000000000]
StgValue_57            (write            ) [ 000000000]
StgValue_58            (write            ) [ 000000000]
empty_64               (specregionend    ) [ 000000000]
empty_65               (specregionend    ) [ 000000000]
StgValue_61            (br               ) [ 001111111]
empty                  (specregionend    ) [ 000000000]
StgValue_63            (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_crop_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_crop_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_crop_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_crop_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_crop_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_crop_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_nogamma_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_nogamma_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_nogamma_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_nogamma_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_nogamma_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_nogamma_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lut_srgb_decode">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_srgb_decode"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_44_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_45_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_56_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/7 "/>
</bind>
</comp>

<comp id="95" class="1004" name="StgValue_57_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="12" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/7 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_58_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="lut_srgb_decode_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_srgb_decode_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lut_srgb_decode_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_srgb_decode_addr_1/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="lut_srgb_decode_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_srgb_decode_addr_2/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="1"/>
<pin id="135" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="12" slack="1"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="9" bw="12" slack="2147483647"/>
<pin id="141" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="12" slack="1"/>
<pin id="138" dir="1" index="7" bw="12" slack="1"/>
<pin id="142" dir="1" index="11" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_41/5 tmp_42/5 tmp_43/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="t_V_3_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="1"/>
<pin id="145" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="t_V_3_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="t_V_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="1"/>
<pin id="156" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="t_V_1_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="exitcond113_i_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond113_i/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="r_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="exitcond_i4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i4/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="c_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_V/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_30_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_39_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_1/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_39_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_2/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_31_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_32_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_33_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="216" class="1005" name="exitcond113_i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond113_i "/>
</bind>
</comp>

<comp id="220" class="1005" name="r_V_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="225" class="1005" name="exitcond_i4_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i4 "/>
</bind>
</comp>

<comp id="229" class="1005" name="c_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="lut_srgb_decode_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lut_srgb_decode_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="lut_srgb_decode_addr_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lut_srgb_decode_addr_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="lut_srgb_decode_addr_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lut_srgb_decode_addr_2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_41_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="1"/>
<pin id="251" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_42_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="1"/>
<pin id="256" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_43_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="1"/>
<pin id="261" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="68" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="68" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="147" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="147" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="158" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="158" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="70" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="197"><net_src comp="76" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="202"><net_src comp="82" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="219"><net_src comp="165" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="171" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="228"><net_src comp="177" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="183" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="237"><net_src comp="109" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="242"><net_src comp="116" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="247"><net_src comp="123" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="130" pin=5"/></net>

<net id="252"><net_src comp="130" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="257"><net_src comp="130" pin="7"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="262"><net_src comp="130" pin="11"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="212" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_nogamma_data_stream_0_V | {7 }
	Port: img_nogamma_data_stream_1_V | {7 }
	Port: img_nogamma_data_stream_2_V | {7 }
 - Input state : 
	Port: Loop_loop_height_pro.1 : img_crop_data_stream_0_V | {4 }
	Port: Loop_loop_height_pro.1 : img_crop_data_stream_1_V | {4 }
	Port: Loop_loop_height_pro.1 : img_crop_data_stream_2_V | {4 }
	Port: Loop_loop_height_pro.1 : lut_srgb_decode | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond113_i : 1
		r_V : 1
		StgValue_20 : 2
	State 3
		exitcond_i4 : 1
		c_V : 1
		StgValue_29 : 2
	State 4
		empty_63 : 1
		lut_srgb_decode_addr : 1
		lut_srgb_decode_addr_1 : 1
		lut_srgb_decode_addr_2 : 1
	State 5
	State 6
	State 7
		StgValue_56 : 1
		StgValue_57 : 1
		StgValue_58 : 1
		empty_64 : 1
		empty_65 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        r_V_fu_171        |    0    |    14   |
|          |        c_V_fu_183        |    0    |    13   |
|----------|--------------------------|---------|---------|
|   icmp   |   exitcond113_i_fu_165   |    0    |    13   |
|          |    exitcond_i4_fu_177    |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |     tmp_44_read_fu_70    |    0    |    0    |
|   read   |     tmp_45_read_fu_76    |    0    |    0    |
|          |      tmp_read_fu_82      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  StgValue_56_write_fu_88 |    0    |    0    |
|   write  |  StgValue_57_write_fu_95 |    0    |    0    |
|          | StgValue_58_write_fu_102 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_30_fu_189      |    0    |    0    |
|          |      tmp_39_1_fu_194     |    0    |    0    |
|   zext   |      tmp_39_2_fu_199     |    0    |    0    |
|          |       tmp_31_fu_204      |    0    |    0    |
|          |       tmp_32_fu_208      |    0    |    0    |
|          |       tmp_33_fu_212      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    53   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          c_V_reg_229         |   11   |
|     exitcond113_i_reg_216    |    1   |
|      exitcond_i4_reg_225     |    1   |
|lut_srgb_decode_addr_1_reg_239|    8   |
|lut_srgb_decode_addr_2_reg_244|    8   |
| lut_srgb_decode_addr_reg_234 |    8   |
|          r_V_reg_220         |   10   |
|         t_V_1_reg_154        |   11   |
|         t_V_3_reg_143        |   10   |
|        tmp_41_reg_249        |   12   |
|        tmp_42_reg_254        |   12   |
|        tmp_43_reg_259        |   12   |
+------------------------------+--------+
|             Total            |   104  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   53   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   104  |    -   |
+-----------+--------+--------+
|   Total   |   104  |   53   |
+-----------+--------+--------+
