- {MinimumRequiredVersion: 4.33.0}
- aldebaran
- gfx90a
- [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device 7400, Device
    740c]
- Activation: false
  ActivationComputeDataType: 4
  ActivationHPA: false
  ActivationType: none
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: []
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 4
  DestDataType: 4
  Fp16AltImpl: false
  GroupedGemm: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  StridedBatched: true
  TLUA: true
  TLUB: true
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 0
  TransposeB: 1
  UseBeta: true
  UseBias: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleD: false
- - 1LDSBuffer: 0
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 64
    LVCB: 64
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    ProblemType:
      Activation: false
      ActivationComputeDataType: 4
      ActivationHPA: false
      ActivationType: none
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 1
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bjlk_HHS_BH_MT128x128x16_MI32x32x8x1_SN_1LDSB0_GRVW2_MIWT4_1_PLR3_SS1_SU0_SUS0_SRVW0_SVW4_VW4_WG32_8_1_WGM2
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 1
    ThreadTileA: 64
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 2
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 64
    LVCB: 64
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 8192
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    ProblemType:
      Activation: false
      ActivationComputeDataType: 4
      ActivationHPA: false
      ActivationType: none
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 1
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bjlk_HHS_BH_MT128x128x16_MI32x32x8x1_SN_1LDSB0_GRVW2_MIWT4_1_PLR3_SS1_SU0_SUS0_SRVW0_SVW4_VW4_WG32_8_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 1
    ThreadTileA: 64
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 2
    GlobalLoadVectorWidthB: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 7680
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1536
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 3
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    ProblemType:
      Activation: false
      ActivationComputeDataType: 4
      ActivationHPA: false
      ActivationType: none
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 1
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bjlk_HHS_BH_MT128x96x16_MI32x32x8x1_SN_1LDSB0_GRVW2_MIWT1_3_NLCB3_PLR3_SS0_SU0_SUS0_SRVW4_SVW4_VW4_WG128_2_1_WGM1
    SourceSwap: 0
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 8
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 13312
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1024
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 32
    MacroTileA: 128
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 5
    ProblemType:
      Activation: false
      ActivationComputeDataType: 4
      ActivationHPA: false
      ActivationType: none
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 1
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bjlk_HHS_BH_MT128x32x32_MI32x32x8x1_SN_GRVW8_MIWT1_1_PLR5_SS0_SU0_SUS0_SRVW4_SVW4_VW8_WG128_2_1_WGM1
    SourceSwap: 0
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 8
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 1
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 0, 10]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 12800
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 512
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 256
    MacroTile1: 32
    MacroTileA: 256
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    ProblemType:
      Activation: false
      ActivationComputeDataType: 4
      ActivationHPA: false
      ActivationType: none
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 1
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bjlk_HHS_BH_MT256x32x16_MI32x32x8x1_SN_1LDSB0_GRVW8_MIWT2_1_PLR3_SS0_SU0_SUS0_SRVW4_SVW4_VW2_WGM15
    SourceSwap: 0
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreRemapVectorWidth: 4
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 0
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 15
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
- [2, 3, 0, 1]
- - - [4096, 4096, 16, 40, 4096, 4096, 4096, 4096]
    - [0, 43297.4]
  - - [1024, 1024, 16, 80, 1024, 1024, 1024, 1024]
    - [1, 65793.0]
  - - [4096, 77, 16, 40, 4096, 4096, 4096, 77]
    - [2, 16194.7]
  - - [256, 77, 16, 160, 256, 256, 256, 77]
    - [3, 13279.7]
  - - [1024, 77, 16, 80, 1024, 1024, 1024, 77]
    - [4, 19993.0]
- null
- null
- DeviceEfficiency
