Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Asus/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4415bba8edab44468796c9f8145c4353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_func_tb_behav xil_defaultlib.my_func_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.res_to_seg7
Compiling module xil_defaultlib.my_func
Compiling module xil_defaultlib.my_func_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_func_tb_behav
