v 20150930 2
C 37600 38200 0 0 0 title-A-cibolo.sym
{
T 58500 38200 5 10 1 1 0 0 1
file=pyflex_patch_panel.sch
T 62600 37900 5 10 1 1 0 0 1
drawn-by=John Griessen
T 58700 37900 5 10 1 1 0 0 1
first-pagenum=1
T 59400 37900 5 10 1 1 0 0 1
last-pagenum=2
T 62600 38200 5 10 1 1 0 0 1
rev=2018-04-15 v0.6
T 64400 43800 5 18 1 1 270 0 1
title2=Culture Shock PYFLEX Patch Panel
}
C 56100 40000 1 0 1 ffc-zif-20.sym
{
T 54593 44446 5 10 0 0 0 6 1
symversion=0.2
T 54558 45292 5 10 0 0 0 6 1
device=zif_connector
T 55800 46900 5 10 1 1 90 6 1
refdes=JA
T 56100 40000 5 10 0 0 0 0 1
value=conn
T 56100 40000 5 10 0 0 0 0 1
footprint=ffc_zif_20_1.25.lht
}
N 47100 40800 54800 40800 4
N 50100 45600 54800 45600 4
N 51900 42900 54800 42900 4
N 50100 46200 54800 46200 4
N 54800 42300 51900 42300 4
N 54800 41700 51900 41700 4
N 54800 42600 50100 42600 4
N 54800 43200 50100 43200 4
N 54800 43500 51900 43500 4
N 47100 45000 49200 45000 4
N 47100 45300 51000 45300 4
N 47100 46500 54800 46500 4
N 47100 44400 49200 44400 4
N 51900 45900 54800 45900 4
N 55100 47100 54700 47100 4
N 54700 47100 54700 46500 4
N 55100 40200 54700 40200 4
N 54700 40200 54700 40800 4
C 45800 47300 1 180 1 ffc-zif-20.sym
{
T 47307 42854 5 10 0 0 180 6 1
symversion=0.2
T 47342 42408 5 10 0 0 180 6 1
device=zif_connector
T 46100 40400 5 10 1 1 270 6 1
refdes=JB
T 45800 47300 5 10 0 0 0 0 1
value=conn
T 45800 47300 5 10 0 0 0 0 1
footprint=ffc_zif_20_1.25.lht
}
N 51900 44100 54800 44100 4
N 54800 41100 51900 41100 4
N 47100 44700 51000 44700 4
N 50100 43800 54800 43800 4
N 47100 42000 49200 42000 4
N 49200 45600 47100 45600 4
N 51000 42900 47100 42900 4
N 49200 41400 47100 41400 4
N 49200 46200 47100 46200 4
N 47100 42300 51000 42300 4
N 47100 41700 51000 41700 4
N 47100 42600 49200 42600 4
N 47100 43200 49200 43200 4
N 47100 43500 51000 43500 4
N 51000 45900 47100 45900 4
N 47200 47100 47200 46500 4
N 47200 40200 47200 40800 4
N 51000 44100 47100 44100 4
N 47100 41100 51000 41100 4
N 49200 43800 47100 43800 4
N 47200 47100 46800 47100 4
N 46800 40200 47200 40200 4
N 54800 41400 50100 41400 4
T 56900 42000 9 12 1 0 0 0 1
TIM2_CH1
T 56300 42800 9 12 1 0 0 0 1
TIM2_CH2
T 58200 42000 9 12 1 0 0 0 1
TIM2_CH4
C 49200 41300 1 0 0 resistor-2.sym
{
T 49600 41650 5 10 0 0 0 0 1
device=RESISTOR
T 50000 41500 5 10 1 1 0 0 1
refdes=R3
T 49600 41300 5 10 1 1 0 0 1
value=0
T 49100 41100 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 51000 41600 1 0 0 resistor-2.sym
{
T 51400 41950 5 10 0 0 0 0 1
device=RESISTOR
T 51800 41800 5 10 1 1 0 0 1
refdes=R4
T 51400 41600 5 10 1 1 0 0 1
value=0
T 51000 41600 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 51000 41000 1 0 0 resistor-2.sym
{
T 51400 41350 5 10 0 0 0 0 1
device=RESISTOR
T 51800 41200 5 10 1 1 0 0 1
refdes=R2
T 51400 41000 5 10 1 1 0 0 1
value=0
T 51000 41000 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 49200 41900 1 0 0 resistor-2.sym
{
T 49600 42250 5 10 0 0 0 0 1
device=RESISTOR
T 50000 42100 5 10 1 1 0 0 1
refdes=R5
T 49600 41900 5 10 1 1 0 0 1
value=0
T 49200 41900 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 51000 42200 1 0 0 resistor-2.sym
{
T 51400 42550 5 10 0 0 0 0 1
device=RESISTOR
T 51800 42400 5 10 1 1 0 0 1
refdes=R6
T 51400 42200 5 10 1 1 0 0 1
value=0
T 51000 42200 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
N 54800 42000 50100 42000 4
C 51000 42800 1 0 0 resistor-2.sym
{
T 51400 43150 5 10 0 0 0 0 1
device=RESISTOR
T 51800 43000 5 10 1 1 0 0 1
refdes=R8
T 51400 42800 5 10 1 1 0 0 1
value=0
T 51000 42800 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 49200 42500 1 0 0 resistor-2.sym
{
T 49600 42500 5 10 1 1 0 0 1
value=0
T 49600 42850 5 10 0 0 0 0 1
device=RESISTOR
T 50000 42700 5 10 1 1 0 0 1
refdes=R7
T 49200 42500 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 49200 43100 1 0 0 resistor-2.sym
{
T 49600 43100 5 10 1 1 0 0 1
value=0
T 49600 43450 5 10 0 0 0 0 1
device=RESISTOR
T 50000 43300 5 10 1 1 0 0 1
refdes=R9
T 49200 43100 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 51000 43400 1 0 0 resistor-2.sym
{
T 51400 43400 5 10 1 1 0 0 1
value=0
T 51400 43750 5 10 0 0 0 0 1
device=RESISTOR
T 51800 43600 5 10 1 1 0 0 1
refdes=R10
T 51000 43400 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 49200 43700 1 0 0 resistor-2.sym
{
T 49600 43700 5 10 1 1 0 0 1
value=0
T 49600 44050 5 10 0 0 0 0 1
device=RESISTOR
T 50000 43900 5 10 1 1 0 0 1
refdes=R11
T 49200 43700 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 51000 44000 1 0 0 resistor-2.sym
{
T 51400 44000 5 10 1 1 0 0 1
value=0
T 51400 44350 5 10 0 0 0 0 1
device=RESISTOR
T 51800 44200 5 10 1 1 0 0 1
refdes=R12
T 51000 44000 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 49200 44300 1 0 0 resistor-2.sym
{
T 49600 44300 5 10 1 1 0 0 1
value=0
T 49600 44650 5 10 0 0 0 0 1
device=RESISTOR
T 50000 44500 5 10 1 1 0 0 1
refdes=R13
T 49200 44300 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 51000 44600 1 0 0 resistor-2.sym
{
T 51400 44600 5 10 1 1 0 0 1
value=0
T 51400 44950 5 10 0 0 0 0 1
device=RESISTOR
T 51800 44800 5 10 1 1 0 0 1
refdes=R14
T 51000 44600 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 49200 44900 1 0 0 resistor-2.sym
{
T 49600 44900 5 10 1 1 0 0 1
value=0
T 49600 45250 5 10 0 0 0 0 1
device=RESISTOR
T 50000 45100 5 10 1 1 0 0 1
refdes=R15
T 49200 44900 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 51000 45200 1 0 0 resistor-2.sym
{
T 51400 45200 5 10 1 1 0 0 1
value=0
T 51400 45550 5 10 0 0 0 0 1
device=RESISTOR
T 51800 45400 5 10 1 1 0 0 1
refdes=R16
T 51000 45200 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 49200 45500 1 0 0 resistor-2.sym
{
T 49600 45500 5 10 1 1 0 0 1
value=0
T 49600 45850 5 10 0 0 0 0 1
device=RESISTOR
T 50000 45700 5 10 1 1 0 0 1
refdes=R17
T 49200 45500 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 51000 45800 1 0 0 resistor-2.sym
{
T 51400 45800 5 10 1 1 0 0 1
value=0
T 51400 46150 5 10 0 0 0 0 1
device=RESISTOR
T 51800 46000 5 10 1 1 0 0 1
refdes=R18
T 51000 45800 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
C 49200 46100 1 0 0 resistor-2.sym
{
T 49600 46100 5 10 1 1 0 0 1
value=0
T 49600 46450 5 10 0 0 0 0 1
device=RESISTOR
T 50000 46300 5 10 1 1 0 0 1
refdes=R1
T 49200 46100 5 10 0 0 0 0 1
footprint=RESC1608N.lht
}
N 51900 45300 54800 45300 4
N 51900 44700 54800 44700 4
N 50100 44400 54800 44400 4
N 50100 45000 54800 45000 4
T 45200 41100 9 12 1 0 0 0 1
PC13
T 45300 41700 9 12 1 0 0 0 1
VSS
T 45300 42300 9 12 1 0 0 0 1
VSS
T 45300 42600 9 12 1 0 0 0 1
VSS
T 45300 43200 9 12 1 0 0 0 1
VSS
T 45300 43500 9 12 1 0 0 0 1
VSS
T 45300 44400 9 12 1 0 0 0 1
VSS
T 45300 44700 9 12 1 0 0 0 1
VSS
T 44200 45600 9 12 1 0 0 0 1
18V_ONBOARD
T 44100 46200 9 12 1 0 0 0 1
PA4_HV_SENSE
T 45300 46500 9 12 1 0 0 0 1
VSS
T 44200 45900 9 12 1 0 0 0 1
18V_ONBOARD
T 45300 45000 9 12 1 0 0 0 1
VSS
T 45300 45300 9 12 1 0 0 0 1
VSS
T 44100 44100 9 12 1 0 0 0 1
PA3_TIM2_CH4
T 45300 43800 9 12 1 0 0 0 1
PA2
T 44200 42900 9 12 1 0 0 0 1
PA1_TIM2_CH2
T 45300 40800 9 12 1 0 0 0 1
VSS
T 44200 42000 9 12 1 0 0 0 1
PA0_TIM2_CH1
T 43400 41400 9 12 1 0 0 0 1
PA5_CURRENT_SENSE
