# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../finish3.srcs/sources_1/imports/ALU实验/ALU.v" \
"../../../../finish3.srcs/sources_1/new/ALU_ctr.v" \
"../../../../finish3.srcs/sources_1/new/CPU_ctr_mul.v" \
"../../../../finish3.srcs/sources_1/new/CPU_top.v" \
"../../../../finish3.srcs/sources_1/new/Extend_Unit.v" \
"../../../../finish3.srcs/sources_1/new/IR.v" \
"../../../../finish3.srcs/sources_1/new/Ins_Memory.v" \
"../../../../finish3.srcs/sources_1/new/Memory.v" \
"../../../../finish3.srcs/sources_1/new/Mul_4to1.v" \
"../../../../finish3.srcs/sources_1/new/Multiplexer.v" \
"../../../../finish3.srcs/sources_1/new/Multiplexer_5.v" \
"../../../../finish3.srcs/sources_1/new/PC.v" \
"../../../../finish3.srcs/sources_1/new/PC_beq.v" \
"../../../../finish3.srcs/sources_1/imports/ALU实验/RegFile.v" \
"../../../../finish3.srcs/sources_1/new/Reg_temp.v" \
"../../../../finish3.srcs/sources_1/new/jump_PC.v" \
"../../../../finish3.srcs/sim_1/new/CPU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
