<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 1991-2006 Altera Corporation<br>
-- Your use of Altera Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Altera Program License <br>
-- Subscription Agreement, Altera MegaCore Function License <br>
-- Agreement, or other applicable license agreement, including, <br>
-- without limitation, that your use is for the sole purpose of <br>
-- programming logic devices manufactured by Altera and sold by <br>
-- Altera or its authorized distributors.  Please refer to the <br>
-- applicable agreement for further details.<br>
<P> --C1_SHIFTOUT[31] is PCM3006:inst6|SHIFTOUT[31] at LC_X36_Y17_N7
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[31]_lut_out">C1_SHIFTOUT[31]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[30]">C1_SHIFTOUT[30]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_R_IN[15]">C1_R_IN[15]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[30]">C1_SHIFTOUT[30]</A>);
<P><A NAME="C1_SHIFTOUT[31]">C1_SHIFTOUT[31]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[31]_lut_out">C1_SHIFTOUT[31]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_LRCOUT_INT is PCM3006:inst6|LRCOUT_INT at LC_X32_Y16_N6
<P> --operation mode is normal

<P><A NAME="C1_LRCOUT_INT_lut_out">C1_LRCOUT_INT_lut_out</A> = <A HREF="#C1L1">C1L1</A>;
<P><A NAME="C1_LRCOUT_INT">C1_LRCOUT_INT</A> = DFFEAS(<A HREF="#C1_LRCOUT_INT_lut_out">C1_LRCOUT_INT_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , , , , , );


<P> --A1L7 is altera_internal_jtag~TDO at JTAG_X1_Y13_N1
<P><A NAME="A1L7">A1L7</A> = STRATIX_ELA(<A HREF="#altera_reserved_tms">altera_reserved_tms</A>, <A HREF="#altera_reserved_tck">altera_reserved_tck</A>, <A HREF="#altera_reserved_tdi">altera_reserved_tdi</A>, , , !<A HREF="#D1_hub_tdo">D1_hub_tdo</A>);

<P> --A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X1_Y13_N1
<P><A NAME="A1L8">A1L8</A> = STRATIX_ELA(<A HREF="#altera_reserved_tms">altera_reserved_tms</A>, <A HREF="#altera_reserved_tck">altera_reserved_tck</A>, <A HREF="#altera_reserved_tdi">altera_reserved_tdi</A>, , , !<A HREF="#D1_hub_tdo">D1_hub_tdo</A>);

<P> --A1L6 is altera_internal_jtag~TCKUTAP at JTAG_X1_Y13_N1
<P><A NAME="A1L6">A1L6</A> = STRATIX_ELA(<A HREF="#altera_reserved_tms">altera_reserved_tms</A>, <A HREF="#altera_reserved_tck">altera_reserved_tck</A>, <A HREF="#altera_reserved_tdi">altera_reserved_tdi</A>, , , !<A HREF="#D1_hub_tdo">D1_hub_tdo</A>);

<P> --altera_internal_jtag is altera_internal_jtag at JTAG_X1_Y13_N1
<P><A NAME="altera_internal_jtag">altera_internal_jtag</A> = STRATIX_ELA(<A HREF="#altera_reserved_tms">altera_reserved_tms</A>, <A HREF="#altera_reserved_tck">altera_reserved_tck</A>, <A HREF="#altera_reserved_tdi">altera_reserved_tdi</A>, , , !<A HREF="#D1_hub_tdo">D1_hub_tdo</A>);


<P> --C1_SHIFTOUT[30] is PCM3006:inst6|SHIFTOUT[30] at LC_X36_Y17_N0
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[30]_lut_out">C1_SHIFTOUT[30]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[29]">C1_SHIFTOUT[29]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_R_IN[14]">C1_R_IN[14]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[29]">C1_SHIFTOUT[29]</A>));
<P><A NAME="C1_SHIFTOUT[30]">C1_SHIFTOUT[30]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[30]_lut_out">C1_SHIFTOUT[30]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[15] is PCM3006:inst6|R_IN[15] at LC_X37_Y17_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[15]_lut_out">C1_R_IN[15]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[15]">C1_R_IN[15]</A> = DFFEAS(<A HREF="#C1_R_IN[15]_lut_out">C1_R_IN[15]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[15]">C1_LEFT_OUT[15]</A>, , , VCC);


<P> --C1L1 is PCM3006:inst6|Add0~114 at LC_X31_Y16_N7
<P> --operation mode is normal

<P><A NAME="C1L1_carry_eqn">C1L1_carry_eqn</A> = (!<A HREF="#C1L18">C1L18</A> & <A HREF="#C1L6">C1L6</A>) # (<A HREF="#C1L18">C1L18</A> & <A HREF="#C1L7">C1L7</A>);
<P><A NAME="C1L1">C1L1</A> = <A HREF="#C1L1_carry_eqn">C1L1_carry_eqn</A> $ !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A>;


<P> --C1L2 is PCM3006:inst6|Add0~116 at LC_X31_Y16_N2
<P> --operation mode is arithmetic

<P><A NAME="C1L2">C1L2</A> = <A HREF="#C1_COUNT[2]">C1_COUNT[2]</A> $ <A HREF="#C1L9">C1L9</A>;

<P> --C1L3 is PCM3006:inst6|Add0~117 at LC_X31_Y16_N2
<P> --operation mode is arithmetic

<P><A NAME="C1L3_cout_0">C1L3_cout_0</A> = !<A HREF="#C1L9">C1L9</A> # !<A HREF="#C1_COUNT[2]">C1_COUNT[2]</A>;
<P><A NAME="C1L3">C1L3</A> = CARRY(<A HREF="#C1L3_cout_0">C1L3_cout_0</A>);

<P> --C1L4 is PCM3006:inst6|Add0~117COUT1_130 at LC_X31_Y16_N2
<P> --operation mode is arithmetic

<P><A NAME="C1L4_cout_1">C1L4_cout_1</A> = !<A HREF="#C1L10">C1L10</A> # !<A HREF="#C1_COUNT[2]">C1_COUNT[2]</A>;
<P><A NAME="C1L4">C1L4</A> = CARRY(<A HREF="#C1L4_cout_1">C1L4_cout_1</A>);


<P> --C1_NEGEDGE_BCK is PCM3006:inst6|NEGEDGE_BCK at LC_X37_Y17_N4
<P> --operation mode is normal

<P><A NAME="C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A> = <A HREF="#C1_COUNT[2]">C1_COUNT[2]</A> & !<A HREF="#C1L2">C1L2</A>;


<P> --D1_hub_tdo is sld_hub:sld_hub_inst|hub_tdo at LC_X27_Y12_N3
<P> --operation mode is normal

<P><A NAME="D1_hub_tdo">D1_hub_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L12">D1L12</A>, <A HREF="#D1L17">D1L17</A>, <A HREF="#D1L16">D1L16</A>, <A HREF="#D1L13">D1L13</A>, !<A HREF="#GB1_state[8]">GB1_state[8]</A>);


<P> --C1_SHIFTOUT[29] is PCM3006:inst6|SHIFTOUT[29] at LC_X36_Y17_N3
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[29]_lut_out">C1_SHIFTOUT[29]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[28]">C1_SHIFTOUT[28]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_R_IN[13]">C1_R_IN[13]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[28]">C1_SHIFTOUT[28]</A>);
<P><A NAME="C1_SHIFTOUT[29]">C1_SHIFTOUT[29]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[29]_lut_out">C1_SHIFTOUT[29]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[14] is PCM3006:inst6|R_IN[14] at LC_X37_Y17_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[14]_lut_out">C1_R_IN[14]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[14]">C1_R_IN[14]</A> = DFFEAS(<A HREF="#C1_R_IN[14]_lut_out">C1_R_IN[14]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[14]">C1_LEFT_OUT[14]</A>, , , VCC);


<P> --C1_LEFT_OUT[15] is PCM3006:inst6|LEFT_OUT[15] at LC_X37_Y16_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_LEFT_OUT[15]_lut_out">C1_LEFT_OUT[15]_lut_out</A> = GND;
<P><A NAME="C1_LEFT_OUT[15]">C1_LEFT_OUT[15]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[15]_lut_out">C1_LEFT_OUT[15]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[31]">C1_SHIFTIN[31]</A>, , , VCC);


<P> --C1L5 is PCM3006:inst6|Add0~118 at LC_X31_Y16_N6
<P> --operation mode is arithmetic

<P><A NAME="C1L5_carry_eqn">C1L5_carry_eqn</A> = (!<A HREF="#C1L18">C1L18</A> & <A HREF="#C1L12">C1L12</A>) # (<A HREF="#C1L18">C1L18</A> & <A HREF="#C1L13">C1L13</A>);
<P><A NAME="C1L5">C1L5</A> = <A HREF="#C1_COUNT[6]">C1_COUNT[6]</A> $ <A HREF="#C1L5_carry_eqn">C1L5_carry_eqn</A>;

<P> --C1L6 is PCM3006:inst6|Add0~119 at LC_X31_Y16_N6
<P> --operation mode is arithmetic

<P><A NAME="C1L6_cout_0">C1L6_cout_0</A> = !<A HREF="#C1L12">C1L12</A> # !<A HREF="#C1_COUNT[6]">C1_COUNT[6]</A>;
<P><A NAME="C1L6">C1L6</A> = CARRY(<A HREF="#C1L6_cout_0">C1L6_cout_0</A>);

<P> --C1L7 is PCM3006:inst6|Add0~119COUT1_132 at LC_X31_Y16_N6
<P> --operation mode is arithmetic

<P><A NAME="C1L7_cout_1">C1L7_cout_1</A> = !<A HREF="#C1L13">C1L13</A> # !<A HREF="#C1_COUNT[6]">C1_COUNT[6]</A>;
<P><A NAME="C1L7">C1L7</A> = CARRY(<A HREF="#C1L7_cout_1">C1L7_cout_1</A>);


<P> --C1L8 is PCM3006:inst6|Add0~120 at LC_X31_Y16_N1
<P> --operation mode is arithmetic

<P><A NAME="C1L8">C1L8</A> = <A HREF="#C1_COUNT[1]">C1_COUNT[1]</A> $ !<A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>;

<P> --C1L9 is PCM3006:inst6|Add0~121 at LC_X31_Y16_N1
<P> --operation mode is arithmetic

<P><A NAME="C1L9_cout_0">C1L9_cout_0</A> = <A HREF="#C1_COUNT[1]">C1_COUNT[1]</A> & !<A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>;
<P><A NAME="C1L9">C1L9</A> = CARRY(<A HREF="#C1L9_cout_0">C1L9_cout_0</A>);

<P> --C1L10 is PCM3006:inst6|Add0~121COUT1_129 at LC_X31_Y16_N1
<P> --operation mode is arithmetic

<P><A NAME="C1L10_cout_1">C1L10_cout_1</A> = <A HREF="#C1_COUNT[1]">C1_COUNT[1]</A> & !<A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>;
<P><A NAME="C1L10">C1L10</A> = CARRY(<A HREF="#C1L10_cout_1">C1L10_cout_1</A>);


<P> --GB1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4] at LC_X27_Y13_N6
<P> --operation mode is normal

<P><A NAME="GB1_state[4]">GB1_state[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[7]">GB1_state[7]</A>, <A HREF="#GB1_state[3]">GB1_state[3]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --GB1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] at LC_X27_Y13_N3
<P> --operation mode is normal

<P><A NAME="GB1_state[3]">GB1_state[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[2]">GB1_state[2]</A>, <A HREF="#A1L8">A1L8</A>, VCC);


<P> --D1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1 at LC_X30_Y12_N5
<P> --operation mode is normal

<P><A NAME="D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[0]">L5_dffs[0]</A>, <A HREF="#L5_dffs[1]">L5_dffs[1]</A>, <A HREF="#D1L6">D1L6</A>, <A HREF="#D1L7">D1L7</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, <A HREF="#GB1_state[12]">GB1_state[12]</A>);


<P> --B1L148 is sld_signaltap:auto_signaltap_0|comb~151 at LC_X29_Y14_N4
<P> --operation mode is normal

<P><A NAME="B1L148">B1L148</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#GB1_state[3]">GB1_state[3]</A>);


<P> --EB7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] at LC_X30_Y11_N2
<P> --operation mode is normal

<P><A NAME="EB7_Q[0]">EB7_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, VCC, <A HREF="#D1L19">D1L19</A>);


<P> --G2_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LC_X29_Y12_N3
<P> --operation mode is normal

<P><A NAME="G2_WORD_SR[0]">G2_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#G2_WORD_SR[1]">G2_WORD_SR[1]</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>, VCC, <A HREF="#G2L21">G2L21</A>);


<P> --D1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG at LC_X29_Y12_N1
<P> --operation mode is normal

<P><A NAME="D1_HUB_BYPASS_REG">D1_HUB_BYPASS_REG</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, VCC);


<P> --HB1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0] at LC_X28_Y14_N2
<P> --operation mode is normal

<P><A NAME="HB1_dffe1a[0]">HB1_dffe1a[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L28">D1L28</A>, <A HREF="#EB3_Q[2]">EB3_Q[2]</A>, <A HREF="#EB3_Q[1]">EB3_Q[1]</A>, <A HREF="#EB3_Q[3]">EB3_Q[3]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --D1L11 is sld_hub:sld_hub_inst|hub_tdo~448 at LC_X29_Y12_N8
<P> --operation mode is normal

<P><A NAME="D1L11">D1L11</A> = AMPP_FUNCTION(<A HREF="#D1_HUB_BYPASS_REG">D1_HUB_BYPASS_REG</A>, <A HREF="#HB1_dffe1a[0]">HB1_dffe1a[0]</A>, <A HREF="#G2_WORD_SR[0]">G2_WORD_SR[0]</A>);


<P> --D1L12 is sld_hub:sld_hub_inst|hub_tdo~449 at LC_X29_Y12_N6
<P> --operation mode is normal

<P><A NAME="D1L12">D1L12</A> = AMPP_FUNCTION(<A HREF="#B1L148">B1L148</A>, <A HREF="#EB7_Q[0]">EB7_Q[0]</A>, <A HREF="#D1L11">D1L11</A>);


<P> --EB3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0] at LC_X28_Y14_N8
<P> --operation mode is normal

<P><A NAME="EB3_Q[0]">EB3_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#EB3_Q[1]">EB3_Q[1]</A>, <A HREF="#H1L2">H1L2</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB3L4">EB3L4</A>);


<P> --GB1L18 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13 at LC_X27_Y12_N0
<P> --operation mode is normal

<P><A NAME="GB1L18">GB1L18</A> = AMPP_FUNCTION(<A HREF="#GB1_state[3]">GB1_state[3]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>);


<P> --D1L13 is sld_hub:sld_hub_inst|hub_tdo~450 at LC_X27_Y12_N2
<P> --operation mode is normal

<P><A NAME="D1L13">D1L13</A> = AMPP_FUNCTION(<A HREF="#EB3_Q[0]">EB3_Q[0]</A>, <A HREF="#GB1L18">GB1L18</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#D1_hub_tdo">D1_hub_tdo</A>);


<P> --B1_bypass_reg_out is sld_signaltap:auto_signaltap_0|bypass_reg_out at LC_X28_Y12_N3
<P> --operation mode is normal

<P><A NAME="B1_bypass_reg_out">B1_bypass_reg_out</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L30">D1L30</A>, <A HREF="#D1_jtag_debug_mode">D1_jtag_debug_mode</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#B1_bypass_reg_out">B1_bypass_reg_out</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --EB4_Q[5] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] at LC_X27_Y14_N8
<P> --operation mode is normal

<P><A NAME="EB4_Q[5]">EB4_Q[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB3_Q[5]">EB3_Q[5]</A>, <A HREF="#EB5_Q[5]">EB5_Q[5]</A>, <A HREF="#EB2_Q[0]">EB2_Q[0]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --EB4_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] at LC_X27_Y14_N6
<P> --operation mode is normal

<P><A NAME="EB4_Q[3]">EB4_Q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB5_Q[3]">EB5_Q[3]</A>, <A HREF="#EB3_Q[3]">EB3_Q[3]</A>, <A HREF="#EB2_Q[0]">EB2_Q[0]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --EB4_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] at LC_X27_Y14_N4
<P> --operation mode is normal

<P><A NAME="EB4_Q[4]">EB4_Q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB5_Q[4]">EB5_Q[4]</A>, <A HREF="#EB2_Q[0]">EB2_Q[0]</A>, <A HREF="#EB3_Q[4]">EB3_Q[4]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --D1L14 is sld_hub:sld_hub_inst|hub_tdo~451 at LC_X29_Y13_N7
<P> --operation mode is normal

<P><A NAME="D1L14">D1L14</A> = AMPP_FUNCTION(<A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#EB4_Q[5]">EB4_Q[5]</A>, <A HREF="#EB4_Q[3]">EB4_Q[3]</A>, <A HREF="#B1_bypass_reg_out">B1_bypass_reg_out</A>);


<P> --G1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0] at LC_X28_Y12_N7
<P> --operation mode is normal

<P><A NAME="G1_WORD_SR[0]">G1_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2L20">G2L20</A>, <A HREF="#G1_WORD_SR[1]">G1_WORD_SR[1]</A>, <A HREF="#G1L17">G1L17</A>, <A HREF="#G1L16">G1L16</A>, VCC, <A HREF="#G1L13">G1L13</A>);


<P> --D1L15 is sld_hub:sld_hub_inst|hub_tdo~452 at LC_X29_Y13_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="D1L15">D1L15</A> = AMPP_FUNCTION(<A HREF="#G1_WORD_SR[0]">G1_WORD_SR[0]</A>, <A HREF="#EB4_Q[3]">EB4_Q[3]</A>, <A HREF="#EB4_Q[5]">EB4_Q[5]</A>);

<P> --L1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0] at LC_X29_Y13_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[0]">L1_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[1]">L1_dffs[1]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L4_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at LC_X28_Y16_N1
<P> --operation mode is normal

<P><A NAME="L4_dffs[0]">L4_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#J1_is_max_write_address_ff">J1_is_max_write_address_ff</A>, <A HREF="#L4_dffs[1]">L4_dffs[1]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --D1L16 is sld_hub:sld_hub_inst|hub_tdo~453 at LC_X29_Y13_N2
<P> --operation mode is normal

<P><A NAME="D1L16">D1L16</A> = AMPP_FUNCTION(<A HREF="#L4_dffs[0]">L4_dffs[0]</A>, <A HREF="#D1L15">D1L15</A>, <A HREF="#D1L14">D1L14</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>);


<P> --D1L17 is sld_hub:sld_hub_inst|hub_tdo~454 at LC_X27_Y12_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="D1L17">D1L17</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#GB1_state[3]">GB1_state[3]</A>);

<P> --EB6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] at LC_X27_Y12_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="EB6_Q[0]">EB6_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, GND, <A HREF="#D1L19">D1L19</A>);


<P> --GB1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] at LC_X28_Y12_N9
<P> --operation mode is normal

<P><A NAME="GB1_state[8]">GB1_state[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[7]">GB1_state[7]</A>, <A HREF="#GB1_state[5]">GB1_state[5]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --C1_SHIFTOUT[28] is PCM3006:inst6|SHIFTOUT[28] at LC_X36_Y17_N4
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[28]_lut_out">C1_SHIFTOUT[28]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[27]">C1_SHIFTOUT[27]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_R_IN[12]">C1_R_IN[12]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[27]">C1_SHIFTOUT[27]</A>);
<P><A NAME="C1_SHIFTOUT[28]">C1_SHIFTOUT[28]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[28]_lut_out">C1_SHIFTOUT[28]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[13] is PCM3006:inst6|R_IN[13] at LC_X37_Y17_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[13]_lut_out">C1_R_IN[13]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[13]">C1_R_IN[13]</A> = DFFEAS(<A HREF="#C1_R_IN[13]_lut_out">C1_R_IN[13]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[13]">C1_LEFT_OUT[13]</A>, , , VCC);


<P> --C1_LEFT_OUT[14] is PCM3006:inst6|LEFT_OUT[14] at LC_X37_Y16_N6
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[14]_lut_out">C1_LEFT_OUT[14]_lut_out</A> = <A HREF="#C1_SHIFTIN[30]">C1_SHIFTIN[30]</A>;
<P><A NAME="C1_LEFT_OUT[14]">C1_LEFT_OUT[14]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[14]_lut_out">C1_LEFT_OUT[14]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_SHIFTIN[31] is PCM3006:inst6|SHIFTIN[31] at LC_X38_Y16_N7
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[31]_lut_out">C1_SHIFTIN[31]_lut_out</A> = <A HREF="#C1_SHIFTIN[30]">C1_SHIFTIN[30]</A>;
<P><A NAME="C1_SHIFTIN[31]">C1_SHIFTIN[31]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[31]_lut_out">C1_SHIFTIN[31]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1L28 is PCM3006:inst6|Equal0~64 at LC_X32_Y16_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_COUNT[2]_qfbk">C1_COUNT[2]_qfbk</A> = C1_COUNT[2];
<P><A NAME="C1L28">C1L28</A> = <A HREF="#C1_COUNT[2]_qfbk">C1_COUNT[2]_qfbk</A> & !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A>;

<P> --C1_COUNT[2] is PCM3006:inst6|COUNT[2] at LC_X32_Y16_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_COUNT[2]">C1_COUNT[2]</A> = DFFEAS(<A HREF="#C1L28">C1L28</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , , <A HREF="#C1L2">C1L2</A>, , , VCC);


<P> --C1_COUNT[1] is PCM3006:inst6|COUNT[1] at LC_X31_Y16_N8
<P> --operation mode is normal

<P><A NAME="C1_COUNT[1]_lut_out">C1_COUNT[1]_lut_out</A> = <A HREF="#C1L8">C1L8</A>;
<P><A NAME="C1_COUNT[1]">C1_COUNT[1]</A> = DFFEAS(<A HREF="#C1_COUNT[1]_lut_out">C1_COUNT[1]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , , , , , );


<P> --C1_COUNT[3] is PCM3006:inst6|COUNT[3] at LC_X32_Y16_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_COUNT[3]_lut_out">C1_COUNT[3]_lut_out</A> = GND;
<P><A NAME="C1_COUNT[3]">C1_COUNT[3]</A> = DFFEAS(<A HREF="#C1_COUNT[3]_lut_out">C1_COUNT[3]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , , <A HREF="#C1L14">C1L14</A>, , , VCC);


<P> --C1_COUNT[5] is PCM3006:inst6|COUNT[5] at LC_X30_Y13_N4
<P> --operation mode is normal

<P><A NAME="C1_COUNT[5]_lut_out">C1_COUNT[5]_lut_out</A> = <A HREF="#C1L11">C1L11</A>;
<P><A NAME="C1_COUNT[5]">C1_COUNT[5]</A> = DFFEAS(<A HREF="#C1_COUNT[5]_lut_out">C1_COUNT[5]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , , , , , );


<P> --C1_COUNT[6] is PCM3006:inst6|COUNT[6] at LC_X30_Y14_N4
<P> --operation mode is normal

<P><A NAME="C1_COUNT[6]_lut_out">C1_COUNT[6]_lut_out</A> = <A HREF="#C1L5">C1L5</A>;
<P><A NAME="C1_COUNT[6]">C1_COUNT[6]</A> = DFFEAS(<A HREF="#C1_COUNT[6]_lut_out">C1_COUNT[6]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , , , , , );


<P> --B1_acq_trigger_in_reg[16] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16] at LC_X31_Y16_N0
<P> --operation mode is normal

<P><A NAME="B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>, VCC);


<P> --C1L29 is PCM3006:inst6|Equal0~65 at LC_X31_Y16_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_COUNT[4]_qfbk">C1_COUNT[4]_qfbk</A> = C1_COUNT[4];
<P><A NAME="C1L29">C1L29</A> = <A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A> & <A HREF="#C1_COUNT[5]">C1_COUNT[5]</A> & <A HREF="#C1_COUNT[4]_qfbk">C1_COUNT[4]_qfbk</A> & <A HREF="#C1_COUNT[6]">C1_COUNT[6]</A>;

<P> --C1_COUNT[4] is PCM3006:inst6|COUNT[4] at LC_X31_Y16_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_COUNT[4]">C1_COUNT[4]</A> = DFFEAS(<A HREF="#C1L29">C1L29</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , , <A HREF="#C1L17">C1L17</A>, , , VCC);


<P> --C1L30 is PCM3006:inst6|Equal0~66 at LC_X32_Y16_N1
<P> --operation mode is normal

<P><A NAME="C1L30">C1L30</A> = <A HREF="#C1_COUNT[3]">C1_COUNT[3]</A> & <A HREF="#C1L29">C1L29</A> & <A HREF="#C1_COUNT[1]">C1_COUNT[1]</A> & <A HREF="#C1L28">C1L28</A>;

<P> --C1_NEW_SAMPLE is PCM3006:inst6|NEW_SAMPLE at LC_X32_Y16_N1
<P> --operation mode is normal

<P><A NAME="C1_NEW_SAMPLE">C1_NEW_SAMPLE</A> = DFFEAS(<A HREF="#C1L30">C1L30</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , , , , , );


<P> --C1L11 is PCM3006:inst6|Add0~122 at LC_X31_Y16_N5
<P> --operation mode is arithmetic

<P><A NAME="C1L11_carry_eqn">C1L11_carry_eqn</A> = (!<A HREF="#C1L18">C1L18</A> & GND) # (<A HREF="#C1L18">C1L18</A> & VCC);
<P><A NAME="C1L11">C1L11</A> = <A HREF="#C1_COUNT[5]">C1_COUNT[5]</A> $ !<A HREF="#C1L11_carry_eqn">C1L11_carry_eqn</A>;

<P> --C1L12 is PCM3006:inst6|Add0~123 at LC_X31_Y16_N5
<P> --operation mode is arithmetic

<P><A NAME="C1L12_cout_0">C1L12_cout_0</A> = <A HREF="#C1_COUNT[5]">C1_COUNT[5]</A> & !<A HREF="#C1L18">C1L18</A>;
<P><A NAME="C1L12">C1L12</A> = CARRY(<A HREF="#C1L12_cout_0">C1L12_cout_0</A>);

<P> --C1L13 is PCM3006:inst6|Add0~123COUT1_131 at LC_X31_Y16_N5
<P> --operation mode is arithmetic

<P><A NAME="C1L13_cout_1">C1L13_cout_1</A> = <A HREF="#C1_COUNT[5]">C1_COUNT[5]</A> & !<A HREF="#C1L18">C1L18</A>;
<P><A NAME="C1L13">C1L13</A> = CARRY(<A HREF="#C1L13_cout_1">C1L13_cout_1</A>);


<P> --GB1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] at LC_X27_Y13_N8
<P> --operation mode is normal

<P><A NAME="GB1_state[7]">GB1_state[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[6]">GB1_state[6]</A>, <A HREF="#A1L8">A1L8</A>, VCC);


<P> --GB1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] at LC_X26_Y13_N9
<P> --operation mode is normal

<P><A NAME="GB1_state[2]">GB1_state[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[15]">GB1_state[15]</A>, <A HREF="#GB1_state[1]">GB1_state[1]</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --L5_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] at LC_X30_Y11_N4
<P> --operation mode is normal

<P><A NAME="L5_dffs[1]">L5_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[2]">L5_dffs[2]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --L5_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] at LC_X30_Y11_N3
<P> --operation mode is normal

<P><A NAME="L5_dffs[8]">L5_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[9]">L5_dffs[9]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --L5_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] at LC_X30_Y11_N5
<P> --operation mode is normal

<P><A NAME="L5_dffs[7]">L5_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[8]">L5_dffs[8]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --L5_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] at LC_X30_Y11_N9
<P> --operation mode is normal

<P><A NAME="L5_dffs[6]">L5_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[7]">L5_dffs[7]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --D1L6 is sld_hub:sld_hub_inst|Equal0~83 at LC_X30_Y11_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="D1L6">D1L6</A> = AMPP_FUNCTION(<A HREF="#L5_dffs[6]">L5_dffs[6]</A>, <A HREF="#L5_dffs[7]">L5_dffs[7]</A>, <A HREF="#L5_dffs[8]">L5_dffs[8]</A>);

<P> --L5_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] at LC_X30_Y11_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L5_dffs[9]">L5_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, GND, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --L5_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] at LC_X30_Y11_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L5_dffs[2]">L5_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[3]">L5_dffs[3]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, GND, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --L5_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] at LC_X30_Y11_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L5_dffs[5]">L5_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[6]">L5_dffs[6]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, GND, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --L5_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] at LC_X30_Y11_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L5_dffs[4]">L5_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[5]">L5_dffs[5]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, GND, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --D1L7 is sld_hub:sld_hub_inst|Equal0~84 at LC_X30_Y11_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="D1L7">D1L7</A> = AMPP_FUNCTION(<A HREF="#L5_dffs[5]">L5_dffs[5]</A>, <A HREF="#L5_dffs[4]">L5_dffs[4]</A>, <A HREF="#L5_dffs[2]">L5_dffs[2]</A>);

<P> --L5_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] at LC_X30_Y11_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L5_dffs[3]">L5_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[4]">L5_dffs[4]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, GND, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --L5_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] at LC_X30_Y12_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L5_dffs[0]">L5_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[1]">L5_dffs[1]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, GND, <A HREF="#GB1_state[11]">GB1_state[11]</A>);


<P> --GB1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] at LC_X27_Y13_N7
<P> --operation mode is normal

<P><A NAME="GB1_state[0]">GB1_state[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, <A HREF="#GB1L19">GB1L19</A>, <A HREF="#GB1_state[9]">GB1_state[9]</A>, <A HREF="#A1L8">A1L8</A>, VCC);


<P> --GB1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12] at LC_X26_Y13_N2
<P> --operation mode is normal

<P><A NAME="GB1_state[12]">GB1_state[12]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[10]">GB1_state[10]</A>, <A HREF="#GB1_state[11]">GB1_state[11]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --D1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q at LC_X28_Y13_N9
<P> --operation mode is normal

<P><A NAME="D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>, VCC);


<P> --D1L19 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 at LC_X27_Y12_N9
<P> --operation mode is normal

<P><A NAME="D1L19">D1L19</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#A1L8">A1L8</A>);


<P> --G2_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LC_X29_Y12_N4
<P> --operation mode is normal

<P><A NAME="G2_WORD_SR[1]">G2_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2_WORD_SR[2]">G2_WORD_SR[2]</A>, <A HREF="#G2L26">G2L26</A>, <A HREF="#G2L20">G2L20</A>, <A HREF="#G2L25">G2L25</A>, VCC, <A HREF="#G2L21">G2L21</A>);


<P> --D1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0 at LC_X30_Y12_N2
<P> --operation mode is normal

<P><A NAME="D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L5_dffs[0]">L5_dffs[0]</A>, <A HREF="#L5_dffs[1]">L5_dffs[1]</A>, <A HREF="#D1L6">D1L6</A>, <A HREF="#D1L7">D1L7</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, <A HREF="#GB1_state[12]">GB1_state[12]</A>);


<P> --G2_clear_signal is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal at LC_X28_Y12_N8
<P> --operation mode is normal

<P><A NAME="G2_clear_signal">G2_clear_signal</A> = AMPP_FUNCTION(<A HREF="#GB1_state[8]">GB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --D1L28 is sld_hub:sld_hub_inst|jtag_debug_mode~2 at LC_X28_Y14_N1
<P> --operation mode is normal

<P><A NAME="D1L28">D1L28</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A>);


<P> --EB3_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3] at LC_X29_Y14_N1
<P> --operation mode is normal

<P><A NAME="EB3_Q[3]">EB3_Q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#EB3_Q[4]">EB3_Q[4]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB3L4">EB3L4</A>);


<P> --EB3_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2] at LC_X28_Y14_N5
<P> --operation mode is normal

<P><A NAME="EB3_Q[2]">EB3_Q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L24">D1L24</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#EB3_Q[3]">EB3_Q[3]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB3L4">EB3L4</A>);


<P> --EB3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1] at LC_X28_Y14_N9
<P> --operation mode is normal

<P><A NAME="EB3_Q[1]">EB3_Q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#J1L2">J1L2</A>, <A HREF="#EB3_Q[2]">EB3_Q[2]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB3L4">EB3L4</A>);


<P> --D1_CLR_SIGNAL is sld_hub:sld_hub_inst|CLR_SIGNAL at LC_X27_Y13_N4
<P> --operation mode is normal

<P><A NAME="D1_CLR_SIGNAL">D1_CLR_SIGNAL</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[1]">GB1_state[1]</A>, <A HREF="#EB1_Q[0]">EB1_Q[0]</A>, VCC);


<P> --D1L20 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22 at LC_X28_Y12_N4
<P> --operation mode is normal

<P><A NAME="D1L20">D1L20</A> = AMPP_FUNCTION(<A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --D1L4 is sld_hub:sld_hub_inst|comb~51 at LC_X29_Y11_N1
<P> --operation mode is normal

<P><A NAME="D1L4">D1L4</A> = AMPP_FUNCTION(<A HREF="#GB1_state[3]">GB1_state[3]</A>, <A HREF="#D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A>);


<P> --D1L5 is sld_hub:sld_hub_inst|comb~52 at LC_X30_Y14_N8
<P> --operation mode is normal

<P><A NAME="D1L5">D1L5</A> = AMPP_FUNCTION(<A HREF="#D1L20">D1L20</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#D1L4">D1L4</A>);


<P> --V1_status_out[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] at LC_X29_Y16_N5
<P> --operation mode is normal

<P><A NAME="V1_status_out[0]">V1_status_out[0]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#V1_status_out[0]">V1_status_out[0]</A>, <A HREF="#T1L29">T1L29</A>, <A HREF="#V1L5">V1L5</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --U1_post_trigger_count_enable is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable at LC_X29_Y16_N6
<P> --operation mode is normal

<P><A NAME="U1_post_trigger_count_enable">U1_post_trigger_count_enable</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#J1_is_max_write_address_ff">J1_is_max_write_address_ff</A>, <A HREF="#T1L29">T1L29</A>, <A HREF="#U1L5">U1L5</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --H1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80 at LC_X29_Y16_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="H1L2">H1L2</A> = AMPP_FUNCTION(<A HREF="#V1_status_out[0]">V1_status_out[0]</A>, <A HREF="#U1_post_trigger_count_enable">U1_post_trigger_count_enable</A>);

<P> --L1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5] at LC_X29_Y16_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[5]">L1_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[6]">L1_dffs[6]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --D1L18 is sld_hub:sld_hub_inst|hub_tdo~456 at LC_X29_Y14_N2
<P> --operation mode is normal

<P><A NAME="D1L18">D1L18</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#GB1_state[3]">GB1_state[3]</A>);


<P> --EB3_Q[8] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[8] at LC_X29_Y14_N3
<P> --operation mode is normal

<P><A NAME="EB3_Q[8]">EB3_Q[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#EB3_Q[8]">EB3_Q[8]</A>, <A HREF="#D1L20">D1L20</A>, <A HREF="#D1L18">D1L18</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>);


<P> --HB1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3] at LC_X28_Y14_N7
<P> --operation mode is normal

<P><A NAME="HB1_dffe1a[3]">HB1_dffe1a[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L28">D1L28</A>, <A HREF="#EB3_Q[2]">EB3_Q[2]</A>, <A HREF="#EB3_Q[1]">EB3_Q[1]</A>, <A HREF="#EB3_Q[3]">EB3_Q[3]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --EB3L3 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~211 at LC_X29_Y14_N8
<P> --operation mode is normal

<P><A NAME="EB3L3">EB3L3</A> = AMPP_FUNCTION(<A HREF="#EB3_Q[3]">EB3_Q[3]</A>, <A HREF="#HB1_dffe1a[3]">HB1_dffe1a[3]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#EB3_Q[8]">EB3_Q[8]</A>);


<P> --EB2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] at LC_X28_Y13_N7
<P> --operation mode is normal

<P><A NAME="EB2_Q[0]">EB2_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB2_Q[0]">EB2_Q[0]</A>, <A HREF="#HB1_dffe1a[1]">HB1_dffe1a[1]</A>, <A HREF="#EB7_Q[0]">EB7_Q[0]</A>, <A HREF="#D1L1">D1L1</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>);


<P> --D1L30 is sld_hub:sld_hub_inst|node_ena~18 at LC_X28_Y12_N0
<P> --operation mode is normal

<P><A NAME="D1L30">D1L30</A> = AMPP_FUNCTION(<A HREF="#EB2_Q[0]">EB2_Q[0]</A>, <A HREF="#EB6_Q[0]">EB6_Q[0]</A>);


<P> --D1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode at LC_X26_Y13_N0
<P> --operation mode is normal

<P><A NAME="D1_jtag_debug_mode">D1_jtag_debug_mode</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L29">D1L29</A>, <A HREF="#GB1_state[15]">GB1_state[15]</A>, <A HREF="#D1L28">D1L28</A>, <A HREF="#D1_jtag_debug_mode">D1_jtag_debug_mode</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>);


<P> --EB4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0] at LC_X27_Y14_N9
<P> --operation mode is normal

<P><A NAME="EB4_Q[0]">EB4_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB5_Q[0]">EB5_Q[0]</A>, <A HREF="#EB2_Q[0]">EB2_Q[0]</A>, <A HREF="#EB3_Q[0]">EB3_Q[0]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --B1_reset_all is sld_signaltap:auto_signaltap_0|reset_all at LC_X23_Y13_N2
<P> --operation mode is normal

<P><A NAME="B1_reset_all">B1_reset_all</A> = AMPP_FUNCTION(<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB4_Q[0]">EB4_Q[0]</A>);


<P> --EB5_Q[5] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5] at LC_X27_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="EB5_Q[5]">EB5_Q[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB3_Q[5]">EB3_Q[5]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, GND, <A HREF="#D1L8">D1L8</A>);


<P> --EB3_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5] at LC_X29_Y14_N7
<P> --operation mode is normal

<P><A NAME="EB3_Q[5]">EB3_Q[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#T1L29">T1L29</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#EB3_Q[6]">EB3_Q[6]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB3L4">EB3L4</A>);


<P> --HB1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2] at LC_X28_Y14_N6
<P> --operation mode is normal

<P><A NAME="HB1_dffe1a[2]">HB1_dffe1a[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L28">D1L28</A>, <A HREF="#EB3_Q[2]">EB3_Q[2]</A>, <A HREF="#EB3_Q[1]">EB3_Q[1]</A>, <A HREF="#EB3_Q[3]">EB3_Q[3]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --D1L21 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~76 at LC_X28_Y13_N1
<P> --operation mode is normal

<P><A NAME="D1L21">D1L21</A> = AMPP_FUNCTION(<A HREF="#EB2_Q[0]">EB2_Q[0]</A>, <A HREF="#EB7_Q[0]">EB7_Q[0]</A>, <A HREF="#HB1_dffe1a[2]">HB1_dffe1a[2]</A>, <A HREF="#EB6_Q[0]">EB6_Q[0]</A>);


<P> --GB1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] at LC_X27_Y13_N9
<P> --operation mode is normal

<P><A NAME="GB1_state[5]">GB1_state[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#GB1_state[3]">GB1_state[3]</A>, <A HREF="#A1L8">A1L8</A>, VCC);


<P> --D1L22 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~77 at LC_X28_Y13_N8
<P> --operation mode is normal

<P><A NAME="D1L22">D1L22</A> = AMPP_FUNCTION(<A HREF="#GB1_state[5]">GB1_state[5]</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#D1L21">D1L21</A>);


<P> --EB5_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3] at LC_X27_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="EB5_Q[3]">EB5_Q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB3_Q[3]">EB3_Q[3]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, GND, <A HREF="#D1L8">D1L8</A>);


<P> --EB5_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4] at LC_X27_Y14_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="EB5_Q[4]">EB5_Q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB3_Q[4]">EB3_Q[4]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, GND, <A HREF="#D1L8">D1L8</A>);


<P> --EB3_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4] at LC_X29_Y14_N0
<P> --operation mode is normal

<P><A NAME="EB3_Q[4]">EB3_Q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#T1_trigger_happened_ff[0]">T1_trigger_happened_ff[0]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#EB3_Q[5]">EB3_Q[5]</A>, <A HREF="#T1L29">T1L29</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB3L4">EB3L4</A>);


<P> --L1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1] at LC_X29_Y13_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[1]">L1_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[2]">L1_dffs[2]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --B1L157 is sld_signaltap:auto_signaltap_0|sdr~21 at LC_X28_Y13_N4
<P> --operation mode is normal

<P><A NAME="B1L157">B1L157</A> = AMPP_FUNCTION(<A HREF="#EB2_Q[0]">EB2_Q[0]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#D1_jtag_debug_mode">D1_jtag_debug_mode</A>, <A HREF="#EB6_Q[0]">EB6_Q[0]</A>);


<P> --H1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena at LC_X29_Y13_N8
<P> --operation mode is normal

<P><A NAME="H1_trigger_setup_ena">H1_trigger_setup_ena</A> = AMPP_FUNCTION(<A HREF="#B1L157">B1L157</A>, <A HREF="#EB4_Q[3]">EB4_Q[3]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>);


<P> --G1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1] at LC_X28_Y12_N5
<P> --operation mode is normal

<P><A NAME="G1_WORD_SR[1]">G1_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G1L18">G1L18</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#G2_clear_signal">G2_clear_signal</A>, <A HREF="#G1_WORD_SR[2]">G1_WORD_SR[2]</A>, VCC, <A HREF="#G1L13">G1L13</A>);


<P> --G1_word_counter[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[2] at LC_X28_Y11_N8
<P> --operation mode is normal

<P><A NAME="G1_word_counter[2]">G1_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1_word_counter[1]">G1_word_counter[1]</A>, <A HREF="#G1_word_counter[2]">G1_word_counter[2]</A>, <A HREF="#G1_word_counter[0]">G1_word_counter[0]</A>, VCC, !<A HREF="#G1L6">G1L6</A>);


<P> --G1L16 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1133 at LC_X27_Y12_N7
<P> --operation mode is normal

<P><A NAME="G1L16">G1L16</A> = AMPP_FUNCTION(<A HREF="#G1_word_counter[2]">G1_word_counter[2]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>);


<P> --G1_word_counter[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[1] at LC_X28_Y11_N3
<P> --operation mode is normal

<P><A NAME="G1_word_counter[1]">G1_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1_word_counter[1]">G1_word_counter[1]</A>, <A HREF="#G1_word_counter[0]">G1_word_counter[0]</A>, VCC, !<A HREF="#G1L6">G1L6</A>);


<P> --G1_word_counter[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3] at LC_X28_Y11_N9
<P> --operation mode is normal

<P><A NAME="G1_word_counter[3]">G1_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1L1">G1L1</A>, <A HREF="#G1_word_counter[3]">G1_word_counter[3]</A>, <A HREF="#G1_word_counter[2]">G1_word_counter[2]</A>, VCC, !<A HREF="#G1L6">G1L6</A>);


<P> --G1_word_counter[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0] at LC_X28_Y11_N6
<P> --operation mode is normal

<P><A NAME="G1_word_counter[0]">G1_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G1L5">G1L5</A>, <A HREF="#G1_word_counter[0]">G1_word_counter[0]</A>, VCC, !<A HREF="#G1L6">G1L6</A>);


<P> --G1L17 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1134 at LC_X28_Y11_N5
<P> --operation mode is normal

<P><A NAME="G1L17">G1L17</A> = AMPP_FUNCTION(<A HREF="#G1_word_counter[0]">G1_word_counter[0]</A>, <A HREF="#G1_word_counter[3]">G1_word_counter[3]</A>, <A HREF="#G1_word_counter[1]">G1_word_counter[1]</A>);


<P> --G2L20 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1516 at LC_X27_Y12_N6
<P> --operation mode is normal

<P><A NAME="G2L20">G2L20</A> = AMPP_FUNCTION(<A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>);


<P> --G1L13 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]~1136 at LC_X28_Y12_N2
<P> --operation mode is normal

<P><A NAME="G1L13">G1L13</A> = AMPP_FUNCTION(<A HREF="#D1L30">D1L30</A>, <A HREF="#D1_jtag_debug_mode">D1_jtag_debug_mode</A>, <A HREF="#G2_clear_signal">G2_clear_signal</A>, <A HREF="#B1L148">B1L148</A>);


<P> --L4_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at LC_X28_Y16_N3
<P> --operation mode is normal

<P><A NAME="L4_dffs[1]">L4_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L4_dffs[2]">L4_dffs[2]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --J1_is_max_write_address_ff is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff at LC_X30_Y16_N8
<P> --operation mode is normal

<P><A NAME="J1_is_max_write_address_ff">J1_is_max_write_address_ff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#J1_is_max_write_address_ff">J1_is_max_write_address_ff</A>, <A HREF="#DB1_cout">DB1_cout</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_SHIFTOUT[27] is PCM3006:inst6|SHIFTOUT[27] at LC_X36_Y17_N8
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[27]_lut_out">C1_SHIFTOUT[27]_lut_out</A> = <A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[26]">C1_SHIFTOUT[26]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_R_IN[11]">C1_R_IN[11]</A>)) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[26]">C1_SHIFTOUT[26]</A>;
<P><A NAME="C1_SHIFTOUT[27]">C1_SHIFTOUT[27]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[27]_lut_out">C1_SHIFTOUT[27]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[12] is PCM3006:inst6|R_IN[12] at LC_X37_Y17_N1
<P> --operation mode is normal

<P><A NAME="C1_R_IN[12]_lut_out">C1_R_IN[12]_lut_out</A> = <A HREF="#C1_LEFT_OUT[12]">C1_LEFT_OUT[12]</A>;
<P><A NAME="C1_R_IN[12]">C1_R_IN[12]</A> = DFFEAS(<A HREF="#C1_R_IN[12]_lut_out">C1_R_IN[12]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --C1_LEFT_OUT[13] is PCM3006:inst6|LEFT_OUT[13] at LC_X38_Y16_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_LEFT_OUT[13]_lut_out">C1_LEFT_OUT[13]_lut_out</A> = GND;
<P><A NAME="C1_LEFT_OUT[13]">C1_LEFT_OUT[13]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[13]_lut_out">C1_LEFT_OUT[13]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[29]">C1_SHIFTIN[29]</A>, , , VCC);


<P> --C1_SHIFTIN[30] is PCM3006:inst6|SHIFTIN[30] at LC_X38_Y16_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[30]_lut_out">C1_SHIFTIN[30]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[30]">C1_SHIFTIN[30]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[30]_lut_out">C1_SHIFTIN[30]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[29]">C1_SHIFTIN[29]</A>, , , VCC);


<P> --C1_POSEDGE_BCK is PCM3006:inst6|POSEDGE_BCK at LC_X37_Y17_N2
<P> --operation mode is normal

<P><A NAME="C1_POSEDGE_BCK">C1_POSEDGE_BCK</A> = !<A HREF="#C1_COUNT[2]">C1_COUNT[2]</A> & <A HREF="#C1L2">C1L2</A>;


<P> --C1L14 is PCM3006:inst6|Add0~124 at LC_X31_Y16_N3
<P> --operation mode is arithmetic

<P><A NAME="C1L14">C1L14</A> = <A HREF="#C1_COUNT[3]">C1_COUNT[3]</A> $ !<A HREF="#C1L3">C1L3</A>;

<P> --C1L15 is PCM3006:inst6|Add0~125 at LC_X31_Y16_N3
<P> --operation mode is arithmetic

<P><A NAME="C1L15_cout_0">C1L15_cout_0</A> = <A HREF="#C1_COUNT[3]">C1_COUNT[3]</A> & !<A HREF="#C1L3">C1L3</A>;
<P><A NAME="C1L15">C1L15</A> = CARRY(<A HREF="#C1L15_cout_0">C1L15_cout_0</A>);

<P> --C1L16 is PCM3006:inst6|Add0~125COUT1 at LC_X31_Y16_N3
<P> --operation mode is arithmetic

<P><A NAME="C1L16_cout_1">C1L16_cout_1</A> = <A HREF="#C1_COUNT[3]">C1_COUNT[3]</A> & !<A HREF="#C1L4">C1L4</A>;
<P><A NAME="C1L16">C1L16</A> = CARRY(<A HREF="#C1L16_cout_1">C1L16_cout_1</A>);


<P> --C1L17 is PCM3006:inst6|Add0~126 at LC_X31_Y16_N4
<P> --operation mode is arithmetic

<P><A NAME="C1L17">C1L17</A> = <A HREF="#C1_COUNT[4]">C1_COUNT[4]</A> $ (<A HREF="#C1L15">C1L15</A>);

<P> --C1L18 is PCM3006:inst6|Add0~127 at LC_X31_Y16_N4
<P> --operation mode is arithmetic

<P><A NAME="C1L18">C1L18</A> = <A HREF="#C1L19">C1L19</A>;


<P> --GB1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6] at LC_X27_Y13_N1
<P> --operation mode is normal

<P><A NAME="GB1_state[6]">GB1_state[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[5]">GB1_state[5]</A>, <A HREF="#GB1_state[6]">GB1_state[6]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --GB1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1] at LC_X27_Y13_N2
<P> --operation mode is normal

<P><A NAME="GB1_state[1]">GB1_state[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[1]">GB1_state[1]</A>, <A HREF="#GB1_state[15]">GB1_state[15]</A>, <A HREF="#GB1_state[0]">GB1_state[0]</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --GB1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15] at LC_X26_Y13_N5
<P> --operation mode is normal

<P><A NAME="GB1_state[15]">GB1_state[15]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[12]">GB1_state[12]</A>, <A HREF="#GB1_state[14]">GB1_state[14]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --GB1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11] at LC_X26_Y12_N2
<P> --operation mode is normal

<P><A NAME="GB1_state[11]">GB1_state[11]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[14]">GB1_state[14]</A>, <A HREF="#GB1_state[11]">GB1_state[11]</A>, <A HREF="#GB1_state[10]">GB1_state[10]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --GB1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] at LC_X27_Y13_N5
<P> --operation mode is normal

<P><A NAME="GB1_state[9]">GB1_state[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[2]">GB1_state[2]</A>, <A HREF="#A1L8">A1L8</A>, VCC);


<P> --GB1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2] at LC_X26_Y13_N3
<P> --operation mode is normal

<P><A NAME="GB1_tms_cnt[2]">GB1_tms_cnt[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_tms_cnt[0]">GB1_tms_cnt[0]</A>, <A HREF="#GB1_tms_cnt[1]">GB1_tms_cnt[1]</A>, <A HREF="#GB1_tms_cnt[2]">GB1_tms_cnt[2]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --GB1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] at LC_X26_Y13_N8
<P> --operation mode is normal

<P><A NAME="GB1_tms_cnt[1]">GB1_tms_cnt[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_tms_cnt[0]">GB1_tms_cnt[0]</A>, <A HREF="#GB1_tms_cnt[1]">GB1_tms_cnt[1]</A>, VCC, !<A HREF="#A1L8">A1L8</A>);


<P> --GB1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] at LC_X26_Y13_N6
<P> --operation mode is normal

<P><A NAME="GB1_tms_cnt[0]">GB1_tms_cnt[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#GB1_tms_cnt[0]">GB1_tms_cnt[0]</A>, VCC);


<P> --GB1L19 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228 at LC_X26_Y13_N7
<P> --operation mode is normal

<P><A NAME="GB1L19">GB1L19</A> = AMPP_FUNCTION(<A HREF="#GB1_tms_cnt[0]">GB1_tms_cnt[0]</A>, <A HREF="#GB1_tms_cnt[1]">GB1_tms_cnt[1]</A>, <A HREF="#GB1_tms_cnt[2]">GB1_tms_cnt[2]</A>);


<P> --GB1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] at LC_X26_Y13_N4
<P> --operation mode is normal

<P><A NAME="GB1_state[10]">GB1_state[10]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[9]">GB1_state[9]</A>, <A HREF="#A1L8">A1L8</A>, VCC);


<P> --G2_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3] at LC_X29_Y11_N8
<P> --operation mode is arithmetic

<P><A NAME="G2_word_counter[3]">G2_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2_word_counter[3]">G2_word_counter[3]</A>, VCC, <A HREF="#G2L6">G2L6</A>, <A HREF="#G2L7">G2L7</A>, <A HREF="#G2L12">G2L12</A>, <A HREF="#G2L13">G2L13</A>);

<P> --G2L15 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~808 at LC_X29_Y11_N8
<P> --operation mode is arithmetic

<P><A NAME="G2L15">G2L15</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[3]">G2_word_counter[3]</A>, <A HREF="#G2L12">G2L12</A>);

<P> --G2L16 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~808COUT1_818 at LC_X29_Y11_N8
<P> --operation mode is arithmetic

<P><A NAME="G2L16">G2L16</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[3]">G2_word_counter[3]</A>, <A HREF="#G2L13">G2L13</A>);


<P> --G2_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0] at LC_X29_Y11_N5
<P> --operation mode is arithmetic

<P><A NAME="G2_word_counter[0]">G2_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2_word_counter[0]">G2_word_counter[0]</A>, VCC, <A HREF="#G2L6">G2L6</A>, <A HREF="#G2L7">G2L7</A>);

<P> --G2L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~809 at LC_X29_Y11_N5
<P> --operation mode is arithmetic

<P><A NAME="G2L4">G2L4</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[0]">G2_word_counter[0]</A>);

<P> --G2L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~809COUT1_816 at LC_X29_Y11_N5
<P> --operation mode is arithmetic

<P><A NAME="G2L5">G2L5</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[0]">G2_word_counter[0]</A>);


<P> --G2_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4] at LC_X29_Y11_N9
<P> --operation mode is normal

<P><A NAME="G2_word_counter[4]">G2_word_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2_word_counter[4]">G2_word_counter[4]</A>, VCC, <A HREF="#G2L6">G2L6</A>, <A HREF="#G2L7">G2L7</A>, <A HREF="#G2L15">G2L15</A>, <A HREF="#G2L16">G2L16</A>);


<P> --G2_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2] at LC_X29_Y11_N7
<P> --operation mode is arithmetic

<P><A NAME="G2_word_counter[2]">G2_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2_word_counter[2]">G2_word_counter[2]</A>, VCC, <A HREF="#G2L6">G2L6</A>, <A HREF="#G2L7">G2L7</A>, <A HREF="#G2L9">G2L9</A>, <A HREF="#G2L10">G2L10</A>);

<P> --G2L12 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~811 at LC_X29_Y11_N7
<P> --operation mode is arithmetic

<P><A NAME="G2L12">G2L12</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[2]">G2_word_counter[2]</A>, <A HREF="#G2L9">G2L9</A>);

<P> --G2L13 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~811COUT1_817 at LC_X29_Y11_N7
<P> --operation mode is arithmetic

<P><A NAME="G2L13">G2L13</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[2]">G2_word_counter[2]</A>, <A HREF="#G2L10">G2L10</A>);


<P> --G2L25 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1517 at LC_X29_Y12_N0
<P> --operation mode is normal

<P><A NAME="G2L25">G2L25</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[2]">G2_word_counter[2]</A>, <A HREF="#G2_word_counter[4]">G2_word_counter[4]</A>, <A HREF="#G2_word_counter[0]">G2_word_counter[0]</A>, <A HREF="#G2_word_counter[3]">G2_word_counter[3]</A>);


<P> --G2_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1] at LC_X29_Y11_N6
<P> --operation mode is arithmetic

<P><A NAME="G2_word_counter[1]">G2_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2_word_counter[1]">G2_word_counter[1]</A>, VCC, <A HREF="#G2L6">G2L6</A>, <A HREF="#G2L7">G2L7</A>, <A HREF="#G2L4">G2L4</A>, <A HREF="#G2L5">G2L5</A>);

<P> --G2L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~812 at LC_X29_Y11_N6
<P> --operation mode is arithmetic

<P><A NAME="G2L9">G2L9</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[1]">G2_word_counter[1]</A>, <A HREF="#G2L4">G2L4</A>);

<P> --G2L10 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~812COUT1 at LC_X29_Y11_N6
<P> --operation mode is arithmetic

<P><A NAME="G2L10">G2L10</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[1]">G2_word_counter[1]</A>, <A HREF="#G2L5">G2L5</A>);


<P> --G2L26 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1518 at LC_X27_Y12_N4
<P> --operation mode is normal

<P><A NAME="G2L26">G2L26</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#G2_word_counter[1]">G2_word_counter[1]</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>);


<P> --G2_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LC_X29_Y12_N9
<P> --operation mode is normal

<P><A NAME="G2_WORD_SR[2]">G2_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2_WORD_SR[3]">G2_WORD_SR[3]</A>, <A HREF="#G2L26">G2L26</A>, <A HREF="#G2L20">G2L20</A>, <A HREF="#G2L28">G2L28</A>, VCC, <A HREF="#G2L21">G2L21</A>);


<P> --U1_edq is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq at LC_X29_Y16_N0
<P> --operation mode is normal

<P><A NAME="U1_edq">U1_edq</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#R1L1">R1L1</A>, <A HREF="#U1L3">U1L3</A>, <A HREF="#L1_dffs[4]">L1_dffs[4]</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --EB4_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] at LC_X27_Y14_N2
<P> --operation mode is normal

<P><A NAME="EB4_Q[1]">EB4_Q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB5_Q[1]">EB5_Q[1]</A>, <A HREF="#EB2_Q[0]">EB2_Q[0]</A>, <A HREF="#EB3_Q[1]">EB3_Q[1]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L22">D1L22</A>);


<P> --D1L23 is sld_hub:sld_hub_inst|IRSR_D[2]~321 at LC_X29_Y16_N1
<P> --operation mode is normal

<P><A NAME="D1L23">D1L23</A> = AMPP_FUNCTION(<A HREF="#U1_post_trigger_count_enable">U1_post_trigger_count_enable</A>, <A HREF="#U1_edq">U1_edq</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>, <A HREF="#J1_is_max_write_address_ff">J1_is_max_write_address_ff</A>);


<P> --D1L24 is sld_hub:sld_hub_inst|IRSR_D[2]~322 at LC_X29_Y16_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="D1L24">D1L24</A> = AMPP_FUNCTION(<A HREF="#L1_dffs[5]">L1_dffs[5]</A>, <A HREF="#D1L23">D1L23</A>);

<P> --V1_status_out[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] at LC_X29_Y16_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="V1_status_out[2]">V1_status_out[2]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND);


<P> --J1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50 at LC_X29_Y16_N9
<P> --operation mode is normal

<P><A NAME="J1L2">J1L2</A> = AMPP_FUNCTION(<A HREF="#V1_status_out[1]">V1_status_out[1]</A>, <A HREF="#U1_buffer_write_enable">U1_buffer_write_enable</A>, <A HREF="#L1_dffs[5]">L1_dffs[5]</A>);


<P> --EB1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0] at LC_X27_Y13_N0
<P> --operation mode is normal

<P><A NAME="EB1_Q[0]">EB1_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#HB1_dffe1a[7]">HB1_dffe1a[7]</A>, <A HREF="#D1L2">D1L2</A>, <A HREF="#EB2_Q[0]">EB2_Q[0]</A>, <A HREF="#EB1_Q[0]">EB1_Q[0]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>);


<P> --DB1_cout is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|cout at LC_X30_Y16_N5
<P> --operation mode is normal

<P><A NAME="DB1_cout">DB1_cout</A> = AMPP_FUNCTION(<A HREF="#DB1L30">DB1L30</A>);


<P> --V1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60 at LC_X30_Y16_N6
<P> --operation mode is normal

<P><A NAME="V1L5">V1L5</A> = AMPP_FUNCTION(<A HREF="#EB4_Q[1]">EB4_Q[1]</A>, <A HREF="#J1_is_max_write_address_ff">J1_is_max_write_address_ff</A>, <A HREF="#DB1_cout">DB1_cout</A>);

<P> --V1_status_out[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1] at LC_X30_Y16_N6
<P> --operation mode is normal

<P><A NAME="V1_status_out[1]">V1_status_out[1]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>, <A HREF="#J1_is_max_write_address_ff">J1_is_max_write_address_ff</A>, <A HREF="#DB1_cout">DB1_cout</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --T1_trigger_happened_ff[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0] at LC_X29_Y13_N5
<P> --operation mode is normal

<P><A NAME="T1_trigger_happened_ff[0]">T1_trigger_happened_ff[0]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#J1_is_max_write_address_ff">J1_is_max_write_address_ff</A>, <A HREF="#T1_trigger_happened_ff[0]">T1_trigger_happened_ff[0]</A>, <A HREF="#L1_dffs[5]">L1_dffs[5]</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>);


<P> --X1_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff at LC_X35_Y18_N8
<P> --operation mode is normal

<P><A NAME="X1_regoutff">X1_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[71]">B1_acq_trigger_in_reg[71]</A>, <A HREF="#X1L2">X1L2</A>, <A HREF="#X1_holdff">X1_holdff</A>, <A HREF="#L2_dffs[215]">L2_dffs[215]</A>, VCC);


<P> --X72_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff at LC_X35_Y17_N5
<P> --operation mode is normal

<P><A NAME="X72_regoutff">X72_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[2]">L2_dffs[2]</A>, <A HREF="#B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A>, <A HREF="#X72_holdff">X72_holdff</A>, <A HREF="#X72L2">X72L2</A>, VCC);


<P> --X71_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff at LC_X37_Y18_N7
<P> --operation mode is normal

<P><A NAME="X71_regoutff">X71_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X71_holdff">X71_holdff</A>, <A HREF="#L2_dffs[5]">L2_dffs[5]</A>, <A HREF="#B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A>, <A HREF="#X71L2">X71L2</A>, VCC);


<P> --T1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1134 at LC_X35_Y18_N3
<P> --operation mode is normal

<P><A NAME="T1L4">T1L4</A> = AMPP_FUNCTION(<A HREF="#X72_regoutff">X72_regoutff</A>, <A HREF="#X71_regoutff">X71_regoutff</A>, <A HREF="#X1_regoutff">X1_regoutff</A>, <A HREF="#T1_trigger_happened_ff[0]">T1_trigger_happened_ff[0]</A>);


<P> --X70_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff at LC_X36_Y18_N8
<P> --operation mode is normal

<P><A NAME="X70_regoutff">X70_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X70_holdff">X70_holdff</A>, <A HREF="#L2_dffs[8]">L2_dffs[8]</A>, <A HREF="#B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A>, <A HREF="#X70L2">X70L2</A>, VCC);


<P> --X69_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff at LC_X36_Y18_N4
<P> --operation mode is normal

<P><A NAME="X69_regoutff">X69_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A>, <A HREF="#L2_dffs[11]">L2_dffs[11]</A>, <A HREF="#X69_holdff">X69_holdff</A>, <A HREF="#X69L2">X69L2</A>, VCC);


<P> --X68_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff at LC_X36_Y19_N3
<P> --operation mode is normal

<P><A NAME="X68_regoutff">X68_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X68L2">X68L2</A>, <A HREF="#B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A>, <A HREF="#L2_dffs[14]">L2_dffs[14]</A>, <A HREF="#X68_holdff">X68_holdff</A>, VCC);


<P> --X67_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff at LC_X35_Y19_N7
<P> --operation mode is normal

<P><A NAME="X67_regoutff">X67_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X67_holdff">X67_holdff</A>, <A HREF="#L2_dffs[17]">L2_dffs[17]</A>, <A HREF="#B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A>, <A HREF="#X67L2">X67L2</A>, VCC);


<P> --T1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1135 at LC_X35_Y18_N5
<P> --operation mode is normal

<P><A NAME="T1L5">T1L5</A> = AMPP_FUNCTION(<A HREF="#X67_regoutff">X67_regoutff</A>, <A HREF="#X69_regoutff">X69_regoutff</A>, <A HREF="#X68_regoutff">X68_regoutff</A>, <A HREF="#X70_regoutff">X70_regoutff</A>);


<P> --X66_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff at LC_X35_Y19_N1
<P> --operation mode is normal

<P><A NAME="X66_regoutff">X66_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[20]">L2_dffs[20]</A>, <A HREF="#X66_holdff">X66_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A>, <A HREF="#X66L2">X66L2</A>, VCC);


<P> --X65_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff at LC_X35_Y17_N8
<P> --operation mode is normal

<P><A NAME="X65_regoutff">X65_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A>, <A HREF="#X65L2">X65L2</A>, <A HREF="#X65_holdff">X65_holdff</A>, <A HREF="#L2_dffs[23]">L2_dffs[23]</A>, VCC);


<P> --X64_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff at LC_X35_Y13_N3
<P> --operation mode is normal

<P><A NAME="X64_regoutff">X64_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X64L2">X64L2</A>, <A HREF="#B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A>, <A HREF="#X64_holdff">X64_holdff</A>, <A HREF="#L2_dffs[26]">L2_dffs[26]</A>, VCC);


<P> --X63_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff at LC_X32_Y18_N2
<P> --operation mode is normal

<P><A NAME="X63_regoutff">X63_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X63L2">X63L2</A>, <A HREF="#B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A>, <A HREF="#X63_holdff">X63_holdff</A>, <A HREF="#L2_dffs[29]">L2_dffs[29]</A>, VCC);


<P> --T1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1136 at LC_X35_Y18_N2
<P> --operation mode is normal

<P><A NAME="T1L6">T1L6</A> = AMPP_FUNCTION(<A HREF="#X66_regoutff">X66_regoutff</A>, <A HREF="#X63_regoutff">X63_regoutff</A>, <A HREF="#X64_regoutff">X64_regoutff</A>, <A HREF="#X65_regoutff">X65_regoutff</A>);


<P> --X62_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff at LC_X32_Y19_N0
<P> --operation mode is normal

<P><A NAME="X62_regoutff">X62_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X62_holdff">X62_holdff</A>, <A HREF="#X62L2">X62L2</A>, <A HREF="#L2_dffs[32]">L2_dffs[32]</A>, <A HREF="#B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A>, VCC);


<P> --X61_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff at LC_X32_Y19_N5
<P> --operation mode is normal

<P><A NAME="X61_regoutff">X61_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X61_holdff">X61_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A>, <A HREF="#L2_dffs[35]">L2_dffs[35]</A>, <A HREF="#X61L2">X61L2</A>, VCC);


<P> --X60_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff at LC_X35_Y13_N8
<P> --operation mode is normal

<P><A NAME="X60_regoutff">X60_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X60L2">X60L2</A>, <A HREF="#L2_dffs[38]">L2_dffs[38]</A>, <A HREF="#X60_holdff">X60_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A>, VCC);


<P> --X59_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff at LC_X36_Y12_N4
<P> --operation mode is normal

<P><A NAME="X59_regoutff">X59_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[41]">L2_dffs[41]</A>, <A HREF="#B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A>, <A HREF="#X59_holdff">X59_holdff</A>, <A HREF="#X59L2">X59L2</A>, VCC);


<P> --T1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1137 at LC_X35_Y18_N7
<P> --operation mode is normal

<P><A NAME="T1L7">T1L7</A> = AMPP_FUNCTION(<A HREF="#X61_regoutff">X61_regoutff</A>, <A HREF="#X60_regoutff">X60_regoutff</A>, <A HREF="#X59_regoutff">X59_regoutff</A>, <A HREF="#X62_regoutff">X62_regoutff</A>);


<P> --T1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1138 at LC_X35_Y18_N4
<P> --operation mode is normal

<P><A NAME="T1L8">T1L8</A> = AMPP_FUNCTION(<A HREF="#T1L6">T1L6</A>, <A HREF="#T1L5">T1L5</A>, <A HREF="#T1L7">T1L7</A>, <A HREF="#T1L4">T1L4</A>);


<P> --X58_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff at LC_X36_Y12_N5
<P> --operation mode is normal

<P><A NAME="X58_regoutff">X58_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[44]">L2_dffs[44]</A>, <A HREF="#B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A>, <A HREF="#X58_holdff">X58_holdff</A>, <A HREF="#X58L2">X58L2</A>, VCC);


<P> --X57_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff at LC_X35_Y12_N2
<P> --operation mode is normal

<P><A NAME="X57_regoutff">X57_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X57L2">X57L2</A>, <A HREF="#L2_dffs[47]">L2_dffs[47]</A>, <A HREF="#B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A>, <A HREF="#X57_holdff">X57_holdff</A>, VCC);


<P> --X56_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff at LC_X32_Y13_N6
<P> --operation mode is normal

<P><A NAME="X56_regoutff">X56_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X56_holdff">X56_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>, <A HREF="#L2_dffs[50]">L2_dffs[50]</A>, <A HREF="#X56L2">X56L2</A>, VCC);


<P> --X55_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff at LC_X32_Y13_N8
<P> --operation mode is normal

<P><A NAME="X55_regoutff">X55_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A>, <A HREF="#L2_dffs[53]">L2_dffs[53]</A>, <A HREF="#X55_holdff">X55_holdff</A>, <A HREF="#X55L2">X55L2</A>, VCC);


<P> --T1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1139 at LC_X31_Y14_N7
<P> --operation mode is normal

<P><A NAME="T1L9">T1L9</A> = AMPP_FUNCTION(<A HREF="#X57_regoutff">X57_regoutff</A>, <A HREF="#X56_regoutff">X56_regoutff</A>, <A HREF="#X58_regoutff">X58_regoutff</A>, <A HREF="#X55_regoutff">X55_regoutff</A>);


<P> --X54_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff at LC_X32_Y17_N8
<P> --operation mode is normal

<P><A NAME="X54_regoutff">X54_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X54L2">X54L2</A>, <A HREF="#X54_holdff">X54_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A>, <A HREF="#L2_dffs[56]">L2_dffs[56]</A>, VCC);


<P> --X53_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff at LC_X32_Y16_N8
<P> --operation mode is normal

<P><A NAME="X53_regoutff">X53_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A>, <A HREF="#L2_dffs[59]">L2_dffs[59]</A>, <A HREF="#X53_holdff">X53_holdff</A>, <A HREF="#X53L2">X53L2</A>, VCC);


<P> --X52_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff at LC_X31_Y17_N8
<P> --operation mode is normal

<P><A NAME="X52_regoutff">X52_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X52L2">X52L2</A>, <A HREF="#B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A>, <A HREF="#X52_holdff">X52_holdff</A>, <A HREF="#L2_dffs[62]">L2_dffs[62]</A>, VCC);


<P> --X51_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff at LC_X30_Y13_N8
<P> --operation mode is normal

<P><A NAME="X51_regoutff">X51_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A>, <A HREF="#L2_dffs[65]">L2_dffs[65]</A>, <A HREF="#X51_holdff">X51_holdff</A>, <A HREF="#X51L2">X51L2</A>, VCC);


<P> --T1L10 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1140 at LC_X31_Y14_N2
<P> --operation mode is normal

<P><A NAME="T1L10">T1L10</A> = AMPP_FUNCTION(<A HREF="#X54_regoutff">X54_regoutff</A>, <A HREF="#X51_regoutff">X51_regoutff</A>, <A HREF="#X52_regoutff">X52_regoutff</A>, <A HREF="#X53_regoutff">X53_regoutff</A>);


<P> --X50_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff at LC_X30_Y14_N9
<P> --operation mode is normal

<P><A NAME="X50_regoutff">X50_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A>, <A HREF="#L2_dffs[68]">L2_dffs[68]</A>, <A HREF="#X50_holdff">X50_holdff</A>, <A HREF="#X50L2">X50L2</A>, VCC);


<P> --X49_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff at LC_X31_Y14_N6
<P> --operation mode is normal

<P><A NAME="X49_regoutff">X49_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[71]">L2_dffs[71]</A>, <A HREF="#X49_holdff">X49_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A>, <A HREF="#X49L2">X49L2</A>, VCC);


<P> --X48_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff at LC_X31_Y12_N2
<P> --operation mode is normal

<P><A NAME="X48_regoutff">X48_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A>, <A HREF="#L2_dffs[74]">L2_dffs[74]</A>, <A HREF="#X48_holdff">X48_holdff</A>, <A HREF="#X48L2">X48L2</A>, VCC);


<P> --X47_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff at LC_X31_Y13_N1
<P> --operation mode is normal

<P><A NAME="X47_regoutff">X47_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A>, <A HREF="#X47_holdff">X47_holdff</A>, <A HREF="#L2_dffs[77]">L2_dffs[77]</A>, <A HREF="#X47L2">X47L2</A>, VCC);


<P> --T1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1141 at LC_X31_Y14_N0
<P> --operation mode is normal

<P><A NAME="T1L11">T1L11</A> = AMPP_FUNCTION(<A HREF="#X49_regoutff">X49_regoutff</A>, <A HREF="#X50_regoutff">X50_regoutff</A>, <A HREF="#X48_regoutff">X48_regoutff</A>, <A HREF="#X47_regoutff">X47_regoutff</A>);


<P> --X46_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff at LC_X31_Y13_N6
<P> --operation mode is normal

<P><A NAME="X46_regoutff">X46_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[80]">L2_dffs[80]</A>, <A HREF="#B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A>, <A HREF="#X46_holdff">X46_holdff</A>, <A HREF="#X46L2">X46L2</A>, VCC);


<P> --X45_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff at LC_X32_Y14_N4
<P> --operation mode is normal

<P><A NAME="X45_regoutff">X45_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X45L2">X45L2</A>, <A HREF="#B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A>, <A HREF="#X45_holdff">X45_holdff</A>, <A HREF="#L2_dffs[83]">L2_dffs[83]</A>, VCC);


<P> --X44_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff at LC_X35_Y14_N0
<P> --operation mode is normal

<P><A NAME="X44_regoutff">X44_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[86]">L2_dffs[86]</A>, <A HREF="#X44L2">X44L2</A>, <A HREF="#X44_holdff">X44_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A>, VCC);


<P> --X43_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff at LC_X31_Y15_N1
<P> --operation mode is normal

<P><A NAME="X43_regoutff">X43_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X43L2">X43L2</A>, <A HREF="#B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A>, <A HREF="#X43_holdff">X43_holdff</A>, <A HREF="#L2_dffs[89]">L2_dffs[89]</A>, VCC);


<P> --T1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1142 at LC_X31_Y14_N9
<P> --operation mode is normal

<P><A NAME="T1L12">T1L12</A> = AMPP_FUNCTION(<A HREF="#X43_regoutff">X43_regoutff</A>, <A HREF="#X45_regoutff">X45_regoutff</A>, <A HREF="#X44_regoutff">X44_regoutff</A>, <A HREF="#X46_regoutff">X46_regoutff</A>);


<P> --T1L13 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1143 at LC_X31_Y14_N8
<P> --operation mode is normal

<P><A NAME="T1L13">T1L13</A> = AMPP_FUNCTION(<A HREF="#T1L10">T1L10</A>, <A HREF="#T1L11">T1L11</A>, <A HREF="#T1L12">T1L12</A>, <A HREF="#T1L9">T1L9</A>);


<P> --X42_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff at LC_X30_Y15_N2
<P> --operation mode is normal

<P><A NAME="X42_regoutff">X42_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X42_holdff">X42_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A>, <A HREF="#L2_dffs[92]">L2_dffs[92]</A>, <A HREF="#X42L2">X42L2</A>, VCC);


<P> --X41_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff at LC_X30_Y15_N8
<P> --operation mode is normal

<P><A NAME="X41_regoutff">X41_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A>, <A HREF="#L2_dffs[95]">L2_dffs[95]</A>, <A HREF="#X41_holdff">X41_holdff</A>, <A HREF="#X41L2">X41L2</A>, VCC);


<P> --X40_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff at LC_X39_Y16_N6
<P> --operation mode is normal

<P><A NAME="X40_regoutff">X40_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A>, <A HREF="#L2_dffs[98]">L2_dffs[98]</A>, <A HREF="#X40_holdff">X40_holdff</A>, <A HREF="#X40L2">X40L2</A>, VCC);


<P> --X39_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff at LC_X40_Y16_N6
<P> --operation mode is normal

<P><A NAME="X39_regoutff">X39_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X39L2">X39L2</A>, <A HREF="#L2_dffs[101]">L2_dffs[101]</A>, <A HREF="#B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A>, <A HREF="#X39_holdff">X39_holdff</A>, VCC);


<P> --T1L14 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1144 at LC_X39_Y16_N4
<P> --operation mode is normal

<P><A NAME="T1L14">T1L14</A> = AMPP_FUNCTION(<A HREF="#X39_regoutff">X39_regoutff</A>, <A HREF="#X42_regoutff">X42_regoutff</A>, <A HREF="#X41_regoutff">X41_regoutff</A>, <A HREF="#X40_regoutff">X40_regoutff</A>);


<P> --X38_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff at LC_X40_Y15_N4
<P> --operation mode is normal

<P><A NAME="X38_regoutff">X38_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X38_holdff">X38_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A>, <A HREF="#L2_dffs[104]">L2_dffs[104]</A>, <A HREF="#X38L2">X38L2</A>, VCC);


<P> --X37_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff at LC_X40_Y15_N1
<P> --operation mode is normal

<P><A NAME="X37_regoutff">X37_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X37_holdff">X37_holdff</A>, <A HREF="#L2_dffs[107]">L2_dffs[107]</A>, <A HREF="#B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A>, <A HREF="#X37L2">X37L2</A>, VCC);


<P> --X36_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff at LC_X41_Y15_N6
<P> --operation mode is normal

<P><A NAME="X36_regoutff">X36_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X36L2">X36L2</A>, <A HREF="#B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A>, <A HREF="#X36_holdff">X36_holdff</A>, <A HREF="#L2_dffs[110]">L2_dffs[110]</A>, VCC);


<P> --X35_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff at LC_X42_Y15_N4
<P> --operation mode is normal

<P><A NAME="X35_regoutff">X35_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X35_holdff">X35_holdff</A>, <A HREF="#X35L2">X35L2</A>, <A HREF="#B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A>, <A HREF="#L2_dffs[113]">L2_dffs[113]</A>, VCC);


<P> --T1L15 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1145 at LC_X39_Y16_N8
<P> --operation mode is normal

<P><A NAME="T1L15">T1L15</A> = AMPP_FUNCTION(<A HREF="#X35_regoutff">X35_regoutff</A>, <A HREF="#X38_regoutff">X38_regoutff</A>, <A HREF="#X36_regoutff">X36_regoutff</A>, <A HREF="#X37_regoutff">X37_regoutff</A>);


<P> --X34_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff at LC_X42_Y15_N2
<P> --operation mode is normal

<P><A NAME="X34_regoutff">X34_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A>, <A HREF="#X34_holdff">X34_holdff</A>, <A HREF="#L2_dffs[116]">L2_dffs[116]</A>, <A HREF="#X34L2">X34L2</A>, VCC);


<P> --X33_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff at LC_X41_Y16_N6
<P> --operation mode is normal

<P><A NAME="X33_regoutff">X33_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A>, <A HREF="#L2_dffs[119]">L2_dffs[119]</A>, <A HREF="#X33_holdff">X33_holdff</A>, <A HREF="#X33L2">X33L2</A>, VCC);


<P> --X32_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff at LC_X40_Y17_N6
<P> --operation mode is normal

<P><A NAME="X32_regoutff">X32_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X32_holdff">X32_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A>, <A HREF="#L2_dffs[122]">L2_dffs[122]</A>, <A HREF="#X32L2">X32L2</A>, VCC);


<P> --X31_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff at LC_X40_Y17_N1
<P> --operation mode is normal

<P><A NAME="X31_regoutff">X31_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[125]">L2_dffs[125]</A>, <A HREF="#X31_holdff">X31_holdff</A>, <A HREF="#X31L2">X31L2</A>, <A HREF="#B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A>, VCC);


<P> --T1L16 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1146 at LC_X39_Y16_N5
<P> --operation mode is normal

<P><A NAME="T1L16">T1L16</A> = AMPP_FUNCTION(<A HREF="#X31_regoutff">X31_regoutff</A>, <A HREF="#X32_regoutff">X32_regoutff</A>, <A HREF="#X33_regoutff">X33_regoutff</A>, <A HREF="#X34_regoutff">X34_regoutff</A>);


<P> --X30_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff at LC_X39_Y17_N8
<P> --operation mode is normal

<P><A NAME="X30_regoutff">X30_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A>, <A HREF="#L2_dffs[128]">L2_dffs[128]</A>, <A HREF="#X30_holdff">X30_holdff</A>, <A HREF="#X30L2">X30L2</A>, VCC);


<P> --X29_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff at LC_X39_Y18_N0
<P> --operation mode is normal

<P><A NAME="X29_regoutff">X29_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X29_holdff">X29_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A>, <A HREF="#L2_dffs[131]">L2_dffs[131]</A>, <A HREF="#X29L2">X29L2</A>, VCC);


<P> --X28_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff at LC_X39_Y18_N6
<P> --operation mode is normal

<P><A NAME="X28_regoutff">X28_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X28L2">X28L2</A>, <A HREF="#L2_dffs[134]">L2_dffs[134]</A>, <A HREF="#X28_holdff">X28_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A>, VCC);


<P> --X27_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff at LC_X38_Y17_N1
<P> --operation mode is normal

<P><A NAME="X27_regoutff">X27_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A>, <A HREF="#L2_dffs[137]">L2_dffs[137]</A>, <A HREF="#X27_holdff">X27_holdff</A>, <A HREF="#X27L2">X27L2</A>, VCC);


<P> --T1L17 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1147 at LC_X39_Y16_N0
<P> --operation mode is normal

<P><A NAME="T1L17">T1L17</A> = AMPP_FUNCTION(<A HREF="#X27_regoutff">X27_regoutff</A>, <A HREF="#X28_regoutff">X28_regoutff</A>, <A HREF="#X29_regoutff">X29_regoutff</A>, <A HREF="#X30_regoutff">X30_regoutff</A>);


<P> --T1L18 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1148 at LC_X39_Y16_N9
<P> --operation mode is normal

<P><A NAME="T1L18">T1L18</A> = AMPP_FUNCTION(<A HREF="#T1L15">T1L15</A>, <A HREF="#T1L17">T1L17</A>, <A HREF="#T1L14">T1L14</A>, <A HREF="#T1L16">T1L16</A>);


<P> --X26_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff at LC_X38_Y18_N1
<P> --operation mode is normal

<P><A NAME="X26_regoutff">X26_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X26_holdff">X26_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A>, <A HREF="#X26L2">X26L2</A>, <A HREF="#L2_dffs[140]">L2_dffs[140]</A>, VCC);


<P> --X25_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff at LC_X38_Y18_N4
<P> --operation mode is normal

<P><A NAME="X25_regoutff">X25_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X25_holdff">X25_holdff</A>, <A HREF="#L2_dffs[143]">L2_dffs[143]</A>, <A HREF="#B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A>, <A HREF="#X25L2">X25L2</A>, VCC);


<P> --X24_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff at LC_X38_Y19_N8
<P> --operation mode is normal

<P><A NAME="X24_regoutff">X24_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X24L2">X24L2</A>, <A HREF="#L2_dffs[146]">L2_dffs[146]</A>, <A HREF="#B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A>, <A HREF="#X24_holdff">X24_holdff</A>, VCC);


<P> --X23_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff at LC_X39_Y19_N4
<P> --operation mode is normal

<P><A NAME="X23_regoutff">X23_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[149]">L2_dffs[149]</A>, <A HREF="#X23_holdff">X23_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A>, <A HREF="#X23L2">X23L2</A>, VCC);


<P> --T1L19 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1149 at LC_X39_Y13_N6
<P> --operation mode is normal

<P><A NAME="T1L19">T1L19</A> = AMPP_FUNCTION(<A HREF="#X23_regoutff">X23_regoutff</A>, <A HREF="#X24_regoutff">X24_regoutff</A>, <A HREF="#X26_regoutff">X26_regoutff</A>, <A HREF="#X25_regoutff">X25_regoutff</A>);


<P> --X22_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff at LC_X39_Y19_N7
<P> --operation mode is normal

<P><A NAME="X22_regoutff">X22_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[152]">L2_dffs[152]</A>, <A HREF="#X22_holdff">X22_holdff</A>, <A HREF="#X22L2">X22L2</A>, <A HREF="#B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A>, VCC);


<P> --X21_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff at LC_X38_Y12_N4
<P> --operation mode is normal

<P><A NAME="X21_regoutff">X21_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X21_holdff">X21_holdff</A>, <A HREF="#L2_dffs[155]">L2_dffs[155]</A>, <A HREF="#B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A>, <A HREF="#X21L2">X21L2</A>, VCC);


<P> --X20_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff at LC_X39_Y12_N5
<P> --operation mode is normal

<P><A NAME="X20_regoutff">X20_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[158]">L2_dffs[158]</A>, <A HREF="#B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A>, <A HREF="#X20_holdff">X20_holdff</A>, <A HREF="#X20L2">X20L2</A>, VCC);


<P> --X19_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff at LC_X39_Y12_N6
<P> --operation mode is normal

<P><A NAME="X19_regoutff">X19_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X19_holdff">X19_holdff</A>, <A HREF="#X19L2">X19L2</A>, <A HREF="#B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A>, <A HREF="#L2_dffs[161]">L2_dffs[161]</A>, VCC);


<P> --T1L20 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1150 at LC_X39_Y13_N7
<P> --operation mode is normal

<P><A NAME="T1L20">T1L20</A> = AMPP_FUNCTION(<A HREF="#X20_regoutff">X20_regoutff</A>, <A HREF="#X19_regoutff">X19_regoutff</A>, <A HREF="#X22_regoutff">X22_regoutff</A>, <A HREF="#X21_regoutff">X21_regoutff</A>);


<P> --X18_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff at LC_X40_Y13_N3
<P> --operation mode is normal

<P><A NAME="X18_regoutff">X18_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X18_holdff">X18_holdff</A>, <A HREF="#X18L2">X18L2</A>, <A HREF="#B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A>, <A HREF="#L2_dffs[164]">L2_dffs[164]</A>, VCC);


<P> --X17_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff at LC_X40_Y12_N4
<P> --operation mode is normal

<P><A NAME="X17_regoutff">X17_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A>, <A HREF="#L2_dffs[167]">L2_dffs[167]</A>, <A HREF="#X17_holdff">X17_holdff</A>, <A HREF="#X17L2">X17L2</A>, VCC);


<P> --X16_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff at LC_X40_Y12_N7
<P> --operation mode is normal

<P><A NAME="X16_regoutff">X16_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[170]">L2_dffs[170]</A>, <A HREF="#X16_holdff">X16_holdff</A>, <A HREF="#X16L2">X16L2</A>, <A HREF="#B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A>, VCC);


<P> --X15_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff at LC_X39_Y13_N0
<P> --operation mode is normal

<P><A NAME="X15_regoutff">X15_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X15L2">X15L2</A>, <A HREF="#B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A>, <A HREF="#X15_holdff">X15_holdff</A>, <A HREF="#L2_dffs[173]">L2_dffs[173]</A>, VCC);


<P> --T1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1151 at LC_X39_Y13_N5
<P> --operation mode is normal

<P><A NAME="T1L21">T1L21</A> = AMPP_FUNCTION(<A HREF="#X18_regoutff">X18_regoutff</A>, <A HREF="#X16_regoutff">X16_regoutff</A>, <A HREF="#X17_regoutff">X17_regoutff</A>, <A HREF="#X15_regoutff">X15_regoutff</A>);


<P> --X14_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff at LC_X38_Y14_N2
<P> --operation mode is normal

<P><A NAME="X14_regoutff">X14_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X14L2">X14L2</A>, <A HREF="#B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A>, <A HREF="#X14_holdff">X14_holdff</A>, <A HREF="#L2_dffs[176]">L2_dffs[176]</A>, VCC);


<P> --X13_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff at LC_X39_Y15_N1
<P> --operation mode is normal

<P><A NAME="X13_regoutff">X13_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X13L2">X13L2</A>, <A HREF="#X13_holdff">X13_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A>, <A HREF="#L2_dffs[179]">L2_dffs[179]</A>, VCC);


<P> --X12_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff at LC_X39_Y14_N9
<P> --operation mode is normal

<P><A NAME="X12_regoutff">X12_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A>, <A HREF="#X12L2">X12L2</A>, <A HREF="#L2_dffs[182]">L2_dffs[182]</A>, <A HREF="#X12_holdff">X12_holdff</A>, VCC);


<P> --X11_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff at LC_X39_Y14_N5
<P> --operation mode is normal

<P><A NAME="X11_regoutff">X11_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X11L2">X11L2</A>, <A HREF="#X11_holdff">X11_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A>, <A HREF="#L2_dffs[185]">L2_dffs[185]</A>, VCC);


<P> --T1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1152 at LC_X39_Y13_N8
<P> --operation mode is normal

<P><A NAME="T1L22">T1L22</A> = AMPP_FUNCTION(<A HREF="#X13_regoutff">X13_regoutff</A>, <A HREF="#X14_regoutff">X14_regoutff</A>, <A HREF="#X12_regoutff">X12_regoutff</A>, <A HREF="#X11_regoutff">X11_regoutff</A>);


<P> --T1L23 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1153 at LC_X39_Y13_N9
<P> --operation mode is normal

<P><A NAME="T1L23">T1L23</A> = AMPP_FUNCTION(<A HREF="#T1L19">T1L19</A>, <A HREF="#T1L21">T1L21</A>, <A HREF="#T1L20">T1L20</A>, <A HREF="#T1L22">T1L22</A>);


<P> --T1L24 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1154 at LC_X41_Y13_N8
<P> --operation mode is normal

<P><A NAME="T1L24">T1L24</A> = AMPP_FUNCTION(<A HREF="#T1L23">T1L23</A>, <A HREF="#T1L18">T1L18</A>, <A HREF="#T1L13">T1L13</A>, <A HREF="#T1L8">T1L8</A>);


<P> --X10_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff at LC_X38_Y14_N8
<P> --operation mode is normal

<P><A NAME="X10_regoutff">X10_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X10_holdff">X10_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A>, <A HREF="#X10L2">X10L2</A>, <A HREF="#L2_dffs[188]">L2_dffs[188]</A>, VCC);


<P> --X9_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff at LC_X29_Y15_N4
<P> --operation mode is normal

<P><A NAME="X9_regoutff">X9_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A>, <A HREF="#L2_dffs[191]">L2_dffs[191]</A>, <A HREF="#X9L2">X9L2</A>, <A HREF="#X9_holdff">X9_holdff</A>, VCC);


<P> --X8_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff at LC_X28_Y15_N5
<P> --operation mode is normal

<P><A NAME="X8_regoutff">X8_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#L2_dffs[194]">L2_dffs[194]</A>, <A HREF="#X8L2">X8L2</A>, <A HREF="#X8_holdff">X8_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A>, VCC);


<P> --X7_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff at LC_X28_Y15_N8
<P> --operation mode is normal

<P><A NAME="X7_regoutff">X7_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X7_holdff">X7_holdff</A>, <A HREF="#X7L2">X7L2</A>, <A HREF="#L2_dffs[197]">L2_dffs[197]</A>, <A HREF="#B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A>, VCC);


<P> --T1L25 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1155 at LC_X36_Y13_N1
<P> --operation mode is normal

<P><A NAME="T1L25">T1L25</A> = AMPP_FUNCTION(<A HREF="#X7_regoutff">X7_regoutff</A>, <A HREF="#X10_regoutff">X10_regoutff</A>, <A HREF="#X8_regoutff">X8_regoutff</A>, <A HREF="#X9_regoutff">X9_regoutff</A>);


<P> --X3_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff at LC_X36_Y14_N0
<P> --operation mode is normal

<P><A NAME="X3_regoutff">X3_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X3_holdff">X3_holdff</A>, <A HREF="#X3L2">X3L2</A>, <A HREF="#B1_acq_trigger_in_reg[69]">B1_acq_trigger_in_reg[69]</A>, <A HREF="#L2_dffs[209]">L2_dffs[209]</A>, VCC);


<P> --X6_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff at LC_X37_Y11_N7
<P> --operation mode is normal

<P><A NAME="X6_regoutff">X6_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[66]">B1_acq_trigger_in_reg[66]</A>, <A HREF="#X6L2">X6L2</A>, <A HREF="#X6_holdff">X6_holdff</A>, <A HREF="#L2_dffs[200]">L2_dffs[200]</A>, VCC);


<P> --X5_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff at LC_X37_Y12_N4
<P> --operation mode is normal

<P><A NAME="X5_regoutff">X5_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[67]">B1_acq_trigger_in_reg[67]</A>, <A HREF="#L2_dffs[203]">L2_dffs[203]</A>, <A HREF="#X5_holdff">X5_holdff</A>, <A HREF="#X5L2">X5L2</A>, VCC);


<P> --X4_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff at LC_X36_Y13_N0
<P> --operation mode is normal

<P><A NAME="X4_regoutff">X4_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X4_holdff">X4_holdff</A>, <A HREF="#L2_dffs[206]">L2_dffs[206]</A>, <A HREF="#B1_acq_trigger_in_reg[68]">B1_acq_trigger_in_reg[68]</A>, <A HREF="#X4L2">X4L2</A>, VCC);


<P> --X2_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff at LC_X36_Y14_N9
<P> --operation mode is normal

<P><A NAME="X2_regoutff">X2_regoutff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X2L2">X2L2</A>, <A HREF="#X2_holdff">X2_holdff</A>, <A HREF="#B1_acq_trigger_in_reg[70]">B1_acq_trigger_in_reg[70]</A>, <A HREF="#L2_dffs[212]">L2_dffs[212]</A>, VCC);


<P> --T1L26 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1156 at LC_X36_Y13_N7
<P> --operation mode is normal

<P><A NAME="T1L26">T1L26</A> = AMPP_FUNCTION(<A HREF="#X6_regoutff">X6_regoutff</A>, <A HREF="#X4_regoutff">X4_regoutff</A>, <A HREF="#X2_regoutff">X2_regoutff</A>, <A HREF="#X5_regoutff">X5_regoutff</A>);


<P> --T1L27 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1157 at LC_X36_Y13_N2
<P> --operation mode is normal

<P><A NAME="T1L27">T1L27</A> = AMPP_FUNCTION(<A HREF="#X3_regoutff">X3_regoutff</A>, <A HREF="#T1L26">T1L26</A>, <A HREF="#T1L25">T1L25</A>);


<P> --T1_trigger_happened_ff[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1] at LC_X29_Y13_N0
<P> --operation mode is normal

<P><A NAME="T1_trigger_happened_ff[1]">T1_trigger_happened_ff[1]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#T1_trigger_happened_ff[1]">T1_trigger_happened_ff[1]</A>, <A HREF="#T1L27">T1L27</A>, <A HREF="#T1L24">T1L24</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>);


<P> --T1L28 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1158 at LC_X29_Y13_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="T1L28">T1L28</A> = AMPP_FUNCTION(<A HREF="#T1_trigger_happened_ff[0]">T1_trigger_happened_ff[0]</A>, <A HREF="#T1_trigger_happened_ff[1]">T1_trigger_happened_ff[1]</A>);

<P> --L1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2] at LC_X29_Y13_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[2]">L1_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[3]">L1_dffs[3]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --T1L29 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1159 at LC_X41_Y13_N9
<P> --operation mode is normal

<P><A NAME="T1L29">T1L29</A> = AMPP_FUNCTION(<A HREF="#L1_dffs[5]">L1_dffs[5]</A>, <A HREF="#T1L28">T1L28</A>, <A HREF="#T1L27">T1L27</A>, <A HREF="#T1L24">T1L24</A>);


<P> --Y1_counter_cella8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8 at LC_X27_Y15_N3
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella8">Y1_counter_cella8</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella8">Y1_counter_cella8</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L14">Y1L14</A>, <A HREF="#Y1L22">Y1L22</A>, <A HREF="#Y1L23">Y1L23</A>);

<P> --Y1L25 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8~COUT at LC_X27_Y15_N3
<P> --operation mode is arithmetic

<P><A NAME="Y1L25">Y1L25</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella8">Y1_counter_cella8</A>, <A HREF="#Y1L22">Y1L22</A>);

<P> --Y1L26 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8~COUTCOUT1_2 at LC_X27_Y15_N3
<P> --operation mode is arithmetic

<P><A NAME="Y1L26">Y1L26</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella8">Y1_counter_cella8</A>, <A HREF="#Y1L23">Y1L23</A>);


<P> --L1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4] at LC_X30_Y14_N7
<P> --operation mode is normal

<P><A NAME="L1_dffs[4]">L1_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[5]">L1_dffs[5]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --U1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88 at LC_X29_Y16_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="U1L3">U1L3</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella8">Y1_counter_cella8</A>, <A HREF="#L1_dffs[4]">L1_dffs[4]</A>, <A HREF="#U1_edq">U1_edq</A>);

<P> --L1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] at LC_X29_Y16_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[3]">L1_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[4]">L1_dffs[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --Y1_counter_cella10 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella10 at LC_X27_Y15_N5
<P> --operation mode is normal

<P><A NAME="Y1_counter_cella10">Y1_counter_cella10</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella10">Y1_counter_cella10</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L28">Y1L28</A>);


<P> --Y1_counter_cella9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella9 at LC_X27_Y15_N4
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella9">Y1_counter_cella9</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella9">Y1_counter_cella9</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L14">Y1L14</A>, <A HREF="#Y1L25">Y1L25</A>, <A HREF="#Y1L26">Y1L26</A>);

<P> --Y1L28 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella9~COUT at LC_X27_Y15_N4
<P> --operation mode is arithmetic

<P><A NAME="Y1L28">Y1L28</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella9">Y1_counter_cella9</A>, <A HREF="#Y1L14">Y1L14</A>, <A HREF="#Y1L25">Y1L25</A>, <A HREF="#Y1L26">Y1L26</A>);


<P> --R1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~100 at LC_X29_Y13_N1
<P> --operation mode is normal

<P><A NAME="R1L1">R1L1</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella8">Y1_counter_cella8</A>, <A HREF="#Y1_counter_cella10">Y1_counter_cella10</A>, <A HREF="#Y1_counter_cella9">Y1_counter_cella9</A>, <A HREF="#L1_dffs[3]">L1_dffs[3]</A>);


<P> --U1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~33 at LC_X30_Y16_N7
<P> --operation mode is normal

<P><A NAME="U1L5">U1L5</A> = AMPP_FUNCTION(<A HREF="#U1L3">U1L3</A>, <A HREF="#L1_dffs[4]">L1_dffs[4]</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>, <A HREF="#R1L1">R1L1</A>);

<P> --U1_buffer_write_enable is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable at LC_X30_Y16_N7
<P> --operation mode is normal

<P><A NAME="U1_buffer_write_enable">U1_buffer_write_enable</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#U1L3">U1L3</A>, <A HREF="#L1_dffs[4]">L1_dffs[4]</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>, <A HREF="#R1L1">R1L1</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --HB1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1] at LC_X28_Y14_N4
<P> --operation mode is normal

<P><A NAME="HB1_dffe1a[1]">HB1_dffe1a[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L28">D1L28</A>, <A HREF="#EB3_Q[2]">EB3_Q[2]</A>, <A HREF="#EB3_Q[1]">EB3_Q[1]</A>, <A HREF="#EB3_Q[3]">EB3_Q[3]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --D1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~28 at LC_X28_Y13_N6
<P> --operation mode is normal

<P><A NAME="D1L1">D1L1</A> = AMPP_FUNCTION(<A HREF="#HB1_dffe1a[2]">HB1_dffe1a[2]</A>, <A HREF="#HB1_dffe1a[1]">HB1_dffe1a[1]</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>);


<P> --D1L29 is sld_hub:sld_hub_inst|jtag_debug_mode~171 at LC_X30_Y12_N4
<P> --operation mode is normal

<P><A NAME="D1L29">D1L29</A> = AMPP_FUNCTION(<A HREF="#GB1_state[2]">GB1_state[2]</A>, <A HREF="#GB1_state[12]">GB1_state[12]</A>, <A HREF="#A1L8">A1L8</A>);


<P> --EB5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0] at LC_X27_Y14_N0
<P> --operation mode is normal

<P><A NAME="EB5_Q[0]">EB5_Q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB3_Q[0]">EB3_Q[0]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L8">D1L8</A>);


<P> --D1L8 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0 at LC_X28_Y13_N2
<P> --operation mode is normal

<P><A NAME="D1L8">D1L8</A> = AMPP_FUNCTION(<A HREF="#GB1_state[5]">GB1_state[5]</A>, <A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#EB6_Q[0]">EB6_Q[0]</A>);


<P> --EB3_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6] at LC_X29_Y14_N6
<P> --operation mode is normal

<P><A NAME="EB3_Q[6]">EB3_Q[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#EB3_Q[7]">EB3_Q[7]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB3L4">EB3L4</A>);


<P> --G1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2] at LC_X28_Y12_N6
<P> --operation mode is normal

<P><A NAME="G1_WORD_SR[2]">G1_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G1L19">G1L19</A>, <A HREF="#G2_clear_signal">G2_clear_signal</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#G1_WORD_SR[3]">G1_WORD_SR[3]</A>, VCC, <A HREF="#G1L13">G1L13</A>);


<P> --G1L18 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1137 at LC_X28_Y11_N4
<P> --operation mode is normal

<P><A NAME="G1L18">G1L18</A> = AMPP_FUNCTION(<A HREF="#G1_word_counter[0]">G1_word_counter[0]</A>, <A HREF="#G1_word_counter[2]">G1_word_counter[2]</A>, <A HREF="#G1_word_counter[3]">G1_word_counter[3]</A>, <A HREF="#G1_word_counter[1]">G1_word_counter[1]</A>);


<P> --G1L4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~432 at LC_X27_Y11_N2
<P> --operation mode is normal

<P><A NAME="G1L4">G1L4</A> = AMPP_FUNCTION(<A HREF="#G1_word_counter[2]">G1_word_counter[2]</A>, <A HREF="#G1_word_counter[0]">G1_word_counter[0]</A>);


<P> --G1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~433 at LC_X28_Y11_N1
<P> --operation mode is normal

<P><A NAME="G1L5">G1L5</A> = AMPP_FUNCTION(<A HREF="#G2_clear_signal">G2_clear_signal</A>, <A HREF="#G1L4">G1L4</A>, <A HREF="#G1_word_counter[3]">G1_word_counter[3]</A>, <A HREF="#G1_word_counter[1]">G1_word_counter[1]</A>);


<P> --G1L1 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~108 at LC_X28_Y11_N0
<P> --operation mode is normal

<P><A NAME="G1L1">G1L1</A> = AMPP_FUNCTION(<A HREF="#G1_word_counter[0]">G1_word_counter[0]</A>, <A HREF="#G1_word_counter[1]">G1_word_counter[1]</A>);


<P> --B1L149 is sld_signaltap:auto_signaltap_0|comb~152 at LC_X28_Y13_N5
<P> --operation mode is normal

<P><A NAME="B1L149">B1L149</A> = AMPP_FUNCTION(<A HREF="#EB6_Q[0]">EB6_Q[0]</A>, <A HREF="#D1_jtag_debug_mode">D1_jtag_debug_mode</A>, <A HREF="#EB2_Q[0]">EB2_Q[0]</A>, <A HREF="#B1L148">B1L148</A>);


<P> --L4_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at LC_X28_Y16_N6
<P> --operation mode is normal

<P><A NAME="L4_dffs[2]">L4_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#L4_dffs[3]">L4_dffs[3]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --DB1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0] at LC_X30_Y17_N4
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[0]">DB1_safe_q[0]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>);

<P> --DB1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella0~COUT at LC_X30_Y17_N4
<P> --operation mode is arithmetic

<P><A NAME="DB1L2">DB1L2</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>);


<P> --C1_SHIFTOUT[26] is PCM3006:inst6|SHIFTOUT[26] at LC_X36_Y17_N9
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[26]_lut_out">C1_SHIFTOUT[26]_lut_out</A> = <A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[25]">C1_SHIFTOUT[25]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_R_IN[10]">C1_R_IN[10]</A>)) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[25]">C1_SHIFTOUT[25]</A>;
<P><A NAME="C1_SHIFTOUT[26]">C1_SHIFTOUT[26]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[26]_lut_out">C1_SHIFTOUT[26]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[11] is PCM3006:inst6|R_IN[11] at LC_X37_Y14_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[11]_lut_out">C1_R_IN[11]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[11]">C1_R_IN[11]</A> = DFFEAS(<A HREF="#C1_R_IN[11]_lut_out">C1_R_IN[11]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[11]">C1_LEFT_OUT[11]</A>, , , VCC);


<P> --C1_LEFT_OUT[12] is PCM3006:inst6|LEFT_OUT[12] at LC_X38_Y16_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_LEFT_OUT[12]_lut_out">C1_LEFT_OUT[12]_lut_out</A> = GND;
<P><A NAME="C1_LEFT_OUT[12]">C1_LEFT_OUT[12]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[12]_lut_out">C1_LEFT_OUT[12]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[28]">C1_SHIFTIN[28]</A>, , , VCC);


<P> --C1_SHIFTIN[29] is PCM3006:inst6|SHIFTIN[29] at LC_X38_Y16_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[29]_lut_out">C1_SHIFTIN[29]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[29]">C1_SHIFTIN[29]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[29]_lut_out">C1_SHIFTIN[29]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[28]">C1_SHIFTIN[28]</A>, , , VCC);


<P> --GB1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] at LC_X26_Y13_N1
<P> --operation mode is normal

<P><A NAME="GB1_state[14]">GB1_state[14]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#A1L8">A1L8</A>, <A HREF="#GB1_state[13]">GB1_state[13]</A>, VCC);


<P> --G2L27 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1520 at LC_X29_Y11_N3
<P> --operation mode is normal

<P><A NAME="G2L27">G2L27</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[4]">G2_word_counter[4]</A>, <A HREF="#G2_word_counter[3]">G2_word_counter[3]</A>, <A HREF="#G2_word_counter[0]">G2_word_counter[0]</A>);


<P> --G2L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~813 at LC_X29_Y11_N0
<P> --operation mode is normal

<P><A NAME="G2L6">G2L6</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[1]">G2_word_counter[1]</A>, <A HREF="#G2_clear_signal">G2_clear_signal</A>, <A HREF="#G2_word_counter[2]">G2_word_counter[2]</A>, <A HREF="#G2L27">G2L27</A>);


<P> --G2L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~814 at LC_X29_Y11_N2
<P> --operation mode is normal

<P><A NAME="G2L7">G2L7</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A>, <A HREF="#GB1_state[3]">GB1_state[3]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#G2_clear_signal">G2_clear_signal</A>);


<P> --G2L28 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1521 at LC_X29_Y12_N5
<P> --operation mode is normal

<P><A NAME="G2L28">G2L28</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[2]">G2_word_counter[2]</A>, <A HREF="#G2_word_counter[4]">G2_word_counter[4]</A>, <A HREF="#G2_word_counter[0]">G2_word_counter[0]</A>, <A HREF="#G2_word_counter[3]">G2_word_counter[3]</A>);


<P> --G2_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LC_X29_Y12_N7
<P> --operation mode is normal

<P><A NAME="G2_WORD_SR[3]">G2_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2L31">G2L31</A>, <A HREF="#G2_word_counter[0]">G2_word_counter[0]</A>, <A HREF="#G2L29">G2L29</A>, <A HREF="#G2L30">G2L30</A>, VCC, <A HREF="#G2L21">G2L21</A>);


<P> --EB5_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1] at LC_X27_Y14_N5
<P> --operation mode is normal

<P><A NAME="EB5_Q[1]">EB5_Q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#EB3_Q[1]">EB3_Q[1]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L8">D1L8</A>);


<P> --HB1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7] at LC_X28_Y14_N3
<P> --operation mode is normal

<P><A NAME="HB1_dffe1a[7]">HB1_dffe1a[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#D1L28">D1L28</A>, <A HREF="#EB3_Q[2]">EB3_Q[2]</A>, <A HREF="#EB3_Q[1]">EB3_Q[1]</A>, <A HREF="#EB3_Q[3]">EB3_Q[3]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#D1L5">D1L5</A>);


<P> --D1L2 is sld_hub:sld_hub_inst|BROADCAST_ENA~29 at LC_X28_Y13_N0
<P> --operation mode is normal

<P><A NAME="D1L2">D1L2</A> = AMPP_FUNCTION(<A HREF="#D1_OK_TO_UPDATE_IR_Q">D1_OK_TO_UPDATE_IR_Q</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>);


<P> --DB1_safe_q[10] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[10] at LC_X30_Y16_N4
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[10]">DB1_safe_q[10]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L16">DB1L16</A>, <A HREF="#DB1L27">DB1L27</A>, <A HREF="#DB1L28">DB1L28</A>);

<P> --DB1L30 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella10~COUT at LC_X30_Y16_N4
<P> --operation mode is arithmetic

<P><A NAME="DB1L30">DB1L30</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#DB1L16">DB1L16</A>, <A HREF="#DB1L27">DB1L27</A>, <A HREF="#DB1L28">DB1L28</A>);


<P> --L2_dffs[213] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] at LC_X35_Y18_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[213]">L2_dffs[213]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[214]">L2_dffs[214]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[214] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] at LC_X35_Y18_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[214]">L2_dffs[214]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[215]">L2_dffs[215]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X1_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff at LC_X35_Y18_N9
<P> --operation mode is normal

<P><A NAME="X1_holdff">X1_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[71]">B1_acq_trigger_in_reg[71]</A>, VCC);


<P> --L2_dffs[215] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] at LC_X30_Y14_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[215]">L2_dffs[215]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#altera_internal_jtag">altera_internal_jtag</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] at LC_X32_Y17_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[0]">L2_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[1]">L2_dffs[1]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] at LC_X32_Y17_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[1]">L2_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[2]">L2_dffs[2]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X72_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff at LC_X35_Y17_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X72_holdff">X72_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A>, VCC, GND);


<P> --L2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] at LC_X37_Y18_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[2]">L2_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[3]">L2_dffs[3]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] at LC_X37_Y18_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[3]">L2_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[4]">L2_dffs[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] at LC_X37_Y18_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[4]">L2_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[5]">L2_dffs[5]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X71_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff at LC_X37_Y18_N9
<P> --operation mode is normal

<P><A NAME="X71_holdff">X71_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A>, VCC);


<P> --L2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] at LC_X37_Y18_N8
<P> --operation mode is normal

<P><A NAME="L2_dffs[5]">L2_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[6]">L2_dffs[6]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] at LC_X37_Y18_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[6]">L2_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[7]">L2_dffs[7]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] at LC_X36_Y18_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[7]">L2_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[8]">L2_dffs[8]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X70_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff at LC_X36_Y18_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X70_holdff">X70_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A>, VCC, GND);


<P> --L2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] at LC_X36_Y18_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[8]">L2_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[9]">L2_dffs[9]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9] at LC_X36_Y18_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[9]">L2_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[10]">L2_dffs[10]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] at LC_X36_Y18_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[10]">L2_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[11]">L2_dffs[11]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X69_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff at LC_X36_Y18_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X69_holdff">X69_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A>, VCC, GND);


<P> --L2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] at LC_X36_Y19_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[11]">L2_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[12]">L2_dffs[12]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] at LC_X36_Y19_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[12]">L2_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[13]">L2_dffs[13]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] at LC_X36_Y19_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[13]">L2_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[14]">L2_dffs[14]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X68_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff at LC_X36_Y19_N5
<P> --operation mode is normal

<P><A NAME="X68_holdff">X68_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A>, VCC);


<P> --L2_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] at LC_X36_Y19_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[14]">L2_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[15]">L2_dffs[15]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] at LC_X36_Y19_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[15]">L2_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[16]">L2_dffs[16]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] at LC_X35_Y19_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[16]">L2_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[17]">L2_dffs[17]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X67_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff at LC_X35_Y19_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X67_holdff">X67_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A>, VCC, GND);


<P> --L2_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] at LC_X35_Y19_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[17]">L2_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[18]">L2_dffs[18]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] at LC_X35_Y19_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[18]">L2_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[19]">L2_dffs[19]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] at LC_X35_Y19_N8
<P> --operation mode is normal

<P><A NAME="L2_dffs[19]">L2_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[20]">L2_dffs[20]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X66_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff at LC_X35_Y19_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X66_holdff">X66_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A>, VCC, GND);


<P> --L2_dffs[20] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] at LC_X31_Y17_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[20]">L2_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[21]">L2_dffs[21]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[21] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] at LC_X31_Y17_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[21]">L2_dffs[21]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[22]">L2_dffs[22]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[22] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] at LC_X31_Y17_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[22]">L2_dffs[22]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[23]">L2_dffs[23]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X65_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff at LC_X35_Y17_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X65_holdff">X65_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A>, VCC, GND);


<P> --L2_dffs[23] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] at LC_X35_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[23]">L2_dffs[23]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[24]">L2_dffs[24]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[24] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] at LC_X35_Y14_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[24]">L2_dffs[24]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[25]">L2_dffs[25]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[25] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] at LC_X35_Y14_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[25]">L2_dffs[25]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[26]">L2_dffs[26]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X64_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff at LC_X35_Y13_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X64_holdff">X64_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A>, VCC, GND);


<P> --L2_dffs[26] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] at LC_X32_Y18_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[26]">L2_dffs[26]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[27]">L2_dffs[27]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[27] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] at LC_X32_Y18_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[27]">L2_dffs[27]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[28]">L2_dffs[28]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[28] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] at LC_X32_Y18_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[28]">L2_dffs[28]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[29]">L2_dffs[29]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X63_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff at LC_X32_Y18_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X63_holdff">X63_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A>, VCC, GND);


<P> --L2_dffs[29] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] at LC_X32_Y18_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[29]">L2_dffs[29]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[30]">L2_dffs[30]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[30] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] at LC_X32_Y18_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[30]">L2_dffs[30]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[31]">L2_dffs[31]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[31] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] at LC_X32_Y19_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[31]">L2_dffs[31]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[32]">L2_dffs[32]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X62_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff at LC_X32_Y19_N2
<P> --operation mode is normal

<P><A NAME="X62_holdff">X62_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A>, VCC);


<P> --L2_dffs[32] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] at LC_X32_Y19_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[32]">L2_dffs[32]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[33]">L2_dffs[33]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[33] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] at LC_X32_Y19_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[33]">L2_dffs[33]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[34]">L2_dffs[34]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[34] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] at LC_X32_Y19_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[34]">L2_dffs[34]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[35]">L2_dffs[35]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X61_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff at LC_X32_Y19_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X61_holdff">X61_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A>, VCC, GND);


<P> --L2_dffs[35] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] at LC_X35_Y14_N4
<P> --operation mode is normal

<P><A NAME="L2_dffs[35]">L2_dffs[35]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[36]">L2_dffs[36]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[36] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] at LC_X35_Y14_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[36]">L2_dffs[36]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[37]">L2_dffs[37]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[37] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] at LC_X35_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[37]">L2_dffs[37]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[38]">L2_dffs[38]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X60_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff at LC_X35_Y13_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X60_holdff">X60_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A>, VCC, GND);


<P> --L2_dffs[38] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] at LC_X37_Y12_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[38]">L2_dffs[38]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[39]">L2_dffs[39]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[39] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] at LC_X37_Y12_N8
<P> --operation mode is normal

<P><A NAME="L2_dffs[39]">L2_dffs[39]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[40]">L2_dffs[40]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[40] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] at LC_X37_Y12_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[40]">L2_dffs[40]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[41]">L2_dffs[41]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X59_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff at LC_X36_Y12_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X59_holdff">X59_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A>, VCC, GND);


<P> --L2_dffs[41] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] at LC_X35_Y12_N8
<P> --operation mode is normal

<P><A NAME="L2_dffs[41]">L2_dffs[41]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[42]">L2_dffs[42]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[42] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] at LC_X35_Y12_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[42]">L2_dffs[42]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[43]">L2_dffs[43]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[43] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] at LC_X35_Y12_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[43]">L2_dffs[43]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[44]">L2_dffs[44]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X58_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff at LC_X36_Y12_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X58_holdff">X58_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A>, VCC, GND);


<P> --L2_dffs[44] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] at LC_X35_Y12_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[44]">L2_dffs[44]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[45]">L2_dffs[45]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[45] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] at LC_X35_Y12_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[45]">L2_dffs[45]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[46]">L2_dffs[46]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[46] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] at LC_X35_Y12_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[46]">L2_dffs[46]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[47]">L2_dffs[47]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X57_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff at LC_X35_Y12_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X57_holdff">X57_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A>, VCC, GND);


<P> --L2_dffs[47] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] at LC_X32_Y13_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[47]">L2_dffs[47]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[48]">L2_dffs[48]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[49] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] at LC_X32_Y13_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[49]">L2_dffs[49]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[50]">L2_dffs[50]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X56_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff at LC_X32_Y13_N2
<P> --operation mode is normal

<P><A NAME="X56_holdff">X56_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>, VCC);


<P> --L2_dffs[50] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] at LC_X32_Y13_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[50]">L2_dffs[50]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[51]">L2_dffs[51]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[51] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] at LC_X32_Y13_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[51]">L2_dffs[51]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[52]">L2_dffs[52]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[52] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] at LC_X32_Y17_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[52]">L2_dffs[52]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[53]">L2_dffs[53]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X55_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff at LC_X32_Y11_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X55_holdff">X55_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A>, VCC, GND);


<P> --L2_dffs[53] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] at LC_X32_Y17_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[53]">L2_dffs[53]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[54]">L2_dffs[54]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[54] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] at LC_X32_Y17_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[54]">L2_dffs[54]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[55]">L2_dffs[55]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[55] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] at LC_X32_Y17_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[55]">L2_dffs[55]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[56]">L2_dffs[56]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X54_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff at LC_X32_Y17_N5
<P> --operation mode is normal

<P><A NAME="X54_holdff">X54_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A>, VCC);


<P> --L2_dffs[56] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] at LC_X32_Y16_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[56]">L2_dffs[56]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[57]">L2_dffs[57]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[57] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] at LC_X32_Y16_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[57]">L2_dffs[57]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[58]">L2_dffs[58]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[58] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] at LC_X32_Y16_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[58]">L2_dffs[58]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[59]">L2_dffs[59]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X53_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff at LC_X32_Y16_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X53_holdff">X53_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A>, VCC, GND);


<P> --L2_dffs[59] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] at LC_X31_Y17_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[59]">L2_dffs[59]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[60]">L2_dffs[60]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[60] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] at LC_X31_Y17_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[60]">L2_dffs[60]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[61]">L2_dffs[61]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[61] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] at LC_X31_Y17_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[61]">L2_dffs[61]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[62]">L2_dffs[62]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X52_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff at LC_X31_Y17_N2
<P> --operation mode is normal

<P><A NAME="X52_holdff">X52_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A>, VCC);


<P> --L2_dffs[62] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] at LC_X30_Y13_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[62]">L2_dffs[62]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[63]">L2_dffs[63]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[63] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] at LC_X30_Y13_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[63]">L2_dffs[63]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[64]">L2_dffs[64]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[64] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] at LC_X30_Y13_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[64]">L2_dffs[64]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[65]">L2_dffs[65]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X51_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff at LC_X30_Y13_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X51_holdff">X51_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A>, VCC, GND);


<P> --L2_dffs[65] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] at LC_X30_Y13_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[65]">L2_dffs[65]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[66]">L2_dffs[66]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[66] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] at LC_X30_Y13_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[66]">L2_dffs[66]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[67]">L2_dffs[67]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[67] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] at LC_X30_Y14_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[67]">L2_dffs[67]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[68]">L2_dffs[68]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X50_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff at LC_X30_Y14_N2
<P> --operation mode is normal

<P><A NAME="X50_holdff">X50_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A>, VCC);


<P> --L2_dffs[68] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] at LC_X30_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[68]">L2_dffs[68]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[69]">L2_dffs[69]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[69] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] at LC_X31_Y14_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[69]">L2_dffs[69]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[70]">L2_dffs[70]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[70] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] at LC_X31_Y14_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[70]">L2_dffs[70]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[71]">L2_dffs[71]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X49_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff at LC_X31_Y14_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X49_holdff">X49_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A>, VCC, GND);


<P> --L2_dffs[71] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] at LC_X31_Y12_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[71]">L2_dffs[71]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[72]">L2_dffs[72]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[72] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] at LC_X31_Y12_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[72]">L2_dffs[72]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[73]">L2_dffs[73]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[73] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] at LC_X31_Y12_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[73]">L2_dffs[73]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[74]">L2_dffs[74]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X48_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff at LC_X31_Y12_N9
<P> --operation mode is normal

<P><A NAME="X48_holdff">X48_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A>, VCC);


<P> --L2_dffs[74] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] at LC_X31_Y12_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[74]">L2_dffs[74]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[75]">L2_dffs[75]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[75] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] at LC_X31_Y12_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[75]">L2_dffs[75]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[76]">L2_dffs[76]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[76] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] at LC_X31_Y13_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[76]">L2_dffs[76]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[77]">L2_dffs[77]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X47_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff at LC_X31_Y13_N8
<P> --operation mode is normal

<P><A NAME="X47_holdff">X47_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A>, VCC);


<P> --L2_dffs[77] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] at LC_X31_Y13_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[77]">L2_dffs[77]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[78]">L2_dffs[78]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[78] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] at LC_X31_Y13_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[78]">L2_dffs[78]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[79]">L2_dffs[79]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[79] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] at LC_X31_Y13_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[79]">L2_dffs[79]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[80]">L2_dffs[80]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X46_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff at LC_X31_Y13_N4
<P> --operation mode is normal

<P><A NAME="X46_holdff">X46_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A>, VCC);


<P> --L2_dffs[80] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] at LC_X32_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[80]">L2_dffs[80]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[81]">L2_dffs[81]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[81] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] at LC_X32_Y14_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[81]">L2_dffs[81]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[82]">L2_dffs[82]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[82] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] at LC_X32_Y14_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[82]">L2_dffs[82]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[83]">L2_dffs[83]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X45_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff at LC_X32_Y14_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X45_holdff">X45_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A>, VCC, GND);


<P> --L2_dffs[83] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] at LC_X32_Y14_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[83]">L2_dffs[83]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[84]">L2_dffs[84]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[84] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] at LC_X32_Y14_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[84]">L2_dffs[84]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[85]">L2_dffs[85]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[85] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] at LC_X35_Y14_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[85]">L2_dffs[85]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[86]">L2_dffs[86]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X44_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff at LC_X35_Y14_N7
<P> --operation mode is normal

<P><A NAME="X44_holdff">X44_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A>, VCC);


<P> --L2_dffs[86] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] at LC_X31_Y15_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[86]">L2_dffs[86]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[87]">L2_dffs[87]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[87] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87] at LC_X31_Y15_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[87]">L2_dffs[87]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[88]">L2_dffs[88]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[88] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88] at LC_X31_Y15_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[88]">L2_dffs[88]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[89]">L2_dffs[89]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X43_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff at LC_X31_Y15_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X43_holdff">X43_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A>, VCC, GND);


<P> --L2_dffs[89] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89] at LC_X31_Y15_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[89]">L2_dffs[89]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[90]">L2_dffs[90]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[90] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90] at LC_X31_Y15_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[90]">L2_dffs[90]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[91]">L2_dffs[91]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[91] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91] at LC_X30_Y15_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[91]">L2_dffs[91]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[92]">L2_dffs[92]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X42_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff at LC_X26_Y15_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X42_holdff">X42_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A>, VCC, GND);


<P> --L2_dffs[92] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92] at LC_X30_Y15_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[92]">L2_dffs[92]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[93]">L2_dffs[93]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[93] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93] at LC_X30_Y15_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[93]">L2_dffs[93]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[94]">L2_dffs[94]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[94] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94] at LC_X30_Y15_N1
<P> --operation mode is normal

<P><A NAME="L2_dffs[94]">L2_dffs[94]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[95]">L2_dffs[95]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X41_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff at LC_X30_Y15_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X41_holdff">X41_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A>, VCC, GND);


<P> --L2_dffs[95] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95] at LC_X30_Y15_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[95]">L2_dffs[95]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[96]">L2_dffs[96]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[96] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96] at LC_X39_Y16_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[96]">L2_dffs[96]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[97]">L2_dffs[97]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[97] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97] at LC_X39_Y16_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[97]">L2_dffs[97]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[98]">L2_dffs[98]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X40_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff at LC_X39_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X40_holdff">X40_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A>, VCC, GND);


<P> --L2_dffs[98] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98] at LC_X40_Y16_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[98]">L2_dffs[98]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[99]">L2_dffs[99]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[99] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99] at LC_X40_Y16_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[99]">L2_dffs[99]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[100]">L2_dffs[100]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[100] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] at LC_X40_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[100]">L2_dffs[100]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[101]">L2_dffs[101]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X39_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff at LC_X40_Y16_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X39_holdff">X39_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A>, VCC, GND);


<P> --L2_dffs[101] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] at LC_X40_Y16_N4
<P> --operation mode is normal

<P><A NAME="L2_dffs[101]">L2_dffs[101]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[102]">L2_dffs[102]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[102] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] at LC_X40_Y16_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[102]">L2_dffs[102]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[103]">L2_dffs[103]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[103] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] at LC_X40_Y15_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[103]">L2_dffs[103]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[104]">L2_dffs[104]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X38_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff at LC_X40_Y15_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X38_holdff">X38_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A>, VCC, GND);


<P> --L2_dffs[104] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] at LC_X40_Y15_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[104]">L2_dffs[104]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[105]">L2_dffs[105]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[105] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] at LC_X40_Y15_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[105]">L2_dffs[105]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[106]">L2_dffs[106]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[106] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] at LC_X40_Y15_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[106]">L2_dffs[106]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[107]">L2_dffs[107]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X37_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff at LC_X40_Y15_N7
<P> --operation mode is normal

<P><A NAME="X37_holdff">X37_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A>, VCC);


<P> --L2_dffs[107] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] at LC_X41_Y15_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[107]">L2_dffs[107]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[108]">L2_dffs[108]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[108] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] at LC_X41_Y15_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[108]">L2_dffs[108]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[109]">L2_dffs[109]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[109] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] at LC_X41_Y15_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[109]">L2_dffs[109]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[110]">L2_dffs[110]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X36_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff at LC_X41_Y15_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X36_holdff">X36_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A>, VCC, GND);


<P> --L2_dffs[110] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] at LC_X41_Y15_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[110]">L2_dffs[110]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[111]">L2_dffs[111]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[111] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] at LC_X41_Y15_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[111]">L2_dffs[111]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[112]">L2_dffs[112]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[112] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] at LC_X42_Y15_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[112]">L2_dffs[112]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[113]">L2_dffs[113]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X35_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff at LC_X42_Y15_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X35_holdff">X35_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A>, VCC, GND);


<P> --L2_dffs[113] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] at LC_X42_Y15_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[113]">L2_dffs[113]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[114]">L2_dffs[114]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[114] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] at LC_X42_Y15_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[114]">L2_dffs[114]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[115]">L2_dffs[115]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[115] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] at LC_X42_Y15_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[115]">L2_dffs[115]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[116]">L2_dffs[116]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X34_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff at LC_X42_Y15_N0
<P> --operation mode is normal

<P><A NAME="X34_holdff">X34_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A>, VCC);


<P> --L2_dffs[116] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] at LC_X41_Y16_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[116]">L2_dffs[116]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[117]">L2_dffs[117]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[117] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] at LC_X41_Y16_N1
<P> --operation mode is normal

<P><A NAME="L2_dffs[117]">L2_dffs[117]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[118]">L2_dffs[118]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[118] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] at LC_X41_Y16_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[118]">L2_dffs[118]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[119]">L2_dffs[119]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X33_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff at LC_X41_Y16_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X33_holdff">X33_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A>, VCC, GND);


<P> --L2_dffs[119] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] at LC_X41_Y16_N8
<P> --operation mode is normal

<P><A NAME="L2_dffs[119]">L2_dffs[119]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[120]">L2_dffs[120]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[120] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] at LC_X41_Y16_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[120]">L2_dffs[120]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[121]">L2_dffs[121]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[121] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] at LC_X40_Y17_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[121]">L2_dffs[121]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[122]">L2_dffs[122]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X32_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff at LC_X40_Y17_N7
<P> --operation mode is normal

<P><A NAME="X32_holdff">X32_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A>, VCC);


<P> --L2_dffs[122] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] at LC_X40_Y17_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[122]">L2_dffs[122]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[123]">L2_dffs[123]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[123] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] at LC_X40_Y17_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[123]">L2_dffs[123]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[124]">L2_dffs[124]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[124] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] at LC_X40_Y17_N8
<P> --operation mode is normal

<P><A NAME="L2_dffs[124]">L2_dffs[124]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[125]">L2_dffs[125]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X31_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff at LC_X40_Y17_N4
<P> --operation mode is normal

<P><A NAME="X31_holdff">X31_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A>, VCC);


<P> --L2_dffs[125] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] at LC_X39_Y17_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[125]">L2_dffs[125]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[126]">L2_dffs[126]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[126] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] at LC_X39_Y17_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[126]">L2_dffs[126]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[127]">L2_dffs[127]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[127] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] at LC_X39_Y17_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[127]">L2_dffs[127]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[128]">L2_dffs[128]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X30_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff at LC_X39_Y17_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X30_holdff">X30_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A>, VCC, GND);


<P> --L2_dffs[128] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] at LC_X39_Y17_N4
<P> --operation mode is normal

<P><A NAME="L2_dffs[128]">L2_dffs[128]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[129]">L2_dffs[129]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[129] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] at LC_X39_Y17_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[129]">L2_dffs[129]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[130]">L2_dffs[130]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[130] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] at LC_X39_Y18_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[130]">L2_dffs[130]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[131]">L2_dffs[131]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X29_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff at LC_X39_Y18_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X29_holdff">X29_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A>, VCC, GND);


<P> --L2_dffs[131] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] at LC_X39_Y18_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[131]">L2_dffs[131]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[132]">L2_dffs[132]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[132] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] at LC_X39_Y18_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[132]">L2_dffs[132]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[133]">L2_dffs[133]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[133] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] at LC_X39_Y18_N1
<P> --operation mode is normal

<P><A NAME="L2_dffs[133]">L2_dffs[133]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[134]">L2_dffs[134]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X28_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff at LC_X39_Y18_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X28_holdff">X28_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A>, VCC, GND);


<P> --L2_dffs[134] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] at LC_X38_Y17_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[134]">L2_dffs[134]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[135]">L2_dffs[135]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[135] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] at LC_X38_Y17_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[135]">L2_dffs[135]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[136]">L2_dffs[136]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[136] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] at LC_X38_Y17_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[136]">L2_dffs[136]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[137]">L2_dffs[137]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X27_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff at LC_X38_Y17_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X27_holdff">X27_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A>, VCC, GND);


<P> --L2_dffs[137] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] at LC_X38_Y17_N8
<P> --operation mode is normal

<P><A NAME="L2_dffs[137]">L2_dffs[137]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[138]">L2_dffs[138]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[138] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] at LC_X38_Y17_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[138]">L2_dffs[138]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[139]">L2_dffs[139]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[139] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] at LC_X38_Y18_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[139]">L2_dffs[139]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[140]">L2_dffs[140]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X26_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff at LC_X38_Y18_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X26_holdff">X26_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A>, VCC, GND);


<P> --L2_dffs[140] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] at LC_X38_Y18_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[140]">L2_dffs[140]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[141]">L2_dffs[141]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[141] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] at LC_X38_Y18_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[141]">L2_dffs[141]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[142]">L2_dffs[142]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[142] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] at LC_X38_Y18_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[142]">L2_dffs[142]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[143]">L2_dffs[143]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X25_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff at LC_X38_Y18_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X25_holdff">X25_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A>, VCC, GND);


<P> --L2_dffs[143] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] at LC_X38_Y19_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[143]">L2_dffs[143]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[144]">L2_dffs[144]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[144] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] at LC_X38_Y19_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[144]">L2_dffs[144]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[145]">L2_dffs[145]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[145] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] at LC_X38_Y19_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[145]">L2_dffs[145]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[146]">L2_dffs[146]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X24_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff at LC_X38_Y19_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X24_holdff">X24_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A>, VCC, GND);


<P> --L2_dffs[146] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] at LC_X38_Y19_N4
<P> --operation mode is normal

<P><A NAME="L2_dffs[146]">L2_dffs[146]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[147]">L2_dffs[147]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[147] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] at LC_X38_Y19_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[147]">L2_dffs[147]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[148]">L2_dffs[148]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[148] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] at LC_X39_Y19_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[148]">L2_dffs[148]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[149]">L2_dffs[149]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X23_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff at LC_X39_Y19_N1
<P> --operation mode is normal

<P><A NAME="X23_holdff">X23_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A>, VCC);


<P> --L2_dffs[149] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] at LC_X39_Y19_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[149]">L2_dffs[149]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[150]">L2_dffs[150]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[150] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] at LC_X39_Y19_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[150]">L2_dffs[150]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[151]">L2_dffs[151]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[151] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] at LC_X39_Y19_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[151]">L2_dffs[151]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[152]">L2_dffs[152]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X22_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff at LC_X39_Y19_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X22_holdff">X22_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A>, VCC, GND);


<P> --L2_dffs[152] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] at LC_X38_Y12_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[152]">L2_dffs[152]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[153]">L2_dffs[153]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[153] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] at LC_X38_Y12_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[153]">L2_dffs[153]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[154]">L2_dffs[154]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[154] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] at LC_X38_Y12_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[154]">L2_dffs[154]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[155]">L2_dffs[155]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X21_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff at LC_X38_Y12_N7
<P> --operation mode is normal

<P><A NAME="X21_holdff">X21_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A>, VCC);


<P> --L2_dffs[155] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] at LC_X38_Y12_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[155]">L2_dffs[155]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[156]">L2_dffs[156]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[156] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] at LC_X38_Y12_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[156]">L2_dffs[156]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[157]">L2_dffs[157]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[157] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] at LC_X39_Y12_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[157]">L2_dffs[157]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[158]">L2_dffs[158]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X20_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff at LC_X39_Y12_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X20_holdff">X20_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A>, VCC, GND);


<P> --L2_dffs[158] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] at LC_X39_Y12_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[158]">L2_dffs[158]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[159]">L2_dffs[159]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[159] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] at LC_X39_Y12_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[159]">L2_dffs[159]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[160]">L2_dffs[160]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[160] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] at LC_X39_Y12_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[160]">L2_dffs[160]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[161]">L2_dffs[161]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X19_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff at LC_X39_Y12_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X19_holdff">X19_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A>, VCC, GND);


<P> --L2_dffs[161] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] at LC_X40_Y13_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[161]">L2_dffs[161]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[162]">L2_dffs[162]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[162] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] at LC_X40_Y13_N4
<P> --operation mode is normal

<P><A NAME="L2_dffs[162]">L2_dffs[162]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[163]">L2_dffs[163]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[163] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] at LC_X40_Y13_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[163]">L2_dffs[163]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[164]">L2_dffs[164]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X18_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff at LC_X40_Y13_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X18_holdff">X18_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A>, VCC, GND);


<P> --L2_dffs[164] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] at LC_X40_Y13_N1
<P> --operation mode is normal

<P><A NAME="L2_dffs[164]">L2_dffs[164]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[165]">L2_dffs[165]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[165] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] at LC_X40_Y13_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[165]">L2_dffs[165]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[166]">L2_dffs[166]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[166] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] at LC_X40_Y12_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[166]">L2_dffs[166]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[167]">L2_dffs[167]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X17_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff at LC_X40_Y12_N9
<P> --operation mode is normal

<P><A NAME="X17_holdff">X17_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A>, VCC);


<P> --L2_dffs[167] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] at LC_X40_Y12_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[167]">L2_dffs[167]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[168]">L2_dffs[168]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[168] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] at LC_X40_Y12_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[168]">L2_dffs[168]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[169]">L2_dffs[169]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[169] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] at LC_X40_Y12_N8
<P> --operation mode is normal

<P><A NAME="L2_dffs[169]">L2_dffs[169]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[170]">L2_dffs[170]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X16_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff at LC_X40_Y12_N1
<P> --operation mode is normal

<P><A NAME="X16_holdff">X16_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A>, VCC);


<P> --L2_dffs[170] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] at LC_X37_Y12_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[170]">L2_dffs[170]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[171]">L2_dffs[171]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[171] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] at LC_X39_Y13_N1
<P> --operation mode is normal

<P><A NAME="L2_dffs[171]">L2_dffs[171]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[172]">L2_dffs[172]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[172] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] at LC_X39_Y13_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[172]">L2_dffs[172]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[173]">L2_dffs[173]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X15_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff at LC_X39_Y13_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X15_holdff">X15_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A>, VCC, GND);


<P> --L2_dffs[173] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] at LC_X37_Y12_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[173]">L2_dffs[173]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[174]">L2_dffs[174]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[174] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] at LC_X37_Y12_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[174]">L2_dffs[174]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[175]">L2_dffs[175]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[175] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] at LC_X40_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[175]">L2_dffs[175]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[176]">L2_dffs[176]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X14_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff at LC_X38_Y14_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X14_holdff">X14_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A>, VCC, GND);


<P> --L2_dffs[176] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] at LC_X39_Y15_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[176]">L2_dffs[176]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[177]">L2_dffs[177]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[177] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] at LC_X39_Y15_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[177]">L2_dffs[177]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[178]">L2_dffs[178]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[178] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] at LC_X39_Y15_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[178]">L2_dffs[178]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[179]">L2_dffs[179]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X13_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff at LC_X39_Y15_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X13_holdff">X13_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A>, VCC, GND);


<P> --L2_dffs[179] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] at LC_X39_Y15_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[179]">L2_dffs[179]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[180]">L2_dffs[180]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[180] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] at LC_X39_Y15_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[180]">L2_dffs[180]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[181]">L2_dffs[181]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[181] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] at LC_X39_Y14_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[181]">L2_dffs[181]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[182]">L2_dffs[182]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X12_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff at LC_X39_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X12_holdff">X12_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A>, VCC, GND);


<P> --L2_dffs[182] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] at LC_X39_Y14_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[182]">L2_dffs[182]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[183]">L2_dffs[183]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[183] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] at LC_X39_Y14_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[183]">L2_dffs[183]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[184]">L2_dffs[184]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[184] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] at LC_X39_Y14_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[184]">L2_dffs[184]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[185]">L2_dffs[185]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X11_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff at LC_X39_Y14_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X11_holdff">X11_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A>, VCC, GND);


<P> --L2_dffs[185] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] at LC_X40_Y14_N4
<P> --operation mode is normal

<P><A NAME="L2_dffs[185]">L2_dffs[185]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[186]">L2_dffs[186]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[186] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] at LC_X40_Y14_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[186]">L2_dffs[186]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[187]">L2_dffs[187]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[187] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] at LC_X40_Y14_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[187]">L2_dffs[187]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[188]">L2_dffs[188]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X10_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff at LC_X38_Y14_N4
<P> --operation mode is normal

<P><A NAME="X10_holdff">X10_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A>, VCC);


<P> --L2_dffs[188] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] at LC_X29_Y15_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[188]">L2_dffs[188]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[189]">L2_dffs[189]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[189] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] at LC_X29_Y15_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[189]">L2_dffs[189]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[190]">L2_dffs[190]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[190] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] at LC_X29_Y15_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[190]">L2_dffs[190]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[191]">L2_dffs[191]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X9_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff at LC_X29_Y15_N5
<P> --operation mode is normal

<P><A NAME="X9_holdff">X9_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A>, VCC);


<P> --L2_dffs[191] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] at LC_X29_Y15_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[191]">L2_dffs[191]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[192]">L2_dffs[192]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[192] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] at LC_X29_Y15_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[192]">L2_dffs[192]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[193]">L2_dffs[193]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[193] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] at LC_X28_Y15_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[193]">L2_dffs[193]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[194]">L2_dffs[194]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X8_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff at LC_X28_Y15_N2
<P> --operation mode is normal

<P><A NAME="X8_holdff">X8_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A>, VCC);


<P> --L2_dffs[194] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] at LC_X28_Y15_N9
<P> --operation mode is normal

<P><A NAME="L2_dffs[194]">L2_dffs[194]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[195]">L2_dffs[195]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[195] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] at LC_X28_Y15_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[195]">L2_dffs[195]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[196]">L2_dffs[196]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[196] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] at LC_X28_Y15_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[196]">L2_dffs[196]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[197]">L2_dffs[197]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X7_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff at LC_X28_Y15_N6
<P> --operation mode is normal

<P><A NAME="X7_holdff">X7_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A>, VCC);


<P> --L2_dffs[197] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] at LC_X37_Y11_N4
<P> --operation mode is normal

<P><A NAME="L2_dffs[197]">L2_dffs[197]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[198]">L2_dffs[198]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[207] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] at LC_X36_Y14_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[207]">L2_dffs[207]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[208]">L2_dffs[208]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[208] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] at LC_X36_Y14_N7
<P> --operation mode is normal

<P><A NAME="L2_dffs[208]">L2_dffs[208]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[209]">L2_dffs[209]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X3_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff at LC_X36_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X3_holdff">X3_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[69]">B1_acq_trigger_in_reg[69]</A>, VCC, GND);


<P> --L2_dffs[209] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] at LC_X36_Y14_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[209]">L2_dffs[209]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[210]">L2_dffs[210]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[198] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] at LC_X37_Y11_N0
<P> --operation mode is normal

<P><A NAME="L2_dffs[198]">L2_dffs[198]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[199]">L2_dffs[199]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[199] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] at LC_X37_Y11_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[199]">L2_dffs[199]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[200]">L2_dffs[200]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X6_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff at LC_X37_Y11_N9
<P> --operation mode is normal

<P><A NAME="X6_holdff">X6_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[66]">B1_acq_trigger_in_reg[66]</A>, VCC);


<P> --L2_dffs[200] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] at LC_X37_Y11_N5
<P> --operation mode is normal

<P><A NAME="L2_dffs[200]">L2_dffs[200]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[201]">L2_dffs[201]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[201] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] at LC_X37_Y11_N3
<P> --operation mode is normal

<P><A NAME="L2_dffs[201]">L2_dffs[201]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[202]">L2_dffs[202]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[202] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] at LC_X37_Y12_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[202]">L2_dffs[202]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[203]">L2_dffs[203]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X5_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff at LC_X37_Y12_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X5_holdff">X5_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[67]">B1_acq_trigger_in_reg[67]</A>, VCC, GND);


<P> --L2_dffs[203] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] at LC_X36_Y13_N4
<P> --operation mode is normal

<P><A NAME="L2_dffs[203]">L2_dffs[203]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[204]">L2_dffs[204]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[204] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] at LC_X36_Y13_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[204]">L2_dffs[204]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[205]">L2_dffs[205]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[205] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] at LC_X36_Y13_N8
<P> --operation mode is normal

<P><A NAME="L2_dffs[205]">L2_dffs[205]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[206]">L2_dffs[206]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X4_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff at LC_X36_Y13_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X4_holdff">X4_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[68]">B1_acq_trigger_in_reg[68]</A>, VCC, GND);


<P> --L2_dffs[206] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] at LC_X36_Y13_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[206]">L2_dffs[206]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[207]">L2_dffs[207]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[210] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] at LC_X36_Y14_N6
<P> --operation mode is normal

<P><A NAME="L2_dffs[210]">L2_dffs[210]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[211]">L2_dffs[211]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --L2_dffs[211] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] at LC_X40_Y14_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[211]">L2_dffs[211]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[212]">L2_dffs[212]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X2_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff at LC_X31_Y18_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X2_holdff">X2_holdff</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_acq_trigger_in_reg[70]">B1_acq_trigger_in_reg[70]</A>, VCC, GND);


<P> --L2_dffs[212] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] at LC_X40_Y14_N2
<P> --operation mode is normal

<P><A NAME="L2_dffs[212]">L2_dffs[212]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[213]">L2_dffs[213]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --H1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 at LC_X23_Y13_N4
<P> --operation mode is normal

<P><A NAME="H1L3">H1L3</A> = AMPP_FUNCTION(<A HREF="#B1_condition_delay_reg[3]">B1_condition_delay_reg[3]</A>, <A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB4_Q[0]">EB4_Q[0]</A>);


<P> --H1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1 at LC_X29_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="H1L4">H1L4</A> = AMPP_FUNCTION(<A HREF="#U1_post_trigger_count_enable">U1_post_trigger_count_enable</A>);

<P> --H1_valid_data_ready_delayed is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|valid_data_ready_delayed at LC_X29_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="H1_valid_data_ready_delayed">H1_valid_data_ready_delayed</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_condition_delay_reg[3]">B1_condition_delay_reg[3]</A>, VCC, GND);


<P> --Y1_counter_cella7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7 at LC_X27_Y15_N2
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella7">Y1_counter_cella7</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella7">Y1_counter_cella7</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L14">Y1L14</A>, <A HREF="#Y1L19">Y1L19</A>, <A HREF="#Y1L20">Y1L20</A>);

<P> --Y1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7~COUT at LC_X27_Y15_N2
<P> --operation mode is arithmetic

<P><A NAME="Y1L22">Y1L22</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella7">Y1_counter_cella7</A>, <A HREF="#Y1L19">Y1L19</A>);

<P> --Y1L23 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7~COUTCOUT1_2 at LC_X27_Y15_N2
<P> --operation mode is arithmetic

<P><A NAME="Y1L23">Y1L23</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella7">Y1_counter_cella7</A>, <A HREF="#Y1L20">Y1L20</A>);


<P> --EB3_Q[7] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7] at LC_X29_Y14_N5
<P> --operation mode is normal

<P><A NAME="EB3_Q[7]">EB3_Q[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#EB3_Q[8]">EB3_Q[8]</A>, !<A HREF="#D1_CLR_SIGNAL">D1_CLR_SIGNAL</A>, <A HREF="#EB3L4">EB3L4</A>);


<P> --G1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3] at LC_X28_Y12_N1
<P> --operation mode is normal

<P><A NAME="G1_WORD_SR[3]">G1_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#G2L30">G2L30</A>, <A HREF="#G2L29">G2L29</A>, <A HREF="#G1L20">G1L20</A>, VCC, <A HREF="#G1L13">G1L13</A>);


<P> --G1L19 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1139 at LC_X28_Y11_N7
<P> --operation mode is normal

<P><A NAME="G1L19">G1L19</A> = AMPP_FUNCTION(<A HREF="#G1_word_counter[0]">G1_word_counter[0]</A>, <A HREF="#G1_word_counter[2]">G1_word_counter[2]</A>, <A HREF="#G1_word_counter[3]">G1_word_counter[3]</A>, <A HREF="#G1_word_counter[1]">G1_word_counter[1]</A>);


<P> --L4_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at LC_X28_Y16_N4
<P> --operation mode is normal

<P><A NAME="L4_dffs[3]">L4_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#L4_dffs[4]">L4_dffs[4]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --DB1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1] at LC_X30_Y17_N5
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[1]">DB1_safe_q[1]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L2">DB1L2</A>);

<P> --DB1L4 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella1~COUT at LC_X30_Y17_N5
<P> --operation mode is arithmetic

<P><A NAME="DB1L4">DB1L4</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>);

<P> --DB1L5 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella1~COUTCOUT1_1 at LC_X30_Y17_N5
<P> --operation mode is arithmetic

<P><A NAME="DB1L5">DB1L5</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>);


<P> --S1_segment_write_addr_adv_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena at LC_X41_Y13_N6
<P> --operation mode is normal

<P><A NAME="S1_segment_write_addr_adv_ena">S1_segment_write_addr_adv_ena</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#S1_segment_write_addr_adv_ena">S1_segment_write_addr_adv_ena</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#T1L29">T1L29</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1L150 is sld_signaltap:auto_signaltap_0|comb~153 at LC_X30_Y17_N0
<P> --operation mode is normal

<P><A NAME="B1L150">B1L150</A> = AMPP_FUNCTION(<A HREF="#L1_dffs[5]">L1_dffs[5]</A>, <A HREF="#S1_segment_write_addr_adv_ena">S1_segment_write_addr_adv_ena</A>, <A HREF="#J1_is_max_write_address_ff">J1_is_max_write_address_ff</A>, <A HREF="#DB1_cout">DB1_cout</A>);


<P> --B1L151 is sld_signaltap:auto_signaltap_0|comb~154 at LC_X30_Y17_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1L151">B1L151</A> = AMPP_FUNCTION(<A HREF="#L1_dffs[5]">L1_dffs[5]</A>, <A HREF="#U1_buffer_write_enable">U1_buffer_write_enable</A>, <A HREF="#B1L150">B1L150</A>);

<P> --B1_condition_delay_reg[3] is sld_signaltap:auto_signaltap_0|condition_delay_reg[3] at LC_X30_Y17_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_condition_delay_reg[3]">B1_condition_delay_reg[3]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_condition_delay_reg[2]">B1_condition_delay_reg[2]</A>, VCC, GND);


<P> --C1_SHIFTOUT[25] is PCM3006:inst6|SHIFTOUT[25] at LC_X36_Y17_N2
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[25]_lut_out">C1_SHIFTOUT[25]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[24]">C1_SHIFTOUT[24]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_R_IN[9]">C1_R_IN[9]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[24]">C1_SHIFTOUT[24]</A>));
<P><A NAME="C1_SHIFTOUT[25]">C1_SHIFTOUT[25]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[25]_lut_out">C1_SHIFTOUT[25]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[10] is PCM3006:inst6|R_IN[10] at LC_X37_Y14_N5
<P> --operation mode is normal

<P><A NAME="C1_R_IN[10]_lut_out">C1_R_IN[10]_lut_out</A> = <A HREF="#C1_LEFT_OUT[10]">C1_LEFT_OUT[10]</A>;
<P><A NAME="C1_R_IN[10]">C1_R_IN[10]</A> = DFFEAS(<A HREF="#C1_R_IN[10]_lut_out">C1_R_IN[10]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --C1_LEFT_OUT[11] is PCM3006:inst6|LEFT_OUT[11] at LC_X38_Y16_N0
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[11]_lut_out">C1_LEFT_OUT[11]_lut_out</A> = <A HREF="#C1_SHIFTIN[27]">C1_SHIFTIN[27]</A>;
<P><A NAME="C1_LEFT_OUT[11]">C1_LEFT_OUT[11]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[11]_lut_out">C1_LEFT_OUT[11]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_SHIFTIN[28] is PCM3006:inst6|SHIFTIN[28] at LC_X38_Y16_N2
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[28]_lut_out">C1_SHIFTIN[28]_lut_out</A> = <A HREF="#C1_SHIFTIN[27]">C1_SHIFTIN[27]</A>;
<P><A NAME="C1_SHIFTIN[28]">C1_SHIFTIN[28]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[28]_lut_out">C1_SHIFTIN[28]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --GB1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13] at LC_X26_Y12_N4
<P> --operation mode is normal

<P><A NAME="GB1_state[13]">GB1_state[13]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[12]">GB1_state[12]</A>, <A HREF="#GB1_state[13]">GB1_state[13]</A>, VCC, <A HREF="#A1L8">A1L8</A>);


<P> --G2L29 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1523 at LC_X27_Y12_N5
<P> --operation mode is normal

<P><A NAME="G2L29">G2L29</A> = AMPP_FUNCTION(<A HREF="#altera_internal_jtag">altera_internal_jtag</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>);


<P> --G2L30 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1524 at LC_X27_Y12_N1
<P> --operation mode is normal

<P><A NAME="G2L30">G2L30</A> = AMPP_FUNCTION(<A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[8]">GB1_state[8]</A>);


<P> --G2L31 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1525 at LC_X29_Y11_N4
<P> --operation mode is normal

<P><A NAME="G2L31">G2L31</A> = AMPP_FUNCTION(<A HREF="#G2_word_counter[2]">G2_word_counter[2]</A>, <A HREF="#G2_word_counter[3]">G2_word_counter[3]</A>, <A HREF="#G2_word_counter[4]">G2_word_counter[4]</A>, <A HREF="#G2_word_counter[1]">G2_word_counter[1]</A>);


<P> --DB1_safe_q[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[9] at LC_X30_Y16_N3
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[9]">DB1_safe_q[9]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L16">DB1L16</A>, <A HREF="#DB1L24">DB1L24</A>, <A HREF="#DB1L25">DB1L25</A>);

<P> --DB1L27 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella9~COUT at LC_X30_Y16_N3
<P> --operation mode is arithmetic

<P><A NAME="DB1L27">DB1L27</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1L24">DB1L24</A>);

<P> --DB1L28 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella9~COUTCOUT1_1 at LC_X30_Y16_N3
<P> --operation mode is arithmetic

<P><A NAME="DB1L28">DB1L28</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1L25">DB1L25</A>);


<P> --C1_RIGHT_OUT[9] is PCM3006:inst6|RIGHT_OUT[9] at LC_X37_Y13_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[9]_lut_out">C1_RIGHT_OUT[9]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[9]">C1_RIGHT_OUT[9]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[9]_lut_out">C1_RIGHT_OUT[9]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[9]">C1_SHIFTIN[9]</A>, , , VCC);


<P> --C1_LEFT_OUT[0] is PCM3006:inst6|LEFT_OUT[0] at LC_X36_Y16_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_LEFT_OUT[0]_lut_out">C1_LEFT_OUT[0]_lut_out</A> = GND;
<P><A NAME="C1_LEFT_OUT[0]">C1_LEFT_OUT[0]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[0]_lut_out">C1_LEFT_OUT[0]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[16]">C1_SHIFTIN[16]</A>, , , VCC);


<P> --C1_LEFT_OUT[10] is PCM3006:inst6|LEFT_OUT[10] at LC_X37_Y16_N3
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[10]_lut_out">C1_LEFT_OUT[10]_lut_out</A> = <A HREF="#C1_SHIFTIN[26]">C1_SHIFTIN[26]</A>;
<P><A NAME="C1_LEFT_OUT[10]">C1_LEFT_OUT[10]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[10]_lut_out">C1_LEFT_OUT[10]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_LEFT_OUT[1] is PCM3006:inst6|LEFT_OUT[1] at LC_X37_Y16_N9
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[1]_lut_out">C1_LEFT_OUT[1]_lut_out</A> = <A HREF="#C1_SHIFTIN[17]">C1_SHIFTIN[17]</A>;
<P><A NAME="C1_LEFT_OUT[1]">C1_LEFT_OUT[1]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[1]_lut_out">C1_LEFT_OUT[1]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_LEFT_OUT[2] is PCM3006:inst6|LEFT_OUT[2] at LC_X37_Y16_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_LEFT_OUT[2]_lut_out">C1_LEFT_OUT[2]_lut_out</A> = GND;
<P><A NAME="C1_LEFT_OUT[2]">C1_LEFT_OUT[2]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[2]_lut_out">C1_LEFT_OUT[2]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[18]">C1_SHIFTIN[18]</A>, , , VCC);


<P> --C1_LEFT_OUT[3] is PCM3006:inst6|LEFT_OUT[3] at LC_X35_Y16_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_LEFT_OUT[3]_lut_out">C1_LEFT_OUT[3]_lut_out</A> = GND;
<P><A NAME="C1_LEFT_OUT[3]">C1_LEFT_OUT[3]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[3]_lut_out">C1_LEFT_OUT[3]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[19]">C1_SHIFTIN[19]</A>, , , VCC);


<P> --C1_LEFT_OUT[4] is PCM3006:inst6|LEFT_OUT[4] at LC_X35_Y16_N4
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[4]_lut_out">C1_LEFT_OUT[4]_lut_out</A> = <A HREF="#C1_SHIFTIN[20]">C1_SHIFTIN[20]</A>;
<P><A NAME="C1_LEFT_OUT[4]">C1_LEFT_OUT[4]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[4]_lut_out">C1_LEFT_OUT[4]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_LEFT_OUT[5] is PCM3006:inst6|LEFT_OUT[5] at LC_X35_Y16_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_LEFT_OUT[5]_lut_out">C1_LEFT_OUT[5]_lut_out</A> = GND;
<P><A NAME="C1_LEFT_OUT[5]">C1_LEFT_OUT[5]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[5]_lut_out">C1_LEFT_OUT[5]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[21]">C1_SHIFTIN[21]</A>, , , VCC);


<P> --C1_LEFT_OUT[6] is PCM3006:inst6|LEFT_OUT[6] at LC_X37_Y16_N8
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[6]_lut_out">C1_LEFT_OUT[6]_lut_out</A> = <A HREF="#C1_SHIFTIN[22]">C1_SHIFTIN[22]</A>;
<P><A NAME="C1_LEFT_OUT[6]">C1_LEFT_OUT[6]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[6]_lut_out">C1_LEFT_OUT[6]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_LEFT_OUT[7] is PCM3006:inst6|LEFT_OUT[7] at LC_X37_Y16_N0
<P> --operation mode is normal

<P><A NAME="C1_LEFT_OUT[7]_lut_out">C1_LEFT_OUT[7]_lut_out</A> = <A HREF="#C1_SHIFTIN[23]">C1_SHIFTIN[23]</A>;
<P><A NAME="C1_LEFT_OUT[7]">C1_LEFT_OUT[7]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[7]_lut_out">C1_LEFT_OUT[7]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_LEFT_OUT[8] is PCM3006:inst6|LEFT_OUT[8] at LC_X37_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_LEFT_OUT[8]_lut_out">C1_LEFT_OUT[8]_lut_out</A> = GND;
<P><A NAME="C1_LEFT_OUT[8]">C1_LEFT_OUT[8]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[8]_lut_out">C1_LEFT_OUT[8]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[24]">C1_SHIFTIN[24]</A>, , , VCC);


<P> --C1_LEFT_OUT[9] is PCM3006:inst6|LEFT_OUT[9] at LC_X35_Y16_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_LEFT_OUT[9]_lut_out">C1_LEFT_OUT[9]_lut_out</A> = GND;
<P><A NAME="C1_LEFT_OUT[9]">C1_LEFT_OUT[9]</A> = DFFEAS(<A HREF="#C1_LEFT_OUT[9]_lut_out">C1_LEFT_OUT[9]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[25]">C1_SHIFTIN[25]</A>, , , VCC);


<P> --C1_SHIFTIN[0] is PCM3006:inst6|SHIFTIN[0] at LC_X38_Y15_N2
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[0]_lut_out">C1_SHIFTIN[0]_lut_out</A> = <A HREF="#DOUT">DOUT</A>;
<P><A NAME="C1_SHIFTIN[0]">C1_SHIFTIN[0]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[0]_lut_out">C1_SHIFTIN[0]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[10] is PCM3006:inst6|SHIFTIN[10] at LC_X37_Y13_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[10]_lut_out">C1_SHIFTIN[10]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[10]">C1_SHIFTIN[10]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[10]_lut_out">C1_SHIFTIN[10]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[9]">C1_SHIFTIN[9]</A>, , , VCC);


<P> --C1_SHIFTIN[11] is PCM3006:inst6|SHIFTIN[11] at LC_X37_Y13_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[11]_lut_out">C1_SHIFTIN[11]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[11]">C1_SHIFTIN[11]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[11]_lut_out">C1_SHIFTIN[11]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[10]">C1_SHIFTIN[10]</A>, , , VCC);


<P> --C1_SHIFTIN[12] is PCM3006:inst6|SHIFTIN[12] at LC_X37_Y13_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[12]_lut_out">C1_SHIFTIN[12]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[12]">C1_SHIFTIN[12]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[12]_lut_out">C1_SHIFTIN[12]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[11]">C1_SHIFTIN[11]</A>, , , VCC);


<P> --C1_SHIFTIN[13] is PCM3006:inst6|SHIFTIN[13] at LC_X37_Y13_N7
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[13]_lut_out">C1_SHIFTIN[13]_lut_out</A> = <A HREF="#C1_SHIFTIN[12]">C1_SHIFTIN[12]</A>;
<P><A NAME="C1_SHIFTIN[13]">C1_SHIFTIN[13]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[13]_lut_out">C1_SHIFTIN[13]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[14] is PCM3006:inst6|SHIFTIN[14] at LC_X37_Y13_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[14]_lut_out">C1_SHIFTIN[14]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[14]">C1_SHIFTIN[14]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[14]_lut_out">C1_SHIFTIN[14]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[13]">C1_SHIFTIN[13]</A>, , , VCC);


<P> --C1_SHIFTIN[15] is PCM3006:inst6|SHIFTIN[15] at LC_X36_Y16_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[15]_lut_out">C1_SHIFTIN[15]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[15]">C1_SHIFTIN[15]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[15]_lut_out">C1_SHIFTIN[15]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[14]">C1_SHIFTIN[14]</A>, , , VCC);


<P> --C1_SHIFTIN[16] is PCM3006:inst6|SHIFTIN[16] at LC_X36_Y16_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[16]_lut_out">C1_SHIFTIN[16]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[16]">C1_SHIFTIN[16]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[16]_lut_out">C1_SHIFTIN[16]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[15]">C1_SHIFTIN[15]</A>, , , VCC);


<P> --C1_SHIFTIN[17] is PCM3006:inst6|SHIFTIN[17] at LC_X36_Y16_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[17]_lut_out">C1_SHIFTIN[17]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[17]">C1_SHIFTIN[17]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[17]_lut_out">C1_SHIFTIN[17]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[16]">C1_SHIFTIN[16]</A>, , , VCC);


<P> --C1_SHIFTIN[18] is PCM3006:inst6|SHIFTIN[18] at LC_X36_Y16_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[18]_lut_out">C1_SHIFTIN[18]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[18]">C1_SHIFTIN[18]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[18]_lut_out">C1_SHIFTIN[18]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[17]">C1_SHIFTIN[17]</A>, , , VCC);


<P> --C1_SHIFTIN[19] is PCM3006:inst6|SHIFTIN[19] at LC_X36_Y16_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[19]_lut_out">C1_SHIFTIN[19]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[19]">C1_SHIFTIN[19]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[19]_lut_out">C1_SHIFTIN[19]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[18]">C1_SHIFTIN[18]</A>, , , VCC);


<P> --C1_SHIFTIN[1] is PCM3006:inst6|SHIFTIN[1] at LC_X38_Y15_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[1]_lut_out">C1_SHIFTIN[1]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[1]">C1_SHIFTIN[1]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[1]_lut_out">C1_SHIFTIN[1]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[0]">C1_SHIFTIN[0]</A>, , , VCC);


<P> --C1_SHIFTIN[20] is PCM3006:inst6|SHIFTIN[20] at LC_X36_Y16_N3
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[20]_lut_out">C1_SHIFTIN[20]_lut_out</A> = <A HREF="#C1_SHIFTIN[19]">C1_SHIFTIN[19]</A>;
<P><A NAME="C1_SHIFTIN[20]">C1_SHIFTIN[20]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[20]_lut_out">C1_SHIFTIN[20]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[21] is PCM3006:inst6|SHIFTIN[21] at LC_X36_Y16_N7
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[21]_lut_out">C1_SHIFTIN[21]_lut_out</A> = <A HREF="#C1_SHIFTIN[20]">C1_SHIFTIN[20]</A>;
<P><A NAME="C1_SHIFTIN[21]">C1_SHIFTIN[21]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[21]_lut_out">C1_SHIFTIN[21]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[22] is PCM3006:inst6|SHIFTIN[22] at LC_X36_Y16_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[22]_lut_out">C1_SHIFTIN[22]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[22]">C1_SHIFTIN[22]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[22]_lut_out">C1_SHIFTIN[22]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[21]">C1_SHIFTIN[21]</A>, , , VCC);


<P> --C1_SHIFTIN[23] is PCM3006:inst6|SHIFTIN[23] at LC_X37_Y16_N1
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[23]_lut_out">C1_SHIFTIN[23]_lut_out</A> = <A HREF="#C1_SHIFTIN[22]">C1_SHIFTIN[22]</A>;
<P><A NAME="C1_SHIFTIN[23]">C1_SHIFTIN[23]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[23]_lut_out">C1_SHIFTIN[23]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[24] is PCM3006:inst6|SHIFTIN[24] at LC_X37_Y16_N4
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[24]_lut_out">C1_SHIFTIN[24]_lut_out</A> = <A HREF="#C1_SHIFTIN[23]">C1_SHIFTIN[23]</A>;
<P><A NAME="C1_SHIFTIN[24]">C1_SHIFTIN[24]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[24]_lut_out">C1_SHIFTIN[24]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[25] is PCM3006:inst6|SHIFTIN[25] at LC_X38_Y16_N5
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[25]_lut_out">C1_SHIFTIN[25]_lut_out</A> = <A HREF="#C1_SHIFTIN[24]">C1_SHIFTIN[24]</A>;
<P><A NAME="C1_SHIFTIN[25]">C1_SHIFTIN[25]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[25]_lut_out">C1_SHIFTIN[25]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[26] is PCM3006:inst6|SHIFTIN[26] at LC_X38_Y16_N9
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[26]_lut_out">C1_SHIFTIN[26]_lut_out</A> = <A HREF="#C1_SHIFTIN[25]">C1_SHIFTIN[25]</A>;
<P><A NAME="C1_SHIFTIN[26]">C1_SHIFTIN[26]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[26]_lut_out">C1_SHIFTIN[26]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[27] is PCM3006:inst6|SHIFTIN[27] at LC_X38_Y16_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[27]_lut_out">C1_SHIFTIN[27]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[27]">C1_SHIFTIN[27]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[27]_lut_out">C1_SHIFTIN[27]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[26]">C1_SHIFTIN[26]</A>, , , VCC);


<P> --C1_SHIFTIN[2] is PCM3006:inst6|SHIFTIN[2] at LC_X38_Y15_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[2]_lut_out">C1_SHIFTIN[2]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[2]">C1_SHIFTIN[2]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[2]_lut_out">C1_SHIFTIN[2]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[1]">C1_SHIFTIN[1]</A>, , , VCC);


<P> --C1_SHIFTIN[3] is PCM3006:inst6|SHIFTIN[3] at LC_X38_Y15_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[3]_lut_out">C1_SHIFTIN[3]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[3]">C1_SHIFTIN[3]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[3]_lut_out">C1_SHIFTIN[3]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[2]">C1_SHIFTIN[2]</A>, , , VCC);


<P> --C1_SHIFTIN[4] is PCM3006:inst6|SHIFTIN[4] at LC_X38_Y15_N5
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[4]_lut_out">C1_SHIFTIN[4]_lut_out</A> = <A HREF="#C1_SHIFTIN[3]">C1_SHIFTIN[3]</A>;
<P><A NAME="C1_SHIFTIN[4]">C1_SHIFTIN[4]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[4]_lut_out">C1_SHIFTIN[4]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[5] is PCM3006:inst6|SHIFTIN[5] at LC_X38_Y15_N7
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[5]_lut_out">C1_SHIFTIN[5]_lut_out</A> = <A HREF="#C1_SHIFTIN[4]">C1_SHIFTIN[4]</A>;
<P><A NAME="C1_SHIFTIN[5]">C1_SHIFTIN[5]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[5]_lut_out">C1_SHIFTIN[5]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_SHIFTIN[6] is PCM3006:inst6|SHIFTIN[6] at LC_X38_Y15_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[6]_lut_out">C1_SHIFTIN[6]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[6]">C1_SHIFTIN[6]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[6]_lut_out">C1_SHIFTIN[6]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[5]">C1_SHIFTIN[5]</A>, , , VCC);


<P> --C1_SHIFTIN[7] is PCM3006:inst6|SHIFTIN[7] at LC_X38_Y15_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[7]_lut_out">C1_SHIFTIN[7]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[7]">C1_SHIFTIN[7]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[7]_lut_out">C1_SHIFTIN[7]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[6]">C1_SHIFTIN[6]</A>, , , VCC);


<P> --C1_SHIFTIN[8] is PCM3006:inst6|SHIFTIN[8] at LC_X37_Y13_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_SHIFTIN[8]_lut_out">C1_SHIFTIN[8]_lut_out</A> = GND;
<P><A NAME="C1_SHIFTIN[8]">C1_SHIFTIN[8]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[8]_lut_out">C1_SHIFTIN[8]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, <A HREF="#C1_SHIFTIN[7]">C1_SHIFTIN[7]</A>, , , VCC);


<P> --C1_SHIFTIN[9] is PCM3006:inst6|SHIFTIN[9] at LC_X37_Y13_N9
<P> --operation mode is normal

<P><A NAME="C1_SHIFTIN[9]_lut_out">C1_SHIFTIN[9]_lut_out</A> = <A HREF="#C1_SHIFTIN[8]">C1_SHIFTIN[8]</A>;
<P><A NAME="C1_SHIFTIN[9]">C1_SHIFTIN[9]</A> = DFFEAS(<A HREF="#C1_SHIFTIN[9]_lut_out">C1_SHIFTIN[9]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_POSEDGE_BCK">C1_POSEDGE_BCK</A>, , , , );


<P> --C1_RIGHT_OUT[0] is PCM3006:inst6|RIGHT_OUT[0] at LC_X38_Y15_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[0]_lut_out">C1_RIGHT_OUT[0]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[0]">C1_RIGHT_OUT[0]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[0]_lut_out">C1_RIGHT_OUT[0]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[0]">C1_SHIFTIN[0]</A>, , , VCC);


<P> --C1_RIGHT_OUT[10] is PCM3006:inst6|RIGHT_OUT[10] at LC_X37_Y13_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[10]_lut_out">C1_RIGHT_OUT[10]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[10]">C1_RIGHT_OUT[10]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[10]_lut_out">C1_RIGHT_OUT[10]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[10]">C1_SHIFTIN[10]</A>, , , VCC);


<P> --C1_RIGHT_OUT[11] is PCM3006:inst6|RIGHT_OUT[11] at LC_X37_Y13_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[11]_lut_out">C1_RIGHT_OUT[11]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[11]">C1_RIGHT_OUT[11]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[11]_lut_out">C1_RIGHT_OUT[11]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[11]">C1_SHIFTIN[11]</A>, , , VCC);


<P> --C1_RIGHT_OUT[12] is PCM3006:inst6|RIGHT_OUT[12] at LC_X35_Y16_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[12]_lut_out">C1_RIGHT_OUT[12]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[12]">C1_RIGHT_OUT[12]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[12]_lut_out">C1_RIGHT_OUT[12]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[12]">C1_SHIFTIN[12]</A>, , , VCC);


<P> --C1_RIGHT_OUT[13] is PCM3006:inst6|RIGHT_OUT[13] at LC_X36_Y15_N8
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[13]_lut_out">C1_RIGHT_OUT[13]_lut_out</A> = <A HREF="#C1_SHIFTIN[13]">C1_SHIFTIN[13]</A>;
<P><A NAME="C1_RIGHT_OUT[13]">C1_RIGHT_OUT[13]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[13]_lut_out">C1_RIGHT_OUT[13]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_RIGHT_OUT[14] is PCM3006:inst6|RIGHT_OUT[14] at LC_X36_Y15_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[14]_lut_out">C1_RIGHT_OUT[14]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[14]">C1_RIGHT_OUT[14]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[14]_lut_out">C1_RIGHT_OUT[14]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[14]">C1_SHIFTIN[14]</A>, , , VCC);


<P> --C1_RIGHT_OUT[15] is PCM3006:inst6|RIGHT_OUT[15] at LC_X36_Y16_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[15]_lut_out">C1_RIGHT_OUT[15]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[15]">C1_RIGHT_OUT[15]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[15]_lut_out">C1_RIGHT_OUT[15]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[15]">C1_SHIFTIN[15]</A>, , , VCC);


<P> --C1_RIGHT_OUT[1] is PCM3006:inst6|RIGHT_OUT[1] at LC_X38_Y15_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[1]_lut_out">C1_RIGHT_OUT[1]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[1]">C1_RIGHT_OUT[1]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[1]_lut_out">C1_RIGHT_OUT[1]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[1]">C1_SHIFTIN[1]</A>, , , VCC);


<P> --C1_RIGHT_OUT[2] is PCM3006:inst6|RIGHT_OUT[2] at LC_X36_Y15_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[2]_lut_out">C1_RIGHT_OUT[2]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[2]">C1_RIGHT_OUT[2]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[2]_lut_out">C1_RIGHT_OUT[2]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[2]">C1_SHIFTIN[2]</A>, , , VCC);


<P> --C1_RIGHT_OUT[3] is PCM3006:inst6|RIGHT_OUT[3] at LC_X36_Y15_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[3]_lut_out">C1_RIGHT_OUT[3]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[3]">C1_RIGHT_OUT[3]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[3]_lut_out">C1_RIGHT_OUT[3]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[3]">C1_SHIFTIN[3]</A>, , , VCC);


<P> --C1_RIGHT_OUT[7] is PCM3006:inst6|RIGHT_OUT[7] at LC_X36_Y15_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[7]_lut_out">C1_RIGHT_OUT[7]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[7]">C1_RIGHT_OUT[7]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[7]_lut_out">C1_RIGHT_OUT[7]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[7]">C1_SHIFTIN[7]</A>, , , VCC);


<P> --C1_RIGHT_OUT[4] is PCM3006:inst6|RIGHT_OUT[4] at LC_X37_Y14_N4
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[4]_lut_out">C1_RIGHT_OUT[4]_lut_out</A> = <A HREF="#C1_SHIFTIN[4]">C1_SHIFTIN[4]</A>;
<P><A NAME="C1_RIGHT_OUT[4]">C1_RIGHT_OUT[4]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[4]_lut_out">C1_RIGHT_OUT[4]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_RIGHT_OUT[5] is PCM3006:inst6|RIGHT_OUT[5] at LC_X37_Y14_N7
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[5]_lut_out">C1_RIGHT_OUT[5]_lut_out</A> = <A HREF="#C1_SHIFTIN[5]">C1_SHIFTIN[5]</A>;
<P><A NAME="C1_RIGHT_OUT[5]">C1_RIGHT_OUT[5]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[5]_lut_out">C1_RIGHT_OUT[5]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_RIGHT_OUT[6] is PCM3006:inst6|RIGHT_OUT[6] at LC_X37_Y14_N1
<P> --operation mode is normal

<P><A NAME="C1_RIGHT_OUT[6]_lut_out">C1_RIGHT_OUT[6]_lut_out</A> = <A HREF="#C1_SHIFTIN[6]">C1_SHIFTIN[6]</A>;
<P><A NAME="C1_RIGHT_OUT[6]">C1_RIGHT_OUT[6]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[6]_lut_out">C1_RIGHT_OUT[6]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, , , , );


<P> --C1_RIGHT_OUT[8] is PCM3006:inst6|RIGHT_OUT[8] at LC_X37_Y14_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_RIGHT_OUT[8]_lut_out">C1_RIGHT_OUT[8]_lut_out</A> = GND;
<P><A NAME="C1_RIGHT_OUT[8]">C1_RIGHT_OUT[8]</A> = DFFEAS(<A HREF="#C1_RIGHT_OUT[8]_lut_out">C1_RIGHT_OUT[8]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1L30">C1L30</A>, <A HREF="#C1_SHIFTIN[8]">C1_SHIFTIN[8]</A>, , , VCC);


<P> --B1_condition_delay_reg[2] is sld_signaltap:auto_signaltap_0|condition_delay_reg[2] at LC_X30_Y17_N2
<P> --operation mode is normal

<P><A NAME="B1_condition_delay_reg[2]">B1_condition_delay_reg[2]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#B1_condition_delay_reg[1]">B1_condition_delay_reg[1]</A>, VCC);


<P> --Y1_counter_cella6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6 at LC_X27_Y15_N1
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella6">Y1_counter_cella6</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella6">Y1_counter_cella6</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L14">Y1L14</A>, <A HREF="#Y1L16">Y1L16</A>, <A HREF="#Y1L17">Y1L17</A>);

<P> --Y1L19 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6~COUT at LC_X27_Y15_N1
<P> --operation mode is arithmetic

<P><A NAME="Y1L19">Y1L19</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella6">Y1_counter_cella6</A>, <A HREF="#Y1L16">Y1L16</A>);

<P> --Y1L20 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6~COUTCOUT1_2 at LC_X27_Y15_N1
<P> --operation mode is arithmetic

<P><A NAME="Y1L20">Y1L20</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella6">Y1_counter_cella6</A>, <A HREF="#Y1L17">Y1L17</A>);


<P> --G1L20 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1141 at LC_X28_Y11_N2
<P> --operation mode is normal

<P><A NAME="G1L20">G1L20</A> = AMPP_FUNCTION(<A HREF="#G1_word_counter[0]">G1_word_counter[0]</A>, <A HREF="#G1_word_counter[2]">G1_word_counter[2]</A>, <A HREF="#G1_word_counter[3]">G1_word_counter[3]</A>, <A HREF="#G1_word_counter[1]">G1_word_counter[1]</A>);


<P> --L4_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at LC_X28_Y16_N8
<P> --operation mode is normal

<P><A NAME="L4_dffs[4]">L4_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L4_dffs[5]">L4_dffs[5]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --DB1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2] at LC_X30_Y17_N6
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[2]">DB1_safe_q[2]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L2">DB1L2</A>, <A HREF="#DB1L4">DB1L4</A>, <A HREF="#DB1L5">DB1L5</A>);

<P> --DB1L7 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella2~COUT at LC_X30_Y17_N6
<P> --operation mode is arithmetic

<P><A NAME="DB1L7">DB1L7</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1L4">DB1L4</A>);

<P> --DB1L8 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella2~COUTCOUT1_1 at LC_X30_Y17_N6
<P> --operation mode is arithmetic

<P><A NAME="DB1L8">DB1L8</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1L5">DB1L5</A>);


<P> --BB1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[2] at LC_X41_Y14_N7
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[2]">BB1_safe_q[2]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#BB1_safe_q[2]">BB1_safe_q[2]</A>, <A HREF="#S1L1">S1L1</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L5">BB1L5</A>, <A HREF="#BB1L6">BB1L6</A>);

<P> --BB1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella2~COUT at LC_X41_Y14_N7
<P> --operation mode is arithmetic

<P><A NAME="BB1L8">BB1L8</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[2]">BB1_safe_q[2]</A>, <A HREF="#BB1L5">BB1L5</A>);

<P> --BB1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella2~COUTCOUT1_2 at LC_X41_Y14_N7
<P> --operation mode is arithmetic

<P><A NAME="BB1L9">BB1L9</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[2]">BB1_safe_q[2]</A>, <A HREF="#BB1L6">BB1L6</A>);


<P> --BB1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[4] at LC_X41_Y14_N9
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[4]">BB1_safe_q[4]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#BB1_safe_q[4]">BB1_safe_q[4]</A>, <A HREF="#S1L1">S1L1</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L11">BB1L11</A>, <A HREF="#BB1L12">BB1L12</A>);

<P> --BB1L14 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella4~COUT at LC_X41_Y14_N9
<P> --operation mode is arithmetic

<P><A NAME="BB1L14">BB1L14</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[4]">BB1_safe_q[4]</A>, <A HREF="#BB1L11">BB1L11</A>, <A HREF="#BB1L12">BB1L12</A>);


<P> --L1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10] at LC_X42_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[10]">L1_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[11]">L1_dffs[11]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --AB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~71 at LC_X42_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="AB1L2">AB1L2</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[4]">BB1_safe_q[4]</A>, <A HREF="#BB1_safe_q[2]">BB1_safe_q[2]</A>, <A HREF="#L1_dffs[10]">L1_dffs[10]</A>);

<P> --L1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8] at LC_X42_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[8]">L1_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[9]">L1_dffs[9]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --BB1_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[8] at LC_X41_Y13_N3
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[8]">BB1_safe_q[8]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#S1L1">S1L1</A>, <A HREF="#BB1_safe_q[8]">BB1_safe_q[8]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L14">BB1L14</A>, <A HREF="#BB1L22">BB1L22</A>, <A HREF="#BB1L23">BB1L23</A>);

<P> --BB1L25 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella8~COUT at LC_X41_Y13_N3
<P> --operation mode is arithmetic

<P><A NAME="BB1L25">BB1L25</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[8]">BB1_safe_q[8]</A>, <A HREF="#BB1L22">BB1L22</A>);

<P> --BB1L26 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella8~COUTCOUT1_2 at LC_X41_Y13_N3
<P> --operation mode is arithmetic

<P><A NAME="BB1L26">BB1L26</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[8]">BB1_safe_q[8]</A>, <A HREF="#BB1L23">BB1L23</A>);


<P> --BB1_safe_q[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[10] at LC_X41_Y13_N5
<P> --operation mode is normal

<P><A NAME="BB1_safe_q[10]">BB1_safe_q[10]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#S1L1">S1L1</A>, <A HREF="#BB1_safe_q[10]">BB1_safe_q[10]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L28">BB1L28</A>);


<P> --L1_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14] at LC_X40_Y14_N8
<P> --operation mode is normal

<P><A NAME="L1_dffs[14]">L1_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[15]">L1_dffs[15]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --AB1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~72 at LC_X42_Y14_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="AB1L3">AB1L3</A> = AMPP_FUNCTION(<A HREF="#L1_dffs[14]">L1_dffs[14]</A>, <A HREF="#BB1_safe_q[10]">BB1_safe_q[10]</A>, <A HREF="#BB1_safe_q[8]">BB1_safe_q[8]</A>);

<P> --L1_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16] at LC_X42_Y14_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[16]">L1_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[17]">L1_dffs[17]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --BB1_safe_q[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[9] at LC_X41_Y13_N4
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[9]">BB1_safe_q[9]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#S1L1">S1L1</A>, <A HREF="#BB1_safe_q[9]">BB1_safe_q[9]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L14">BB1L14</A>, <A HREF="#BB1L25">BB1L25</A>, <A HREF="#BB1L26">BB1L26</A>);

<P> --BB1L28 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella9~COUT at LC_X41_Y13_N4
<P> --operation mode is arithmetic

<P><A NAME="BB1L28">BB1L28</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[9]">BB1_safe_q[9]</A>, <A HREF="#BB1L14">BB1L14</A>, <A HREF="#BB1L25">BB1L25</A>, <A HREF="#BB1L26">BB1L26</A>);


<P> --BB1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[0] at LC_X41_Y14_N5
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[0]">BB1_safe_q[0]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#BB1_safe_q[0]">BB1_safe_q[0]</A>, <A HREF="#S1L1">S1L1</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>);

<P> --BB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella0~COUT at LC_X41_Y14_N5
<P> --operation mode is arithmetic

<P><A NAME="BB1L2">BB1L2</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[0]">BB1_safe_q[0]</A>);

<P> --BB1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella0~COUTCOUT1_3 at LC_X41_Y14_N5
<P> --operation mode is arithmetic

<P><A NAME="BB1L3">BB1L3</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[0]">BB1_safe_q[0]</A>);


<P> --L1_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15] at LC_X40_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[15]">L1_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[16]">L1_dffs[16]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --AB1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~73 at LC_X42_Y14_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="AB1L4">AB1L4</A> = AMPP_FUNCTION(<A HREF="#L1_dffs[15]">L1_dffs[15]</A>, <A HREF="#BB1_safe_q[0]">BB1_safe_q[0]</A>, <A HREF="#BB1_safe_q[9]">BB1_safe_q[9]</A>);

<P> --L1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6] at LC_X42_Y14_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[6]">L1_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[7]">L1_dffs[7]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --BB1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[6] at LC_X41_Y13_N1
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[6]">BB1_safe_q[6]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#S1L1">S1L1</A>, <A HREF="#BB1_safe_q[6]">BB1_safe_q[6]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L14">BB1L14</A>, <A HREF="#BB1L16">BB1L16</A>, <A HREF="#BB1L17">BB1L17</A>);

<P> --BB1L19 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella6~COUT at LC_X41_Y13_N1
<P> --operation mode is arithmetic

<P><A NAME="BB1L19">BB1L19</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[6]">BB1_safe_q[6]</A>, <A HREF="#BB1L16">BB1L16</A>);

<P> --BB1L20 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella6~COUTCOUT1_2 at LC_X41_Y13_N1
<P> --operation mode is arithmetic

<P><A NAME="BB1L20">BB1L20</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[6]">BB1_safe_q[6]</A>, <A HREF="#BB1L17">BB1L17</A>);


<P> --BB1_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[7] at LC_X41_Y13_N2
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[7]">BB1_safe_q[7]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#S1L1">S1L1</A>, <A HREF="#BB1_safe_q[7]">BB1_safe_q[7]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L14">BB1L14</A>, <A HREF="#BB1L19">BB1L19</A>, <A HREF="#BB1L20">BB1L20</A>);

<P> --BB1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella7~COUT at LC_X41_Y13_N2
<P> --operation mode is arithmetic

<P><A NAME="BB1L22">BB1L22</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[7]">BB1_safe_q[7]</A>, <A HREF="#BB1L19">BB1L19</A>);

<P> --BB1L23 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella7~COUTCOUT1_2 at LC_X41_Y13_N2
<P> --operation mode is arithmetic

<P><A NAME="BB1L23">BB1L23</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[7]">BB1_safe_q[7]</A>, <A HREF="#BB1L20">BB1L20</A>);


<P> --L1_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12] at LC_X42_Y14_N9
<P> --operation mode is normal

<P><A NAME="L1_dffs[12]">L1_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[13]">L1_dffs[13]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --AB1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~74 at LC_X42_Y14_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="AB1L5">AB1L5</A> = AMPP_FUNCTION(<A HREF="#L1_dffs[12]">L1_dffs[12]</A>, <A HREF="#BB1_safe_q[7]">BB1_safe_q[7]</A>, <A HREF="#BB1_safe_q[6]">BB1_safe_q[6]</A>);

<P> --L1_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13] at LC_X42_Y14_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[13]">L1_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[14]">L1_dffs[14]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --AB1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~75 at LC_X42_Y14_N6
<P> --operation mode is normal

<P><A NAME="AB1L6">AB1L6</A> = AMPP_FUNCTION(<A HREF="#AB1L2">AB1L2</A>, <A HREF="#AB1L5">AB1L5</A>, <A HREF="#AB1L3">AB1L3</A>, <A HREF="#AB1L4">AB1L4</A>);


<P> --BB1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[3] at LC_X41_Y14_N8
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[3]">BB1_safe_q[3]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#BB1_safe_q[3]">BB1_safe_q[3]</A>, <A HREF="#S1L1">S1L1</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L8">BB1L8</A>, <A HREF="#BB1L9">BB1L9</A>);

<P> --BB1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella3~COUT at LC_X41_Y14_N8
<P> --operation mode is arithmetic

<P><A NAME="BB1L11">BB1L11</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[3]">BB1_safe_q[3]</A>, <A HREF="#BB1L8">BB1L8</A>);

<P> --BB1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella3~COUTCOUT1_2 at LC_X41_Y14_N8
<P> --operation mode is arithmetic

<P><A NAME="BB1L12">BB1L12</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[3]">BB1_safe_q[3]</A>, <A HREF="#BB1L9">BB1L9</A>);


<P> --BB1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[1] at LC_X41_Y14_N6
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[1]">BB1_safe_q[1]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#BB1_safe_q[1]">BB1_safe_q[1]</A>, <A HREF="#S1L1">S1L1</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L2">BB1L2</A>, <A HREF="#BB1L3">BB1L3</A>);

<P> --BB1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella1~COUT at LC_X41_Y14_N6
<P> --operation mode is arithmetic

<P><A NAME="BB1L5">BB1L5</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[1]">BB1_safe_q[1]</A>, <A HREF="#BB1L2">BB1L2</A>);

<P> --BB1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella1~COUTCOUT1_2 at LC_X41_Y14_N6
<P> --operation mode is arithmetic

<P><A NAME="BB1L6">BB1L6</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[1]">BB1_safe_q[1]</A>, <A HREF="#BB1L3">BB1L3</A>);


<P> --L1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9] at LC_X42_Y14_N4
<P> --operation mode is normal

<P><A NAME="L1_dffs[9]">L1_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[10]">L1_dffs[10]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --AB1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~76 at LC_X42_Y14_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="AB1L7">AB1L7</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[3]">BB1_safe_q[3]</A>, <A HREF="#L1_dffs[9]">L1_dffs[9]</A>, <A HREF="#BB1_safe_q[1]">BB1_safe_q[1]</A>);

<P> --L1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7] at LC_X42_Y14_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[7]">L1_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[8]">L1_dffs[8]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --BB1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[5] at LC_X41_Y13_N0
<P> --operation mode is arithmetic

<P><A NAME="BB1_safe_q[5]">BB1_safe_q[5]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#S1L1">S1L1</A>, <A HREF="#BB1_safe_q[5]">BB1_safe_q[5]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#AB1L1">AB1L1</A>, <A HREF="#BB1L14">BB1L14</A>);

<P> --BB1L16 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella5~COUT at LC_X41_Y13_N0
<P> --operation mode is arithmetic

<P><A NAME="BB1L16">BB1L16</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[5]">BB1_safe_q[5]</A>);

<P> --BB1L17 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella5~COUTCOUT1_2 at LC_X41_Y13_N0
<P> --operation mode is arithmetic

<P><A NAME="BB1L17">BB1L17</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[5]">BB1_safe_q[5]</A>);


<P> --AB1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0 at LC_X42_Y14_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="AB1L1">AB1L1</A> = AMPP_FUNCTION(<A HREF="#BB1_safe_q[5]">BB1_safe_q[5]</A>, <A HREF="#AB1L7">AB1L7</A>, <A HREF="#AB1L6">AB1L6</A>);

<P> --L1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11] at LC_X42_Y14_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[11]">L1_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[12]">L1_dffs[12]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --C1_SHIFTOUT[24] is PCM3006:inst6|SHIFTOUT[24] at LC_X36_Y17_N1
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[24]_lut_out">C1_SHIFTOUT[24]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[23]">C1_SHIFTOUT[23]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_R_IN[8]">C1_R_IN[8]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[23]">C1_SHIFTOUT[23]</A>));
<P><A NAME="C1_SHIFTOUT[24]">C1_SHIFTOUT[24]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[24]_lut_out">C1_SHIFTOUT[24]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[9] is PCM3006:inst6|R_IN[9] at LC_X35_Y16_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[9]_lut_out">C1_R_IN[9]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[9]">C1_R_IN[9]</A> = DFFEAS(<A HREF="#C1_R_IN[9]_lut_out">C1_R_IN[9]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[9]">C1_LEFT_OUT[9]</A>, , , VCC);


<P> --DB1_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[8] at LC_X30_Y16_N2
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[8]">DB1_safe_q[8]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L16">DB1L16</A>, <A HREF="#DB1L21">DB1L21</A>, <A HREF="#DB1L22">DB1L22</A>);

<P> --DB1L24 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella8~COUT at LC_X30_Y16_N2
<P> --operation mode is arithmetic

<P><A NAME="DB1L24">DB1L24</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1L21">DB1L21</A>);

<P> --DB1L25 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella8~COUTCOUT1_1 at LC_X30_Y16_N2
<P> --operation mode is arithmetic

<P><A NAME="DB1L25">DB1L25</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1L22">DB1L22</A>);


<P> --B1_condition_delay_reg[1] is sld_signaltap:auto_signaltap_0|condition_delay_reg[1] at LC_X30_Y17_N3
<P> --operation mode is normal

<P><A NAME="B1_condition_delay_reg[1]">B1_condition_delay_reg[1]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, VCC);


<P> --Y1_counter_cella5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5 at LC_X27_Y15_N0
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella5">Y1_counter_cella5</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella5">Y1_counter_cella5</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L14">Y1L14</A>);

<P> --Y1L16 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5~COUT at LC_X27_Y15_N0
<P> --operation mode is arithmetic

<P><A NAME="Y1L16">Y1L16</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella5">Y1_counter_cella5</A>);

<P> --Y1L17 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5~COUTCOUT1_2 at LC_X27_Y15_N0
<P> --operation mode is arithmetic

<P><A NAME="Y1L17">Y1L17</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella5">Y1_counter_cella5</A>);


<P> --L4_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at LC_X28_Y16_N9
<P> --operation mode is normal

<P><A NAME="L4_dffs[5]">L4_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#L4_dffs[6]">L4_dffs[6]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --DB1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3] at LC_X30_Y17_N7
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[3]">DB1_safe_q[3]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L2">DB1L2</A>, <A HREF="#DB1L7">DB1L7</A>, <A HREF="#DB1L8">DB1L8</A>);

<P> --DB1L10 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella3~COUT at LC_X30_Y17_N7
<P> --operation mode is arithmetic

<P><A NAME="DB1L10">DB1L10</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1L7">DB1L7</A>);

<P> --DB1L11 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella3~COUTCOUT1_1 at LC_X30_Y17_N7
<P> --operation mode is arithmetic

<P><A NAME="DB1L11">DB1L11</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1L8">DB1L8</A>);


<P> --S1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0 at LC_X41_Y13_N7
<P> --operation mode is normal

<P><A NAME="S1L1">S1L1</A> = AMPP_FUNCTION(<A HREF="#S1_segment_write_addr_adv_ena">S1_segment_write_addr_adv_ena</A>, <A HREF="#B1_condition_delay_reg[3]">B1_condition_delay_reg[3]</A>);


<P> --L1_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17] at LC_X40_Y14_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[17]">L1_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[18]">L1_dffs[18]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --C1_SHIFTOUT[23] is PCM3006:inst6|SHIFTOUT[23] at LC_X36_Y17_N6
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[23]_lut_out">C1_SHIFTOUT[23]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[22]">C1_SHIFTOUT[22]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_R_IN[7]">C1_R_IN[7]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[22]">C1_SHIFTOUT[22]</A>));
<P><A NAME="C1_SHIFTOUT[23]">C1_SHIFTOUT[23]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[23]_lut_out">C1_SHIFTOUT[23]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[8] is PCM3006:inst6|R_IN[8] at LC_X36_Y12_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[8]_lut_out">C1_R_IN[8]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[8]">C1_R_IN[8]</A> = DFFEAS(<A HREF="#C1_R_IN[8]_lut_out">C1_R_IN[8]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[8]">C1_LEFT_OUT[8]</A>, , , VCC);


<P> --DB1_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7] at LC_X30_Y16_N1
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[7]">DB1_safe_q[7]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L16">DB1L16</A>, <A HREF="#DB1L18">DB1L18</A>, <A HREF="#DB1L19">DB1L19</A>);

<P> --DB1L21 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella7~COUT at LC_X30_Y16_N1
<P> --operation mode is arithmetic

<P><A NAME="DB1L21">DB1L21</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1L18">DB1L18</A>);

<P> --DB1L22 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella7~COUTCOUT1_1 at LC_X30_Y16_N1
<P> --operation mode is arithmetic

<P><A NAME="DB1L22">DB1L22</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1L19">DB1L19</A>);


<P> --Y1_counter_cella4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella4 at LC_X27_Y16_N9
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella4">Y1_counter_cella4</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella4">Y1_counter_cella4</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L11">Y1L11</A>, <A HREF="#Y1L12">Y1L12</A>);

<P> --Y1L14 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella4~COUT at LC_X27_Y16_N9
<P> --operation mode is arithmetic

<P><A NAME="Y1L14">Y1L14</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella4">Y1_counter_cella4</A>, <A HREF="#Y1L11">Y1L11</A>, <A HREF="#Y1L12">Y1L12</A>);


<P> --L4_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at LC_X28_Y16_N0
<P> --operation mode is normal

<P><A NAME="L4_dffs[6]">L4_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#L4_dffs[7]">L4_dffs[7]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --DB1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4] at LC_X30_Y17_N8
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[4]">DB1_safe_q[4]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L2">DB1L2</A>, <A HREF="#DB1L10">DB1L10</A>, <A HREF="#DB1L11">DB1L11</A>);

<P> --DB1L13 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella4~COUT at LC_X30_Y17_N8
<P> --operation mode is arithmetic

<P><A NAME="DB1L13">DB1L13</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1L10">DB1L10</A>);

<P> --DB1L14 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella4~COUTCOUT1_1 at LC_X30_Y17_N8
<P> --operation mode is arithmetic

<P><A NAME="DB1L14">DB1L14</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1L11">DB1L11</A>);


<P> --L1_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18] at LC_X40_Y14_N9
<P> --operation mode is normal

<P><A NAME="L1_dffs[18]">L1_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L1_dffs[19]">L1_dffs[19]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --C1_SHIFTOUT[22] is PCM3006:inst6|SHIFTOUT[22] at LC_X36_Y17_N5
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[22]_lut_out">C1_SHIFTOUT[22]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[21]">C1_SHIFTOUT[21]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_R_IN[6]">C1_R_IN[6]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[21]">C1_SHIFTOUT[21]</A>));
<P><A NAME="C1_SHIFTOUT[22]">C1_SHIFTOUT[22]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[22]_lut_out">C1_SHIFTOUT[22]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[7] is PCM3006:inst6|R_IN[7] at LC_X36_Y12_N1
<P> --operation mode is normal

<P><A NAME="C1_R_IN[7]_lut_out">C1_R_IN[7]_lut_out</A> = <A HREF="#C1_LEFT_OUT[7]">C1_LEFT_OUT[7]</A>;
<P><A NAME="C1_R_IN[7]">C1_R_IN[7]</A> = DFFEAS(<A HREF="#C1_R_IN[7]_lut_out">C1_R_IN[7]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --DB1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[6] at LC_X30_Y16_N0
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[6]">DB1_safe_q[6]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L16">DB1L16</A>);

<P> --DB1L18 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella6~COUT at LC_X30_Y16_N0
<P> --operation mode is arithmetic

<P><A NAME="DB1L18">DB1L18</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>);

<P> --DB1L19 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella6~COUTCOUT1_1 at LC_X30_Y16_N0
<P> --operation mode is arithmetic

<P><A NAME="DB1L19">DB1L19</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>);


<P> --Y1_counter_cella3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3 at LC_X27_Y16_N8
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella3">Y1_counter_cella3</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella3">Y1_counter_cella3</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L8">Y1L8</A>, <A HREF="#Y1L9">Y1L9</A>);

<P> --Y1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3~COUT at LC_X27_Y16_N8
<P> --operation mode is arithmetic

<P><A NAME="Y1L11">Y1L11</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella3">Y1_counter_cella3</A>, <A HREF="#Y1L8">Y1L8</A>);

<P> --Y1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3~COUTCOUT1_2 at LC_X27_Y16_N8
<P> --operation mode is arithmetic

<P><A NAME="Y1L12">Y1L12</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella3">Y1_counter_cella3</A>, <A HREF="#Y1L9">Y1L9</A>);


<P> --L4_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at LC_X28_Y16_N2
<P> --operation mode is normal

<P><A NAME="L4_dffs[7]">L4_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#L4_dffs[8]">L4_dffs[8]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --DB1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5] at LC_X30_Y17_N9
<P> --operation mode is arithmetic

<P><A NAME="DB1_safe_q[5]">DB1_safe_q[5]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L151">B1L151</A>, <A HREF="#DB1L2">DB1L2</A>, <A HREF="#DB1L13">DB1L13</A>, <A HREF="#DB1L14">DB1L14</A>);

<P> --DB1L16 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella5~COUT at LC_X30_Y17_N9
<P> --operation mode is arithmetic

<P><A NAME="DB1L16">DB1L16</A> = AMPP_FUNCTION(<A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1L2">DB1L2</A>, <A HREF="#DB1L13">DB1L13</A>, <A HREF="#DB1L14">DB1L14</A>);


<P> --L1_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[19] at LC_X40_Y18_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L1_dffs[19]">L1_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[0]">L2_dffs[0]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --C1_SHIFTOUT[21] is PCM3006:inst6|SHIFTOUT[21] at LC_X35_Y15_N5
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[21]_lut_out">C1_SHIFTOUT[21]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[20]">C1_SHIFTOUT[20]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_R_IN[5]">C1_R_IN[5]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[20]">C1_SHIFTOUT[20]</A>));
<P><A NAME="C1_SHIFTOUT[21]">C1_SHIFTOUT[21]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[21]_lut_out">C1_SHIFTOUT[21]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[6] is PCM3006:inst6|R_IN[6] at LC_X35_Y13_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[6]_lut_out">C1_R_IN[6]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[6]">C1_R_IN[6]</A> = DFFEAS(<A HREF="#C1_R_IN[6]_lut_out">C1_R_IN[6]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[6]">C1_LEFT_OUT[6]</A>, , , VCC);


<P> --Y1_counter_cella2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2 at LC_X27_Y16_N7
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella2">Y1_counter_cella2</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella2">Y1_counter_cella2</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L5">Y1L5</A>, <A HREF="#Y1L6">Y1L6</A>);

<P> --Y1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2~COUT at LC_X27_Y16_N7
<P> --operation mode is arithmetic

<P><A NAME="Y1L8">Y1L8</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella2">Y1_counter_cella2</A>, <A HREF="#Y1L5">Y1L5</A>);

<P> --Y1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2~COUTCOUT1_2 at LC_X27_Y16_N7
<P> --operation mode is arithmetic

<P><A NAME="Y1L9">Y1L9</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella2">Y1_counter_cella2</A>, <A HREF="#Y1L6">Y1L6</A>);


<P> --L4_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at LC_X28_Y16_N5
<P> --operation mode is normal

<P><A NAME="L4_dffs[8]">L4_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L4_dffs[9]">L4_dffs[9]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_SHIFTOUT[20] is PCM3006:inst6|SHIFTOUT[20] at LC_X35_Y15_N1
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[20]_lut_out">C1_SHIFTOUT[20]_lut_out</A> = <A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[19]">C1_SHIFTOUT[19]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_R_IN[4]">C1_R_IN[4]</A>)) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[19]">C1_SHIFTOUT[19]</A>;
<P><A NAME="C1_SHIFTOUT[20]">C1_SHIFTOUT[20]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[20]_lut_out">C1_SHIFTOUT[20]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[5] is PCM3006:inst6|R_IN[5] at LC_X35_Y16_N0
<P> --operation mode is normal

<P><A NAME="C1_R_IN[5]_lut_out">C1_R_IN[5]_lut_out</A> = <A HREF="#C1_LEFT_OUT[5]">C1_LEFT_OUT[5]</A>;
<P><A NAME="C1_R_IN[5]">C1_R_IN[5]</A> = DFFEAS(<A HREF="#C1_R_IN[5]_lut_out">C1_R_IN[5]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --Y1_counter_cella1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1 at LC_X27_Y16_N6
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella1">Y1_counter_cella1</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella1">Y1_counter_cella1</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>, <A HREF="#Y1L2">Y1L2</A>, <A HREF="#Y1L3">Y1L3</A>);

<P> --Y1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1~COUT at LC_X27_Y16_N6
<P> --operation mode is arithmetic

<P><A NAME="Y1L5">Y1L5</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella1">Y1_counter_cella1</A>, <A HREF="#Y1L2">Y1L2</A>);

<P> --Y1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1~COUTCOUT1_2 at LC_X27_Y16_N6
<P> --operation mode is arithmetic

<P><A NAME="Y1L6">Y1L6</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella1">Y1_counter_cella1</A>, <A HREF="#Y1L3">Y1L3</A>);


<P> --L4_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at LC_X27_Y17_N8
<P> --operation mode is normal

<P><A NAME="L4_dffs[9]">L4_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#L4_dffs[10]">L4_dffs[10]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_SHIFTOUT[19] is PCM3006:inst6|SHIFTOUT[19] at LC_X35_Y15_N7
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[19]_lut_out">C1_SHIFTOUT[19]_lut_out</A> = <A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[18]">C1_SHIFTOUT[18]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_R_IN[3]">C1_R_IN[3]</A>) # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[18]">C1_SHIFTOUT[18]</A>);
<P><A NAME="C1_SHIFTOUT[19]">C1_SHIFTOUT[19]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[19]_lut_out">C1_SHIFTOUT[19]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[4] is PCM3006:inst6|R_IN[4] at LC_X35_Y16_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[4]_lut_out">C1_R_IN[4]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[4]">C1_R_IN[4]</A> = DFFEAS(<A HREF="#C1_R_IN[4]_lut_out">C1_R_IN[4]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[4]">C1_LEFT_OUT[4]</A>, , , VCC);


<P> --Y1_counter_cella0 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0 at LC_X27_Y16_N5
<P> --operation mode is arithmetic

<P><A NAME="Y1_counter_cella0">Y1_counter_cella0</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#Y1_counter_cella0">Y1_counter_cella0</A>, !<A HREF="#H1L3">H1L3</A>, <A HREF="#H1L4">H1L4</A>);

<P> --Y1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0~COUT at LC_X27_Y16_N5
<P> --operation mode is arithmetic

<P><A NAME="Y1L2">Y1L2</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella0">Y1_counter_cella0</A>);

<P> --Y1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0~COUTCOUT1_3 at LC_X27_Y16_N5
<P> --operation mode is arithmetic

<P><A NAME="Y1L3">Y1L3</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_cella0">Y1_counter_cella0</A>);


<P> --L4_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at LC_X27_Y17_N0
<P> --operation mode is normal

<P><A NAME="L4_dffs[10]">L4_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#L4_dffs[11]">L4_dffs[11]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_SHIFTOUT[18] is PCM3006:inst6|SHIFTOUT[18] at LC_X35_Y15_N8
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[18]_lut_out">C1_SHIFTOUT[18]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[17]">C1_SHIFTOUT[17]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_R_IN[2]">C1_R_IN[2]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[17]">C1_SHIFTOUT[17]</A>);
<P><A NAME="C1_SHIFTOUT[18]">C1_SHIFTOUT[18]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[18]_lut_out">C1_SHIFTOUT[18]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[3] is PCM3006:inst6|R_IN[3] at LC_X35_Y16_N1
<P> --operation mode is normal

<P><A NAME="C1_R_IN[3]_lut_out">C1_R_IN[3]_lut_out</A> = <A HREF="#C1_LEFT_OUT[3]">C1_LEFT_OUT[3]</A>;
<P><A NAME="C1_R_IN[3]">C1_R_IN[3]</A> = DFFEAS(<A HREF="#C1_R_IN[3]_lut_out">C1_R_IN[3]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --L4_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at LC_X27_Y17_N6
<P> --operation mode is normal

<P><A NAME="L4_dffs[11]">L4_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#L4_dffs[12]">L4_dffs[12]</A>, <A HREF="#B1L157">B1L157</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_SHIFTOUT[17] is PCM3006:inst6|SHIFTOUT[17] at LC_X35_Y15_N4
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[17]_lut_out">C1_SHIFTOUT[17]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[16]">C1_SHIFTOUT[16]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_R_IN[1]">C1_R_IN[1]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[16]">C1_SHIFTOUT[16]</A>));
<P><A NAME="C1_SHIFTOUT[17]">C1_SHIFTOUT[17]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[17]_lut_out">C1_SHIFTOUT[17]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[2] is PCM3006:inst6|R_IN[2] at LC_X35_Y13_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[2]_lut_out">C1_R_IN[2]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[2]">C1_R_IN[2]</A> = DFFEAS(<A HREF="#C1_R_IN[2]_lut_out">C1_R_IN[2]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[2]">C1_LEFT_OUT[2]</A>, , , VCC);


<P> --L4_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at LC_X27_Y17_N7
<P> --operation mode is normal

<P><A NAME="L4_dffs[12]">L4_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#CB1_dffs[0]">CB1_dffs[0]</A>, <A HREF="#L4_dffs[13]">L4_dffs[13]</A>, <A HREF="#B1L157">B1L157</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_SHIFTOUT[16] is PCM3006:inst6|SHIFTOUT[16] at LC_X35_Y15_N0
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[16]_lut_out">C1_SHIFTOUT[16]_lut_out</A> = <A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[15]">C1_SHIFTOUT[15]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_R_IN[0]">C1_R_IN[0]</A>)) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[15]">C1_SHIFTOUT[15]</A>;
<P><A NAME="C1_SHIFTOUT[16]">C1_SHIFTOUT[16]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[16]_lut_out">C1_SHIFTOUT[16]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[1] is PCM3006:inst6|R_IN[1] at LC_X35_Y17_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[1]_lut_out">C1_R_IN[1]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[1]">C1_R_IN[1]</A> = DFFEAS(<A HREF="#C1_R_IN[1]_lut_out">C1_R_IN[1]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[1]">C1_LEFT_OUT[1]</A>, , , VCC);


<P> --L4_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at LC_X27_Y17_N9
<P> --operation mode is normal

<P><A NAME="L4_dffs[13]">L4_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#L4_dffs[14]">L4_dffs[14]</A>, <A HREF="#CB1_dffs[1]">CB1_dffs[1]</A>, <A HREF="#B1L157">B1L157</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0] at LC_X27_Y17_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="CB1_dffs[0]">CB1_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[15] is PCM3006:inst6|SHIFTOUT[15] at LC_X35_Y15_N6
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[15]_lut_out">C1_SHIFTOUT[15]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[14]">C1_SHIFTOUT[14]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_L_IN[15]">C1_L_IN[15]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[14]">C1_SHIFTOUT[14]</A>);
<P><A NAME="C1_SHIFTOUT[15]">C1_SHIFTOUT[15]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[15]_lut_out">C1_SHIFTOUT[15]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_R_IN[0] is PCM3006:inst6|R_IN[0] at LC_X35_Y17_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_R_IN[0]_lut_out">C1_R_IN[0]_lut_out</A> = GND;
<P><A NAME="C1_R_IN[0]">C1_R_IN[0]</A> = DFFEAS(<A HREF="#C1_R_IN[0]_lut_out">C1_R_IN[0]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_LEFT_OUT[0]">C1_LEFT_OUT[0]</A>, , , VCC);


<P> --L4_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at LC_X27_Y17_N4
<P> --operation mode is normal

<P><A NAME="L4_dffs[14]">L4_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#CB1_dffs[2]">CB1_dffs[2]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#L4_dffs[15]">L4_dffs[15]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1] at LC_X28_Y17_N5
<P> --operation mode is normal

<P><A NAME="CB1_dffs[1]">CB1_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[14] is PCM3006:inst6|SHIFTOUT[14] at LC_X35_Y15_N2
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[14]_lut_out">C1_SHIFTOUT[14]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[13]">C1_SHIFTOUT[13]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_L_IN[14]">C1_L_IN[14]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[13]">C1_SHIFTOUT[13]</A>));
<P><A NAME="C1_SHIFTOUT[14]">C1_SHIFTOUT[14]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[14]_lut_out">C1_SHIFTOUT[14]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[15] is PCM3006:inst6|L_IN[15] at LC_X38_Y14_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[15]_lut_out">C1_L_IN[15]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[15]">C1_L_IN[15]</A> = DFFEAS(<A HREF="#C1_L_IN[15]_lut_out">C1_L_IN[15]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[15]">C1_RIGHT_OUT[15]</A>, , , VCC);


<P> --L4_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] at LC_X27_Y17_N2
<P> --operation mode is normal

<P><A NAME="L4_dffs[15]">L4_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#CB1_dffs[3]">CB1_dffs[3]</A>, <A HREF="#L4_dffs[16]">L4_dffs[16]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2] at LC_X28_Y17_N6
<P> --operation mode is normal

<P><A NAME="CB1_dffs[2]">CB1_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[13] is PCM3006:inst6|SHIFTOUT[13] at LC_X35_Y15_N3
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[13]_lut_out">C1_SHIFTOUT[13]_lut_out</A> = <A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[12]">C1_SHIFTOUT[12]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_L_IN[13]">C1_L_IN[13]</A>)) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[12]">C1_SHIFTOUT[12]</A>;
<P><A NAME="C1_SHIFTOUT[13]">C1_SHIFTOUT[13]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[13]_lut_out">C1_SHIFTOUT[13]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[14] is PCM3006:inst6|L_IN[14] at LC_X36_Y15_N9
<P> --operation mode is normal

<P><A NAME="C1_L_IN[14]_lut_out">C1_L_IN[14]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[14]">C1_RIGHT_OUT[14]</A>;
<P><A NAME="C1_L_IN[14]">C1_L_IN[14]</A> = DFFEAS(<A HREF="#C1_L_IN[14]_lut_out">C1_L_IN[14]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --L4_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] at LC_X27_Y17_N1
<P> --operation mode is normal

<P><A NAME="L4_dffs[16]">L4_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#CB1_dffs[4]">CB1_dffs[4]</A>, <A HREF="#L4_dffs[17]">L4_dffs[17]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3] at LC_X28_Y17_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="CB1_dffs[3]">CB1_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[12] is PCM3006:inst6|SHIFTOUT[12] at LC_X35_Y15_N9
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[12]_lut_out">C1_SHIFTOUT[12]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[11]">C1_SHIFTOUT[11]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_L_IN[12]">C1_L_IN[12]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[11]">C1_SHIFTOUT[11]</A>);
<P><A NAME="C1_SHIFTOUT[12]">C1_SHIFTOUT[12]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[12]_lut_out">C1_SHIFTOUT[12]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[13] is PCM3006:inst6|L_IN[13] at LC_X36_Y15_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[13]_lut_out">C1_L_IN[13]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[13]">C1_L_IN[13]</A> = DFFEAS(<A HREF="#C1_L_IN[13]_lut_out">C1_L_IN[13]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[13]">C1_RIGHT_OUT[13]</A>, , , VCC);


<P> --L4_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] at LC_X27_Y17_N3
<P> --operation mode is normal

<P><A NAME="L4_dffs[17]">L4_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#CB1_dffs[5]">CB1_dffs[5]</A>, <A HREF="#L4_dffs[18]">L4_dffs[18]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4] at LC_X28_Y17_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="CB1_dffs[4]">CB1_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[11] is PCM3006:inst6|SHIFTOUT[11] at LC_X37_Y15_N4
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[11]_lut_out">C1_SHIFTOUT[11]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[10]">C1_SHIFTOUT[10]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_L_IN[11]">C1_L_IN[11]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[10]">C1_SHIFTOUT[10]</A>));
<P><A NAME="C1_SHIFTOUT[11]">C1_SHIFTOUT[11]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[11]_lut_out">C1_SHIFTOUT[11]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[12] is PCM3006:inst6|L_IN[12] at LC_X35_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[12]_lut_out">C1_L_IN[12]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[12]">C1_L_IN[12]</A> = DFFEAS(<A HREF="#C1_L_IN[12]_lut_out">C1_L_IN[12]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[12]">C1_RIGHT_OUT[12]</A>, , , VCC);


<P> --L4_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] at LC_X28_Y17_N9
<P> --operation mode is normal

<P><A NAME="L4_dffs[18]">L4_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#L4_dffs[19]">L4_dffs[19]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#CB1_dffs[6]">CB1_dffs[6]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5] at LC_X28_Y17_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="CB1_dffs[5]">CB1_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[10] is PCM3006:inst6|SHIFTOUT[10] at LC_X37_Y15_N1
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[10]_lut_out">C1_SHIFTOUT[10]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[9]">C1_SHIFTOUT[9]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_L_IN[10]">C1_L_IN[10]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[9]">C1_SHIFTOUT[9]</A>));
<P><A NAME="C1_SHIFTOUT[10]">C1_SHIFTOUT[10]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[10]_lut_out">C1_SHIFTOUT[10]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[11] is PCM3006:inst6|L_IN[11] at LC_X38_Y14_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[11]_lut_out">C1_L_IN[11]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[11]">C1_L_IN[11]</A> = DFFEAS(<A HREF="#C1_L_IN[11]_lut_out">C1_L_IN[11]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[11]">C1_RIGHT_OUT[11]</A>, , , VCC);


<P> --L4_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] at LC_X28_Y17_N8
<P> --operation mode is normal

<P><A NAME="L4_dffs[19]">L4_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#L4_dffs[20]">L4_dffs[20]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#CB1_dffs[7]">CB1_dffs[7]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6] at LC_X28_Y17_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="CB1_dffs[6]">CB1_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[9] is PCM3006:inst6|SHIFTOUT[9] at LC_X37_Y15_N6
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[9]_lut_out">C1_SHIFTOUT[9]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[8]">C1_SHIFTOUT[8]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_L_IN[9]">C1_L_IN[9]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[8]">C1_SHIFTOUT[8]</A>));
<P><A NAME="C1_SHIFTOUT[9]">C1_SHIFTOUT[9]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[9]_lut_out">C1_SHIFTOUT[9]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[10] is PCM3006:inst6|L_IN[10] at LC_X38_Y13_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[10]_lut_out">C1_L_IN[10]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[10]">C1_L_IN[10]</A> = DFFEAS(<A HREF="#C1_L_IN[10]_lut_out">C1_L_IN[10]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[10]">C1_RIGHT_OUT[10]</A>, , , VCC);


<P> --L4_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20] at LC_X28_Y17_N4
<P> --operation mode is normal

<P><A NAME="L4_dffs[20]">L4_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#CB1_dffs[8]">CB1_dffs[8]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#L4_dffs[21]">L4_dffs[21]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7] at LC_X28_Y17_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="CB1_dffs[7]">CB1_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[8] is PCM3006:inst6|SHIFTOUT[8] at LC_X37_Y15_N5
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[8]_lut_out">C1_SHIFTOUT[8]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[7]">C1_SHIFTOUT[7]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_L_IN[8]">C1_L_IN[8]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[7]">C1_SHIFTOUT[7]</A>);
<P><A NAME="C1_SHIFTOUT[8]">C1_SHIFTOUT[8]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[8]_lut_out">C1_SHIFTOUT[8]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[9] is PCM3006:inst6|L_IN[9] at LC_X38_Y13_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[9]_lut_out">C1_L_IN[9]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[9]">C1_L_IN[9]</A> = DFFEAS(<A HREF="#C1_L_IN[9]_lut_out">C1_L_IN[9]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[9]">C1_RIGHT_OUT[9]</A>, , , VCC);


<P> --L4_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21] at LC_X29_Y17_N4
<P> --operation mode is normal

<P><A NAME="L4_dffs[21]">L4_dffs[21]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#L4_dffs[22]">L4_dffs[22]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#CB1_dffs[9]">CB1_dffs[9]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8] at LC_X29_Y17_N9
<P> --operation mode is normal

<P><A NAME="CB1_dffs[8]">CB1_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[7] is PCM3006:inst6|SHIFTOUT[7] at LC_X37_Y15_N7
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[7]_lut_out">C1_SHIFTOUT[7]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[6]">C1_SHIFTOUT[6]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_L_IN[7]">C1_L_IN[7]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[6]">C1_SHIFTOUT[6]</A>);
<P><A NAME="C1_SHIFTOUT[7]">C1_SHIFTOUT[7]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[7]_lut_out">C1_SHIFTOUT[7]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[8] is PCM3006:inst6|L_IN[8] at LC_X37_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[8]_lut_out">C1_L_IN[8]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[8]">C1_L_IN[8]</A> = DFFEAS(<A HREF="#C1_L_IN[8]_lut_out">C1_L_IN[8]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[8]">C1_RIGHT_OUT[8]</A>, , , VCC);


<P> --L4_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22] at LC_X29_Y17_N0
<P> --operation mode is normal

<P><A NAME="L4_dffs[22]">L4_dffs[22]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#CB1_dffs[10]">CB1_dffs[10]</A>, <A HREF="#L3_dffs[0]">L3_dffs[0]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9] at LC_X29_Y17_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="CB1_dffs[9]">CB1_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[6] is PCM3006:inst6|SHIFTOUT[6] at LC_X37_Y15_N2
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[6]_lut_out">C1_SHIFTOUT[6]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[5]">C1_SHIFTOUT[5]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_L_IN[6]">C1_L_IN[6]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[5]">C1_SHIFTOUT[5]</A>));
<P><A NAME="C1_SHIFTOUT[6]">C1_SHIFTOUT[6]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[6]_lut_out">C1_SHIFTOUT[6]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[7] is PCM3006:inst6|L_IN[7] at LC_X36_Y15_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[7]_lut_out">C1_L_IN[7]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[7]">C1_L_IN[7]</A> = DFFEAS(<A HREF="#C1_L_IN[7]_lut_out">C1_L_IN[7]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[7]">C1_RIGHT_OUT[7]</A>, , , VCC);


<P> --L3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at LC_X29_Y17_N5
<P> --operation mode is normal

<P><A NAME="L3_dffs[0]">L3_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[1]">L3_dffs[1]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[0]">P1_q_b[0]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --CB1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[10] at LC_X29_Y17_N2
<P> --operation mode is normal

<P><A NAME="CB1_dffs[10]">CB1_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#J1L3">J1L3</A>);


<P> --C1_SHIFTOUT[5] is PCM3006:inst6|SHIFTOUT[5] at LC_X37_Y15_N0
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[5]_lut_out">C1_SHIFTOUT[5]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[4]">C1_SHIFTOUT[4]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_L_IN[5]">C1_L_IN[5]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[4]">C1_SHIFTOUT[4]</A>);
<P><A NAME="C1_SHIFTOUT[5]">C1_SHIFTOUT[5]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[5]_lut_out">C1_SHIFTOUT[5]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[6] is PCM3006:inst6|L_IN[6] at LC_X37_Y14_N8
<P> --operation mode is normal

<P><A NAME="C1_L_IN[6]_lut_out">C1_L_IN[6]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[6]">C1_RIGHT_OUT[6]</A>;
<P><A NAME="C1_L_IN[6]">C1_L_IN[6]</A> = DFFEAS(<A HREF="#C1_L_IN[6]_lut_out">C1_L_IN[6]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --P1_q_b[0] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[0] at M4K_X33_Y17
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[0]">P1_q_b[0]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][0]">B1_acq_data_in_pipe_reg[2][0]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][1]">B1_acq_data_in_pipe_reg[2][1]</A>);

<P> --P1_q_b[1] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[1] at M4K_X33_Y17
<P><A NAME="P1_q_b[1]">P1_q_b[1]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][0]">B1_acq_data_in_pipe_reg[2][0]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][1]">B1_acq_data_in_pipe_reg[2][1]</A>);


<P> --L3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at LC_X29_Y17_N8
<P> --operation mode is normal

<P><A NAME="L3_dffs[1]">L3_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L3_dffs[2]">L3_dffs[2]</A>, <A HREF="#P1_q_b[1]">P1_q_b[1]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --E1_offload_shift_ena is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena at LC_X28_Y16_N7
<P> --operation mode is normal

<P><A NAME="E1_offload_shift_ena">E1_offload_shift_ena</A> = AMPP_FUNCTION(<A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1L157">B1L157</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>);


<P> --M1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[0] at LC_X21_Y16_N0
<P> --operation mode is arithmetic

<P><A NAME="M1_safe_q[0]">M1_safe_q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_safe_q[0]">M1_safe_q[0]</A>, <A HREF="#A1L21">A1L21</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#M1_modulus_trigger">M1_modulus_trigger</A>);

<P> --M1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella0~COUT at LC_X21_Y16_N0
<P> --operation mode is arithmetic

<P><A NAME="M1L2">M1L2</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[0]">M1_safe_q[0]</A>);

<P> --M1L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella0~COUTCOUT1_3 at LC_X21_Y16_N0
<P> --operation mode is arithmetic

<P><A NAME="M1L3">M1L3</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[0]">M1_safe_q[0]</A>);


<P> --M1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[6] at LC_X21_Y16_N6
<P> --operation mode is arithmetic

<P><A NAME="M1_safe_q[6]">M1_safe_q[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_safe_q[6]">M1_safe_q[6]</A>, <A HREF="#A1L21">A1L21</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#M1_modulus_trigger">M1_modulus_trigger</A>, <A HREF="#M1L14">M1L14</A>, <A HREF="#M1L18">M1L18</A>, <A HREF="#M1L19">M1L19</A>);

<P> --M1L21 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella6~COUT at LC_X21_Y16_N6
<P> --operation mode is arithmetic

<P><A NAME="M1L21">M1L21</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[6]">M1_safe_q[6]</A>, <A HREF="#M1L18">M1L18</A>);

<P> --M1L22 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella6~COUTCOUT1_2 at LC_X21_Y16_N6
<P> --operation mode is arithmetic

<P><A NAME="M1L22">M1L22</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[6]">M1_safe_q[6]</A>, <A HREF="#M1L19">M1L19</A>);


<P> --M1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[1] at LC_X21_Y16_N1
<P> --operation mode is arithmetic

<P><A NAME="M1_safe_q[1]">M1_safe_q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_safe_q[1]">M1_safe_q[1]</A>, <A HREF="#A1L21">A1L21</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#M1_modulus_trigger">M1_modulus_trigger</A>, <A HREF="#M1L2">M1L2</A>, <A HREF="#M1L3">M1L3</A>);

<P> --M1L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella1~COUT at LC_X21_Y16_N1
<P> --operation mode is arithmetic

<P><A NAME="M1L5">M1L5</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[1]">M1_safe_q[1]</A>, <A HREF="#M1L2">M1L2</A>);

<P> --M1L6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella1~COUTCOUT1_2 at LC_X21_Y16_N1
<P> --operation mode is arithmetic

<P><A NAME="M1L6">M1L6</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[1]">M1_safe_q[1]</A>, <A HREF="#M1L3">M1L3</A>);


<P> --M1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[2] at LC_X21_Y16_N2
<P> --operation mode is arithmetic

<P><A NAME="M1_safe_q[2]">M1_safe_q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_safe_q[2]">M1_safe_q[2]</A>, <A HREF="#A1L21">A1L21</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#M1_modulus_trigger">M1_modulus_trigger</A>, <A HREF="#M1L5">M1L5</A>, <A HREF="#M1L6">M1L6</A>);

<P> --M1L8 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella2~COUT at LC_X21_Y16_N2
<P> --operation mode is arithmetic

<P><A NAME="M1L8">M1L8</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[2]">M1_safe_q[2]</A>, <A HREF="#M1L5">M1L5</A>);

<P> --M1L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella2~COUTCOUT1_2 at LC_X21_Y16_N2
<P> --operation mode is arithmetic

<P><A NAME="M1L9">M1L9</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[2]">M1_safe_q[2]</A>, <A HREF="#M1L6">M1L6</A>);


<P> --M1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[3] at LC_X21_Y16_N3
<P> --operation mode is arithmetic

<P><A NAME="M1_safe_q[3]">M1_safe_q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_safe_q[3]">M1_safe_q[3]</A>, <A HREF="#A1L21">A1L21</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#M1_modulus_trigger">M1_modulus_trigger</A>, <A HREF="#M1L8">M1L8</A>, <A HREF="#M1L9">M1L9</A>);

<P> --M1L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella3~COUT at LC_X21_Y16_N3
<P> --operation mode is arithmetic

<P><A NAME="M1L11">M1L11</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[3]">M1_safe_q[3]</A>, <A HREF="#M1L8">M1L8</A>);

<P> --M1L12 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella3~COUTCOUT1 at LC_X21_Y16_N3
<P> --operation mode is arithmetic

<P><A NAME="M1L12">M1L12</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[3]">M1_safe_q[3]</A>, <A HREF="#M1L9">M1L9</A>);


<P> --M1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[4] at LC_X21_Y16_N4
<P> --operation mode is arithmetic

<P><A NAME="M1_safe_q[4]">M1_safe_q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_safe_q[4]">M1_safe_q[4]</A>, <A HREF="#A1L21">A1L21</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#M1_modulus_trigger">M1_modulus_trigger</A>, <A HREF="#M1L11">M1L11</A>, <A HREF="#M1L12">M1L12</A>);

<P> --M1L14 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella4~COUT at LC_X21_Y16_N4
<P> --operation mode is arithmetic

<P><A NAME="M1L14">M1L14</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[4]">M1_safe_q[4]</A>, <A HREF="#M1L11">M1L11</A>, <A HREF="#M1L12">M1L12</A>);


<P> --E1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~51 at LC_X21_Y15_N9
<P> --operation mode is normal

<P><A NAME="E1L2">E1L2</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[2]">M1_safe_q[2]</A>, <A HREF="#M1_safe_q[1]">M1_safe_q[1]</A>, <A HREF="#M1_safe_q[3]">M1_safe_q[3]</A>, <A HREF="#M1_safe_q[4]">M1_safe_q[4]</A>);


<P> --M1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[5] at LC_X21_Y16_N5
<P> --operation mode is arithmetic

<P><A NAME="M1_safe_q[5]">M1_safe_q[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#M1_safe_q[5]">M1_safe_q[5]</A>, <A HREF="#A1L21">A1L21</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#M1_modulus_trigger">M1_modulus_trigger</A>, <A HREF="#M1L14">M1L14</A>);

<P> --M1L18 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella5~COUT at LC_X21_Y16_N5
<P> --operation mode is arithmetic

<P><A NAME="M1L18">M1L18</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[5]">M1_safe_q[5]</A>);

<P> --M1L19 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella5~COUTCOUT1_2 at LC_X21_Y16_N5
<P> --operation mode is arithmetic

<P><A NAME="M1L19">M1L19</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[5]">M1_safe_q[5]</A>);


<P> --E1L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~30 at LC_X21_Y15_N6
<P> --operation mode is normal

<P><A NAME="E1L4">E1L4</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[6]">M1_safe_q[6]</A>, <A HREF="#M1_safe_q[0]">M1_safe_q[0]</A>, <A HREF="#E1L2">E1L2</A>, <A HREF="#M1_safe_q[5]">M1_safe_q[5]</A>);


<P> --C1_SHIFTOUT[4] is PCM3006:inst6|SHIFTOUT[4] at LC_X37_Y15_N9
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[4]_lut_out">C1_SHIFTOUT[4]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[3]">C1_SHIFTOUT[3]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_L_IN[4]">C1_L_IN[4]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[3]">C1_SHIFTOUT[3]</A>));
<P><A NAME="C1_SHIFTOUT[4]">C1_SHIFTOUT[4]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[4]_lut_out">C1_SHIFTOUT[4]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[5] is PCM3006:inst6|L_IN[5] at LC_X37_Y14_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[5]_lut_out">C1_L_IN[5]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[5]">C1_L_IN[5]</A> = DFFEAS(<A HREF="#C1_L_IN[5]_lut_out">C1_L_IN[5]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[5]">C1_RIGHT_OUT[5]</A>, , , VCC);


<P> --H1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43 at LC_X30_Y16_N9
<P> --operation mode is normal

<P><A NAME="H1L1">H1L1</A> = AMPP_FUNCTION(<A HREF="#L1_dffs[5]">L1_dffs[5]</A>, <A HREF="#U1_buffer_write_enable">U1_buffer_write_enable</A>, <A HREF="#V1L5">V1L5</A>);


<P> --B1_acq_data_in_pipe_reg[2][0] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0] at LC_X35_Y17_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][0]">B1_acq_data_in_pipe_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X72_holdff">X72_holdff</A>, VCC, GND);


<P> --N1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0] at LC_X22_Y15_N5
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[0]">N1_safe_q[0]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>);

<P> --N1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella0~COUT at LC_X22_Y15_N5
<P> --operation mode is arithmetic

<P><A NAME="N1L2">N1L2</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>);

<P> --N1L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella0~COUTCOUT1_1 at LC_X22_Y15_N5
<P> --operation mode is arithmetic

<P><A NAME="N1L3">N1L3</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>);


<P> --N1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1] at LC_X22_Y15_N6
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[1]">N1_safe_q[1]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L2">N1L2</A>, <A HREF="#N1L3">N1L3</A>);

<P> --N1L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella1~COUT at LC_X22_Y15_N6
<P> --operation mode is arithmetic

<P><A NAME="N1L5">N1L5</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1L2">N1L2</A>);

<P> --N1L6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella1~COUTCOUT1_1 at LC_X22_Y15_N6
<P> --operation mode is arithmetic

<P><A NAME="N1L6">N1L6</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1L3">N1L3</A>);


<P> --N1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2] at LC_X22_Y15_N7
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[2]">N1_safe_q[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L5">N1L5</A>, <A HREF="#N1L6">N1L6</A>);

<P> --N1L8 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella2~COUT at LC_X22_Y15_N7
<P> --operation mode is arithmetic

<P><A NAME="N1L8">N1L8</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1L5">N1L5</A>);

<P> --N1L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella2~COUTCOUT1_1 at LC_X22_Y15_N7
<P> --operation mode is arithmetic

<P><A NAME="N1L9">N1L9</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1L6">N1L6</A>);


<P> --N1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3] at LC_X22_Y15_N8
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[3]">N1_safe_q[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L8">N1L8</A>, <A HREF="#N1L9">N1L9</A>);

<P> --N1L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella3~COUT at LC_X22_Y15_N8
<P> --operation mode is arithmetic

<P><A NAME="N1L11">N1L11</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1L8">N1L8</A>);

<P> --N1L12 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella3~COUTCOUT1_1 at LC_X22_Y15_N8
<P> --operation mode is arithmetic

<P><A NAME="N1L12">N1L12</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1L9">N1L9</A>);


<P> --N1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[4] at LC_X22_Y15_N9
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[4]">N1_safe_q[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L11">N1L11</A>, <A HREF="#N1L12">N1L12</A>);

<P> --N1L14 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella4~COUT at LC_X22_Y15_N9
<P> --operation mode is arithmetic

<P><A NAME="N1L14">N1L14</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1L11">N1L11</A>, <A HREF="#N1L12">N1L12</A>);


<P> --N1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5] at LC_X22_Y14_N0
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[5]">N1_safe_q[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L14">N1L14</A>);

<P> --N1L16 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella5~COUT at LC_X22_Y14_N0
<P> --operation mode is arithmetic

<P><A NAME="N1L16">N1L16</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>);

<P> --N1L17 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella5~COUTCOUT1_1 at LC_X22_Y14_N0
<P> --operation mode is arithmetic

<P><A NAME="N1L17">N1L17</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>);


<P> --N1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6] at LC_X22_Y14_N1
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[6]">N1_safe_q[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L14">N1L14</A>, <A HREF="#N1L16">N1L16</A>, <A HREF="#N1L17">N1L17</A>);

<P> --N1L19 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella6~COUT at LC_X22_Y14_N1
<P> --operation mode is arithmetic

<P><A NAME="N1L19">N1L19</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1L16">N1L16</A>);

<P> --N1L20 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella6~COUTCOUT1_1 at LC_X22_Y14_N1
<P> --operation mode is arithmetic

<P><A NAME="N1L20">N1L20</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1L17">N1L17</A>);


<P> --N1_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7] at LC_X22_Y14_N2
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[7]">N1_safe_q[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L14">N1L14</A>, <A HREF="#N1L19">N1L19</A>, <A HREF="#N1L20">N1L20</A>);

<P> --N1L22 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella7~COUT at LC_X22_Y14_N2
<P> --operation mode is arithmetic

<P><A NAME="N1L22">N1L22</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1L19">N1L19</A>);

<P> --N1L23 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella7~COUTCOUT1_1 at LC_X22_Y14_N2
<P> --operation mode is arithmetic

<P><A NAME="N1L23">N1L23</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1L20">N1L20</A>);


<P> --N1_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8] at LC_X22_Y14_N3
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[8]">N1_safe_q[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L14">N1L14</A>, <A HREF="#N1L22">N1L22</A>, <A HREF="#N1L23">N1L23</A>);

<P> --N1L25 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella8~COUT at LC_X22_Y14_N3
<P> --operation mode is arithmetic

<P><A NAME="N1L25">N1L25</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1L22">N1L22</A>);

<P> --N1L26 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella8~COUTCOUT1_1 at LC_X22_Y14_N3
<P> --operation mode is arithmetic

<P><A NAME="N1L26">N1L26</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1L23">N1L23</A>);


<P> --N1_safe_q[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[9] at LC_X22_Y14_N4
<P> --operation mode is arithmetic

<P><A NAME="N1_safe_q[9]">N1_safe_q[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L14">N1L14</A>, <A HREF="#N1L25">N1L25</A>, <A HREF="#N1L26">N1L26</A>);

<P> --N1L28 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella9~COUT at LC_X22_Y14_N4
<P> --operation mode is arithmetic

<P><A NAME="N1L28">N1L28</A> = AMPP_FUNCTION(<A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1L14">N1L14</A>, <A HREF="#N1L25">N1L25</A>, <A HREF="#N1L26">N1L26</A>);


<P> --N1_safe_q[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[10] at LC_X22_Y14_N5
<P> --operation mode is normal

<P><A NAME="N1_safe_q[10]">N1_safe_q[10]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, !<A HREF="#E1_acq_buf_read_reset">E1_acq_buf_read_reset</A>, <A HREF="#E1L3">E1L3</A>, <A HREF="#N1L28">N1L28</A>);


<P> --L3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at LC_X29_Y17_N7
<P> --operation mode is normal

<P><A NAME="L3_dffs[2]">L3_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[2]">P1_q_b[2]</A>, <A HREF="#L3_dffs[3]">L3_dffs[3]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --M1_modulus_trigger is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|modulus_trigger at LC_X21_Y16_N7
<P> --operation mode is normal

<P><A NAME="M1_modulus_trigger">M1_modulus_trigger</A> = AMPP_FUNCTION(<A HREF="#E1L4">E1L4</A>, <A HREF="#M1L14">M1L14</A>, <A HREF="#M1L21">M1L21</A>, <A HREF="#M1L22">M1L22</A>);


<P> --C1_SHIFTOUT[3] is PCM3006:inst6|SHIFTOUT[3] at LC_X37_Y15_N8
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[3]_lut_out">C1_SHIFTOUT[3]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[2]">C1_SHIFTOUT[2]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_L_IN[3]">C1_L_IN[3]</A> # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[2]">C1_SHIFTOUT[2]</A>));
<P><A NAME="C1_SHIFTOUT[3]">C1_SHIFTOUT[3]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[3]_lut_out">C1_SHIFTOUT[3]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[4] is PCM3006:inst6|L_IN[4] at LC_X37_Y14_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[4]_lut_out">C1_L_IN[4]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[4]">C1_L_IN[4]</A> = DFFEAS(<A HREF="#C1_L_IN[4]_lut_out">C1_L_IN[4]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[4]">C1_RIGHT_OUT[4]</A>, , , VCC);


<P> --E1_acq_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset at LC_X29_Y13_N6
<P> --operation mode is normal

<P><A NAME="E1_acq_buf_read_reset">E1_acq_buf_read_reset</A> = AMPP_FUNCTION(<A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#EB4_Q[1]">EB4_Q[1]</A>, <A HREF="#B1_reset_all">B1_reset_all</A>, <A HREF="#B1L149">B1L149</A>);


<P> --E1L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~52 at LC_X21_Y15_N1
<P> --operation mode is normal

<P><A NAME="E1L3">E1L3</A> = AMPP_FUNCTION(<A HREF="#M1_safe_q[6]">M1_safe_q[6]</A>, <A HREF="#M1_safe_q[0]">M1_safe_q[0]</A>, <A HREF="#E1L2">E1L2</A>, <A HREF="#M1_safe_q[5]">M1_safe_q[5]</A>);


<P> --B1_acq_data_in_pipe_reg[2][1] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1] at LC_X37_Y18_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][1]">B1_acq_data_in_pipe_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X71_holdff">X71_holdff</A>, VCC, GND);


<P> --P1_q_b[2] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[2] at M4K_X33_Y16
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[2]">P1_q_b[2]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][2]">B1_acq_data_in_pipe_reg[2][2]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][40]">B1_acq_data_in_pipe_reg[2][40]</A>);

<P> --P1_q_b[40] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[40] at M4K_X33_Y16
<P><A NAME="P1_q_b[40]">P1_q_b[40]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][2]">B1_acq_data_in_pipe_reg[2][2]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][40]">B1_acq_data_in_pipe_reg[2][40]</A>);


<P> --L3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at LC_X29_Y17_N1
<P> --operation mode is normal

<P><A NAME="L3_dffs[3]">L3_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[3]">P1_q_b[3]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[4]">L3_dffs[4]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_SHIFTOUT[2] is PCM3006:inst6|SHIFTOUT[2] at LC_X37_Y15_N3
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[2]_lut_out">C1_SHIFTOUT[2]_lut_out</A> = <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_SHIFTOUT[1]">C1_SHIFTOUT[1]</A> # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_L_IN[2]">C1_L_IN[2]</A>) # !<A HREF="#C1L1">C1L1</A> & <A HREF="#C1_SHIFTOUT[1]">C1_SHIFTOUT[1]</A>);
<P><A NAME="C1_SHIFTOUT[2]">C1_SHIFTOUT[2]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[2]_lut_out">C1_SHIFTOUT[2]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[3] is PCM3006:inst6|L_IN[3] at LC_X36_Y15_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="C1_L_IN[3]_lut_out">C1_L_IN[3]_lut_out</A> = GND;
<P><A NAME="C1_L_IN[3]">C1_L_IN[3]</A> = DFFEAS(<A HREF="#C1_L_IN[3]_lut_out">C1_L_IN[3]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, <A HREF="#C1_RIGHT_OUT[3]">C1_RIGHT_OUT[3]</A>, , , VCC);


<P> --B1_acq_data_in_pipe_reg[2][2] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2] at LC_X36_Y18_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][2]">B1_acq_data_in_pipe_reg[2][2]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X70_holdff">X70_holdff</A>, VCC, GND);


<P> --P1_q_b[3] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[3] at M4K_X33_Y14
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[3]">P1_q_b[3]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][3]">B1_acq_data_in_pipe_reg[2][3]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][4]">B1_acq_data_in_pipe_reg[2][4]</A>);

<P> --P1_q_b[4] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[4] at M4K_X33_Y14
<P><A NAME="P1_q_b[4]">P1_q_b[4]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][3]">B1_acq_data_in_pipe_reg[2][3]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][4]">B1_acq_data_in_pipe_reg[2][4]</A>);


<P> --L3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at LC_X29_Y17_N3
<P> --operation mode is normal

<P><A NAME="L3_dffs[4]">L3_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[4]">P1_q_b[4]</A>, <A HREF="#L3_dffs[5]">L3_dffs[5]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_SHIFTOUT[1] is PCM3006:inst6|SHIFTOUT[1] at LC_X37_Y17_N8
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[1]_lut_out">C1_SHIFTOUT[1]_lut_out</A> = <A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & (<A HREF="#C1_SHIFTOUT[0]">C1_SHIFTOUT[0]</A>) # !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1_L_IN[1]">C1_L_IN[1]</A>) # !<A HREF="#C1L1">C1L1</A> & (<A HREF="#C1_SHIFTOUT[0]">C1_SHIFTOUT[0]</A>);
<P><A NAME="C1_SHIFTOUT[1]">C1_SHIFTOUT[1]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[1]_lut_out">C1_SHIFTOUT[1]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[2] is PCM3006:inst6|L_IN[2] at LC_X36_Y15_N6
<P> --operation mode is normal

<P><A NAME="C1_L_IN[2]_lut_out">C1_L_IN[2]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[2]">C1_RIGHT_OUT[2]</A>;
<P><A NAME="C1_L_IN[2]">C1_L_IN[2]</A> = DFFEAS(<A HREF="#C1_L_IN[2]_lut_out">C1_L_IN[2]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --B1_acq_data_in_pipe_reg[2][3] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3] at LC_X35_Y11_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][3]">B1_acq_data_in_pipe_reg[2][3]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X69_holdff">X69_holdff</A>, VCC, GND);


<P> --L3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at LC_X32_Y15_N7
<P> --operation mode is normal

<P><A NAME="L3_dffs[5]">L3_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[5]">P1_q_b[5]</A>, <A HREF="#L3_dffs[6]">L3_dffs[6]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_SHIFTOUT[0] is PCM3006:inst6|SHIFTOUT[0] at LC_X37_Y17_N3
<P> --operation mode is normal

<P><A NAME="C1_SHIFTOUT[0]_lut_out">C1_SHIFTOUT[0]_lut_out</A> = !<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A> & <A HREF="#C1L1">C1L1</A> & <A HREF="#C1_L_IN[0]">C1_L_IN[0]</A>;
<P><A NAME="C1_SHIFTOUT[0]">C1_SHIFTOUT[0]</A> = DFFEAS(<A HREF="#C1_SHIFTOUT[0]_lut_out">C1_SHIFTOUT[0]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEGEDGE_BCK">C1_NEGEDGE_BCK</A>, , , , );


<P> --C1_L_IN[1] is PCM3006:inst6|L_IN[1] at LC_X37_Y17_N7
<P> --operation mode is normal

<P><A NAME="C1_L_IN[1]_lut_out">C1_L_IN[1]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[1]">C1_RIGHT_OUT[1]</A>;
<P><A NAME="C1_L_IN[1]">C1_L_IN[1]</A> = DFFEAS(<A HREF="#C1_L_IN[1]_lut_out">C1_L_IN[1]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --B1_acq_data_in_pipe_reg[2][4] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4] at LC_X36_Y19_N4
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][4]">B1_acq_data_in_pipe_reg[2][4]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X68_holdff">X68_holdff</A>, VCC);


<P> --P1_q_b[5] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[5] at M4K_X33_Y24
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[5]">P1_q_b[5]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][5]">B1_acq_data_in_pipe_reg[2][5]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][11]">B1_acq_data_in_pipe_reg[2][11]</A>);

<P> --P1_q_b[11] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[11] at M4K_X33_Y24
<P><A NAME="P1_q_b[11]">P1_q_b[11]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][5]">B1_acq_data_in_pipe_reg[2][5]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][11]">B1_acq_data_in_pipe_reg[2][11]</A>);


<P> --L3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at LC_X32_Y15_N3
<P> --operation mode is normal

<P><A NAME="L3_dffs[6]">L3_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[7]">L3_dffs[7]</A>, <A HREF="#P1_q_b[6]">P1_q_b[6]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --C1_L_IN[0] is PCM3006:inst6|L_IN[0] at LC_X37_Y17_N0
<P> --operation mode is normal

<P><A NAME="C1_L_IN[0]_lut_out">C1_L_IN[0]_lut_out</A> = <A HREF="#C1_RIGHT_OUT[0]">C1_RIGHT_OUT[0]</A>;
<P><A NAME="C1_L_IN[0]">C1_L_IN[0]</A> = DFFEAS(<A HREF="#C1_L_IN[0]_lut_out">C1_L_IN[0]_lut_out</A>, GLOBAL(<A HREF="#12_288MHz">12_288MHz</A>), VCC, , <A HREF="#C1_NEW_SAMPLE">C1_NEW_SAMPLE</A>, , , , );


<P> --B1_acq_data_in_pipe_reg[2][5] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5] at LC_X35_Y19_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][5]">B1_acq_data_in_pipe_reg[2][5]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X67_holdff">X67_holdff</A>, VCC, GND);


<P> --P1_q_b[6] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[6] at M4K_X33_Y19
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[6]">P1_q_b[6]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][6]">B1_acq_data_in_pipe_reg[2][6]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][10]">B1_acq_data_in_pipe_reg[2][10]</A>);

<P> --P1_q_b[10] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[10] at M4K_X33_Y19
<P><A NAME="P1_q_b[10]">P1_q_b[10]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][6]">B1_acq_data_in_pipe_reg[2][6]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][10]">B1_acq_data_in_pipe_reg[2][10]</A>);


<P> --L3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at LC_X32_Y15_N8
<P> --operation mode is normal

<P><A NAME="L3_dffs[7]">L3_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[7]">P1_q_b[7]</A>, <A HREF="#L3_dffs[8]">L3_dffs[8]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][6] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6] at LC_X37_Y19_N2
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][6]">B1_acq_data_in_pipe_reg[2][6]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X66_holdff">X66_holdff</A>, VCC);


<P> --P1_q_b[7] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[7] at M4K_X33_Y15
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[7]">P1_q_b[7]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][7]">B1_acq_data_in_pipe_reg[2][7]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][9]">B1_acq_data_in_pipe_reg[2][9]</A>);

<P> --P1_q_b[9] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[9] at M4K_X33_Y15
<P><A NAME="P1_q_b[9]">P1_q_b[9]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][7]">B1_acq_data_in_pipe_reg[2][7]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][9]">B1_acq_data_in_pipe_reg[2][9]</A>);


<P> --L3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8] at LC_X32_Y15_N4
<P> --operation mode is normal

<P><A NAME="L3_dffs[8]">L3_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[8]">P1_q_b[8]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[9]">L3_dffs[9]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][7] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7] at LC_X35_Y17_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][7]">B1_acq_data_in_pipe_reg[2][7]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X65_holdff">X65_holdff</A>, VCC, GND);


<P> --P1_q_b[8] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[8] at M4K_X33_Y13
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[8]">P1_q_b[8]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][8]">B1_acq_data_in_pipe_reg[2][8]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][12]">B1_acq_data_in_pipe_reg[2][12]</A>);

<P> --P1_q_b[12] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[12] at M4K_X33_Y13
<P><A NAME="P1_q_b[12]">P1_q_b[12]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][8]">B1_acq_data_in_pipe_reg[2][8]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][12]">B1_acq_data_in_pipe_reg[2][12]</A>);


<P> --L3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9] at LC_X32_Y15_N2
<P> --operation mode is normal

<P><A NAME="L3_dffs[9]">L3_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[9]">P1_q_b[9]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[10]">L3_dffs[10]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][8] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8] at LC_X35_Y13_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][8]">B1_acq_data_in_pipe_reg[2][8]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X64_holdff">X64_holdff</A>, VCC, GND);


<P> --L3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] at LC_X32_Y15_N9
<P> --operation mode is normal

<P><A NAME="L3_dffs[10]">L3_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[10]">P1_q_b[10]</A>, <A HREF="#L3_dffs[11]">L3_dffs[11]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][9] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9] at LC_X32_Y18_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][9]">B1_acq_data_in_pipe_reg[2][9]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X63_holdff">X63_holdff</A>, VCC, GND);


<P> --L3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] at LC_X32_Y15_N6
<P> --operation mode is normal

<P><A NAME="L3_dffs[11]">L3_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[11]">P1_q_b[11]</A>, <A HREF="#L3_dffs[12]">L3_dffs[12]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][10] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10] at LC_X32_Y19_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][10]">B1_acq_data_in_pipe_reg[2][10]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X62_holdff">X62_holdff</A>, VCC, GND);


<P> --L3_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] at LC_X32_Y15_N1
<P> --operation mode is normal

<P><A NAME="L3_dffs[12]">L3_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[12]">P1_q_b[12]</A>, <A HREF="#L3_dffs[13]">L3_dffs[13]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][11] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11] at LC_X32_Y22_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][11]">B1_acq_data_in_pipe_reg[2][11]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X61_holdff">X61_holdff</A>, VCC, GND);


<P> --L3_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] at LC_X32_Y15_N5
<P> --operation mode is normal

<P><A NAME="L3_dffs[13]">L3_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[13]">P1_q_b[13]</A>, <A HREF="#L3_dffs[14]">L3_dffs[14]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][12] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12] at LC_X35_Y13_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][12]">B1_acq_data_in_pipe_reg[2][12]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X60_holdff">X60_holdff</A>, VCC, GND);


<P> --P1_q_b[13] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[13] at M4K_X33_Y8
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[13]">P1_q_b[13]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][13]">B1_acq_data_in_pipe_reg[2][13]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][14]">B1_acq_data_in_pipe_reg[2][14]</A>);

<P> --P1_q_b[14] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[14] at M4K_X33_Y8
<P><A NAME="P1_q_b[14]">P1_q_b[14]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][13]">B1_acq_data_in_pipe_reg[2][13]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][14]">B1_acq_data_in_pipe_reg[2][14]</A>);


<P> --L3_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] at LC_X32_Y15_N0
<P> --operation mode is normal

<P><A NAME="L3_dffs[14]">L3_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[15]">L3_dffs[15]</A>, <A HREF="#P1_q_b[14]">P1_q_b[14]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][13] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13] at LC_X36_Y12_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][13]">B1_acq_data_in_pipe_reg[2][13]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X59_holdff">X59_holdff</A>, VCC, GND);


<P> --L3_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] at LC_X21_Y15_N5
<P> --operation mode is normal

<P><A NAME="L3_dffs[15]">L3_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[16]">L3_dffs[16]</A>, <A HREF="#P1_q_b[15]">P1_q_b[15]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][14] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14] at LC_X36_Y12_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][14]">B1_acq_data_in_pipe_reg[2][14]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X58_holdff">X58_holdff</A>, VCC, GND);


<P> --P1_q_b[15] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[15] at M4K_X19_Y13
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[15]">P1_q_b[15]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][15]">B1_acq_data_in_pipe_reg[2][15]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][38]">B1_acq_data_in_pipe_reg[2][38]</A>);

<P> --P1_q_b[38] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[38] at M4K_X19_Y13
<P><A NAME="P1_q_b[38]">P1_q_b[38]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][15]">B1_acq_data_in_pipe_reg[2][15]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][38]">B1_acq_data_in_pipe_reg[2][38]</A>);


<P> --L3_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] at LC_X21_Y12_N9
<P> --operation mode is normal

<P><A NAME="L3_dffs[16]">L3_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[16]">P1_q_b[16]</A>, <A HREF="#L3_dffs[17]">L3_dffs[17]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][15] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15] at LC_X35_Y12_N1
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][15]">B1_acq_data_in_pipe_reg[2][15]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X57_holdff">X57_holdff</A>, VCC);


<P> --P1_q_b[16] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[16] at M4K_X19_Y10
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[16]">P1_q_b[16]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][16]">B1_acq_data_in_pipe_reg[2][16]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][23]">B1_acq_data_in_pipe_reg[2][23]</A>);

<P> --P1_q_b[23] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[23] at M4K_X19_Y10
<P><A NAME="P1_q_b[23]">P1_q_b[23]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][16]">B1_acq_data_in_pipe_reg[2][16]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][23]">B1_acq_data_in_pipe_reg[2][23]</A>);


<P> --L3_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] at LC_X21_Y12_N1
<P> --operation mode is normal

<P><A NAME="L3_dffs[17]">L3_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[18]">L3_dffs[18]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[17]">P1_q_b[17]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][16] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16] at LC_X32_Y13_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][16]">B1_acq_data_in_pipe_reg[2][16]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X56_holdff">X56_holdff</A>, VCC, GND);


<P> --P1_q_b[17] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[17] at M4K_X19_Y11
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[17]">P1_q_b[17]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][17]">B1_acq_data_in_pipe_reg[2][17]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][24]">B1_acq_data_in_pipe_reg[2][24]</A>);

<P> --P1_q_b[24] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[24] at M4K_X19_Y11
<P><A NAME="P1_q_b[24]">P1_q_b[24]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][17]">B1_acq_data_in_pipe_reg[2][17]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][24]">B1_acq_data_in_pipe_reg[2][24]</A>);


<P> --L3_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] at LC_X21_Y12_N4
<P> --operation mode is normal

<P><A NAME="L3_dffs[18]">L3_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[19]">L3_dffs[19]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[18]">P1_q_b[18]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][17] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17] at LC_X32_Y11_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][17]">B1_acq_data_in_pipe_reg[2][17]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X55_holdff">X55_holdff</A>, VCC, GND);


<P> --P1_q_b[18] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[18] at M4K_X19_Y12
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[18]">P1_q_b[18]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][18]">B1_acq_data_in_pipe_reg[2][18]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][21]">B1_acq_data_in_pipe_reg[2][21]</A>);

<P> --P1_q_b[21] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[21] at M4K_X19_Y12
<P><A NAME="P1_q_b[21]">P1_q_b[21]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][18]">B1_acq_data_in_pipe_reg[2][18]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][21]">B1_acq_data_in_pipe_reg[2][21]</A>);


<P> --L3_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] at LC_X21_Y12_N5
<P> --operation mode is normal

<P><A NAME="L3_dffs[19]">L3_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[19]">P1_q_b[19]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[20]">L3_dffs[20]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][18] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18] at LC_X32_Y17_N4
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][18]">B1_acq_data_in_pipe_reg[2][18]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X54_holdff">X54_holdff</A>, VCC);


<P> --P1_q_b[19] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[19] at M4K_X19_Y8
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[19]">P1_q_b[19]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][19]">B1_acq_data_in_pipe_reg[2][19]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][25]">B1_acq_data_in_pipe_reg[2][25]</A>);

<P> --P1_q_b[25] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[25] at M4K_X19_Y8
<P><A NAME="P1_q_b[25]">P1_q_b[25]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][19]">B1_acq_data_in_pipe_reg[2][19]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][25]">B1_acq_data_in_pipe_reg[2][25]</A>);


<P> --L3_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] at LC_X21_Y12_N6
<P> --operation mode is normal

<P><A NAME="L3_dffs[20]">L3_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L3_dffs[21]">L3_dffs[21]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[20]">P1_q_b[20]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][19] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][19] at LC_X25_Y15_N2
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][19]">B1_acq_data_in_pipe_reg[2][19]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X53_holdff">X53_holdff</A>, VCC);


<P> --P1_q_b[20] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[20] at M4K_X19_Y9
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[20]">P1_q_b[20]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][20]">B1_acq_data_in_pipe_reg[2][20]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][22]">B1_acq_data_in_pipe_reg[2][22]</A>);

<P> --P1_q_b[22] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[22] at M4K_X19_Y9
<P><A NAME="P1_q_b[22]">P1_q_b[22]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][20]">B1_acq_data_in_pipe_reg[2][20]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][22]">B1_acq_data_in_pipe_reg[2][22]</A>);


<P> --L3_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] at LC_X21_Y12_N8
<P> --operation mode is normal

<P><A NAME="L3_dffs[21]">L3_dffs[21]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[22]">L3_dffs[22]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[21]">P1_q_b[21]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][20] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20] at LC_X31_Y17_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][20]">B1_acq_data_in_pipe_reg[2][20]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X52_holdff">X52_holdff</A>, VCC, GND);


<P> --L3_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] at LC_X21_Y12_N0
<P> --operation mode is normal

<P><A NAME="L3_dffs[22]">L3_dffs[22]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[23]">L3_dffs[23]</A>, <A HREF="#P1_q_b[22]">P1_q_b[22]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][21] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21] at LC_X30_Y13_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][21]">B1_acq_data_in_pipe_reg[2][21]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X51_holdff">X51_holdff</A>, VCC, GND);


<P> --L3_dffs[23] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] at LC_X21_Y12_N7
<P> --operation mode is normal

<P><A NAME="L3_dffs[23]">L3_dffs[23]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[23]">P1_q_b[23]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[24]">L3_dffs[24]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][22] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22] at LC_X30_Y14_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][22]">B1_acq_data_in_pipe_reg[2][22]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X50_holdff">X50_holdff</A>, VCC, GND);


<P> --L3_dffs[24] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] at LC_X21_Y12_N2
<P> --operation mode is normal

<P><A NAME="L3_dffs[24]">L3_dffs[24]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[24]">P1_q_b[24]</A>, <A HREF="#L3_dffs[25]">L3_dffs[25]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][23] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23] at LC_X21_Y10_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][23]">B1_acq_data_in_pipe_reg[2][23]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X49_holdff">X49_holdff</A>, VCC, GND);


<P> --L3_dffs[25] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] at LC_X21_Y12_N3
<P> --operation mode is normal

<P><A NAME="L3_dffs[25]">L3_dffs[25]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[25]">P1_q_b[25]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[26]">L3_dffs[26]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][24] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24] at LC_X31_Y12_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][24]">B1_acq_data_in_pipe_reg[2][24]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X48_holdff">X48_holdff</A>, VCC, GND);


<P> --L3_dffs[26] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] at LC_X21_Y15_N0
<P> --operation mode is normal

<P><A NAME="L3_dffs[26]">L3_dffs[26]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[27]">L3_dffs[27]</A>, <A HREF="#P1_q_b[26]">P1_q_b[26]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][25] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25] at LC_X31_Y13_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][25]">B1_acq_data_in_pipe_reg[2][25]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X47_holdff">X47_holdff</A>, VCC, GND);


<P> --P1_q_b[26] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[26] at M4K_X19_Y14
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[26]">P1_q_b[26]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][26]">B1_acq_data_in_pipe_reg[2][26]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][37]">B1_acq_data_in_pipe_reg[2][37]</A>);

<P> --P1_q_b[37] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[37] at M4K_X19_Y14
<P><A NAME="P1_q_b[37]">P1_q_b[37]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][26]">B1_acq_data_in_pipe_reg[2][26]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][37]">B1_acq_data_in_pipe_reg[2][37]</A>);


<P> --L3_dffs[27] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] at LC_X21_Y20_N9
<P> --operation mode is normal

<P><A NAME="L3_dffs[27]">L3_dffs[27]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[27]">P1_q_b[27]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[28]">L3_dffs[28]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][26] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26] at LC_X21_Y13_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][26]">B1_acq_data_in_pipe_reg[2][26]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X46_holdff">X46_holdff</A>, VCC, GND);


<P> --P1_q_b[27] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[27] at M4K_X19_Y21
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[27]">P1_q_b[27]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][27]">B1_acq_data_in_pipe_reg[2][27]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][33]">B1_acq_data_in_pipe_reg[2][33]</A>);

<P> --P1_q_b[33] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[33] at M4K_X19_Y21
<P><A NAME="P1_q_b[33]">P1_q_b[33]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][27]">B1_acq_data_in_pipe_reg[2][27]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][33]">B1_acq_data_in_pipe_reg[2][33]</A>);


<P> --L3_dffs[28] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] at LC_X21_Y20_N6
<P> --operation mode is normal

<P><A NAME="L3_dffs[28]">L3_dffs[28]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[29]">L3_dffs[29]</A>, <A HREF="#P1_q_b[28]">P1_q_b[28]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][27] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27] at LC_X32_Y14_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][27]">B1_acq_data_in_pipe_reg[2][27]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X45_holdff">X45_holdff</A>, VCC, GND);


<P> --P1_q_b[28] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[28] at M4K_X19_Y20
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[28]">P1_q_b[28]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][28]">B1_acq_data_in_pipe_reg[2][28]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][30]">B1_acq_data_in_pipe_reg[2][30]</A>);

<P> --P1_q_b[30] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[30] at M4K_X19_Y20
<P><A NAME="P1_q_b[30]">P1_q_b[30]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][28]">B1_acq_data_in_pipe_reg[2][28]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][30]">B1_acq_data_in_pipe_reg[2][30]</A>);


<P> --L3_dffs[29] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] at LC_X21_Y20_N8
<P> --operation mode is normal

<P><A NAME="L3_dffs[29]">L3_dffs[29]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[29]">P1_q_b[29]</A>, <A HREF="#L3_dffs[30]">L3_dffs[30]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][28] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28] at LC_X35_Y14_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][28]">B1_acq_data_in_pipe_reg[2][28]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X44_holdff">X44_holdff</A>, VCC, GND);


<P> --P1_q_b[29] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[29] at M4K_X19_Y24
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[29]">P1_q_b[29]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][29]">B1_acq_data_in_pipe_reg[2][29]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][36]">B1_acq_data_in_pipe_reg[2][36]</A>);

<P> --P1_q_b[36] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[36] at M4K_X19_Y24
<P><A NAME="P1_q_b[36]">P1_q_b[36]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][29]">B1_acq_data_in_pipe_reg[2][29]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][36]">B1_acq_data_in_pipe_reg[2][36]</A>);


<P> --L3_dffs[30] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] at LC_X21_Y20_N7
<P> --operation mode is normal

<P><A NAME="L3_dffs[30]">L3_dffs[30]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[30]">P1_q_b[30]</A>, <A HREF="#L3_dffs[31]">L3_dffs[31]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][29] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29] at LC_X31_Y15_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][29]">B1_acq_data_in_pipe_reg[2][29]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X43_holdff">X43_holdff</A>, VCC, GND);


<P> --L3_dffs[31] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] at LC_X21_Y20_N2
<P> --operation mode is normal

<P><A NAME="L3_dffs[31]">L3_dffs[31]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[31]">P1_q_b[31]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[32]">L3_dffs[32]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][30] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][30] at LC_X26_Y15_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][30]">B1_acq_data_in_pipe_reg[2][30]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X42_holdff">X42_holdff</A>, VCC, GND);


<P> --P1_q_b[31] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[31] at M4K_X19_Y22
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[31]">P1_q_b[31]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][31]">B1_acq_data_in_pipe_reg[2][31]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][34]">B1_acq_data_in_pipe_reg[2][34]</A>);

<P> --P1_q_b[34] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[34] at M4K_X19_Y22
<P><A NAME="P1_q_b[34]">P1_q_b[34]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][31]">B1_acq_data_in_pipe_reg[2][31]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][34]">B1_acq_data_in_pipe_reg[2][34]</A>);


<P> --L3_dffs[32] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] at LC_X21_Y20_N0
<P> --operation mode is normal

<P><A NAME="L3_dffs[32]">L3_dffs[32]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[33]">L3_dffs[33]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[32]">P1_q_b[32]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][31] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31] at LC_X30_Y15_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][31]">B1_acq_data_in_pipe_reg[2][31]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X41_holdff">X41_holdff</A>, VCC, GND);


<P> --P1_q_b[32] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[32] at M4K_X19_Y23
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[32]">P1_q_b[32]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][32]">B1_acq_data_in_pipe_reg[2][32]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][35]">B1_acq_data_in_pipe_reg[2][35]</A>);

<P> --P1_q_b[35] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[35] at M4K_X19_Y23
<P><A NAME="P1_q_b[35]">P1_q_b[35]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][32]">B1_acq_data_in_pipe_reg[2][32]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][35]">B1_acq_data_in_pipe_reg[2][35]</A>);


<P> --L3_dffs[33] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] at LC_X21_Y20_N1
<P> --operation mode is normal

<P><A NAME="L3_dffs[33]">L3_dffs[33]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[33]">P1_q_b[33]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[34]">L3_dffs[34]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][32] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][32] at LC_X30_Y23_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][32]">B1_acq_data_in_pipe_reg[2][32]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X40_holdff">X40_holdff</A>, VCC, GND);


<P> --L3_dffs[34] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] at LC_X21_Y20_N3
<P> --operation mode is normal

<P><A NAME="L3_dffs[34]">L3_dffs[34]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[35]">L3_dffs[35]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[34]">P1_q_b[34]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][33] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33] at LC_X40_Y16_N1
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][33]">B1_acq_data_in_pipe_reg[2][33]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X39_holdff">X39_holdff</A>, VCC);


<P> --L3_dffs[35] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] at LC_X21_Y20_N4
<P> --operation mode is normal

<P><A NAME="L3_dffs[35]">L3_dffs[35]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[36]">L3_dffs[36]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[35]">P1_q_b[35]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][34] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][34] at LC_X40_Y15_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][34]">B1_acq_data_in_pipe_reg[2][34]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X38_holdff">X38_holdff</A>, VCC, GND);


<P> --L3_dffs[36] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] at LC_X21_Y20_N5
<P> --operation mode is normal

<P><A NAME="L3_dffs[36]">L3_dffs[36]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[36]">P1_q_b[36]</A>, <A HREF="#L3_dffs[37]">L3_dffs[37]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][35] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35] at LC_X23_Y20_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][35]">B1_acq_data_in_pipe_reg[2][35]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X37_holdff">X37_holdff</A>, VCC, GND);


<P> --L3_dffs[37] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] at LC_X21_Y15_N4
<P> --operation mode is normal

<P><A NAME="L3_dffs[37]">L3_dffs[37]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[37]">P1_q_b[37]</A>, <A HREF="#L3_dffs[38]">L3_dffs[38]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][36] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36] at LC_X41_Y15_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][36]">B1_acq_data_in_pipe_reg[2][36]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X36_holdff">X36_holdff</A>, VCC, GND);


<P> --L3_dffs[38] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] at LC_X21_Y15_N3
<P> --operation mode is normal

<P><A NAME="L3_dffs[38]">L3_dffs[38]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[38]">P1_q_b[38]</A>, <A HREF="#L3_dffs[39]">L3_dffs[39]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][37] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37] at LC_X42_Y15_N8
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][37]">B1_acq_data_in_pipe_reg[2][37]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X35_holdff">X35_holdff</A>, VCC);


<P> --L3_dffs[39] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39] at LC_X21_Y15_N2
<P> --operation mode is normal

<P><A NAME="L3_dffs[39]">L3_dffs[39]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[40]">L3_dffs[40]</A>, <A HREF="#P1_q_b[39]">P1_q_b[39]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][38] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38] at LC_X42_Y13_N2
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][38]">B1_acq_data_in_pipe_reg[2][38]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X34_holdff">X34_holdff</A>, VCC);


<P> --P1_q_b[39] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[39] at M4K_X19_Y15
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[39]">P1_q_b[39]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][39]">B1_acq_data_in_pipe_reg[2][39]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][61]">B1_acq_data_in_pipe_reg[2][61]</A>);

<P> --P1_q_b[61] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[61] at M4K_X19_Y15
<P><A NAME="P1_q_b[61]">P1_q_b[61]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][39]">B1_acq_data_in_pipe_reg[2][39]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][61]">B1_acq_data_in_pipe_reg[2][61]</A>);


<P> --L3_dffs[40] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40] at LC_X21_Y15_N8
<P> --operation mode is normal

<P><A NAME="L3_dffs[40]">L3_dffs[40]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[40]">P1_q_b[40]</A>, <A HREF="#L3_dffs[41]">L3_dffs[41]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][39] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39] at LC_X41_Y16_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][39]">B1_acq_data_in_pipe_reg[2][39]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X33_holdff">X33_holdff</A>, VCC, GND);


<P> --L3_dffs[41] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] at LC_X32_Y20_N0
<P> --operation mode is normal

<P><A NAME="L3_dffs[41]">L3_dffs[41]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L3_dffs[42]">L3_dffs[42]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[41]">P1_q_b[41]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][40] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40] at LC_X40_Y17_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][40]">B1_acq_data_in_pipe_reg[2][40]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X32_holdff">X32_holdff</A>, VCC, GND);


<P> --P1_q_b[41] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[41] at M4K_X33_Y20
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[41]">P1_q_b[41]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][41]">B1_acq_data_in_pipe_reg[2][41]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][48]">B1_acq_data_in_pipe_reg[2][48]</A>);

<P> --P1_q_b[48] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[48] at M4K_X33_Y20
<P><A NAME="P1_q_b[48]">P1_q_b[48]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][41]">B1_acq_data_in_pipe_reg[2][41]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][48]">B1_acq_data_in_pipe_reg[2][48]</A>);


<P> --L3_dffs[42] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] at LC_X32_Y20_N1
<P> --operation mode is normal

<P><A NAME="L3_dffs[42]">L3_dffs[42]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[42]">P1_q_b[42]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[43]">L3_dffs[43]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][41] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][41] at LC_X40_Y19_N2
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][41]">B1_acq_data_in_pipe_reg[2][41]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X31_holdff">X31_holdff</A>, VCC);


<P> --P1_q_b[42] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[42] at M4K_X33_Y22
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[42]">P1_q_b[42]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][42]">B1_acq_data_in_pipe_reg[2][42]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][47]">B1_acq_data_in_pipe_reg[2][47]</A>);

<P> --P1_q_b[47] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[47] at M4K_X33_Y22
<P><A NAME="P1_q_b[47]">P1_q_b[47]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][42]">B1_acq_data_in_pipe_reg[2][42]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][47]">B1_acq_data_in_pipe_reg[2][47]</A>);


<P> --L3_dffs[43] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] at LC_X32_Y20_N4
<P> --operation mode is normal

<P><A NAME="L3_dffs[43]">L3_dffs[43]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L3_dffs[44]">L3_dffs[44]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[43]">P1_q_b[43]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][42] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][42] at LC_X39_Y17_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][42]">B1_acq_data_in_pipe_reg[2][42]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X30_holdff">X30_holdff</A>, VCC, GND);


<P> --P1_q_b[43] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[43] at M4K_X33_Y23
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[43]">P1_q_b[43]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][43]">B1_acq_data_in_pipe_reg[2][43]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][49]">B1_acq_data_in_pipe_reg[2][49]</A>);

<P> --P1_q_b[49] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[49] at M4K_X33_Y23
<P><A NAME="P1_q_b[49]">P1_q_b[49]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][43]">B1_acq_data_in_pipe_reg[2][43]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][49]">B1_acq_data_in_pipe_reg[2][49]</A>);


<P> --L3_dffs[44] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] at LC_X32_Y20_N6
<P> --operation mode is normal

<P><A NAME="L3_dffs[44]">L3_dffs[44]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[44]">P1_q_b[44]</A>, <A HREF="#L3_dffs[45]">L3_dffs[45]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][43] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][43] at LC_X39_Y18_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][43]">B1_acq_data_in_pipe_reg[2][43]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X29_holdff">X29_holdff</A>, VCC, GND);


<P> --P1_q_b[44] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[44] at M4K_X33_Y21
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[44]">P1_q_b[44]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][44]">B1_acq_data_in_pipe_reg[2][44]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][46]">B1_acq_data_in_pipe_reg[2][46]</A>);

<P> --P1_q_b[46] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[46] at M4K_X33_Y21
<P><A NAME="P1_q_b[46]">P1_q_b[46]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][44]">B1_acq_data_in_pipe_reg[2][44]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][46]">B1_acq_data_in_pipe_reg[2][46]</A>);


<P> --L3_dffs[45] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] at LC_X32_Y20_N5
<P> --operation mode is normal

<P><A NAME="L3_dffs[45]">L3_dffs[45]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[46]">L3_dffs[46]</A>, <A HREF="#P1_q_b[45]">P1_q_b[45]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][44] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][44] at LC_X37_Y21_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][44]">B1_acq_data_in_pipe_reg[2][44]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X28_holdff">X28_holdff</A>, VCC, GND);


<P> --P1_q_b[45] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[45] at M4K_X33_Y18
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[45]">P1_q_b[45]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][45]">B1_acq_data_in_pipe_reg[2][45]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][50]">B1_acq_data_in_pipe_reg[2][50]</A>);

<P> --P1_q_b[50] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[50] at M4K_X33_Y18
<P><A NAME="P1_q_b[50]">P1_q_b[50]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][45]">B1_acq_data_in_pipe_reg[2][45]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][50]">B1_acq_data_in_pipe_reg[2][50]</A>);


<P> --L3_dffs[46] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] at LC_X32_Y20_N8
<P> --operation mode is normal

<P><A NAME="L3_dffs[46]">L3_dffs[46]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L3_dffs[47]">L3_dffs[47]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[46]">P1_q_b[46]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][45] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][45] at LC_X38_Y17_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][45]">B1_acq_data_in_pipe_reg[2][45]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X27_holdff">X27_holdff</A>, VCC, GND);


<P> --L3_dffs[47] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] at LC_X32_Y20_N2
<P> --operation mode is normal

<P><A NAME="L3_dffs[47]">L3_dffs[47]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[48]">L3_dffs[48]</A>, <A HREF="#P1_q_b[47]">P1_q_b[47]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][46] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][46] at LC_X38_Y18_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][46]">B1_acq_data_in_pipe_reg[2][46]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X26_holdff">X26_holdff</A>, VCC, GND);


<P> --L3_dffs[48] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48] at LC_X32_Y20_N9
<P> --operation mode is normal

<P><A NAME="L3_dffs[48]">L3_dffs[48]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[48]">P1_q_b[48]</A>, <A HREF="#L3_dffs[49]">L3_dffs[49]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][47] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][47] at LC_X38_Y21_N2
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][47]">B1_acq_data_in_pipe_reg[2][47]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X25_holdff">X25_holdff</A>, VCC);


<P> --L3_dffs[49] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] at LC_X32_Y20_N3
<P> --operation mode is normal

<P><A NAME="L3_dffs[49]">L3_dffs[49]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[50]">L3_dffs[50]</A>, <A HREF="#P1_q_b[49]">P1_q_b[49]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][48] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48] at LC_X38_Y19_N1
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][48]">B1_acq_data_in_pipe_reg[2][48]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X24_holdff">X24_holdff</A>, VCC);


<P> --L3_dffs[50] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50] at LC_X32_Y20_N7
<P> --operation mode is normal

<P><A NAME="L3_dffs[50]">L3_dffs[50]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[50]">P1_q_b[50]</A>, <A HREF="#L3_dffs[51]">L3_dffs[51]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][49] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49] at LC_X39_Y19_N0
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][49]">B1_acq_data_in_pipe_reg[2][49]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X23_holdff">X23_holdff</A>, VCC);


<P> --L3_dffs[51] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51] at LC_X32_Y12_N2
<P> --operation mode is normal

<P><A NAME="L3_dffs[51]">L3_dffs[51]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[51]">P1_q_b[51]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[52]">L3_dffs[52]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][50] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50] at LC_X36_Y11_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][50]">B1_acq_data_in_pipe_reg[2][50]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X22_holdff">X22_holdff</A>, VCC, GND);


<P> --P1_q_b[51] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[51] at M4K_X33_Y9
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[51]">P1_q_b[51]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][51]">B1_acq_data_in_pipe_reg[2][51]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][53]">B1_acq_data_in_pipe_reg[2][53]</A>);

<P> --P1_q_b[53] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[53] at M4K_X33_Y9
<P><A NAME="P1_q_b[53]">P1_q_b[53]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][51]">B1_acq_data_in_pipe_reg[2][51]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][53]">B1_acq_data_in_pipe_reg[2][53]</A>);


<P> --L3_dffs[52] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52] at LC_X32_Y12_N1
<P> --operation mode is normal

<P><A NAME="L3_dffs[52]">L3_dffs[52]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[53]">L3_dffs[53]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[52]">P1_q_b[52]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][51] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51] at LC_X38_Y12_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][51]">B1_acq_data_in_pipe_reg[2][51]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X21_holdff">X21_holdff</A>, VCC, GND);


<P> --P1_q_b[52] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[52] at M4K_X33_Y11
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[52]">P1_q_b[52]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][52]">B1_acq_data_in_pipe_reg[2][52]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][54]">B1_acq_data_in_pipe_reg[2][54]</A>);

<P> --P1_q_b[54] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[54] at M4K_X33_Y11
<P><A NAME="P1_q_b[54]">P1_q_b[54]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][52]">B1_acq_data_in_pipe_reg[2][52]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][54]">B1_acq_data_in_pipe_reg[2][54]</A>);


<P> --L3_dffs[53] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53] at LC_X32_Y12_N4
<P> --operation mode is normal

<P><A NAME="L3_dffs[53]">L3_dffs[53]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[53]">P1_q_b[53]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[54]">L3_dffs[54]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][52] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52] at LC_X39_Y12_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][52]">B1_acq_data_in_pipe_reg[2][52]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X20_holdff">X20_holdff</A>, VCC, GND);


<P> --L3_dffs[54] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54] at LC_X32_Y12_N0
<P> --operation mode is normal

<P><A NAME="L3_dffs[54]">L3_dffs[54]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[55]">L3_dffs[55]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[54]">P1_q_b[54]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][53] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53] at LC_X37_Y9_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][53]">B1_acq_data_in_pipe_reg[2][53]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X19_holdff">X19_holdff</A>, VCC, GND);


<P> --L3_dffs[55] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55] at LC_X32_Y12_N8
<P> --operation mode is normal

<P><A NAME="L3_dffs[55]">L3_dffs[55]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[55]">P1_q_b[55]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[56]">L3_dffs[56]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][54] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54] at LC_X40_Y13_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][54]">B1_acq_data_in_pipe_reg[2][54]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X18_holdff">X18_holdff</A>, VCC, GND);


<P> --P1_q_b[55] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[55] at M4K_X33_Y10
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[55]">P1_q_b[55]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][55]">B1_acq_data_in_pipe_reg[2][55]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][60]">B1_acq_data_in_pipe_reg[2][60]</A>);

<P> --P1_q_b[60] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[60] at M4K_X33_Y10
<P><A NAME="P1_q_b[60]">P1_q_b[60]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][55]">B1_acq_data_in_pipe_reg[2][55]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][60]">B1_acq_data_in_pipe_reg[2][60]</A>);


<P> --L3_dffs[56] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] at LC_X32_Y12_N6
<P> --operation mode is normal

<P><A NAME="L3_dffs[56]">L3_dffs[56]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[57]">L3_dffs[57]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[56]">P1_q_b[56]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][55] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55] at LC_X40_Y12_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][55]">B1_acq_data_in_pipe_reg[2][55]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X17_holdff">X17_holdff</A>, VCC, GND);


<P> --P1_q_b[56] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[56] at M4K_X33_Y7
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[56]">P1_q_b[56]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][56]">B1_acq_data_in_pipe_reg[2][56]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][57]">B1_acq_data_in_pipe_reg[2][57]</A>);

<P> --P1_q_b[57] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[57] at M4K_X33_Y7
<P><A NAME="P1_q_b[57]">P1_q_b[57]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][56]">B1_acq_data_in_pipe_reg[2][56]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][57]">B1_acq_data_in_pipe_reg[2][57]</A>);


<P> --L3_dffs[57] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57] at LC_X32_Y12_N5
<P> --operation mode is normal

<P><A NAME="L3_dffs[57]">L3_dffs[57]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L3_dffs[58]">L3_dffs[58]</A>, <A HREF="#P1_q_b[57]">P1_q_b[57]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][56] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56] at LC_X35_Y10_N2
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][56]">B1_acq_data_in_pipe_reg[2][56]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X16_holdff">X16_holdff</A>, VCC);


<P> --L3_dffs[58] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58] at LC_X32_Y12_N9
<P> --operation mode is normal

<P><A NAME="L3_dffs[58]">L3_dffs[58]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L3_dffs[59]">L3_dffs[59]</A>, <A HREF="#P1_q_b[58]">P1_q_b[58]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][57] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57] at LC_X36_Y10_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][57]">B1_acq_data_in_pipe_reg[2][57]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X15_holdff">X15_holdff</A>, VCC, GND);


<P> --P1_q_b[58] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[58] at M4K_X33_Y12
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[58]">P1_q_b[58]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][58]">B1_acq_data_in_pipe_reg[2][58]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][59]">B1_acq_data_in_pipe_reg[2][59]</A>);

<P> --P1_q_b[59] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[59] at M4K_X33_Y12
<P><A NAME="P1_q_b[59]">P1_q_b[59]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][58]">B1_acq_data_in_pipe_reg[2][58]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][59]">B1_acq_data_in_pipe_reg[2][59]</A>);


<P> --L3_dffs[59] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59] at LC_X32_Y12_N7
<P> --operation mode is normal

<P><A NAME="L3_dffs[59]">L3_dffs[59]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[59]">P1_q_b[59]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[60]">L3_dffs[60]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][58] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58] at LC_X38_Y14_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][58]">B1_acq_data_in_pipe_reg[2][58]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X14_holdff">X14_holdff</A>, VCC, GND);


<P> --L3_dffs[60] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] at LC_X32_Y12_N3
<P> --operation mode is normal

<P><A NAME="L3_dffs[60]">L3_dffs[60]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[61]">L3_dffs[61]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[60]">P1_q_b[60]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][59] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59] at LC_X39_Y15_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][59]">B1_acq_data_in_pipe_reg[2][59]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X13_holdff">X13_holdff</A>, VCC, GND);


<P> --L3_dffs[61] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] at LC_X21_Y15_N7
<P> --operation mode is normal

<P><A NAME="L3_dffs[61]">L3_dffs[61]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[62]">L3_dffs[62]</A>, <A HREF="#P1_q_b[61]">P1_q_b[61]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][60] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60] at LC_X39_Y14_N8
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][60]">B1_acq_data_in_pipe_reg[2][60]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X12_holdff">X12_holdff</A>, VCC);


<P> --L3_dffs[62] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] at LC_X21_Y17_N5
<P> --operation mode is normal

<P><A NAME="L3_dffs[62]">L3_dffs[62]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#L3_dffs[63]">L3_dffs[63]</A>, <A HREF="#P1_q_b[62]">P1_q_b[62]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][61] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61] at LC_X23_Y14_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][61]">B1_acq_data_in_pipe_reg[2][61]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X11_holdff">X11_holdff</A>, VCC, GND);


<P> --P1_q_b[62] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[62] at M4K_X19_Y17
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[62]">P1_q_b[62]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][62]">B1_acq_data_in_pipe_reg[2][62]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][68]">B1_acq_data_in_pipe_reg[2][68]</A>);

<P> --P1_q_b[68] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[68] at M4K_X19_Y17
<P><A NAME="P1_q_b[68]">P1_q_b[68]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][62]">B1_acq_data_in_pipe_reg[2][62]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][68]">B1_acq_data_in_pipe_reg[2][68]</A>);


<P> --L3_dffs[63] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] at LC_X21_Y17_N0
<P> --operation mode is normal

<P><A NAME="L3_dffs[63]">L3_dffs[63]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[63]">P1_q_b[63]</A>, <A HREF="#L3_dffs[64]">L3_dffs[64]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][62] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62] at LC_X38_Y14_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][62]">B1_acq_data_in_pipe_reg[2][62]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X10_holdff">X10_holdff</A>, VCC, GND);


<P> --P1_q_b[63] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[63] at M4K_X19_Y19
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[63]">P1_q_b[63]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][63]">B1_acq_data_in_pipe_reg[2][63]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][71]">B1_acq_data_in_pipe_reg[2][71]</A>);

<P> --P1_q_b[71] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[71] at M4K_X19_Y19
<P><A NAME="P1_q_b[71]">P1_q_b[71]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][63]">B1_acq_data_in_pipe_reg[2][63]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][71]">B1_acq_data_in_pipe_reg[2][71]</A>);


<P> --L3_dffs[64] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] at LC_X21_Y17_N2
<P> --operation mode is normal

<P><A NAME="L3_dffs[64]">L3_dffs[64]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[64]">P1_q_b[64]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[65]">L3_dffs[65]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][63] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63] at LC_X29_Y15_N3
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][63]">B1_acq_data_in_pipe_reg[2][63]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X9_holdff">X9_holdff</A>, VCC);


<P> --P1_q_b[64] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[64] at M4K_X19_Y16
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[64]">P1_q_b[64]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][64]">B1_acq_data_in_pipe_reg[2][64]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][69]">B1_acq_data_in_pipe_reg[2][69]</A>);

<P> --P1_q_b[69] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[69] at M4K_X19_Y16
<P><A NAME="P1_q_b[69]">P1_q_b[69]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][64]">B1_acq_data_in_pipe_reg[2][64]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][69]">B1_acq_data_in_pipe_reg[2][69]</A>);


<P> --L3_dffs[65] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65] at LC_X21_Y17_N9
<P> --operation mode is normal

<P><A NAME="L3_dffs[65]">L3_dffs[65]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[65]">P1_q_b[65]</A>, <A HREF="#L3_dffs[66]">L3_dffs[66]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][64] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64] at LC_X28_Y15_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][64]">B1_acq_data_in_pipe_reg[2][64]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X8_holdff">X8_holdff</A>, VCC, GND);


<P> --P1_q_b[65] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[65] at M4K_X19_Y7
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[65]">P1_q_b[65]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][65]">B1_acq_data_in_pipe_reg[2][65]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][66]">B1_acq_data_in_pipe_reg[2][66]</A>);

<P> --P1_q_b[66] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[66] at M4K_X19_Y7
<P><A NAME="P1_q_b[66]">P1_q_b[66]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][65]">B1_acq_data_in_pipe_reg[2][65]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][66]">B1_acq_data_in_pipe_reg[2][66]</A>);


<P> --L3_dffs[66] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66] at LC_X21_Y17_N8
<P> --operation mode is normal

<P><A NAME="L3_dffs[66]">L3_dffs[66]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[66]">P1_q_b[66]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#L3_dffs[67]">L3_dffs[67]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][65] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65] at LC_X26_Y11_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][65]">B1_acq_data_in_pipe_reg[2][65]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X7_holdff">X7_holdff</A>, VCC, GND);


<P> --L3_dffs[67] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67] at LC_X21_Y17_N4
<P> --operation mode is normal

<P><A NAME="L3_dffs[67]">L3_dffs[67]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L3_dffs[68]">L3_dffs[68]</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[67]">P1_q_b[67]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][66] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66] at LC_X37_Y11_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][66]">B1_acq_data_in_pipe_reg[2][66]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X6_holdff">X6_holdff</A>, VCC, GND);


<P> --P1_q_b[67] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[67] at M4K_X19_Y18
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
<P> --Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="P1_q_b[67]">P1_q_b[67]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][67]">B1_acq_data_in_pipe_reg[2][67]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][70]">B1_acq_data_in_pipe_reg[2][70]</A>);

<P> --P1_q_b[70] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[70] at M4K_X19_Y18
<P><A NAME="P1_q_b[70]">P1_q_b[70]</A> = AMPP_FUNCTION(GND, GND, <A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#H1L1">H1L1</A>, <A HREF="#EB4_Q[4]">EB4_Q[4]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][67]">B1_acq_data_in_pipe_reg[2][67]</A>, <A HREF="#DB1_safe_q[0]">DB1_safe_q[0]</A>, <A HREF="#DB1_safe_q[1]">DB1_safe_q[1]</A>, <A HREF="#DB1_safe_q[2]">DB1_safe_q[2]</A>, <A HREF="#DB1_safe_q[3]">DB1_safe_q[3]</A>, <A HREF="#DB1_safe_q[4]">DB1_safe_q[4]</A>, <A HREF="#DB1_safe_q[5]">DB1_safe_q[5]</A>, <A HREF="#DB1_safe_q[6]">DB1_safe_q[6]</A>, <A HREF="#DB1_safe_q[7]">DB1_safe_q[7]</A>, <A HREF="#DB1_safe_q[8]">DB1_safe_q[8]</A>, <A HREF="#DB1_safe_q[9]">DB1_safe_q[9]</A>, <A HREF="#DB1_safe_q[10]">DB1_safe_q[10]</A>, <A HREF="#N1_safe_q[0]">N1_safe_q[0]</A>, <A HREF="#N1_safe_q[1]">N1_safe_q[1]</A>, <A HREF="#N1_safe_q[2]">N1_safe_q[2]</A>, <A HREF="#N1_safe_q[3]">N1_safe_q[3]</A>, <A HREF="#N1_safe_q[4]">N1_safe_q[4]</A>, <A HREF="#N1_safe_q[5]">N1_safe_q[5]</A>, <A HREF="#N1_safe_q[6]">N1_safe_q[6]</A>, <A HREF="#N1_safe_q[7]">N1_safe_q[7]</A>, <A HREF="#N1_safe_q[8]">N1_safe_q[8]</A>, <A HREF="#N1_safe_q[9]">N1_safe_q[9]</A>, <A HREF="#N1_safe_q[10]">N1_safe_q[10]</A>, <A HREF="#B1_acq_data_in_pipe_reg[2][70]">B1_acq_data_in_pipe_reg[2][70]</A>);


<P> --L3_dffs[68] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68] at LC_X21_Y17_N1
<P> --operation mode is normal

<P><A NAME="L3_dffs[68]">L3_dffs[68]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, <A HREF="#P1_q_b[68]">P1_q_b[68]</A>, <A HREF="#L3_dffs[69]">L3_dffs[69]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][67] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67] at LC_X37_Y12_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][67]">B1_acq_data_in_pipe_reg[2][67]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X5_holdff">X5_holdff</A>, VCC, GND);


<P> --L3_dffs[69] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69] at LC_X21_Y17_N6
<P> --operation mode is normal

<P><A NAME="L3_dffs[69]">L3_dffs[69]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#P1_q_b[69]">P1_q_b[69]</A>, <A HREF="#L3_dffs[70]">L3_dffs[70]</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][68] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68] at LC_X26_Y14_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_data_in_pipe_reg[2][68]">B1_acq_data_in_pipe_reg[2][68]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X4_holdff">X4_holdff</A>, VCC, GND);


<P> --L3_dffs[70] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70] at LC_X21_Y17_N3
<P> --operation mode is normal

<P><A NAME="L3_dffs[70]">L3_dffs[70]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[70]">P1_q_b[70]</A>, <A HREF="#L3_dffs[71]">L3_dffs[71]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][69] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69] at LC_X36_Y14_N2
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][69]">B1_acq_data_in_pipe_reg[2][69]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X3_holdff">X3_holdff</A>, VCC);


<P> --L3_dffs[71] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71] at LC_X21_Y17_N7
<P> --operation mode is normal

<P><A NAME="L3_dffs[71]">L3_dffs[71]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#E1_offload_shift_ena">E1_offload_shift_ena</A>, <A HREF="#P1_q_b[71]">P1_q_b[71]</A>, <A HREF="#E1L4">E1L4</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>);


<P> --B1_acq_data_in_pipe_reg[2][70] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70] at LC_X31_Y18_N8
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][70]">B1_acq_data_in_pipe_reg[2][70]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X2_holdff">X2_holdff</A>, VCC);


<P> --B1_acq_data_in_pipe_reg[2][71] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][71] at LC_X29_Y18_N2
<P> --operation mode is normal

<P><A NAME="B1_acq_data_in_pipe_reg[2][71]">B1_acq_data_in_pipe_reg[2][71]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#X1_holdff">X1_holdff</A>, VCC);


<P> --G2L21 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1527 at LC_X29_Y12_N2
<P> --operation mode is normal

<P><A NAME="G2L21">G2L21</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr0">D1_jtag_debug_mode_usr0</A>, <A HREF="#GB1_state[3]">GB1_state[3]</A>, <A HREF="#G2_clear_signal">G2_clear_signal</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>);


<P> --EB3L4 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213 at LC_X29_Y14_N9
<P> --operation mode is normal

<P><A NAME="EB3L4">EB3L4</A> = AMPP_FUNCTION(<A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[3]">GB1_state[3]</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#EB3L3">EB3L3</A>);


<P> --G1L6 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~438 at LC_X28_Y13_N3
<P> --operation mode is normal

<P><A NAME="G1L6">G1L6</A> = AMPP_FUNCTION(<A HREF="#GB1_state[8]">GB1_state[8]</A>, <A HREF="#D1_jtag_debug_mode_usr1">D1_jtag_debug_mode_usr1</A>, <A HREF="#GB1_state[4]">GB1_state[4]</A>, <A HREF="#B1L149">B1L149</A>);


<P> --J1L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51 at LC_X29_Y16_N3
<P> --operation mode is normal

<P><A NAME="J1L3">J1L3</A> = AMPP_FUNCTION(<A HREF="#H1L2">H1L2</A>, <A HREF="#V1_status_out[1]">V1_status_out[1]</A>, <A HREF="#U1_buffer_write_enable">U1_buffer_write_enable</A>, <A HREF="#L1_dffs[5]">L1_dffs[5]</A>);


<P> --X2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~206 at LC_X36_Y14_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X2L2">X2L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[211]">L2_dffs[211]</A>, <A HREF="#L2_dffs[210]">L2_dffs[210]</A>, <A HREF="#L2_dffs[212]">L2_dffs[212]</A>);

<P> --B1_acq_trigger_in_reg[70] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70] at LC_X36_Y14_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[70]">B1_acq_trigger_in_reg[70]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[8]">C1_RIGHT_OUT[8]</A>, VCC, GND);


<P> --X4L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~206 at LC_X36_Y13_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X4L2">X4L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[206]">L2_dffs[206]</A>, <A HREF="#L2_dffs[205]">L2_dffs[205]</A>, <A HREF="#L2_dffs[204]">L2_dffs[204]</A>);

<P> --B1_acq_trigger_in_reg[68] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68] at LC_X36_Y13_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[68]">B1_acq_trigger_in_reg[68]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[6]">C1_RIGHT_OUT[6]</A>, VCC, GND);


<P> --X5L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206 at LC_X37_Y11_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X5L2">X5L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[203]">L2_dffs[203]</A>, <A HREF="#L2_dffs[201]">L2_dffs[201]</A>, <A HREF="#L2_dffs[202]">L2_dffs[202]</A>);

<P> --B1_acq_trigger_in_reg[67] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67] at LC_X37_Y11_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[67]">B1_acq_trigger_in_reg[67]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[5]">C1_RIGHT_OUT[5]</A>, VCC, GND);


<P> --X6L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206 at LC_X37_Y11_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X6L2">X6L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[199]">L2_dffs[199]</A>, <A HREF="#L2_dffs[198]">L2_dffs[198]</A>, <A HREF="#L2_dffs[200]">L2_dffs[200]</A>);

<P> --B1_acq_trigger_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66] at LC_X37_Y11_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[66]">B1_acq_trigger_in_reg[66]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[4]">C1_RIGHT_OUT[4]</A>, VCC, GND);


<P> --X3L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~206 at LC_X36_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X3L2">X3L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[208]">L2_dffs[208]</A>, <A HREF="#L2_dffs[207]">L2_dffs[207]</A>, <A HREF="#L2_dffs[209]">L2_dffs[209]</A>);

<P> --B1_acq_trigger_in_reg[69] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69] at LC_X36_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[69]">B1_acq_trigger_in_reg[69]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[7]">C1_RIGHT_OUT[7]</A>, VCC, GND);


<P> --X7L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206 at LC_X28_Y15_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X7L2">X7L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[196]">L2_dffs[196]</A>, <A HREF="#L2_dffs[197]">L2_dffs[197]</A>, <A HREF="#L2_dffs[195]">L2_dffs[195]</A>);

<P> --B1_acq_trigger_in_reg[65] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65] at LC_X28_Y15_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[3]">C1_RIGHT_OUT[3]</A>, VCC, GND);


<P> --X8L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206 at LC_X29_Y15_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X8L2">X8L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[192]">L2_dffs[192]</A>, <A HREF="#L2_dffs[193]">L2_dffs[193]</A>, <A HREF="#L2_dffs[194]">L2_dffs[194]</A>);

<P> --B1_acq_trigger_in_reg[64] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64] at LC_X29_Y15_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[2]">C1_RIGHT_OUT[2]</A>, VCC, GND);


<P> --X9L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206 at LC_X29_Y15_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X9L2">X9L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[190]">L2_dffs[190]</A>, <A HREF="#L2_dffs[191]">L2_dffs[191]</A>, <A HREF="#L2_dffs[189]">L2_dffs[189]</A>);

<P> --B1_acq_trigger_in_reg[63] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63] at LC_X29_Y15_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[1]">C1_RIGHT_OUT[1]</A>, VCC, GND);


<P> --X10L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206 at LC_X38_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X10L2">X10L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[187]">L2_dffs[187]</A>, <A HREF="#L2_dffs[188]">L2_dffs[188]</A>, <A HREF="#L2_dffs[186]">L2_dffs[186]</A>);

<P> --B1_acq_trigger_in_reg[62] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62] at LC_X38_Y14_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[15]">C1_RIGHT_OUT[15]</A>, VCC, GND);


<P> --X11L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206 at LC_X39_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X11L2">X11L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[183]">L2_dffs[183]</A>, <A HREF="#L2_dffs[184]">L2_dffs[184]</A>, <A HREF="#L2_dffs[185]">L2_dffs[185]</A>);

<P> --B1_acq_trigger_in_reg[61] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61] at LC_X39_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[14]">C1_RIGHT_OUT[14]</A>, VCC, GND);


<P> --X12L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206 at LC_X39_Y15_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X12L2">X12L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[180]">L2_dffs[180]</A>, <A HREF="#L2_dffs[182]">L2_dffs[182]</A>, <A HREF="#L2_dffs[181]">L2_dffs[181]</A>);

<P> --B1_acq_trigger_in_reg[60] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60] at LC_X39_Y15_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[13]">C1_RIGHT_OUT[13]</A>, VCC, GND);


<P> --X13L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206 at LC_X39_Y15_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X13L2">X13L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[177]">L2_dffs[177]</A>, <A HREF="#L2_dffs[179]">L2_dffs[179]</A>, <A HREF="#L2_dffs[178]">L2_dffs[178]</A>);

<P> --B1_acq_trigger_in_reg[59] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59] at LC_X39_Y15_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[12]">C1_RIGHT_OUT[12]</A>, VCC, GND);


<P> --X14L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206 at LC_X38_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X14L2">X14L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[174]">L2_dffs[174]</A>, <A HREF="#L2_dffs[175]">L2_dffs[175]</A>, <A HREF="#L2_dffs[176]">L2_dffs[176]</A>);

<P> --B1_acq_trigger_in_reg[58] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58] at LC_X38_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[11]">C1_RIGHT_OUT[11]</A>, VCC, GND);


<P> --X15L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206 at LC_X39_Y13_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X15L2">X15L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[173]">L2_dffs[173]</A>, <A HREF="#L2_dffs[171]">L2_dffs[171]</A>, <A HREF="#L2_dffs[172]">L2_dffs[172]</A>);

<P> --B1_acq_trigger_in_reg[57] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] at LC_X39_Y13_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[10]">C1_RIGHT_OUT[10]</A>, VCC, GND);


<P> --X16L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206 at LC_X40_Y12_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X16L2">X16L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[168]">L2_dffs[168]</A>, <A HREF="#L2_dffs[169]">L2_dffs[169]</A>, <A HREF="#L2_dffs[170]">L2_dffs[170]</A>);

<P> --B1_acq_trigger_in_reg[56] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56] at LC_X40_Y12_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[0]">C1_RIGHT_OUT[0]</A>, VCC, GND);


<P> --X17L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206 at LC_X40_Y13_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X17L2">X17L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[166]">L2_dffs[166]</A>, <A HREF="#L2_dffs[165]">L2_dffs[165]</A>, <A HREF="#L2_dffs[167]">L2_dffs[167]</A>);

<P> --B1_acq_trigger_in_reg[55] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55] at LC_X40_Y13_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[9]">C1_SHIFTIN[9]</A>, VCC, GND);


<P> --X18L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206 at LC_X40_Y13_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X18L2">X18L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[163]">L2_dffs[163]</A>, <A HREF="#L2_dffs[162]">L2_dffs[162]</A>, <A HREF="#L2_dffs[164]">L2_dffs[164]</A>);

<P> --B1_acq_trigger_in_reg[54] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54] at LC_X40_Y13_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[8]">C1_SHIFTIN[8]</A>, VCC, GND);


<P> --X19L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206 at LC_X39_Y12_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X19L2">X19L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[160]">L2_dffs[160]</A>, <A HREF="#L2_dffs[159]">L2_dffs[159]</A>, <A HREF="#L2_dffs[161]">L2_dffs[161]</A>);

<P> --B1_acq_trigger_in_reg[53] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53] at LC_X39_Y12_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[7]">C1_SHIFTIN[7]</A>, VCC, GND);


<P> --X20L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206 at LC_X38_Y12_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X20L2">X20L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[157]">L2_dffs[157]</A>, <A HREF="#L2_dffs[156]">L2_dffs[156]</A>, <A HREF="#L2_dffs[158]">L2_dffs[158]</A>);

<P> --B1_acq_trigger_in_reg[52] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52] at LC_X38_Y12_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[6]">C1_SHIFTIN[6]</A>, VCC, GND);


<P> --X21L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206 at LC_X38_Y12_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X21L2">X21L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[153]">L2_dffs[153]</A>, <A HREF="#L2_dffs[154]">L2_dffs[154]</A>, <A HREF="#L2_dffs[155]">L2_dffs[155]</A>);

<P> --B1_acq_trigger_in_reg[51] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51] at LC_X38_Y12_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[5]">C1_SHIFTIN[5]</A>, VCC, GND);


<P> --X22L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206 at LC_X39_Y19_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X22L2">X22L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[151]">L2_dffs[151]</A>, <A HREF="#L2_dffs[150]">L2_dffs[150]</A>, <A HREF="#L2_dffs[152]">L2_dffs[152]</A>);

<P> --B1_acq_trigger_in_reg[50] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50] at LC_X39_Y19_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[4]">C1_SHIFTIN[4]</A>, VCC, GND);


<P> --X23L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206 at LC_X38_Y19_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X23L2">X23L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[148]">L2_dffs[148]</A>, <A HREF="#L2_dffs[149]">L2_dffs[149]</A>, <A HREF="#L2_dffs[147]">L2_dffs[147]</A>);

<P> --B1_acq_trigger_in_reg[49] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49] at LC_X38_Y19_N9
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[3]">C1_SHIFTIN[3]</A>, VCC, GND);


<P> --X24L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206 at LC_X38_Y19_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X24L2">X24L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[145]">L2_dffs[145]</A>, <A HREF="#L2_dffs[146]">L2_dffs[146]</A>, <A HREF="#L2_dffs[144]">L2_dffs[144]</A>);

<P> --B1_acq_trigger_in_reg[48] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48] at LC_X38_Y19_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[31]">C1_SHIFTIN[31]</A>, VCC, GND);


<P> --X25L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~206 at LC_X38_Y18_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X25L2">X25L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[142]">L2_dffs[142]</A>, <A HREF="#L2_dffs[143]">L2_dffs[143]</A>, <A HREF="#L2_dffs[141]">L2_dffs[141]</A>);

<P> --B1_acq_trigger_in_reg[47] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47] at LC_X38_Y18_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[30]">C1_SHIFTIN[30]</A>, VCC, GND);


<P> --X26L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~206 at LC_X38_Y17_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X26L2">X26L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[139]">L2_dffs[139]</A>, <A HREF="#L2_dffs[140]">L2_dffs[140]</A>, <A HREF="#L2_dffs[138]">L2_dffs[138]</A>);

<P> --B1_acq_trigger_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46] at LC_X38_Y17_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[2]">C1_SHIFTIN[2]</A>, VCC, GND);


<P> --X27L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~206 at LC_X38_Y17_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X27L2">X27L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[135]">L2_dffs[135]</A>, <A HREF="#L2_dffs[137]">L2_dffs[137]</A>, <A HREF="#L2_dffs[136]">L2_dffs[136]</A>);

<P> --B1_acq_trigger_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45] at LC_X38_Y17_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[29]">C1_SHIFTIN[29]</A>, VCC, GND);


<P> --X28L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~206 at LC_X39_Y18_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X28L2">X28L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[133]">L2_dffs[133]</A>, <A HREF="#L2_dffs[134]">L2_dffs[134]</A>, <A HREF="#L2_dffs[132]">L2_dffs[132]</A>);

<P> --B1_acq_trigger_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44] at LC_X39_Y18_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[28]">C1_SHIFTIN[28]</A>, VCC, GND);


<P> --X29L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~206 at LC_X39_Y17_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X29L2">X29L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[130]">L2_dffs[130]</A>, <A HREF="#L2_dffs[131]">L2_dffs[131]</A>, <A HREF="#L2_dffs[129]">L2_dffs[129]</A>);

<P> --B1_acq_trigger_in_reg[43] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43] at LC_X39_Y17_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[27]">C1_SHIFTIN[27]</A>, VCC, GND);


<P> --X30L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~206 at LC_X39_Y17_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X30L2">X30L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[126]">L2_dffs[126]</A>, <A HREF="#L2_dffs[128]">L2_dffs[128]</A>, <A HREF="#L2_dffs[127]">L2_dffs[127]</A>);

<P> --B1_acq_trigger_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42] at LC_X39_Y17_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[26]">C1_SHIFTIN[26]</A>, VCC, GND);


<P> --X31L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~206 at LC_X40_Y17_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X31L2">X31L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[125]">L2_dffs[125]</A>, <A HREF="#L2_dffs[124]">L2_dffs[124]</A>, <A HREF="#L2_dffs[123]">L2_dffs[123]</A>);

<P> --B1_acq_trigger_in_reg[41] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41] at LC_X40_Y17_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[25]">C1_SHIFTIN[25]</A>, VCC, GND);


<P> --X32L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206 at LC_X41_Y16_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X32L2">X32L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[121]">L2_dffs[121]</A>, <A HREF="#L2_dffs[122]">L2_dffs[122]</A>, <A HREF="#L2_dffs[120]">L2_dffs[120]</A>);

<P> --B1_acq_trigger_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40] at LC_X41_Y16_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[24]">C1_SHIFTIN[24]</A>, VCC, GND);


<P> --X33L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206 at LC_X41_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X33L2">X33L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[117]">L2_dffs[117]</A>, <A HREF="#L2_dffs[119]">L2_dffs[119]</A>, <A HREF="#L2_dffs[118]">L2_dffs[118]</A>);

<P> --B1_acq_trigger_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39] at LC_X41_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[23]">C1_SHIFTIN[23]</A>, VCC, GND);


<P> --X34L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206 at LC_X42_Y15_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X34L2">X34L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[115]">L2_dffs[115]</A>, <A HREF="#L2_dffs[116]">L2_dffs[116]</A>, <A HREF="#L2_dffs[114]">L2_dffs[114]</A>);

<P> --B1_acq_trigger_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38] at LC_X42_Y15_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[22]">C1_SHIFTIN[22]</A>, VCC, GND);


<P> --X35L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206 at LC_X41_Y15_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X35L2">X35L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[111]">L2_dffs[111]</A>, <A HREF="#L2_dffs[113]">L2_dffs[113]</A>, <A HREF="#L2_dffs[112]">L2_dffs[112]</A>);

<P> --B1_acq_trigger_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37] at LC_X41_Y15_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[21]">C1_SHIFTIN[21]</A>, VCC, GND);


<P> --X36L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206 at LC_X41_Y15_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X36L2">X36L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[109]">L2_dffs[109]</A>, <A HREF="#L2_dffs[110]">L2_dffs[110]</A>, <A HREF="#L2_dffs[108]">L2_dffs[108]</A>);

<P> --B1_acq_trigger_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36] at LC_X41_Y15_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[20]">C1_SHIFTIN[20]</A>, VCC, GND);


<P> --X37L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206 at LC_X40_Y15_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X37L2">X37L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[106]">L2_dffs[106]</A>, <A HREF="#L2_dffs[107]">L2_dffs[107]</A>, <A HREF="#L2_dffs[105]">L2_dffs[105]</A>);

<P> --B1_acq_trigger_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35] at LC_X40_Y15_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[1]">C1_SHIFTIN[1]</A>, VCC, GND);


<P> --X38L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~206 at LC_X40_Y16_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X38L2">X38L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[103]">L2_dffs[103]</A>, <A HREF="#L2_dffs[104]">L2_dffs[104]</A>, <A HREF="#L2_dffs[102]">L2_dffs[102]</A>);

<P> --B1_acq_trigger_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34] at LC_X40_Y16_N2
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[19]">C1_SHIFTIN[19]</A>, VCC, GND);


<P> --X39L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206 at LC_X40_Y16_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X39L2">X39L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[100]">L2_dffs[100]</A>, <A HREF="#L2_dffs[101]">L2_dffs[101]</A>, <A HREF="#L2_dffs[99]">L2_dffs[99]</A>);

<P> --B1_acq_trigger_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33] at LC_X40_Y16_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[18]">C1_SHIFTIN[18]</A>, VCC, GND);


<P> --X40L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~206 at LC_X39_Y16_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X40L2">X40L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[97]">L2_dffs[97]</A>, <A HREF="#L2_dffs[98]">L2_dffs[98]</A>, <A HREF="#L2_dffs[96]">L2_dffs[96]</A>);

<P> --B1_acq_trigger_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32] at LC_X39_Y16_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[17]">C1_SHIFTIN[17]</A>, VCC, GND);


<P> --X41L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206 at LC_X30_Y15_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X41L2">X41L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[94]">L2_dffs[94]</A>, <A HREF="#L2_dffs[95]">L2_dffs[95]</A>, <A HREF="#L2_dffs[93]">L2_dffs[93]</A>);

<P> --B1_acq_trigger_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31] at LC_X30_Y15_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[16]">C1_SHIFTIN[16]</A>, VCC, GND);


<P> --X42L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~206 at LC_X31_Y15_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X42L2">X42L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[90]">L2_dffs[90]</A>, <A HREF="#L2_dffs[92]">L2_dffs[92]</A>, <A HREF="#L2_dffs[91]">L2_dffs[91]</A>);

<P> --B1_acq_trigger_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30] at LC_X31_Y15_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[15]">C1_SHIFTIN[15]</A>, VCC, GND);


<P> --X43L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206 at LC_X31_Y15_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X43L2">X43L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[87]">L2_dffs[87]</A>, <A HREF="#L2_dffs[89]">L2_dffs[89]</A>, <A HREF="#L2_dffs[88]">L2_dffs[88]</A>);

<P> --B1_acq_trigger_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29] at LC_X31_Y15_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[14]">C1_SHIFTIN[14]</A>, VCC, GND);


<P> --X44L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206 at LC_X32_Y14_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X44L2">X44L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[85]">L2_dffs[85]</A>, <A HREF="#L2_dffs[86]">L2_dffs[86]</A>, <A HREF="#L2_dffs[84]">L2_dffs[84]</A>);

<P> --B1_acq_trigger_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28] at LC_X32_Y14_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[13]">C1_SHIFTIN[13]</A>, VCC, GND);


<P> --X45L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206 at LC_X32_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X45L2">X45L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[81]">L2_dffs[81]</A>, <A HREF="#L2_dffs[83]">L2_dffs[83]</A>, <A HREF="#L2_dffs[82]">L2_dffs[82]</A>);

<P> --B1_acq_trigger_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27] at LC_X32_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[12]">C1_SHIFTIN[12]</A>, VCC, GND);


<P> --X46L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206 at LC_X31_Y13_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X46L2">X46L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[79]">L2_dffs[79]</A>, <A HREF="#L2_dffs[78]">L2_dffs[78]</A>, <A HREF="#L2_dffs[80]">L2_dffs[80]</A>);

<P> --B1_acq_trigger_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26] at LC_X31_Y13_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[11]">C1_SHIFTIN[11]</A>, VCC, GND);


<P> --X47L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206 at LC_X31_Y12_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X47L2">X47L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[77]">L2_dffs[77]</A>, <A HREF="#L2_dffs[75]">L2_dffs[75]</A>, <A HREF="#L2_dffs[76]">L2_dffs[76]</A>);

<P> --B1_acq_trigger_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25] at LC_X31_Y12_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[10]">C1_SHIFTIN[10]</A>, VCC, GND);


<P> --X48L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206 at LC_X31_Y12_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X48L2">X48L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[72]">L2_dffs[72]</A>, <A HREF="#L2_dffs[74]">L2_dffs[74]</A>, <A HREF="#L2_dffs[73]">L2_dffs[73]</A>);

<P> --B1_acq_trigger_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24] at LC_X31_Y12_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_SHIFTIN[0]">C1_SHIFTIN[0]</A>, VCC, GND);


<P> --X49L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206 at LC_X31_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X49L2">X49L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[71]">L2_dffs[71]</A>, <A HREF="#L2_dffs[70]">L2_dffs[70]</A>, <A HREF="#L2_dffs[69]">L2_dffs[69]</A>);

<P> --B1_acq_trigger_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23] at LC_X31_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A>, VCC, GND);


<P> --X50L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206 at LC_X30_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X50L2">X50L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[66]">L2_dffs[66]</A>, <A HREF="#L2_dffs[67]">L2_dffs[67]</A>, <A HREF="#L2_dffs[68]">L2_dffs[68]</A>);

<P> --B1_acq_trigger_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22] at LC_X30_Y14_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_COUNT[6]">C1_COUNT[6]</A>, VCC, GND);


<P> --X51L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206 at LC_X30_Y13_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X51L2">X51L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[63]">L2_dffs[63]</A>, <A HREF="#L2_dffs[65]">L2_dffs[65]</A>, <A HREF="#L2_dffs[64]">L2_dffs[64]</A>);

<P> --B1_acq_trigger_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21] at LC_X30_Y13_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_COUNT[5]">C1_COUNT[5]</A>, VCC, GND);


<P> --X52L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206 at LC_X31_Y17_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X52L2">X52L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[61]">L2_dffs[61]</A>, <A HREF="#L2_dffs[62]">L2_dffs[62]</A>, <A HREF="#L2_dffs[60]">L2_dffs[60]</A>);

<P> --B1_acq_trigger_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20] at LC_X31_Y17_N5
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_COUNT[4]">C1_COUNT[4]</A>, VCC, GND);


<P> --X53L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206 at LC_X32_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X53L2">X53L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[58]">L2_dffs[58]</A>, <A HREF="#L2_dffs[59]">L2_dffs[59]</A>, <A HREF="#L2_dffs[57]">L2_dffs[57]</A>);

<P> --B1_acq_trigger_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19] at LC_X32_Y16_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_COUNT[3]">C1_COUNT[3]</A>, VCC, GND);


<P> --X54L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206 at LC_X32_Y17_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X54L2">X54L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[54]">L2_dffs[54]</A>, <A HREF="#L2_dffs[55]">L2_dffs[55]</A>, <A HREF="#L2_dffs[56]">L2_dffs[56]</A>);

<P> --B1_acq_trigger_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] at LC_X32_Y17_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_COUNT[2]">C1_COUNT[2]</A>, VCC, GND);


<P> --X55L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206 at LC_X32_Y13_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X55L2">X55L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[52]">L2_dffs[52]</A>, <A HREF="#L2_dffs[53]">L2_dffs[53]</A>, <A HREF="#L2_dffs[51]">L2_dffs[51]</A>);

<P> --B1_acq_trigger_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17] at LC_X32_Y13_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_COUNT[1]">C1_COUNT[1]</A>, VCC, GND);


<P> --X56L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206 at LC_X32_Y13_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X56L2">X56L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[49]">L2_dffs[49]</A>, <A HREF="#L2_dffs[50]">L2_dffs[50]</A>, <A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>);

<P> --L2_dffs[48] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] at LC_X32_Y13_N7
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="L2_dffs[48]">L2_dffs[48]</A> = AMPP_FUNCTION(<A HREF="#A1L6">A1L6</A>, <A HREF="#L2_dffs[49]">L2_dffs[49]</A>, !<A HREF="#B1_reset_all">B1_reset_all</A>, GND, <A HREF="#H1_trigger_setup_ena">H1_trigger_setup_ena</A>);


<P> --X57L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206 at LC_X35_Y12_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X57L2">X57L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[45]">L2_dffs[45]</A>, <A HREF="#L2_dffs[47]">L2_dffs[47]</A>, <A HREF="#L2_dffs[46]">L2_dffs[46]</A>);

<P> --B1_acq_trigger_in_reg[15] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15] at LC_X35_Y12_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[9]">C1_LEFT_OUT[9]</A>, VCC, GND);


<P> --X58L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206 at LC_X36_Y12_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X58L2">X58L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[42]">L2_dffs[42]</A>, <A HREF="#L2_dffs[43]">L2_dffs[43]</A>, <A HREF="#L2_dffs[44]">L2_dffs[44]</A>);

<P> --B1_acq_trigger_in_reg[14] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14] at LC_X36_Y12_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[8]">C1_LEFT_OUT[8]</A>, VCC, GND);


<P> --X59L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206 at LC_X36_Y12_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X59L2">X59L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[41]">L2_dffs[41]</A>, <A HREF="#L2_dffs[39]">L2_dffs[39]</A>, <A HREF="#L2_dffs[40]">L2_dffs[40]</A>);

<P> --B1_acq_trigger_in_reg[13] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13] at LC_X36_Y12_N8
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[7]">C1_LEFT_OUT[7]</A>, VCC, GND);


<P> --X60L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206 at LC_X35_Y13_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X60L2">X60L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[37]">L2_dffs[37]</A>, <A HREF="#L2_dffs[36]">L2_dffs[36]</A>, <A HREF="#L2_dffs[38]">L2_dffs[38]</A>);

<P> --B1_acq_trigger_in_reg[12] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] at LC_X35_Y13_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[6]">C1_LEFT_OUT[6]</A>, VCC, GND);


<P> --X61L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206 at LC_X32_Y19_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X61L2">X61L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[35]">L2_dffs[35]</A>, <A HREF="#L2_dffs[33]">L2_dffs[33]</A>, <A HREF="#L2_dffs[34]">L2_dffs[34]</A>);

<P> --B1_acq_trigger_in_reg[11] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] at LC_X32_Y19_N4
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[5]">C1_LEFT_OUT[5]</A>, VCC, GND);


<P> --X62L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206 at LC_X32_Y18_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X62L2">X62L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[31]">L2_dffs[31]</A>, <A HREF="#L2_dffs[32]">L2_dffs[32]</A>, <A HREF="#L2_dffs[30]">L2_dffs[30]</A>);

<P> --B1_acq_trigger_in_reg[10] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] at LC_X32_Y18_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[4]">C1_LEFT_OUT[4]</A>, VCC, GND);


<P> --X63L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206 at LC_X32_Y18_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X63L2">X63L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[27]">L2_dffs[27]</A>, <A HREF="#L2_dffs[29]">L2_dffs[29]</A>, <A HREF="#L2_dffs[28]">L2_dffs[28]</A>);

<P> --B1_acq_trigger_in_reg[9] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9] at LC_X32_Y18_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[3]">C1_LEFT_OUT[3]</A>, VCC, GND);


<P> --X64L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206 at LC_X35_Y13_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X64L2">X64L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[24]">L2_dffs[24]</A>, <A HREF="#L2_dffs[25]">L2_dffs[25]</A>, <A HREF="#L2_dffs[26]">L2_dffs[26]</A>);

<P> --B1_acq_trigger_in_reg[8] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8] at LC_X35_Y13_N6
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[2]">C1_LEFT_OUT[2]</A>, VCC, GND);


<P> --X65L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206 at LC_X35_Y17_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X65L2">X65L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[22]">L2_dffs[22]</A>, <A HREF="#L2_dffs[21]">L2_dffs[21]</A>, <A HREF="#L2_dffs[23]">L2_dffs[23]</A>);

<P> --B1_acq_trigger_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7] at LC_X35_Y17_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[1]">C1_LEFT_OUT[1]</A>, VCC, GND);


<P> --X66L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206 at LC_X35_Y19_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X66L2">X66L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[20]">L2_dffs[20]</A>, <A HREF="#L2_dffs[19]">L2_dffs[19]</A>, <A HREF="#L2_dffs[18]">L2_dffs[18]</A>);

<P> --B1_acq_trigger_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] at LC_X35_Y19_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[15]">C1_LEFT_OUT[15]</A>, VCC, GND);


<P> --X67L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206 at LC_X36_Y19_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X67L2">X67L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[15]">L2_dffs[15]</A>, <A HREF="#L2_dffs[17]">L2_dffs[17]</A>, <A HREF="#L2_dffs[16]">L2_dffs[16]</A>);

<P> --B1_acq_trigger_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5] at LC_X36_Y19_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[14]">C1_LEFT_OUT[14]</A>, VCC, GND);


<P> --X68L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206 at LC_X36_Y19_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X68L2">X68L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[13]">L2_dffs[13]</A>, <A HREF="#L2_dffs[14]">L2_dffs[14]</A>, <A HREF="#L2_dffs[12]">L2_dffs[12]</A>);

<P> --B1_acq_trigger_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] at LC_X36_Y19_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[13]">C1_LEFT_OUT[13]</A>, VCC, GND);


<P> --X69L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206 at LC_X36_Y18_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X69L2">X69L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[10]">L2_dffs[10]</A>, <A HREF="#L2_dffs[11]">L2_dffs[11]</A>, <A HREF="#L2_dffs[9]">L2_dffs[9]</A>);

<P> --B1_acq_trigger_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] at LC_X36_Y18_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[12]">C1_LEFT_OUT[12]</A>, VCC, GND);


<P> --X70L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206 at LC_X37_Y18_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X70L2">X70L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[6]">L2_dffs[6]</A>, <A HREF="#L2_dffs[7]">L2_dffs[7]</A>, <A HREF="#L2_dffs[8]">L2_dffs[8]</A>);

<P> --B1_acq_trigger_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2] at LC_X37_Y18_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[11]">C1_LEFT_OUT[11]</A>, VCC, GND);


<P> --X71L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~206 at LC_X37_Y18_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X71L2">X71L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[3]">L2_dffs[3]</A>, <A HREF="#L2_dffs[5]">L2_dffs[5]</A>, <A HREF="#L2_dffs[4]">L2_dffs[4]</A>);

<P> --B1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1] at LC_X37_Y18_N0
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[10]">C1_LEFT_OUT[10]</A>, VCC, GND);


<P> --X72L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206 at LC_X35_Y17_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X72L2">X72L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[0]">L2_dffs[0]</A>, <A HREF="#L2_dffs[1]">L2_dffs[1]</A>, <A HREF="#L2_dffs[2]">L2_dffs[2]</A>);

<P> --B1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] at LC_X35_Y17_N3
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_LEFT_OUT[0]">C1_LEFT_OUT[0]</A>, VCC, GND);


<P> --X1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~209 at LC_X35_Y18_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="X1L2">X1L2</A> = AMPP_FUNCTION(<A HREF="#L2_dffs[213]">L2_dffs[213]</A>, <A HREF="#L2_dffs[214]">L2_dffs[214]</A>, <A HREF="#L2_dffs[215]">L2_dffs[215]</A>);

<P> --B1_acq_trigger_in_reg[71] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71] at LC_X35_Y18_N1
<P> --operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

<P><A NAME="B1_acq_trigger_in_reg[71]">B1_acq_trigger_in_reg[71]</A> = AMPP_FUNCTION(<A HREF="#12_288MHz">12_288MHz</A>, <A HREF="#C1_RIGHT_OUT[9]">C1_RIGHT_OUT[9]</A>, VCC, GND);


<P> --A1L21 is ~GND at LC_X21_Y16_N9
<P> --operation mode is normal

<P><A NAME="A1L21">A1L21</A> = GND;


<P> --12_288MHz is 12_288MHz at PIN_B12
<P> --operation mode is input

<P><A NAME="12_288MHz">12_288MHz</A> = INPUT();





<P> --DOUT is DOUT at PIN_F13
<P> --operation mode is input

<P><A NAME="DOUT">DOUT</A> = INPUT();


<P> --DIN is DIN at PIN_E16
<P> --operation mode is output

<P><A NAME="DIN">DIN</A> = OUTPUT(<A HREF="#C1_SHIFTOUT[31]">C1_SHIFTOUT[31]</A>);


<P> --BCKIN is BCKIN at PIN_F16
<P> --operation mode is output

<P><A NAME="BCKIN">BCKIN</A> = OUTPUT(<A HREF="#C1_COUNT[2]">C1_COUNT[2]</A>);


<P> --LRCIN is LRCIN at PIN_F15
<P> --operation mode is output

<P><A NAME="LRCIN">LRCIN</A> = OUTPUT(<A HREF="#C1_LRCOUT_INT">C1_LRCOUT_INT</A>);


<P> --RESETn is RESETn at PIN_F14
<P> --operation mode is output

<P><A NAME="RESETn">RESETn</A> = OUTPUT(VCC);






</body></html>