entity SpiMaster(
        clk: in,
        rst: in,
        tx_trigger: in,
        tx_ready: out,
        tx_byte: in,
        rx_byte: out,
        spi_clk: out,
        spi_tx: out,
        spi_rx: out) {
    // Internal state.
    SpiState = enum('IDLE', 'DATA', 'FINISH')
    state = Signal(SpiState.IDLE)

    # Internal signals.
    read_index = Signal(intbv(0, min=0, max=8))
    internal_clk = Signal(bool(0))

    # Generate SPI signal from internal clock + SPI state.
    always {
        if state == SpiState.DATA {
            spi_clk = internal_clk;
        } else {
            spi_clk = 0;
        }
    }

    div = 4
    div_idx = Signal(intbv(0, min=0, max=div))

    # Generate divided SPI clock.
    on clk.negedge {
        reset rst {
            if div_idx == div - 1 {
                internal_clk <= !internal_clk;
                div_idx <= 0;
            } else {
                div_idx <= div_idx + 1;
            }
        }
    }

    // Sample read values from positive clock edge.
    on internal_clk.posedge {
        reset rst {
            if state == SpiState.DATA {
                rx_byte[read_index] <= spi_rx;
            }
        }
    }

    // SPI output state machine.
    on internal_clk.negedge {
        reset rst {
            fsm {
                spi_tx <= 0;
                await tx_trigger;

                // Start sequence.
                read_index <= 7;
                spi_tx <= tx_byte[7];
                tx_ready <= 0;
                yield;

                // Continue.
                while read_index > 0 {
                    spi_tx <= tx_byte[read_index - 1];
                    read_index <= read_index - 1;
                    yield;
                }

                tx_ready <= 1;
                loop {
                    yield;
                }
            }
        }
    }
}
