Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 23:59:45 2025
| Host         : CHRIS-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_datapath_control_sets_placed.rpt
| Design       : fpga_datapath
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   259 |
|    Minimum number of control sets                        |   259 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   259 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |   256 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            2 |
| Yes          | No                    | No                     |            2048 |         1056 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------+------------------+------------------+----------------+--------------+
| ~clock_IBUF_BUFG |                                            |                  |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG |                                            | start_reg        |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_10[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_2[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_8[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_14[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_17[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_4[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_6[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_0[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_1[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_11[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_12[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_15[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_7[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_18[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_10[0] |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_5[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_3[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_8[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_13[0] |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_22[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_6[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_1[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_11[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_12[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_13[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_19[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_15[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_10[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_16[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_18[0] |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_19[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_12[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_11[0] |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_15[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_14[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_5[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_9[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_16[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_20[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_3[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_9[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_21[0] |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_13[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_7[0]  |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_2[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_0[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_1[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_14[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[126][7]_i_3_0[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_2[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_17[0] |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[127][7]_i_3_4[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_5[0]  |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_5[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_1[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_6[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_12[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_2[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_14[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_8[0]  |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_5[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_21[0] |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_13[0] |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_14[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_4[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_6[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_0[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_9[0]  |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_15[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_1[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_1[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_10[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_12[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_16[0] |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_19[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_20[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_22[0] |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_11[0] |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_9[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_0[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_10[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_7[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_12[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_11[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_14[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_22[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_7[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_4[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_9[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_13[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_3[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_16[0] |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_15[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[192][7]_i_3_0[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_18[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_7[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_17[0] |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_18[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_19[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_0[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_13[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_2[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_2[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_15[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_17[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_20[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_21[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_4[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_8[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_10[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_3[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_6[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_3[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[190][7]_i_3_8[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[191][7]_i_3_11[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[159][7]_i_3_20[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[240][7]_i_3_1[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[224][7]_i_3_0[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_3[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_6[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_9[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[239][7]_i_4_0[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_7[0]  |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_5[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[248][7]_i_3_0[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[232][7]_i_3_2[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_4[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[232][7]_i_3_0[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[239][7]_i_4_1[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[232][7]_i_3_1[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_21[0] |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[223][7]_i_3_8[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[240][7]_i_3_0[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[244][7]_i_3_0[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[244][7]_i_3_1[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[251][7]_i_3_1[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[251][7]_i_3_2[0]  |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[251][7]_i_3_5[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[251][7]_i_3_3[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[251][7]_i_3_0[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[251][7]_i_3_8[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[251][7]_i_3_7[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[251][7]_i_3_6[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[251][7]_i_3_4[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/pc_out_reg[5]_1[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/pc_out_reg[5]_0[0]   |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[254][7]_i_3_1[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[254][7]_i_3_0[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[254][7]_i_5_0[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_3_0[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_7_3[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_7_2[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_3_2[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_3_6[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_3_8[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_5_1[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_5_4[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_3_7[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_3_4[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_5_0[0]  |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_7_0[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_5_5[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_3_3[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_7_1[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_5_2[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_3_1[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_7_4[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_5_3[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_6_0[0]  |                  |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_4_0[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[255][7]_i_3_5[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_14[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_11[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_13[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_10[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_0[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_1[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_12[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_15[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_16[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_18[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_19[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_2[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_21[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_3[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_5[0]   |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_4[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_17[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_20[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_22[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_7[0]   |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_15[0]  |                  |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[60][7]_i_3_1[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_9[0]   |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_7[0]   |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_15[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_12[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_7[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_13[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_2[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_6[0]   |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_11[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_14[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_6[0]   |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_12[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_14[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_11[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_15[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_10[0]  |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_10[0]  |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_4[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_0[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_17[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_4[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_5[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[60][7]_i_3_0[0]   |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_8[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[96][7]_i_3_0[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[96][7]_i_3_1[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_9[0]   |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_12[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_8[0]   |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_10[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_8[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_8[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_2[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_20[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_1[0]   |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_4[0]   |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_9[0]   |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_5[0]   |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_0[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_13[0]  |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_18[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_22[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_21[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_3[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[31][7]_i_3_6[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_1[0]   |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_16[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_7[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_14[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_6[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_0[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_9[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_11[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_3[0]   |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_16[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_19[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_2[0]   |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[62][7]_i_3_5[0]   |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_1[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[95][7]_i_3_3[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[96][7]_i_3_2[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/E[0]                 |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/DM[63][7]_i_3_13[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | datapath_inst/pc_inst/write_enable         |                  |                4 |             32 |         8.00 |
+------------------+--------------------------------------------+------------------+------------------+----------------+--------------+


