// Seed: 136802355
module module_0 ();
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input tri1 id_2,
    input wand id_3,
    output supply0 id_4,
    input supply0 id_5
);
  logic id_7;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    input wand id_3,
    input wand id_4,
    input wire id_5,
    input tri id_6,
    input supply1 id_7,
    input supply1 id_8,
    output supply0 id_9,
    output wor id_10,
    output tri0 id_11,
    output supply1 id_12,
    input tri id_13,
    output tri1 id_14,
    output tri0 id_15,
    output uwire id_16,
    input supply1 id_17#(
        .id_20(-1),
        .id_21(^1),
        .id_22(1),
        .id_23(1),
        .id_24(1),
        .id_25(1),
        .id_26(1),
        .id_27(1)
    ),
    input tri1 id_18
);
  wire id_28, id_29;
  module_0 modCall_1 ();
endmodule
