# Computer Architecture Project

Design and Verification of a Pipelined RISC Processor in Verilog
