(pcb "C:\Users\mosae\Documents\KiCAD Projects\Nothing\Nothing\Nothing.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.10)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  153035 -182880  109220 -182880  109220 -24130  153035 -24130
            153035 -182880)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_TO_SOT_THT:TO-220-3_Horizontal_TabDown"
      (place U3 114300 -45720 front 0 (PN L7805))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D1 130810 -59690 front 270 (PN DIODE))
    )
    (component Battery:BatteryHolder_MPD_BA9VPC_1xPP3
      (place BT1 138430 -125730 front 270 (PN Battery_Cell))
    )
    (component "TerminalBlock:TerminalBlock_bornier-2_P5.08mm"
      (place M1 147955 -69850 front 90 (PN Motor_DC))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (place C3 112395 -53340 front 0 (PN CP1))
      (place C2 119380 -53340 front 0 (PN CP1))
    )
    (component CustomFootprints:Potentiometer_WH148
      (place RV1 140335 -107395 front 90 (PN R_POT))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (place U1 130175 -80010 front 0 (PN "ATtiny85-20PU"))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (place U2 130175 -96520 front 0 (PN 74HC595))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 113030 -80645 front 270 (PN R_Network08))
    )
    (component LED_THT:LED_D5.0mm
      (place D9 121285 -114300 front 90 (PN LED))
      (place D8 121285 -107315 front 90 (PN LED))
      (place D7 121285 -100330 front 90 (PN LED))
      (place D6 121285 -93345 front 90 (PN LED))
      (place D5 121285 -86360 front 90 (PN LED))
      (place D4 121285 -79375 front 90 (PN LED))
      (place D3 121285 -72390 front 90 (PN LED))
      (place D2 121285 -65405 front 90 (PN LED))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C1 137795 -69850 front 90 (PN C))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 147955 -86360 front 90 (PN 2N7000))
    )
  )
  (library
    (image "Package_TO_SOT_THT:TO-220-3_Horizontal_TabDown"
      (outline (path signal 50  7790 19710  -2710 19710))
      (outline (path signal 50  7790 -1250  7790 19710))
      (outline (path signal 50  -2710 -1250  7790 -1250))
      (outline (path signal 50  -2710 19710  -2710 -1250))
      (outline (path signal 120  5080 3690  5080 1150))
      (outline (path signal 120  2540 3690  2540 1150))
      (outline (path signal 120  0 3690  0 1150))
      (outline (path signal 120  7660 19580  7660 3690))
      (outline (path signal 120  -2580 19580  -2580 3690))
      (outline (path signal 120  -2580 19580  7660 19580))
      (outline (path signal 120  -2580 3690  7660 3690))
      (outline (path signal 100  5080 3810  5080 0))
      (outline (path signal 100  2540 3810  2540 0))
      (outline (path signal 100  0 3810  0 0))
      (outline (path signal 100  7540 3810  -2460 3810))
      (outline (path signal 100  7540 13060  7540 3810))
      (outline (path signal 100  -2460 13060  7540 13060))
      (outline (path signal 100  -2460 3810  -2460 13060))
      (outline (path signal 100  7540 13060  -2460 13060))
      (outline (path signal 100  7540 19460  7540 13060))
      (outline (path signal 100  -2460 19460  7540 19460))
      (outline (path signal 100  -2460 13060  -2460 19460))
      (outline (path signal 100  4390 16660  4307.81 16114.7  4068.54 15617.9  3693.46 15213.6
            3215.88 14937.9  2678.25 14815.2  2128.34 14856.4  1615 15057.9
            1183.85 15401.7  873.208 15857.3  710.663 16384.3  710.663 16935.7
            873.208 17462.7  1183.85 17918.3  1615 18262.1  2128.34 18463.6
            2678.25 18504.8  3215.88 18382.1  3693.46 18106.4  4068.54 17702.1
            4307.81 17205.3  4390 16660))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
      (pin Oval[A]Pad_3500x3500_um @1 2540 16660)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image Battery:BatteryHolder_MPD_BA9VPC_1xPP3
      (outline (path signal 100  -1950 -450  -1500 0))
      (outline (path signal 100  -1500 0  -1950 450))
      (outline (path signal 120  -2400 5550  600 5550))
      (outline (path signal 120  -2400 5550  -2400 2550))
      (outline (path signal 120  -2060 -19380  -2060 -14700))
      (outline (path signal 120  -2060 -2650  -2060 -11000))
      (outline (path signal 120  -2060 5210  -2060 2650))
      (outline (path signal 120  3540 5210  -2060 5210))
      (outline (path signal 120  3540 9310  3540 5210))
      (outline (path signal 120  53100 9310  3540 9310))
      (outline (path signal 120  3540 -19380  -2060 -19380))
      (outline (path signal 120  3540 -22280  3540 -19380))
      (outline (path signal 120  53100 -22280  3540 -22280))
      (outline (path signal 120  53100 -22280  53100 9310))
      (outline (path signal 100  -1950 -19270  -1950 5100))
      (outline (path signal 100  52990 -22170  52990 9200))
      (outline (path signal 100  3650 -22170  52990 -22170))
      (outline (path signal 100  3650 9200  52990 9200))
      (outline (path signal 100  3650 5100  -1950 5100))
      (outline (path signal 100  3650 5100  3650 9200))
      (outline (path signal 100  3650 -19270  -1950 -19270))
      (outline (path signal 100  3650 -22170  3650 -19270))
      (outline (path signal 50  -2450 9700  53490 9700))
      (outline (path signal 50  -2450 -22670  53490 -22670))
      (outline (path signal 50  -2450 9700  -2450 -22670))
      (outline (path signal 50  53490 -22670  53490 9700))
      (pin Round[A]Pad_2300_um @1 39260 -17620)
      (pin Round[A]Pad_2300_um @2 12290 -17620)
      (pin Round[A]Pad_2300_um @3 25780 4730)
      (pin Oval[A]Pad_2410x4020_um 2 0 -12880)
      (pin Rect[A]Pad_2410x4020_um 1 0 0)
    )
    (image "TerminalBlock:TerminalBlock_bornier-2_P5.08mm"
      (outline (path signal 100  -2410 -2550  7490 -2550))
      (outline (path signal 100  -2460 3750  -2460 -3750))
      (outline (path signal 100  -2460 -3750  7540 -3750))
      (outline (path signal 100  7540 -3750  7540 3750))
      (outline (path signal 100  7540 3750  -2460 3750))
      (outline (path signal 120  7620 -2540  -2540 -2540))
      (outline (path signal 120  7620 -3810  7620 3810))
      (outline (path signal 120  7620 3810  -2540 3810))
      (outline (path signal 120  -2540 3810  -2540 -3810))
      (outline (path signal 120  -2540 -3810  7620 -3810))
      (outline (path signal 50  -2710 4000  7790 4000))
      (outline (path signal 50  -2710 4000  -2710 -4000))
      (outline (path signal 50  7790 -4000  7790 4000))
      (outline (path signal 50  7790 -4000  -2710 -4000))
      (pin Round[A]Pad_3000_um 2 5080 0)
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 100  3500 0  3421.46 -621.725  3190.77 -1204.38  2822.42 -1711.37
            2339.57 -2110.82  1772.54 -2377.64  1156.98 -2495.07  531.547 -2455.72
            -64.448 -2262.07  -593.56 -1926.28  -1022.54 -1469.46  -1324.44 -920.311
            -1480.29 -313.333  -1480.29 313.333  -1324.44 920.311  -1022.54 1469.46
            -593.56 1926.28  -64.448 2262.07  531.547 2455.72  1156.98 2495.07
            1772.54 2377.64  2339.57 2110.82  2822.42 1711.37  3190.77 1204.38
            3421.46 621.725  3500 0))
      (outline (path signal 120  3620 0  3537.69 -651.568  3295.92 -1262.19  2909.9 -1793.51
            2403.87 -2212.14  1809.62 -2491.77  1164.51 -2614.83  509.061 -2573.59
            -115.542 -2370.65  -670.051 -2018.74  -1119.62 -1540  -1436.01 -964.486
            -1599.34 -328.373  -1599.34 328.373  -1436.01 964.486  -1119.62 1540
            -670.051 2018.74  -115.542 2370.65  509.061 2573.59  1164.51 2614.83
            1809.62 2491.77  2403.87 2212.14  2909.9 1793.51  3295.92 1262.19
            3537.69 651.568  3620 0))
      (outline (path signal 50  3750 0  3670.09 -658.118  3435 -1277.99  3058.41 -1823.59
            2562.18 -2263.21  1975.16 -2571.3  1331.48 -2729.95  668.524 -2729.95
            24.837 -2571.3  -562.178 -2263.21  -1058.4 -1823.59  -1435 -1277.99
            -1670.09 -658.118  -1750 0  -1670.09 658.118  -1435 1277.99
            -1058.4 1823.59  -562.178 2263.21  24.837 2571.3  668.524 2729.95
            1331.48 2729.95  1975.16 2571.3  2562.18 2263.21  3058.41 1823.59
            3435 1277.99  3670.09 658.118  3750 0))
      (outline (path signal 100  -1133.61 1087.5  -633.605 1087.5))
      (outline (path signal 100  -883.605 1337.5  -883.605 837.5))
      (outline (path signal 120  1000 -1040  1000 -2580))
      (outline (path signal 120  1000 2580  1000 1040))
      (outline (path signal 120  1040 -1040  1040 -2580))
      (outline (path signal 120  1040 2580  1040 1040))
      (outline (path signal 120  1080 2579  1080 1040))
      (outline (path signal 120  1080 -1040  1080 -2579))
      (outline (path signal 120  1120 2578  1120 1040))
      (outline (path signal 120  1120 -1040  1120 -2578))
      (outline (path signal 120  1160 2576  1160 1040))
      (outline (path signal 120  1160 -1040  1160 -2576))
      (outline (path signal 120  1200 2573  1200 1040))
      (outline (path signal 120  1200 -1040  1200 -2573))
      (outline (path signal 120  1240 2569  1240 1040))
      (outline (path signal 120  1240 -1040  1240 -2569))
      (outline (path signal 120  1280 2565  1280 1040))
      (outline (path signal 120  1280 -1040  1280 -2565))
      (outline (path signal 120  1320 2561  1320 1040))
      (outline (path signal 120  1320 -1040  1320 -2561))
      (outline (path signal 120  1360 2556  1360 1040))
      (outline (path signal 120  1360 -1040  1360 -2556))
      (outline (path signal 120  1400 2550  1400 1040))
      (outline (path signal 120  1400 -1040  1400 -2550))
      (outline (path signal 120  1440 2543  1440 1040))
      (outline (path signal 120  1440 -1040  1440 -2543))
      (outline (path signal 120  1480 2536  1480 1040))
      (outline (path signal 120  1480 -1040  1480 -2536))
      (outline (path signal 120  1520 2528  1520 1040))
      (outline (path signal 120  1520 -1040  1520 -2528))
      (outline (path signal 120  1560 2520  1560 1040))
      (outline (path signal 120  1560 -1040  1560 -2520))
      (outline (path signal 120  1600 2511  1600 1040))
      (outline (path signal 120  1600 -1040  1600 -2511))
      (outline (path signal 120  1640 2501  1640 1040))
      (outline (path signal 120  1640 -1040  1640 -2501))
      (outline (path signal 120  1680 2491  1680 1040))
      (outline (path signal 120  1680 -1040  1680 -2491))
      (outline (path signal 120  1721 2480  1721 1040))
      (outline (path signal 120  1721 -1040  1721 -2480))
      (outline (path signal 120  1761 2468  1761 1040))
      (outline (path signal 120  1761 -1040  1761 -2468))
      (outline (path signal 120  1801 2455  1801 1040))
      (outline (path signal 120  1801 -1040  1801 -2455))
      (outline (path signal 120  1841 2442  1841 1040))
      (outline (path signal 120  1841 -1040  1841 -2442))
      (outline (path signal 120  1881 2428  1881 1040))
      (outline (path signal 120  1881 -1040  1881 -2428))
      (outline (path signal 120  1921 2414  1921 1040))
      (outline (path signal 120  1921 -1040  1921 -2414))
      (outline (path signal 120  1961 2398  1961 1040))
      (outline (path signal 120  1961 -1040  1961 -2398))
      (outline (path signal 120  2001 2382  2001 1040))
      (outline (path signal 120  2001 -1040  2001 -2382))
      (outline (path signal 120  2041 2365  2041 1040))
      (outline (path signal 120  2041 -1040  2041 -2365))
      (outline (path signal 120  2081 2348  2081 1040))
      (outline (path signal 120  2081 -1040  2081 -2348))
      (outline (path signal 120  2121 2329  2121 1040))
      (outline (path signal 120  2121 -1040  2121 -2329))
      (outline (path signal 120  2161 2310  2161 1040))
      (outline (path signal 120  2161 -1040  2161 -2310))
      (outline (path signal 120  2201 2290  2201 1040))
      (outline (path signal 120  2201 -1040  2201 -2290))
      (outline (path signal 120  2241 2268  2241 1040))
      (outline (path signal 120  2241 -1040  2241 -2268))
      (outline (path signal 120  2281 2247  2281 1040))
      (outline (path signal 120  2281 -1040  2281 -2247))
      (outline (path signal 120  2321 2224  2321 1040))
      (outline (path signal 120  2321 -1040  2321 -2224))
      (outline (path signal 120  2361 2200  2361 1040))
      (outline (path signal 120  2361 -1040  2361 -2200))
      (outline (path signal 120  2401 2175  2401 1040))
      (outline (path signal 120  2401 -1040  2401 -2175))
      (outline (path signal 120  2441 2149  2441 1040))
      (outline (path signal 120  2441 -1040  2441 -2149))
      (outline (path signal 120  2481 2122  2481 1040))
      (outline (path signal 120  2481 -1040  2481 -2122))
      (outline (path signal 120  2521 2095  2521 1040))
      (outline (path signal 120  2521 -1040  2521 -2095))
      (outline (path signal 120  2561 2065  2561 1040))
      (outline (path signal 120  2561 -1040  2561 -2065))
      (outline (path signal 120  2601 2035  2601 1040))
      (outline (path signal 120  2601 -1040  2601 -2035))
      (outline (path signal 120  2641 2004  2641 1040))
      (outline (path signal 120  2641 -1040  2641 -2004))
      (outline (path signal 120  2681 1971  2681 1040))
      (outline (path signal 120  2681 -1040  2681 -1971))
      (outline (path signal 120  2721 1937  2721 1040))
      (outline (path signal 120  2721 -1040  2721 -1937))
      (outline (path signal 120  2761 1901  2761 1040))
      (outline (path signal 120  2761 -1040  2761 -1901))
      (outline (path signal 120  2801 1864  2801 1040))
      (outline (path signal 120  2801 -1040  2801 -1864))
      (outline (path signal 120  2841 1826  2841 1040))
      (outline (path signal 120  2841 -1040  2841 -1826))
      (outline (path signal 120  2881 1785  2881 1040))
      (outline (path signal 120  2881 -1040  2881 -1785))
      (outline (path signal 120  2921 1743  2921 1040))
      (outline (path signal 120  2921 -1040  2921 -1743))
      (outline (path signal 120  2961 1699  2961 1040))
      (outline (path signal 120  2961 -1040  2961 -1699))
      (outline (path signal 120  3001 1653  3001 1040))
      (outline (path signal 120  3001 -1040  3001 -1653))
      (outline (path signal 120  3041 1605  3041 -1605))
      (outline (path signal 120  3081 1554  3081 -1554))
      (outline (path signal 120  3121 1500  3121 -1500))
      (outline (path signal 120  3161 1443  3161 -1443))
      (outline (path signal 120  3201 1383  3201 -1383))
      (outline (path signal 120  3241 1319  3241 -1319))
      (outline (path signal 120  3281 1251  3281 -1251))
      (outline (path signal 120  3321 1178  3321 -1178))
      (outline (path signal 120  3361 1098  3361 -1098))
      (outline (path signal 120  3401 1011  3401 -1011))
      (outline (path signal 120  3441 915  3441 -915))
      (outline (path signal 120  3481 805  3481 -805))
      (outline (path signal 120  3521 677  3521 -677))
      (outline (path signal 120  3561 518  3561 -518))
      (outline (path signal 120  3601 284  3601 -284))
      (outline (path signal 120  -1804.78 1475  -1304.78 1475))
      (outline (path signal 120  -1554.78 1725  -1554.78 1225))
      (pin Round[A]Pad_1600_um 2 2000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image CustomFootprints:Potentiometer_WH148
      (outline (path signal 120  -8890 -8380  -8890 -1880))
      (outline (path signal 120  9110 -8380  9110 -1880))
      (outline (path signal 120  -8890 -1880  9110 -1880))
      (outline (path signal 120  -8890 -10920  9110 -10920))
      (outline (path signal 120  -8890 -1880  9110 -1880))
      (outline (path signal 120  -8890 -10920  -8890 -1880))
      (outline (path signal 120  9110 -10920  9110 -1880))
      (outline (path signal 120  -8890 -10920  9110 -10920))
      (pin Round[A]Pad_2000_um 3 5000 -8890)
      (pin Round[A]Pad_2000_um 2 0 -8890)
      (pin Round[A]Pad_2000_um 1 -5000 -8890)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -9010  9060 1390))
      (outline (path signal 120  -1440 -9010  9060 -9010))
      (outline (path signal 120  -1440 1390  -1440 -9010))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -19170  9060 1390))
      (outline (path signal 120  -1440 -19170  9060 -19170))
      (outline (path signal 120  -1440 1390  -1440 -19170))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2300_um
      (shape (circle F.Cu 2300))
      (shape (circle B.Cu 2300))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2410x4020_um
      (shape (path F.Cu 2410  0 -805  0 805))
      (shape (path B.Cu 2410  0 -805  0 805))
      (attach off)
    )
    (padstack Oval[A]Pad_3500x3500_um
      (shape (path F.Cu 3500  0 0  0 0))
      (shape (path B.Cu 3500  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_2410x4020_um
      (shape (rect F.Cu -1205 -2010 1205 2010))
      (shape (rect B.Cu -1205 -2010 1205 2010))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x3000_um
      (shape (rect F.Cu -1500 -1500 1500 1500))
      (shape (rect B.Cu -1500 -1500 1500 1500))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad2)"
      (pins D1-1 M1-2 C1-2 Q1-3)
    )
    (net "Net-(Q1-Pad2)"
      (pins U1-6 Q1-2)
    )
    (net GND
      (pins U3-2 BT1-2 C3-2 C2-2 RV1-1 U1-4 U2-8 U2-13 RN1-1 Q1-1)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5 U2-11)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3 U2-12)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7 U2-14)
    )
    (net VCC
      (pins U3-3 C3-1 RV1-3 U1-8 U2-16 U2-10)
    )
    (net "Net-(RV1-Pad2)"
      (pins RV1-2 U1-2)
    )
    (net "Net-(BT1-Pad1)"
      (pins U3-1 D1-2 BT1-1 M1-1 C2-1 C1-1)
    )
    (net "Net-(D2-Pad2)"
      (pins U2-15 D2-2)
    )
    (net "Net-(D2-Pad1)"
      (pins RN1-2 D2-1)
    )
    (net "Net-(D3-Pad2)"
      (pins U2-1 D3-2)
    )
    (net "Net-(D3-Pad1)"
      (pins RN1-3 D3-1)
    )
    (net "Net-(D4-Pad2)"
      (pins U2-2 D4-2)
    )
    (net "Net-(D4-Pad1)"
      (pins RN1-4 D4-1)
    )
    (net "Net-(D5-Pad2)"
      (pins U2-3 D5-2)
    )
    (net "Net-(D5-Pad1)"
      (pins RN1-5 D5-1)
    )
    (net "Net-(D6-Pad2)"
      (pins U2-4 D6-2)
    )
    (net "Net-(D6-Pad1)"
      (pins RN1-6 D6-1)
    )
    (net "Net-(D7-Pad2)"
      (pins U2-5 D7-2)
    )
    (net "Net-(D7-Pad1)"
      (pins RN1-7 D7-1)
    )
    (net "Net-(D8-Pad2)"
      (pins U2-6 D8-2)
    )
    (net "Net-(D8-Pad1)"
      (pins RN1-8 D8-1)
    )
    (net "Net-(D9-Pad2)"
      (pins U2-7 D9-2)
    )
    (net "Net-(D9-Pad1)"
      (pins RN1-9 D9-1)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9)
    )
    (class kicad_default "" GND "Net-(BT1-Pad1)" "Net-(C1-Pad2)" "Net-(D2-Pad1)"
      "Net-(D2-Pad2)" "Net-(D3-Pad1)" "Net-(D3-Pad2)" "Net-(D4-Pad1)" "Net-(D4-Pad2)"
      "Net-(D5-Pad1)" "Net-(D5-Pad2)" "Net-(D6-Pad1)" "Net-(D6-Pad2)" "Net-(D7-Pad1)"
      "Net-(D7-Pad2)" "Net-(D8-Pad1)" "Net-(D8-Pad2)" "Net-(D9-Pad1)" "Net-(D9-Pad2)"
      "Net-(Q1-Pad2)" "Net-(RV1-Pad2)" "Net-(U1-Pad1)" "Net-(U1-Pad3)" "Net-(U1-Pad5)"
      "Net-(U1-Pad7)" "Net-(U2-Pad9)" VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
