

================================================================
== Vitis HLS Report for 'conv2d_edge'
================================================================
* Date:           Mon May 12 13:59:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        pynq_2DConvolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    65555|    65555|  0.524 ms|  0.524 ms|  65536|  65536|  loop auto-rewind stp(delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |    65553|    65553|        19|          1|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row3 = alloca i32 1"   --->   Operation 23 'alloca' 'row3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col4 = alloca i32 1"   --->   Operation 24 'alloca' 'col4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln326 = alloca i32 1"   --->   Operation 25 'alloca' 'add_ln326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [pynq_2DConvolution/source/conv2d_edge.cpp:6]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 36 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%linebuf = alloca i64 1" [pynq_2DConvolution/source/conv2d_edge.cpp:23]   --->   Operation 38 'alloca' 'linebuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%linebuf_1 = alloca i64 1" [pynq_2DConvolution/source/conv2d_edge.cpp:23]   --->   Operation 39 'alloca' 'linebuf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%linebuf_2 = alloca i64 1" [pynq_2DConvolution/source/conv2d_edge.cpp:23]   --->   Operation 40 'alloca' 'linebuf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 1, i9 %add_ln326"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %col4"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %row3"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten2"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln0 = br void %new.header"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc81"   --->   Operation 46 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %first_iter_0, void %for.inc84, void %for.first.iter.for.inc84" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 47 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i16 %indvar_flatten2" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 48 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.07ns)   --->   "%add_ln32_1 = add i16 %indvar_flatten2_load, i16 1" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 49 'add' 'add_ln32_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten2_load_1 = load i16 %indvar_flatten2" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 50 'load' 'indvar_flatten2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.07ns)   --->   "%icmp_ln32 = icmp_eq  i16 %indvar_flatten2_load_1, i16 65535" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 51 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %new.latch.for.inc81, void %last.iter.for.inc81" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 52 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln32 = store i16 %add_ln32_1, i16 %indvar_flatten2" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 53 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %new.header, void %for.end86" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 54 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%icmp_ln335 = phi i1 0, void %entry, i1 %icmp_ln33, void %new.latch.for.inc81" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 55 'phi' 'icmp_ln335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %input_r_read" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 56 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [8/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 57 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%row3_load = load i9 %row3" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 58 'load' 'row3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%col4_load = load i9 %col4" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 59 'load' 'col4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln326_load = load i9 %add_ln326" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 60 'load' 'add_ln326_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.96ns)   --->   "%select_ln32 = select i1 %icmp_ln335, i9 0, i9 %col4_load" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 61 'select' 'select_ln32' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.96ns)   --->   "%row = select i1 %icmp_ln335, i9 %add_ln326_load, i9 %row3_load" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 62 'select' 'row' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %row, i32 1, i32 8" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 63 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.91ns)   --->   "%icmp10 = icmp_ne  i8 %tmp, i8 0" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 64 'icmp' 'icmp10' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %select_ln32" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 65 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i9 %select_ln32" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 66 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr i8 %linebuf_1, i64 0, i64 %zext_ln33" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 67 'getelementptr' 'linebuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%linebuf_1_load = load i8 %linebuf_1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 68 'load' 'linebuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr i8 %linebuf_2, i64 0, i64 %zext_ln33" [pynq_2DConvolution/source/conv2d_edge.cpp:38]   --->   Operation 69 'getelementptr' 'linebuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%linebuf_2_load = load i8 %linebuf_2_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:38]   --->   Operation 70 'load' 'linebuf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln32, i32 1, i32 8" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 71 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.91ns)   --->   "%icmp_ln42 = icmp_ne  i8 %tmp_1, i8 0" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 72 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln42 = and i1 %icmp10, i1 %icmp_ln42" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 73 'and' 'and_ln42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %and_ln42, void %for.inc81, void %VITIS_LOOP_44_3" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 74 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.82ns)   --->   "%col = add i9 %select_ln32, i9 1" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 75 'add' 'col' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.82ns)   --->   "%icmp_ln33 = icmp_eq  i9 %col, i9 256" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 76 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln32 = add i9 %row, i9 1" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 77 'add' 'add_ln32' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln32 = store i9 %add_ln32, i9 %add_ln326" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 78 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln33 = store i9 %col, i9 %col4" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 79 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln32 = store i9 %row, i9 %row3" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 80 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 81 [7/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 81 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%linebuf_1_load = load i8 %linebuf_1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 82 'load' 'linebuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%linebuf_2_load = load i8 %linebuf_2_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:38]   --->   Operation 83 'load' 'linebuf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 84 [1/1] (1.91ns)   --->   "%empty_20 = add i8 %trunc_ln33, i8 254" [pynq_2DConvolution/source/conv2d_edge.cpp:33]   --->   Operation 84 'add' 'empty_20' <Predicate = (and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %empty_20" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 85 'zext' 'zext_ln48' <Predicate = (and_ln42)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%linebuf_1_addr_1 = getelementptr i8 %linebuf_1, i64 0, i64 %zext_ln48" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 86 'getelementptr' 'linebuf_1_addr_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%linebuf_1_load_1 = load i8 %linebuf_1_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 87 'load' 'linebuf_1_load_1' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.84>
ST_4 : Operation 88 [6/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 88 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%linebuf_addr = getelementptr i8 %linebuf, i64 0, i64 %zext_ln33" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 89 'getelementptr' 'linebuf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln37 = store i8 %linebuf_1_load, i8 %linebuf_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:37]   --->   Operation 90 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln38 = store i8 %linebuf_2_load, i8 %linebuf_1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:38]   --->   Operation 91 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%linebuf_1_load_1 = load i8 %linebuf_1_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 92 'load' 'linebuf_1_load_1' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i8 %linebuf_1_load" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 93 'zext' 'zext_ln57_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i8 %linebuf_2_load" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 94 'zext' 'zext_ln57_2' <Predicate = (and_ln42)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.91ns)   --->   "%add_ln57 = add i9 %zext_ln57_1, i9 %zext_ln57_2" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 95 'add' 'add_ln57' <Predicate = (and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 96 [5/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 96 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 97 [4/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 97 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 98 [3/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 98 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 99 [2/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 99 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 100 [1/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i64 65536" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 100 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 101 [1/1] (5.84ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:39]   --->   Operation 101 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%linebuf_addr_1 = getelementptr i8 %linebuf, i64 0, i64 %zext_ln48" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 102 'getelementptr' 'linebuf_addr_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (3.25ns)   --->   "%linebuf_load = load i8 %linebuf_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 103 'load' 'linebuf_load' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%linebuf_2_addr_1 = getelementptr i8 %linebuf_2, i64 0, i64 %zext_ln48" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 104 'getelementptr' 'linebuf_2_addr_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_10 : Operation 105 [2/2] (3.25ns)   --->   "%linebuf_2_load_1 = load i8 %linebuf_2_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 105 'load' 'linebuf_2_load_1' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 106 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [pynq_2DConvolution/source/conv2d_edge.cpp:34]   --->   Operation 108 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln39 = store i8 %gmem0_addr_read, i8 %linebuf_2_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:39]   --->   Operation 109 'store' 'store_ln39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 110 [1/2] (3.25ns)   --->   "%linebuf_load = load i8 %linebuf_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 110 'load' 'linebuf_load' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 111 [1/2] (3.25ns)   --->   "%linebuf_2_load_1 = load i8 %linebuf_2_addr_1" [pynq_2DConvolution/source/conv2d_edge.cpp:48]   --->   Operation 111 'load' 'linebuf_2_load_1' <Predicate = (and_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i8 %gmem0_addr_read" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 112 'zext' 'zext_ln57_3' <Predicate = (and_ln42)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i9 %add_ln57" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 113 'zext' 'zext_ln57_4' <Predicate = (and_ln42)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (1.82ns)   --->   "%add_ln57_1 = add i10 %zext_ln57_4, i10 %zext_ln57_3" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 114 'add' 'add_ln57_1' <Predicate = (and_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.67>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %linebuf_load" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 115 'zext' 'zext_ln57' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i10 %add_ln57_1" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 116 'zext' 'zext_ln57_5' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln57 = sub i11 %zext_ln57, i11 %zext_ln57_5" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 117 'sub' 'sub_ln57' <Predicate = (and_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i8 %linebuf_1_load_1" [pynq_2DConvolution/source/conv2d_edge.cpp:57]   --->   Operation 118 'zext' 'zext_ln57_6' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %linebuf_2_load_1" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 119 'zext' 'zext_ln61' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln61_1 = add i9 %zext_ln57_6, i9 %zext_ln61" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 120 'add' 'add_ln61_1' <Predicate = (and_ln42)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i9 %add_ln61_1" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 121 'zext' 'zext_ln61_1' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln61 = add i11 %zext_ln61_1, i11 %sub_ln57" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 122 'add' 'add_ln61' <Predicate = (and_ln42)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i11 %add_ln61" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 123 'trunc' 'trunc_ln61' <Predicate = (and_ln42)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln61, i32 10" [pynq_2DConvolution/source/conv2d_edge.cpp:63]   --->   Operation 124 'bitselect' 'tmp_2' <Predicate = (and_ln42)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %output_r_read" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 125 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (5.84ns)   --->   "%empty_19 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem1_addr, i64 64516" [pynq_2DConvolution/source/conv2d_edge.cpp:32]   --->   Operation 126 'writereq' 'empty_19' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc84" [pynq_2DConvolution/source/conv2d_edge.cpp:42]   --->   Operation 127 'br' 'br_ln42' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%sum = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln61, i3 0" [pynq_2DConvolution/source/conv2d_edge.cpp:61]   --->   Operation 128 'bitconcatenate' 'sum' <Predicate = (and_ln42 & !tmp_2)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.69ns)   --->   "%sum_1 = select i1 %tmp_2, i13 0, i13 %sum" [pynq_2DConvolution/source/conv2d_edge.cpp:63]   --->   Operation 129 'select' 'sum_1' <Predicate = (and_ln42)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %sum_1, i32 8, i32 12" [pynq_2DConvolution/source/conv2d_edge.cpp:64]   --->   Operation 130 'partselect' 'tmp_3' <Predicate = (and_ln42)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.78ns)   --->   "%icmp_ln64 = icmp_ne  i5 %tmp_3, i5 0" [pynq_2DConvolution/source/conv2d_edge.cpp:64]   --->   Operation 131 'icmp' 'icmp_ln64' <Predicate = (and_ln42)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i13 %sum_1" [pynq_2DConvolution/source/conv2d_edge.cpp:66]   --->   Operation 132 'trunc' 'trunc_ln66' <Predicate = (and_ln42)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (1.24ns)   --->   "%select_ln66 = select i1 %icmp_ln64, i8 255, i8 %trunc_ln66" [pynq_2DConvolution/source/conv2d_edge.cpp:66]   --->   Operation 133 'select' 'select_ln66' <Predicate = (and_ln42)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 134 [1/1] (5.84ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem1_addr, i8 %select_ln66, i1 1" [pynq_2DConvolution/source/conv2d_edge.cpp:66]   --->   Operation 134 'write' 'write_ln66' <Predicate = (and_ln42)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc81" [pynq_2DConvolution/source/conv2d_edge.cpp:67]   --->   Operation 135 'br' 'br_ln67' <Predicate = (and_ln42)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 136 [5/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 136 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 137 [4/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 137 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 138 [3/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 138 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.84>
ST_18 : Operation 139 [2/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 139 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 140 [1/5] (5.84ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem1_addr" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 140 'writeresp' 'empty_21' <Predicate = (icmp_ln32)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.for.inc81"   --->   Operation 141 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (1.58ns)   --->   "%ret_ln70 = ret" [pynq_2DConvolution/source/conv2d_edge.cpp:70]   --->   Operation 142 'ret' 'ret_ln70' <Predicate = (icmp_ln32)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 5.253ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten2' [27]  (1.588 ns)
	'load' operation 16 bit ('indvar_flatten2_load', pynq_2DConvolution/source/conv2d_edge.cpp:32) on local variable 'indvar_flatten2' [40]  (0.000 ns)
	'add' operation 16 bit ('add_ln32_1', pynq_2DConvolution/source/conv2d_edge.cpp:32) [65]  (2.077 ns)
	'store' operation 0 bit ('store_ln32', pynq_2DConvolution/source/conv2d_edge.cpp:32) of variable 'add_ln32_1', pynq_2DConvolution/source/conv2d_edge.cpp:32 on local variable 'indvar_flatten2' [114]  (1.588 ns)

 <State 2>: 5.840ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem0_addr', pynq_2DConvolution/source/conv2d_edge.cpp:32) [32]  (0.000 ns)
	bus request operation ('empty', pynq_2DConvolution/source/conv2d_edge.cpp:32) on port 'gmem0' (pynq_2DConvolution/source/conv2d_edge.cpp:32) [36]  (5.840 ns)

 <State 3>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', pynq_2DConvolution/source/conv2d_edge.cpp:32) on port 'gmem0' (pynq_2DConvolution/source/conv2d_edge.cpp:32) [36]  (5.840 ns)

 <State 4>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', pynq_2DConvolution/source/conv2d_edge.cpp:32) on port 'gmem0' (pynq_2DConvolution/source/conv2d_edge.cpp:32) [36]  (5.840 ns)

 <State 5>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', pynq_2DConvolution/source/conv2d_edge.cpp:32) on port 'gmem0' (pynq_2DConvolution/source/conv2d_edge.cpp:32) [36]  (5.840 ns)

 <State 6>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', pynq_2DConvolution/source/conv2d_edge.cpp:32) on port 'gmem0' (pynq_2DConvolution/source/conv2d_edge.cpp:32) [36]  (5.840 ns)

 <State 7>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', pynq_2DConvolution/source/conv2d_edge.cpp:32) on port 'gmem0' (pynq_2DConvolution/source/conv2d_edge.cpp:32) [36]  (5.840 ns)

 <State 8>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', pynq_2DConvolution/source/conv2d_edge.cpp:32) on port 'gmem0' (pynq_2DConvolution/source/conv2d_edge.cpp:32) [36]  (5.840 ns)

 <State 9>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', pynq_2DConvolution/source/conv2d_edge.cpp:32) on port 'gmem0' (pynq_2DConvolution/source/conv2d_edge.cpp:32) [36]  (5.840 ns)

 <State 10>: 5.840ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', pynq_2DConvolution/source/conv2d_edge.cpp:39) on port 'gmem0' (pynq_2DConvolution/source/conv2d_edge.cpp:39) [57]  (5.840 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'load' operation 8 bit ('linebuf_load', pynq_2DConvolution/source/conv2d_edge.cpp:48) on array 'linebuf', pynq_2DConvolution/source/conv2d_edge.cpp:23 [71]  (3.254 ns)

 <State 12>: 5.672ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln61_1', pynq_2DConvolution/source/conv2d_edge.cpp:61) [87]  (1.915 ns)
	'add' operation 11 bit ('add_ln61', pynq_2DConvolution/source/conv2d_edge.cpp:61) [89]  (3.757 ns)

 <State 13>: 5.840ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem1_addr', pynq_2DConvolution/source/conv2d_edge.cpp:32) [33]  (0.000 ns)
	bus request operation ('empty_19', pynq_2DConvolution/source/conv2d_edge.cpp:32) on port 'gmem1' (pynq_2DConvolution/source/conv2d_edge.cpp:32) [37]  (5.840 ns)

 <State 14>: 5.840ns
The critical path consists of the following:
	bus write operation ('write_ln66', pynq_2DConvolution/source/conv2d_edge.cpp:66) on port 'gmem1' (pynq_2DConvolution/source/conv2d_edge.cpp:66) [98]  (5.840 ns)

 <State 15>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_21', pynq_2DConvolution/source/conv2d_edge.cpp:70) on port 'gmem1' (pynq_2DConvolution/source/conv2d_edge.cpp:70) [108]  (5.840 ns)

 <State 16>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_21', pynq_2DConvolution/source/conv2d_edge.cpp:70) on port 'gmem1' (pynq_2DConvolution/source/conv2d_edge.cpp:70) [108]  (5.840 ns)

 <State 17>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_21', pynq_2DConvolution/source/conv2d_edge.cpp:70) on port 'gmem1' (pynq_2DConvolution/source/conv2d_edge.cpp:70) [108]  (5.840 ns)

 <State 18>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_21', pynq_2DConvolution/source/conv2d_edge.cpp:70) on port 'gmem1' (pynq_2DConvolution/source/conv2d_edge.cpp:70) [108]  (5.840 ns)

 <State 19>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_21', pynq_2DConvolution/source/conv2d_edge.cpp:70) on port 'gmem1' (pynq_2DConvolution/source/conv2d_edge.cpp:70) [108]  (5.840 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
