# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do fastruct_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107025_Pratik_Kadam/expt\ 7 {C:/intelFPGA_lite/18.0/112107025_Pratik_Kadam/expt 7/fastruct.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:22 on Sep 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107025_Pratik_Kadam/expt 7" C:/intelFPGA_lite/18.0/112107025_Pratik_Kadam/expt 7/fastruct.v 
# -- Compiling module fastruct
# 
# Top level modules:
# 	fastruct
# End time: 14:36:22 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/112107025_Pratik_Kadam/expt\ 7 {C:/intelFPGA_lite/18.0/112107025_Pratik_Kadam/expt 7/testfa.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:22 on Sep 01,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/112107025_Pratik_Kadam/expt 7" C:/intelFPGA_lite/18.0/112107025_Pratik_Kadam/expt 7/testfa.v 
# -- Compiling module testfa
# 
# Top level modules:
# 	testfa
# End time: 14:36:22 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testfa
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testfa 
# Start time: 14:36:22 on Sep 01,2023
# Loading work.testfa
# Loading work.fastruct
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 14:37:09 on Sep 01,2023, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
