{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[7], line 111\u001b[0m\n\u001b[0;32m    108\u001b[0m     next_dac_time \u001b[39m+\u001b[39m\u001b[39m=\u001b[39m t1\n\u001b[0;32m    110\u001b[0m \u001b[39mif\u001b[39;00m current_time \u001b[39m>\u001b[39m\u001b[39m=\u001b[39m next_sdram_time:\n\u001b[1;32m--> 111\u001b[0m     sdram\u001b[39m.\u001b[39;49moperate(fifo, current_time)\n\u001b[0;32m    112\u001b[0m     next_sdram_time \u001b[39m+\u001b[39m\u001b[39m=\u001b[39m t2\n\u001b[0;32m    114\u001b[0m current_time \u001b[39m+\u001b[39m\u001b[39m=\u001b[39m \u001b[39m1e-9\u001b[39m\n",
      "Cell \u001b[1;32mIn[7], line 73\u001b[0m, in \u001b[0;36mSDRAM.operate\u001b[1;34m(self, fifo, current_time)\u001b[0m\n\u001b[0;32m     70\u001b[0m         \u001b[39mreturn\u001b[39;00m  \u001b[39m# Stop operation during address switch\u001b[39;00m\n\u001b[0;32m     72\u001b[0m \u001b[39m# Output data to FIFO\u001b[39;00m\n\u001b[1;32m---> 73\u001b[0m \u001b[39melif\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mdata_count \u001b[39m>\u001b[39m \u001b[39m0\u001b[39m \u001b[39mand\u001b[39;00m \u001b[39mnot\u001b[39;00m fifo\u001b[39m.\u001b[39;49mis_full():\n\u001b[0;32m     74\u001b[0m     fifo\u001b[39m.\u001b[39menqueue(\u001b[39m1\u001b[39m)  \u001b[39m# Dummy data\u001b[39;00m\n\u001b[0;32m     75\u001b[0m     \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mdata_count \u001b[39m-\u001b[39m\u001b[39m=\u001b[39m \u001b[39m1\u001b[39m\n",
      "Cell \u001b[1;32mIn[7], line 12\u001b[0m, in \u001b[0;36mFIFO.is_full\u001b[1;34m(self)\u001b[0m\n\u001b[0;32m     11\u001b[0m \u001b[39mdef\u001b[39;00m \u001b[39mis_full\u001b[39m(\u001b[39mself\u001b[39m):\n\u001b[1;32m---> 12\u001b[0m     \u001b[39mreturn\u001b[39;00m \u001b[39mlen\u001b[39;49m(\u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mqueue) \u001b[39m==\u001b[39m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mcapacity\n",
      "\u001b[1;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "import random\n",
    "import time\n",
    "\n",
    "\n",
    "class FIFO:\n",
    "    def __init__(self, capacity):\n",
    "        self.capacity = capacity\n",
    "        # Initialize with dummy data to simulate a full FIFO\n",
    "        self.queue = [1] * capacity\n",
    "\n",
    "    def is_full(self):\n",
    "        return len(self.queue) == self.capacity\n",
    "\n",
    "    def is_empty(self):\n",
    "        return len(self.queue) == 0\n",
    "\n",
    "    def enqueue(self, data):\n",
    "        if not self.is_full():\n",
    "            self.queue.append(data)\n",
    "\n",
    "    def dequeue(self):\n",
    "        if not self.is_empty():\n",
    "            return self.queue.pop(0)\n",
    "        return None\n",
    "\n",
    "\n",
    "class SDRAM:\n",
    "    def __init__(self, nmin, tsw, trefi, trti):\n",
    "        self.epsilon = 1e-9  # Tolerance for floating point comparison\n",
    "        self.nmin = nmin\n",
    "        self.tsw = tsw\n",
    "        self.trefi = trefi\n",
    "        self.trti = trti\n",
    "        self.data_count = nmin\n",
    "        self.last_refresh_time = - \\\n",
    "            random.uniform(0, trefi + self.epsilon)  # Random initial state\n",
    "        self.last_switch_time = 0\n",
    "        self.is_refreshing = False\n",
    "        self.is_switching = False\n",
    "\n",
    "    def operate(self, fifo, current_time):\n",
    "        # Check if it's time to refresh\n",
    "        if current_time - self.last_refresh_time > self.trefi \\\n",
    "        or abs(current_time - self.last_refresh_time - self.trefi) < self.epsilon:\n",
    "            self.is_refreshing = True\n",
    "            self.last_refresh_time = current_time\n",
    "\n",
    "        # Refresh in progress\n",
    "        if self.is_refreshing:\n",
    "            if current_time - self.last_refresh_time >= self.trti \\\n",
    "                or abs(current_time - self.last_refresh_time - self.trti) < self.epsilon:\n",
    "                self.is_refreshing = False\n",
    "            else:\n",
    "                return  # Stop operation during refresh\n",
    "\n",
    "        # Check if it's time to switch address\n",
    "        elif self.data_count == 0 and \\\n",
    "            (current_time - self.last_switch_time >= self.tsw \\\n",
    "            or abs(current_time - self.last_switch_time - self.tsw) < self.epsilon):\n",
    "            self.is_switching = True\n",
    "\n",
    "        # Address switch in progress\n",
    "        if self.is_switching:\n",
    "            if current_time - self.last_switch_time >= self.tsw - self.epsilon \\\n",
    "                or abs(current_time - self.last_switch_time - self.tsw) < self.epsilon:\n",
    "                self.is_switching = False\n",
    "                self.data_count = self.nmin\n",
    "                self.last_switch_time = current_time\n",
    "            else:\n",
    "                return  # Stop operation during address switch\n",
    "\n",
    "        # Output data to FIFO\n",
    "        elif self.data_count > 0 and not fifo.is_full():\n",
    "            fifo.enqueue(1)  # Dummy data\n",
    "            self.data_count -= 1\n",
    "\n",
    "\n",
    "class DAC:\n",
    "    def read_data(self, fifo):\n",
    "        if fifo.is_empty():\n",
    "            raise ValueError(\n",
    "                \"DAC tried to read from an empty FIFO. Stopping simulation.\")\n",
    "        return fifo.dequeue()\n",
    "\n",
    "\n",
    "# Simulation parameters (converted to seconds)\n",
    "t1 = 6.4e-9  # Time interval for DAC to read from FIFO\n",
    "t2 = 5e-9    # Time interval for SDRAM to output data to FIFO\n",
    "Nfifo = 50  # FIFO capacity\n",
    "Nmin = 85    # SDRAM data count\n",
    "tSW = 72.5e-9    # SDRAM address switch time\n",
    "tREFI = 3900e-9  # SDRAM refresh interval\n",
    "tRTI = 332.5e-9  # SDRAM refresh time\n",
    "\n",
    "fifo = FIFO(Nfifo)\n",
    "sdram = SDRAM(Nmin, tSW, tREFI, tRTI)\n",
    "dac = DAC()\n",
    "\n",
    "current_time = 0\n",
    "next_dac_time = t1\n",
    "next_sdram_time = t2\n",
    "simulation_duration = 100  # 10 milliseconds\n",
    "\n",
    "try:\n",
    "    while current_time < simulation_duration:\n",
    "        if current_time >= next_dac_time and not fifo.is_empty():\n",
    "            dac.read_data(fifo)\n",
    "            next_dac_time += t1\n",
    "\n",
    "        if current_time >= next_sdram_time:\n",
    "            sdram.operate(fifo, current_time)\n",
    "            next_sdram_time += t2\n",
    "\n",
    "        current_time += 1e-9\n",
    "\n",
    "except ValueError as e:\n",
    "    print(e)\n",
    "    print(\"Current simulation time:\", current_time, \"seconds\")\n",
    "else:\n",
    "    print(\"FIFO status after 10 milliseconds of simulation:\",\n",
    "          \"Empty\" if fifo.is_empty() else \"Not empty\")\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.9"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
