// Seed: 2984712111
module module_0 ();
  wire  id_1;
  logic id_2;
  assign id_1 = id_1;
  logic id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_5 = 32'd77
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output logic [7:0] id_6;
  input wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  assign id_2[id_1] = (1'b0 & 1'b0);
  wire id_7;
  wire [id_1 : 1] id_8;
  assign id_7 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_6[id_5] = -1;
  genvar id_9;
  assign id_4[1] = 1'h0;
  wire id_10;
endmodule
