{
	"conf":{
		"path": "../HDL/",
		"excluded_path" : ["\\ip\\"],
		"out_path": "",
		"mode": [".v",".sv"],
		"additional_files": [
			["Fifo1xWidthRows.xci", ""],
			["Fifo1xWidthRows_funcsim.v",""],
			["Fifo4xWidthRows.xci", ""],
			["Fifo4xWidthRows_funcsim.v",""],
			["Fifo8xWidthRows.xci", ""],
			["Fifo8xWidthRows_funcsim.v",""],
			["Fifo12xWidthRows.xci", ""],
			["Fifo12xWidthRows_funcsim.v",""]
		],
		"titles": [
			"Project",
			"Design",
			"Version",
			"Modified",
			["Source", "[RowsGenerator](https://github.com/dtysky/FPGA-Imaging-Library/tree/Publish/Generator/RowsGenerator)"],
			["IP-GUI", "![RowsGenerator IP-GUI](http://src.dtysky.moe/image/f-i-l/3/8/3.png)"],
			"Function",
			"Files",
			"Parameters",
			"Ports",
			"Instances",
			["Simulations","Simulations for this module just support 500xN, Gray-scale and binary images ! And module just supports conf 'width' 3 and 5 !\n\n### Waves\n\n\n### Original\n\n\n### Results\n\n\n### PSNR\n\n\n"],
			["Utilization",""],
			["Timing",""],
			["Power",""]
		],
		"tcl": [
			true,
"Homepage for this project:\nhttp://fil.dtysky.moe\n\nSources for this project:\nhttps://github.com/dtysky/FPGA-Imaging-Library\n\nMy e-mail:\ndtysky@outlook.com\n\nMy blog:\nhttp://dtysky.moe\n\nCopyright 2015, Tianyu Dai(dtysky). All Rights Reserved.\nThis project is free software and released under the GNU Lesser General Public License (LGPL)."
		]
	}
}