###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 19:16:40 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.973
  Arrival Time                  1.425
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.352 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.211 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.118 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    0.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.088 | 0.545 |   1.424 |    0.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | D v            | DFFSR  | 0.088 | 0.000 |   1.425 |    0.973 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.552 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.693 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.022 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.325 | 0.014 |   0.893 |    1.345 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 0.983
  Arrival Time                  1.447
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.364 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.223 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.106 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.420 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.093 | 0.562 |   1.446 |    0.982 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.093 | 0.000 |   1.447 |    0.983 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.705 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.034 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.343 | 0.017 |   0.901 |    1.365 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 0.971
  Arrival Time                  1.436
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.365 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.223 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.105 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.556 |   1.435 |    0.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.094 | 0.000 |   1.436 |    0.971 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.565 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.706 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.035 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.325 | 0.014 |   0.893 |    1.357 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 0.982
  Arrival Time                  1.447
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.365 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.224 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.105 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.096 | 0.563 |   1.447 |    0.981 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0]    | D v            | DFFSR  | 0.096 | 0.000 |   1.447 |    0.982 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.565 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.035 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.350 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.343 | 0.017 |   0.901 |    1.366 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 0.974
  Arrival Time                  1.440
  Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.366 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.224 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.104 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    0.413 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.096 | 0.560 |   1.439 |    0.974 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | D v            | DFFSR  | 0.096 | 0.000 |   1.440 |    0.974 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.566 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.036 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.345 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.017 |   0.896 |    1.362 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 0.965
  Arrival Time                  1.432
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.367 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.225 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.103 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    0.413 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.093 | 0.552 |   1.432 |    0.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.093 | 0.000 |   1.432 |    0.965 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.567 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.708 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.037 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.322 | 0.008 |   0.887 |    1.354 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 0.987
  Arrival Time                  1.454
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.367 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.225 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.103 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.417 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.103 | 0.569 |   1.453 |    0.986 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.103 | 0.000 |   1.454 |    0.987 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.567 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.708 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.037 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.351 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.345 | 0.022 |   0.907 |    1.373 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 0.986
  Arrival Time                  1.454
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.368 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.227 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.102 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.569 |   1.453 |    0.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.098 | 0.000 |   1.454 |    0.986 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.568 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.709 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.038 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.373 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.973
  Arrival Time                  1.442
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.369 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.228 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.101 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    0.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.101 | 0.563 |   1.442 |    0.973 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2]    | D v            | DFFSR  | 0.101 | 0.000 |   1.442 |    0.973 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.569 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.039 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.326 | 0.017 |   0.896 |    1.365 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 0.985
  Arrival Time                  1.455
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.370 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.229 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.100 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.102 | 0.570 |   1.454 |    0.984 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | D v            | DFFSR  | 0.102 | 0.000 |   1.455 |    0.985 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.570 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.712 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.040 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.354 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.020 |   0.904 |    1.375 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.970
  Arrival Time                  1.442
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.372 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.231 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.098 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    0.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.104 | 0.562 |   1.442 |    0.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.104 | 0.000 |   1.442 |    0.970 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.572 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.714 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.042 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.325 | 0.014 |   0.893 |    1.365 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 0.982
  Arrival Time                  1.455
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.373 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.232 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.097 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.116 | 0.575 |   1.454 |    0.981 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.116 | 0.000 |   1.455 |    0.982 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.573 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.714 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.043 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.343 | 0.019 |   0.904 |    1.377 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 0.984
  Arrival Time                  1.461
  Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.376 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.235 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.094 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.107 | 0.576 |   1.460 |    0.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.107 | 0.000 |   1.461 |    0.984 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.576 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.046 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.981
  Arrival Time                  1.480
  Slack Time                    0.499
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.399 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.257 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.071 | 
     | nclk__L2_I1                                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.386 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.132 | 0.595 |   1.479 |    0.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.132 | 0.000 |   1.480 |    0.981 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.599 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.740 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.069 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.404 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.979
  Arrival Time                  1.480
  Slack Time                    0.501
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.401 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.260 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.069 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    0.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.132 | 0.595 |   1.479 |    0.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | D v            | DFFSR  | 0.132 | 0.000 |   1.480 |    0.979 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.601 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.742 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.071 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.343 | 0.019 |   0.903 |    1.404 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.976
  Arrival Time                  1.480
  Slack Time                    0.504
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.404 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |   -0.263 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.066 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.153 | 0.600 |   1.479 |    0.975 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.153 | 0.001 |   1.480 |    0.976 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.604 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.745 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    1.074 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.388 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.343 | 0.018 |   0.902 |    1.406 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.926
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.829
  Arrival Time                  1.530
  Slack Time                    0.701
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.601 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.460 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.131 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.363 |   1.257 |    0.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U248               | A ^ -> Y v     | INVX1    | 0.130 | 0.139 |   1.396 |    0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247               | A v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   1.530 |    0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.530 |    0.829 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.801 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.943 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.271 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.355 | 0.032 |   0.926 |    1.627 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.790
  Arrival Time                  1.496
  Slack Time                    0.706
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.606 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.464 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.136 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.190 | 0.333 |   1.219 |    0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U219               | A ^ -> Y v     | INVX1    | 0.131 | 0.139 |   1.358 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A v -> Y ^     | MUX2X1   | 0.141 | 0.138 |   1.496 |    0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D ^            | DFFPOSX1 | 0.141 | 0.000 |   1.496 |    0.790 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.806 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.947 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.276 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    1.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.323 | 0.004 |   0.890 |    1.596 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.793
  Arrival Time                  1.499
  Slack Time                    0.706
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.606 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.464 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.136 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.349 |   1.224 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U278               | A ^ -> Y v     | INVX1    | 0.132 | 0.141 |   1.365 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | A v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   1.499 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.499 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.806 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.947 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.276 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.337 | 0.017 |   0.892 |    1.597 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.797
  Arrival Time                  1.503
  Slack Time                    0.706
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.606 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.465 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.136 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.351 |   1.230 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | INVX1    | 0.132 | 0.139 |   1.370 |    0.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A v -> Y ^     | MUX2X1   | 0.136 | 0.133 |   1.503 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.503 |    0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.806 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.947 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.276 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.018 |   0.897 |    1.603 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.916
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.820
  Arrival Time                  1.530
  Slack Time                    0.709
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.609 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.468 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.139 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.197 | 0.375 |   1.252 |    0.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143               | A ^ -> Y v     | INVX1    | 0.133 | 0.141 |   1.393 |    0.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | A v -> Y ^     | MUX2X1   | 0.139 | 0.136 |   1.529 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.530 |    0.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.809 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.951 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.279 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.361 | 0.039 |   0.916 |    1.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.799
  Arrival Time                  1.509
  Slack Time                    0.709
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.609 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.468 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.139 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.355 |   1.229 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273               | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   1.377 |    0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | A v -> Y ^     | MUX2X1   | 0.134 | 0.132 |   1.508 |    0.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.509 |    0.799 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.809 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.951 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.279 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.339 | 0.023 |   0.898 |    1.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.916
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.820
  Arrival Time                  1.534
  Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.473 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.144 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    0.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.202 | 0.379 |   1.256 |    0.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U194               | A ^ -> Y v     | INVX1    | 0.136 | 0.144 |   1.401 |    0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | A v -> Y ^     | MUX2X1   | 0.136 | 0.133 |   1.534 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.534 |    0.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.284 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.361 | 0.039 |   0.916 |    1.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.802
  Arrival Time                  1.518
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.474 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.146 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.362 |   1.236 |    0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U183               | A ^ -> Y v     | INVX1    | 0.140 | 0.148 |   1.385 |    0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | A v -> Y ^     | MUX2X1   | 0.135 | 0.133 |   1.517 |    0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.518 |    0.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.286 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.340 | 0.025 |   0.900 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.811
  Arrival Time                  1.528
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.147 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.356 |   1.242 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U168               | A ^ -> Y v     | INVX1    | 0.144 | 0.152 |   1.394 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | A v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   1.528 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.528 |    0.811 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.287 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.885 |    1.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.025 |   0.910 |    1.627 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.929
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.831
  Arrival Time                  1.548
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.147 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |    0.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.365 |   1.266 |    0.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U202               | A ^ -> Y v     | INVX1    | 0.144 | 0.151 |   1.418 |    0.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | A v -> Y ^     | MUX2X1   | 0.132 | 0.130 |   1.548 |    0.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.548 |    0.831 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.287 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |    1.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.351 | 0.027 |   0.929 |    1.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.799
  Arrival Time                  1.516
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.147 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.205 | 0.353 |   1.239 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U221               | A ^ -> Y v     | INVX1    | 0.135 | 0.142 |   1.381 |    0.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | A v -> Y ^     | MUX2X1   | 0.138 | 0.135 |   1.516 |    0.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.516 |    0.799 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.287 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    1.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.328 | 0.013 |   0.898 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.801
  Arrival Time                  1.520
  Slack Time                    0.719
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.619 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.149 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.190 | 0.353 |   1.227 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U149               | A ^ -> Y v     | INVX1    | 0.140 | 0.148 |   1.375 |    0.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | A v -> Y ^     | MUX2X1   | 0.149 | 0.144 |   1.520 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D ^            | DFFPOSX1 | 0.149 | 0.000 |   1.520 |    0.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.960 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.289 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.339 | 0.024 |   0.898 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.916
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.819
  Arrival Time                  1.539
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.150 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.206 | 0.365 |   1.258 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | A ^ -> Y v     | INVX1    | 0.138 | 0.146 |   1.404 |    0.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | A v -> Y ^     | MUX2X1   | 0.137 | 0.135 |   1.538 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.539 |    0.819 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.961 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.290 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.022 |   0.916 |    1.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.811
  Arrival Time                  1.534
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.152 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.210 | 0.377 |   1.254 |    0.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U270               | A ^ -> Y v     | INVX1    | 0.138 | 0.146 |   1.400 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | A v -> Y ^     | MUX2X1   | 0.136 | 0.134 |   1.533 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.534 |    0.811 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.292 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.358 | 0.030 |   0.908 |    1.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.816
  Arrival Time                  1.539
  Slack Time                    0.723
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.623 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.153 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |    0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.342 |   1.243 |    0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A ^ -> Y v     | INVX1    | 0.140 | 0.149 |   1.392 |    0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | A v -> Y ^     | MUX2X1   | 0.153 | 0.146 |   1.538 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.153 | 0.000 |   1.539 |    0.816 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.823 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.293 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |    1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.348 | 0.011 |   0.912 |    1.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.801
  Arrival Time                  1.525
  Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.154 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.357 |   1.231 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | INVX1    | 0.143 | 0.151 |   1.383 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | A v -> Y ^     | MUX2X1   | 0.145 | 0.142 |   1.525 |    0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   1.525 |    0.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.824 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.965 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.294 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.340 | 0.024 |   0.899 |    1.623 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.795
  Arrival Time                  1.519
  Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.483 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.154 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.340 |   1.226 |    0.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | A ^ -> Y v     | INVX1    | 0.152 | 0.160 |   1.386 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | A v -> Y ^     | MUX2X1   | 0.133 | 0.132 |   1.518 |    0.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.519 |    0.795 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.824 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.965 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.294 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    1.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.326 | 0.009 |   0.894 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.924
+ Hold                         -0.093
+ Phase Shift                   0.000
= Required Time                 0.831
  Arrival Time                  1.556
  Slack Time                    0.725
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.484 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.155 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.375 |   1.261 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U158               | A ^ -> Y v     | INVX1    | 0.147 | 0.155 |   1.415 |    0.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | A v -> Y ^     | MUX2X1   | 0.146 | 0.141 |   1.556 |    0.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D ^            | DFFPOSX1 | 0.146 | 0.000 |   1.556 |    0.831 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.825 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.295 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.381 | 0.039 |   0.924 |    1.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.515
  Slack Time                    0.725
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.484 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.155 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.350 |   1.224 |    0.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | A ^ -> Y v     | INVX1    | 0.146 | 0.154 |   1.379 |    0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | A v -> Y ^     | MUX2X1   | 0.138 | 0.136 |   1.515 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.515 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.825 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.295 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.335 | 0.013 |   0.888 |    1.613 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.811
  Arrival Time                  1.537
  Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.626 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.485 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.156 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.367 |   1.244 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U196               | A ^ -> Y v     | INVX1    | 0.142 | 0.149 |   1.393 |    0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | A v -> Y ^     | MUX2X1   | 0.149 | 0.143 |   1.536 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D ^            | DFFPOSX1 | 0.149 | 0.000 |   1.537 |    0.811 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.826 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.296 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.358 | 0.029 |   0.906 |    1.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.793
  Arrival Time                  1.520
  Slack Time                    0.727
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.627 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.485 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.157 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.208 | 0.357 |   1.234 |    0.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U267               | A ^ -> Y v     | INVX1    | 0.147 | 0.154 |   1.388 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | A v -> Y ^     | MUX2X1   | 0.133 | 0.131 |   1.520 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.520 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.827 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.968 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.297 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.347 | 0.013 |   0.890 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.815
  Arrival Time                  1.542
  Slack Time                    0.727
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.627 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.486 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.157 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.372 |   1.249 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229               | A ^ -> Y v     | INVX1    | 0.149 | 0.158 |   1.407 |    0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | A v -> Y ^     | MUX2X1   | 0.137 | 0.135 |   1.542 |    0.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.542 |    0.815 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.827 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.969 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.297 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.359 | 0.034 |   0.911 |    1.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.810
  Arrival Time                  1.538
  Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.628 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.486 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.158 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    0.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.209 | 0.374 |   1.251 |    0.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252               | A ^ -> Y v     | INVX1    | 0.146 | 0.153 |   1.405 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | A v -> Y ^     | MUX2X1   | 0.135 | 0.133 |   1.537 |    0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.538 |    0.810 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.828 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.969 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.298 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.358 | 0.029 |   0.906 |    1.634 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.933
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.837
  Arrival Time                  1.565
  Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.629 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.487 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.159 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.192 | 0.372 |   1.265 |    0.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U246               | A ^ -> Y v     | INVX1    | 0.156 | 0.165 |   1.430 |    0.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A v -> Y ^     | MUX2X1   | 0.137 | 0.135 |   1.565 |    0.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.565 |    0.837 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.829 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.970 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.299 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.356 | 0.040 |   0.933 |    1.662 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.811
  Arrival Time                  1.540
  Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.629 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.488 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.159 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.198 | 0.358 |   1.243 |    0.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257               | A ^ -> Y v     | INVX1    | 0.155 | 0.163 |   1.406 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | A v -> Y ^     | MUX2X1   | 0.136 | 0.134 |   1.540 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.540 |    0.811 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.829 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.971 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.299 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.373 | 0.020 |   0.906 |    1.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                         -0.094
+ Phase Shift                   0.000
= Required Time                 0.818
  Arrival Time                  1.547
  Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.629 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.488 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.159 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.205 | 0.370 |   1.255 |    0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | INVX1    | 0.144 | 0.151 |   1.406 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | A v -> Y ^     | MUX2X1   | 0.145 | 0.140 |   1.547 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   1.547 |    0.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.829 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.971 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.299 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.377 | 0.026 |   0.911 |    1.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.916
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.819
  Arrival Time                  1.550
  Slack Time                    0.731
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.631 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.490 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.161 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.209 | 0.368 |   1.262 |    0.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | INVX1    | 0.147 | 0.155 |   1.416 |    0.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   1.550 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.550 |    0.819 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.831 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.972 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.301 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.023 |   0.916 |    1.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.808
  Arrival Time                  1.539
  Slack Time                    0.731
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.631 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.490 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.161 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    0.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.207 | 0.374 |   1.249 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | INVX1    | 0.149 | 0.156 |   1.405 |    0.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | A v -> Y ^     | MUX2X1   | 0.138 | 0.134 |   1.539 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.539 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.831 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.973 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.301 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.341 | 0.031 |   0.906 |    1.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.923
+ Hold                         -0.093
+ Phase Shift                   0.000
= Required Time                 0.830
  Arrival Time                  1.561
  Slack Time                    0.731
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.631 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.490 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.161 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.206 | 0.383 |   1.268 |    0.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U239               | A ^ -> Y v     | INVX1    | 0.145 | 0.152 |   1.420 |    0.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A v -> Y ^     | MUX2X1   | 0.143 | 0.141 |   1.561 |    0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D ^            | DFFPOSX1 | 0.143 | 0.000 |   1.561 |    0.830 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.831 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.973 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.301 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.381 | 0.038 |   0.923 |    1.654 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.797
  Arrival Time                  1.529
  Slack Time                    0.732
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.491 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.162 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.200 | 0.354 |   1.233 |    0.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U139               | A ^ -> Y v     | INVX1    | 0.153 | 0.161 |   1.394 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | A v -> Y ^     | MUX2X1   | 0.136 | 0.135 |   1.529 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.529 |    0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.832 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.973 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.302 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    1.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.017 |   0.896 |    1.628 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.932
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.836
  Arrival Time                  1.569
  Slack Time                    0.733
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.633 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.492 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.163 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.374 |   1.268 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | INVX1    | 0.159 | 0.168 |   1.435 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212               | A v -> Y ^     | MUX2X1   | 0.137 | 0.133 |   1.569 |    0.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.569 |    0.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.833 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.974 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.303 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.356 | 0.039 |   0.932 |    1.665 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.808
  Arrival Time                  1.541
  Slack Time                    0.733
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.633 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.492 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.163 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    0.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.211 | 0.374 |   1.251 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U156               | A ^ -> Y v     | INVX1    | 0.146 | 0.153 |   1.404 |    0.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | A v -> Y ^     | MUX2X1   | 0.140 | 0.137 |   1.541 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.541 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.833 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.975 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.303 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.357 | 0.027 |   0.904 |    1.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.917
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.821
  Arrival Time                  1.555
  Slack Time                    0.733
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.633 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.492 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.163 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.361 |   1.255 |    0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147               | A ^ -> Y v     | INVX1    | 0.146 | 0.154 |   1.409 |    0.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | A v -> Y ^     | MUX2X1   | 0.150 | 0.146 |   1.554 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D ^            | DFFPOSX1 | 0.150 | 0.000 |   1.555 |    0.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.833 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.975 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.303 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.024 |   0.917 |    1.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.926
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.830
  Arrival Time                  1.565
  Slack Time                    0.735
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.635 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.494 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.165 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    0.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.201 | 0.372 |   1.266 |    0.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | INVX1    | 0.151 | 0.160 |   1.425 |    0.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A v -> Y ^     | MUX2X1   | 0.145 | 0.140 |   1.565 |    0.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   1.565 |    0.830 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.835 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.976 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.305 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.355 | 0.033 |   0.926 |    1.661 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

