
temp-monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6c4  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  0800b780  0800b780  0000c780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc9c  0800bc9c  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bc9c  0800bc9c  0000cc9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bca4  0800bca4  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bca4  0800bca4  0000cca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bca8  0800bca8  0000cca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800bcac  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200001d4  0800be80  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000520  0800be80  0000d520  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e95c  00000000  00000000  0000d1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002315  00000000  00000000  0001bb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  0001de70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000970  00000000  00000000  0001eaa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d7de  00000000  00000000  0001f418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8d0  00000000  00000000  0003cbf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bcd04  00000000  00000000  0004b4c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001081ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004214  00000000  00000000  00108210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0010c424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d4 	.word	0x200001d4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800b768 	.word	0x0800b768

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001d8 	.word	0x200001d8
 8000100:	0800b768 	.word	0x0800b768

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f91f 	bl	800167c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f863 	bl	8001514 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f911 	bl	800167c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f907 	bl	800167c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f88d 	bl	800159c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f883 	bl	800159c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	@ (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	@ (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f874 	bl	80005c0 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			@ (mov r8, r8)

080004e4 <__aeabi_d2uiz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	4b0c      	ldr	r3, [pc, #48]	@ (800051c <__aeabi_d2uiz+0x38>)
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffcf 	bl	8000490 <__aeabi_dcmpge>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d104      	bne.n	8000500 <__aeabi_d2uiz+0x1c>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f002 f83f 	bl	800257c <__aeabi_d2iz>
 80004fe:	bd70      	pop	{r4, r5, r6, pc}
 8000500:	4b06      	ldr	r3, [pc, #24]	@ (800051c <__aeabi_d2uiz+0x38>)
 8000502:	2200      	movs	r2, #0
 8000504:	0020      	movs	r0, r4
 8000506:	0029      	movs	r1, r5
 8000508:	f001 fc0c 	bl	8001d24 <__aeabi_dsub>
 800050c:	f002 f836 	bl	800257c <__aeabi_d2iz>
 8000510:	2380      	movs	r3, #128	@ 0x80
 8000512:	061b      	lsls	r3, r3, #24
 8000514:	469c      	mov	ip, r3
 8000516:	4460      	add	r0, ip
 8000518:	e7f1      	b.n	80004fe <__aeabi_d2uiz+0x1a>
 800051a:	46c0      	nop			@ (mov r8, r8)
 800051c:	41e00000 	.word	0x41e00000

08000520 <__aeabi_d2lz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	2200      	movs	r2, #0
 8000524:	2300      	movs	r3, #0
 8000526:	0004      	movs	r4, r0
 8000528:	000d      	movs	r5, r1
 800052a:	f7ff ff93 	bl	8000454 <__aeabi_dcmplt>
 800052e:	2800      	cmp	r0, #0
 8000530:	d108      	bne.n	8000544 <__aeabi_d2lz+0x24>
 8000532:	0020      	movs	r0, r4
 8000534:	0029      	movs	r1, r5
 8000536:	f000 f80f 	bl	8000558 <__aeabi_d2ulz>
 800053a:	0002      	movs	r2, r0
 800053c:	000b      	movs	r3, r1
 800053e:	0010      	movs	r0, r2
 8000540:	0019      	movs	r1, r3
 8000542:	bd70      	pop	{r4, r5, r6, pc}
 8000544:	2380      	movs	r3, #128	@ 0x80
 8000546:	061b      	lsls	r3, r3, #24
 8000548:	18e9      	adds	r1, r5, r3
 800054a:	0020      	movs	r0, r4
 800054c:	f000 f804 	bl	8000558 <__aeabi_d2ulz>
 8000550:	2300      	movs	r3, #0
 8000552:	4242      	negs	r2, r0
 8000554:	418b      	sbcs	r3, r1
 8000556:	e7f2      	b.n	800053e <__aeabi_d2lz+0x1e>

08000558 <__aeabi_d2ulz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0b      	ldr	r3, [pc, #44]	@ (800058c <__aeabi_d2ulz+0x34>)
 800055e:	000d      	movs	r5, r1
 8000560:	0004      	movs	r4, r0
 8000562:	f001 f8f9 	bl	8001758 <__aeabi_dmul>
 8000566:	f7ff ffbd 	bl	80004e4 <__aeabi_d2uiz>
 800056a:	0006      	movs	r6, r0
 800056c:	f002 f870 	bl	8002650 <__aeabi_ui2d>
 8000570:	2200      	movs	r2, #0
 8000572:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <__aeabi_d2ulz+0x38>)
 8000574:	f001 f8f0 	bl	8001758 <__aeabi_dmul>
 8000578:	0002      	movs	r2, r0
 800057a:	000b      	movs	r3, r1
 800057c:	0020      	movs	r0, r4
 800057e:	0029      	movs	r1, r5
 8000580:	f001 fbd0 	bl	8001d24 <__aeabi_dsub>
 8000584:	f7ff ffae 	bl	80004e4 <__aeabi_d2uiz>
 8000588:	0031      	movs	r1, r6
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	3df00000 	.word	0x3df00000
 8000590:	41f00000 	.word	0x41f00000

08000594 <__aeabi_l2d>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0006      	movs	r6, r0
 8000598:	0008      	movs	r0, r1
 800059a:	f002 f82b 	bl	80025f4 <__aeabi_i2d>
 800059e:	2200      	movs	r2, #0
 80005a0:	4b06      	ldr	r3, [pc, #24]	@ (80005bc <__aeabi_l2d+0x28>)
 80005a2:	f001 f8d9 	bl	8001758 <__aeabi_dmul>
 80005a6:	000d      	movs	r5, r1
 80005a8:	0004      	movs	r4, r0
 80005aa:	0030      	movs	r0, r6
 80005ac:	f002 f850 	bl	8002650 <__aeabi_ui2d>
 80005b0:	002b      	movs	r3, r5
 80005b2:	0022      	movs	r2, r4
 80005b4:	f000 f8d0 	bl	8000758 <__aeabi_dadd>
 80005b8:	bd70      	pop	{r4, r5, r6, pc}
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	41f00000 	.word	0x41f00000

080005c0 <__udivmoddi4>:
 80005c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c2:	4657      	mov	r7, sl
 80005c4:	464e      	mov	r6, r9
 80005c6:	4645      	mov	r5, r8
 80005c8:	46de      	mov	lr, fp
 80005ca:	b5e0      	push	{r5, r6, r7, lr}
 80005cc:	0004      	movs	r4, r0
 80005ce:	000d      	movs	r5, r1
 80005d0:	4692      	mov	sl, r2
 80005d2:	4699      	mov	r9, r3
 80005d4:	b083      	sub	sp, #12
 80005d6:	428b      	cmp	r3, r1
 80005d8:	d830      	bhi.n	800063c <__udivmoddi4+0x7c>
 80005da:	d02d      	beq.n	8000638 <__udivmoddi4+0x78>
 80005dc:	4649      	mov	r1, r9
 80005de:	4650      	mov	r0, sl
 80005e0:	f002 f8fa 	bl	80027d8 <__clzdi2>
 80005e4:	0029      	movs	r1, r5
 80005e6:	0006      	movs	r6, r0
 80005e8:	0020      	movs	r0, r4
 80005ea:	f002 f8f5 	bl	80027d8 <__clzdi2>
 80005ee:	1a33      	subs	r3, r6, r0
 80005f0:	4698      	mov	r8, r3
 80005f2:	3b20      	subs	r3, #32
 80005f4:	d434      	bmi.n	8000660 <__udivmoddi4+0xa0>
 80005f6:	469b      	mov	fp, r3
 80005f8:	4653      	mov	r3, sl
 80005fa:	465a      	mov	r2, fp
 80005fc:	4093      	lsls	r3, r2
 80005fe:	4642      	mov	r2, r8
 8000600:	001f      	movs	r7, r3
 8000602:	4653      	mov	r3, sl
 8000604:	4093      	lsls	r3, r2
 8000606:	001e      	movs	r6, r3
 8000608:	42af      	cmp	r7, r5
 800060a:	d83b      	bhi.n	8000684 <__udivmoddi4+0xc4>
 800060c:	42af      	cmp	r7, r5
 800060e:	d100      	bne.n	8000612 <__udivmoddi4+0x52>
 8000610:	e079      	b.n	8000706 <__udivmoddi4+0x146>
 8000612:	465b      	mov	r3, fp
 8000614:	1ba4      	subs	r4, r4, r6
 8000616:	41bd      	sbcs	r5, r7
 8000618:	2b00      	cmp	r3, #0
 800061a:	da00      	bge.n	800061e <__udivmoddi4+0x5e>
 800061c:	e076      	b.n	800070c <__udivmoddi4+0x14c>
 800061e:	2200      	movs	r2, #0
 8000620:	2300      	movs	r3, #0
 8000622:	9200      	str	r2, [sp, #0]
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2301      	movs	r3, #1
 8000628:	465a      	mov	r2, fp
 800062a:	4093      	lsls	r3, r2
 800062c:	9301      	str	r3, [sp, #4]
 800062e:	2301      	movs	r3, #1
 8000630:	4642      	mov	r2, r8
 8000632:	4093      	lsls	r3, r2
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	e029      	b.n	800068c <__udivmoddi4+0xcc>
 8000638:	4282      	cmp	r2, r0
 800063a:	d9cf      	bls.n	80005dc <__udivmoddi4+0x1c>
 800063c:	2200      	movs	r2, #0
 800063e:	2300      	movs	r3, #0
 8000640:	9200      	str	r2, [sp, #0]
 8000642:	9301      	str	r3, [sp, #4]
 8000644:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <__udivmoddi4+0x8e>
 800064a:	601c      	str	r4, [r3, #0]
 800064c:	605d      	str	r5, [r3, #4]
 800064e:	9800      	ldr	r0, [sp, #0]
 8000650:	9901      	ldr	r1, [sp, #4]
 8000652:	b003      	add	sp, #12
 8000654:	bcf0      	pop	{r4, r5, r6, r7}
 8000656:	46bb      	mov	fp, r7
 8000658:	46b2      	mov	sl, r6
 800065a:	46a9      	mov	r9, r5
 800065c:	46a0      	mov	r8, r4
 800065e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000660:	4642      	mov	r2, r8
 8000662:	469b      	mov	fp, r3
 8000664:	2320      	movs	r3, #32
 8000666:	1a9b      	subs	r3, r3, r2
 8000668:	4652      	mov	r2, sl
 800066a:	40da      	lsrs	r2, r3
 800066c:	4641      	mov	r1, r8
 800066e:	0013      	movs	r3, r2
 8000670:	464a      	mov	r2, r9
 8000672:	408a      	lsls	r2, r1
 8000674:	0017      	movs	r7, r2
 8000676:	4642      	mov	r2, r8
 8000678:	431f      	orrs	r7, r3
 800067a:	4653      	mov	r3, sl
 800067c:	4093      	lsls	r3, r2
 800067e:	001e      	movs	r6, r3
 8000680:	42af      	cmp	r7, r5
 8000682:	d9c3      	bls.n	800060c <__udivmoddi4+0x4c>
 8000684:	2200      	movs	r2, #0
 8000686:	2300      	movs	r3, #0
 8000688:	9200      	str	r2, [sp, #0]
 800068a:	9301      	str	r3, [sp, #4]
 800068c:	4643      	mov	r3, r8
 800068e:	2b00      	cmp	r3, #0
 8000690:	d0d8      	beq.n	8000644 <__udivmoddi4+0x84>
 8000692:	07fb      	lsls	r3, r7, #31
 8000694:	0872      	lsrs	r2, r6, #1
 8000696:	431a      	orrs	r2, r3
 8000698:	4646      	mov	r6, r8
 800069a:	087b      	lsrs	r3, r7, #1
 800069c:	e00e      	b.n	80006bc <__udivmoddi4+0xfc>
 800069e:	42ab      	cmp	r3, r5
 80006a0:	d101      	bne.n	80006a6 <__udivmoddi4+0xe6>
 80006a2:	42a2      	cmp	r2, r4
 80006a4:	d80c      	bhi.n	80006c0 <__udivmoddi4+0x100>
 80006a6:	1aa4      	subs	r4, r4, r2
 80006a8:	419d      	sbcs	r5, r3
 80006aa:	2001      	movs	r0, #1
 80006ac:	1924      	adds	r4, r4, r4
 80006ae:	416d      	adcs	r5, r5
 80006b0:	2100      	movs	r1, #0
 80006b2:	3e01      	subs	r6, #1
 80006b4:	1824      	adds	r4, r4, r0
 80006b6:	414d      	adcs	r5, r1
 80006b8:	2e00      	cmp	r6, #0
 80006ba:	d006      	beq.n	80006ca <__udivmoddi4+0x10a>
 80006bc:	42ab      	cmp	r3, r5
 80006be:	d9ee      	bls.n	800069e <__udivmoddi4+0xde>
 80006c0:	3e01      	subs	r6, #1
 80006c2:	1924      	adds	r4, r4, r4
 80006c4:	416d      	adcs	r5, r5
 80006c6:	2e00      	cmp	r6, #0
 80006c8:	d1f8      	bne.n	80006bc <__udivmoddi4+0xfc>
 80006ca:	9800      	ldr	r0, [sp, #0]
 80006cc:	9901      	ldr	r1, [sp, #4]
 80006ce:	465b      	mov	r3, fp
 80006d0:	1900      	adds	r0, r0, r4
 80006d2:	4169      	adcs	r1, r5
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	db24      	blt.n	8000722 <__udivmoddi4+0x162>
 80006d8:	002b      	movs	r3, r5
 80006da:	465a      	mov	r2, fp
 80006dc:	4644      	mov	r4, r8
 80006de:	40d3      	lsrs	r3, r2
 80006e0:	002a      	movs	r2, r5
 80006e2:	40e2      	lsrs	r2, r4
 80006e4:	001c      	movs	r4, r3
 80006e6:	465b      	mov	r3, fp
 80006e8:	0015      	movs	r5, r2
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	db2a      	blt.n	8000744 <__udivmoddi4+0x184>
 80006ee:	0026      	movs	r6, r4
 80006f0:	409e      	lsls	r6, r3
 80006f2:	0033      	movs	r3, r6
 80006f4:	0026      	movs	r6, r4
 80006f6:	4647      	mov	r7, r8
 80006f8:	40be      	lsls	r6, r7
 80006fa:	0032      	movs	r2, r6
 80006fc:	1a80      	subs	r0, r0, r2
 80006fe:	4199      	sbcs	r1, r3
 8000700:	9000      	str	r0, [sp, #0]
 8000702:	9101      	str	r1, [sp, #4]
 8000704:	e79e      	b.n	8000644 <__udivmoddi4+0x84>
 8000706:	42a3      	cmp	r3, r4
 8000708:	d8bc      	bhi.n	8000684 <__udivmoddi4+0xc4>
 800070a:	e782      	b.n	8000612 <__udivmoddi4+0x52>
 800070c:	4642      	mov	r2, r8
 800070e:	2320      	movs	r3, #32
 8000710:	2100      	movs	r1, #0
 8000712:	1a9b      	subs	r3, r3, r2
 8000714:	2200      	movs	r2, #0
 8000716:	9100      	str	r1, [sp, #0]
 8000718:	9201      	str	r2, [sp, #4]
 800071a:	2201      	movs	r2, #1
 800071c:	40da      	lsrs	r2, r3
 800071e:	9201      	str	r2, [sp, #4]
 8000720:	e785      	b.n	800062e <__udivmoddi4+0x6e>
 8000722:	4642      	mov	r2, r8
 8000724:	2320      	movs	r3, #32
 8000726:	1a9b      	subs	r3, r3, r2
 8000728:	002a      	movs	r2, r5
 800072a:	4646      	mov	r6, r8
 800072c:	409a      	lsls	r2, r3
 800072e:	0023      	movs	r3, r4
 8000730:	40f3      	lsrs	r3, r6
 8000732:	4644      	mov	r4, r8
 8000734:	4313      	orrs	r3, r2
 8000736:	002a      	movs	r2, r5
 8000738:	40e2      	lsrs	r2, r4
 800073a:	001c      	movs	r4, r3
 800073c:	465b      	mov	r3, fp
 800073e:	0015      	movs	r5, r2
 8000740:	2b00      	cmp	r3, #0
 8000742:	dad4      	bge.n	80006ee <__udivmoddi4+0x12e>
 8000744:	4642      	mov	r2, r8
 8000746:	002f      	movs	r7, r5
 8000748:	2320      	movs	r3, #32
 800074a:	0026      	movs	r6, r4
 800074c:	4097      	lsls	r7, r2
 800074e:	1a9b      	subs	r3, r3, r2
 8000750:	40de      	lsrs	r6, r3
 8000752:	003b      	movs	r3, r7
 8000754:	4333      	orrs	r3, r6
 8000756:	e7cd      	b.n	80006f4 <__udivmoddi4+0x134>

08000758 <__aeabi_dadd>:
 8000758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075a:	464f      	mov	r7, r9
 800075c:	4646      	mov	r6, r8
 800075e:	46d6      	mov	lr, sl
 8000760:	b5c0      	push	{r6, r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	9000      	str	r0, [sp, #0]
 8000766:	9101      	str	r1, [sp, #4]
 8000768:	030e      	lsls	r6, r1, #12
 800076a:	004c      	lsls	r4, r1, #1
 800076c:	0fcd      	lsrs	r5, r1, #31
 800076e:	0a71      	lsrs	r1, r6, #9
 8000770:	9e00      	ldr	r6, [sp, #0]
 8000772:	005f      	lsls	r7, r3, #1
 8000774:	0f76      	lsrs	r6, r6, #29
 8000776:	430e      	orrs	r6, r1
 8000778:	9900      	ldr	r1, [sp, #0]
 800077a:	9200      	str	r2, [sp, #0]
 800077c:	9301      	str	r3, [sp, #4]
 800077e:	00c9      	lsls	r1, r1, #3
 8000780:	4689      	mov	r9, r1
 8000782:	0319      	lsls	r1, r3, #12
 8000784:	0d7b      	lsrs	r3, r7, #21
 8000786:	4698      	mov	r8, r3
 8000788:	9b01      	ldr	r3, [sp, #4]
 800078a:	0a49      	lsrs	r1, r1, #9
 800078c:	0fdb      	lsrs	r3, r3, #31
 800078e:	469c      	mov	ip, r3
 8000790:	9b00      	ldr	r3, [sp, #0]
 8000792:	9a00      	ldr	r2, [sp, #0]
 8000794:	0f5b      	lsrs	r3, r3, #29
 8000796:	430b      	orrs	r3, r1
 8000798:	4641      	mov	r1, r8
 800079a:	0d64      	lsrs	r4, r4, #21
 800079c:	00d2      	lsls	r2, r2, #3
 800079e:	1a61      	subs	r1, r4, r1
 80007a0:	4565      	cmp	r5, ip
 80007a2:	d100      	bne.n	80007a6 <__aeabi_dadd+0x4e>
 80007a4:	e0a6      	b.n	80008f4 <__aeabi_dadd+0x19c>
 80007a6:	2900      	cmp	r1, #0
 80007a8:	dd72      	ble.n	8000890 <__aeabi_dadd+0x138>
 80007aa:	4647      	mov	r7, r8
 80007ac:	2f00      	cmp	r7, #0
 80007ae:	d100      	bne.n	80007b2 <__aeabi_dadd+0x5a>
 80007b0:	e0dd      	b.n	800096e <__aeabi_dadd+0x216>
 80007b2:	4fcc      	ldr	r7, [pc, #816]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 80007b4:	42bc      	cmp	r4, r7
 80007b6:	d100      	bne.n	80007ba <__aeabi_dadd+0x62>
 80007b8:	e19a      	b.n	8000af0 <__aeabi_dadd+0x398>
 80007ba:	2701      	movs	r7, #1
 80007bc:	2938      	cmp	r1, #56	@ 0x38
 80007be:	dc17      	bgt.n	80007f0 <__aeabi_dadd+0x98>
 80007c0:	2780      	movs	r7, #128	@ 0x80
 80007c2:	043f      	lsls	r7, r7, #16
 80007c4:	433b      	orrs	r3, r7
 80007c6:	291f      	cmp	r1, #31
 80007c8:	dd00      	ble.n	80007cc <__aeabi_dadd+0x74>
 80007ca:	e1dd      	b.n	8000b88 <__aeabi_dadd+0x430>
 80007cc:	2720      	movs	r7, #32
 80007ce:	1a78      	subs	r0, r7, r1
 80007d0:	001f      	movs	r7, r3
 80007d2:	4087      	lsls	r7, r0
 80007d4:	46ba      	mov	sl, r7
 80007d6:	0017      	movs	r7, r2
 80007d8:	40cf      	lsrs	r7, r1
 80007da:	4684      	mov	ip, r0
 80007dc:	0038      	movs	r0, r7
 80007de:	4657      	mov	r7, sl
 80007e0:	4307      	orrs	r7, r0
 80007e2:	4660      	mov	r0, ip
 80007e4:	4082      	lsls	r2, r0
 80007e6:	40cb      	lsrs	r3, r1
 80007e8:	1e50      	subs	r0, r2, #1
 80007ea:	4182      	sbcs	r2, r0
 80007ec:	1af6      	subs	r6, r6, r3
 80007ee:	4317      	orrs	r7, r2
 80007f0:	464b      	mov	r3, r9
 80007f2:	1bdf      	subs	r7, r3, r7
 80007f4:	45b9      	cmp	r9, r7
 80007f6:	4180      	sbcs	r0, r0
 80007f8:	4240      	negs	r0, r0
 80007fa:	1a36      	subs	r6, r6, r0
 80007fc:	0233      	lsls	r3, r6, #8
 80007fe:	d400      	bmi.n	8000802 <__aeabi_dadd+0xaa>
 8000800:	e0ff      	b.n	8000a02 <__aeabi_dadd+0x2aa>
 8000802:	0276      	lsls	r6, r6, #9
 8000804:	0a76      	lsrs	r6, r6, #9
 8000806:	2e00      	cmp	r6, #0
 8000808:	d100      	bne.n	800080c <__aeabi_dadd+0xb4>
 800080a:	e13c      	b.n	8000a86 <__aeabi_dadd+0x32e>
 800080c:	0030      	movs	r0, r6
 800080e:	f001 ffc5 	bl	800279c <__clzsi2>
 8000812:	0003      	movs	r3, r0
 8000814:	3b08      	subs	r3, #8
 8000816:	2120      	movs	r1, #32
 8000818:	0038      	movs	r0, r7
 800081a:	1aca      	subs	r2, r1, r3
 800081c:	40d0      	lsrs	r0, r2
 800081e:	409e      	lsls	r6, r3
 8000820:	0002      	movs	r2, r0
 8000822:	409f      	lsls	r7, r3
 8000824:	4332      	orrs	r2, r6
 8000826:	429c      	cmp	r4, r3
 8000828:	dd00      	ble.n	800082c <__aeabi_dadd+0xd4>
 800082a:	e1a6      	b.n	8000b7a <__aeabi_dadd+0x422>
 800082c:	1b18      	subs	r0, r3, r4
 800082e:	3001      	adds	r0, #1
 8000830:	1a09      	subs	r1, r1, r0
 8000832:	003e      	movs	r6, r7
 8000834:	408f      	lsls	r7, r1
 8000836:	40c6      	lsrs	r6, r0
 8000838:	1e7b      	subs	r3, r7, #1
 800083a:	419f      	sbcs	r7, r3
 800083c:	0013      	movs	r3, r2
 800083e:	408b      	lsls	r3, r1
 8000840:	4337      	orrs	r7, r6
 8000842:	431f      	orrs	r7, r3
 8000844:	40c2      	lsrs	r2, r0
 8000846:	003b      	movs	r3, r7
 8000848:	0016      	movs	r6, r2
 800084a:	2400      	movs	r4, #0
 800084c:	4313      	orrs	r3, r2
 800084e:	d100      	bne.n	8000852 <__aeabi_dadd+0xfa>
 8000850:	e1df      	b.n	8000c12 <__aeabi_dadd+0x4ba>
 8000852:	077b      	lsls	r3, r7, #29
 8000854:	d100      	bne.n	8000858 <__aeabi_dadd+0x100>
 8000856:	e332      	b.n	8000ebe <__aeabi_dadd+0x766>
 8000858:	230f      	movs	r3, #15
 800085a:	003a      	movs	r2, r7
 800085c:	403b      	ands	r3, r7
 800085e:	2b04      	cmp	r3, #4
 8000860:	d004      	beq.n	800086c <__aeabi_dadd+0x114>
 8000862:	1d3a      	adds	r2, r7, #4
 8000864:	42ba      	cmp	r2, r7
 8000866:	41bf      	sbcs	r7, r7
 8000868:	427f      	negs	r7, r7
 800086a:	19f6      	adds	r6, r6, r7
 800086c:	0233      	lsls	r3, r6, #8
 800086e:	d400      	bmi.n	8000872 <__aeabi_dadd+0x11a>
 8000870:	e323      	b.n	8000eba <__aeabi_dadd+0x762>
 8000872:	4b9c      	ldr	r3, [pc, #624]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000874:	3401      	adds	r4, #1
 8000876:	429c      	cmp	r4, r3
 8000878:	d100      	bne.n	800087c <__aeabi_dadd+0x124>
 800087a:	e0b4      	b.n	80009e6 <__aeabi_dadd+0x28e>
 800087c:	4b9a      	ldr	r3, [pc, #616]	@ (8000ae8 <__aeabi_dadd+0x390>)
 800087e:	0564      	lsls	r4, r4, #21
 8000880:	401e      	ands	r6, r3
 8000882:	0d64      	lsrs	r4, r4, #21
 8000884:	0777      	lsls	r7, r6, #29
 8000886:	08d2      	lsrs	r2, r2, #3
 8000888:	0276      	lsls	r6, r6, #9
 800088a:	4317      	orrs	r7, r2
 800088c:	0b36      	lsrs	r6, r6, #12
 800088e:	e0ac      	b.n	80009ea <__aeabi_dadd+0x292>
 8000890:	2900      	cmp	r1, #0
 8000892:	d100      	bne.n	8000896 <__aeabi_dadd+0x13e>
 8000894:	e07e      	b.n	8000994 <__aeabi_dadd+0x23c>
 8000896:	4641      	mov	r1, r8
 8000898:	1b09      	subs	r1, r1, r4
 800089a:	2c00      	cmp	r4, #0
 800089c:	d000      	beq.n	80008a0 <__aeabi_dadd+0x148>
 800089e:	e160      	b.n	8000b62 <__aeabi_dadd+0x40a>
 80008a0:	0034      	movs	r4, r6
 80008a2:	4648      	mov	r0, r9
 80008a4:	4304      	orrs	r4, r0
 80008a6:	d100      	bne.n	80008aa <__aeabi_dadd+0x152>
 80008a8:	e1c9      	b.n	8000c3e <__aeabi_dadd+0x4e6>
 80008aa:	1e4c      	subs	r4, r1, #1
 80008ac:	2901      	cmp	r1, #1
 80008ae:	d100      	bne.n	80008b2 <__aeabi_dadd+0x15a>
 80008b0:	e22e      	b.n	8000d10 <__aeabi_dadd+0x5b8>
 80008b2:	4d8c      	ldr	r5, [pc, #560]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 80008b4:	42a9      	cmp	r1, r5
 80008b6:	d100      	bne.n	80008ba <__aeabi_dadd+0x162>
 80008b8:	e224      	b.n	8000d04 <__aeabi_dadd+0x5ac>
 80008ba:	2701      	movs	r7, #1
 80008bc:	2c38      	cmp	r4, #56	@ 0x38
 80008be:	dc11      	bgt.n	80008e4 <__aeabi_dadd+0x18c>
 80008c0:	0021      	movs	r1, r4
 80008c2:	291f      	cmp	r1, #31
 80008c4:	dd00      	ble.n	80008c8 <__aeabi_dadd+0x170>
 80008c6:	e20b      	b.n	8000ce0 <__aeabi_dadd+0x588>
 80008c8:	2420      	movs	r4, #32
 80008ca:	0037      	movs	r7, r6
 80008cc:	4648      	mov	r0, r9
 80008ce:	1a64      	subs	r4, r4, r1
 80008d0:	40a7      	lsls	r7, r4
 80008d2:	40c8      	lsrs	r0, r1
 80008d4:	4307      	orrs	r7, r0
 80008d6:	4648      	mov	r0, r9
 80008d8:	40a0      	lsls	r0, r4
 80008da:	40ce      	lsrs	r6, r1
 80008dc:	1e44      	subs	r4, r0, #1
 80008de:	41a0      	sbcs	r0, r4
 80008e0:	1b9b      	subs	r3, r3, r6
 80008e2:	4307      	orrs	r7, r0
 80008e4:	1bd7      	subs	r7, r2, r7
 80008e6:	42ba      	cmp	r2, r7
 80008e8:	4192      	sbcs	r2, r2
 80008ea:	4252      	negs	r2, r2
 80008ec:	4665      	mov	r5, ip
 80008ee:	4644      	mov	r4, r8
 80008f0:	1a9e      	subs	r6, r3, r2
 80008f2:	e783      	b.n	80007fc <__aeabi_dadd+0xa4>
 80008f4:	2900      	cmp	r1, #0
 80008f6:	dc00      	bgt.n	80008fa <__aeabi_dadd+0x1a2>
 80008f8:	e09c      	b.n	8000a34 <__aeabi_dadd+0x2dc>
 80008fa:	4647      	mov	r7, r8
 80008fc:	2f00      	cmp	r7, #0
 80008fe:	d167      	bne.n	80009d0 <__aeabi_dadd+0x278>
 8000900:	001f      	movs	r7, r3
 8000902:	4317      	orrs	r7, r2
 8000904:	d100      	bne.n	8000908 <__aeabi_dadd+0x1b0>
 8000906:	e0e4      	b.n	8000ad2 <__aeabi_dadd+0x37a>
 8000908:	1e48      	subs	r0, r1, #1
 800090a:	2901      	cmp	r1, #1
 800090c:	d100      	bne.n	8000910 <__aeabi_dadd+0x1b8>
 800090e:	e19b      	b.n	8000c48 <__aeabi_dadd+0x4f0>
 8000910:	4f74      	ldr	r7, [pc, #464]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000912:	42b9      	cmp	r1, r7
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x1c0>
 8000916:	e0eb      	b.n	8000af0 <__aeabi_dadd+0x398>
 8000918:	2701      	movs	r7, #1
 800091a:	0001      	movs	r1, r0
 800091c:	2838      	cmp	r0, #56	@ 0x38
 800091e:	dc11      	bgt.n	8000944 <__aeabi_dadd+0x1ec>
 8000920:	291f      	cmp	r1, #31
 8000922:	dd00      	ble.n	8000926 <__aeabi_dadd+0x1ce>
 8000924:	e1c7      	b.n	8000cb6 <__aeabi_dadd+0x55e>
 8000926:	2720      	movs	r7, #32
 8000928:	1a78      	subs	r0, r7, r1
 800092a:	001f      	movs	r7, r3
 800092c:	4684      	mov	ip, r0
 800092e:	4087      	lsls	r7, r0
 8000930:	0010      	movs	r0, r2
 8000932:	40c8      	lsrs	r0, r1
 8000934:	4307      	orrs	r7, r0
 8000936:	4660      	mov	r0, ip
 8000938:	4082      	lsls	r2, r0
 800093a:	40cb      	lsrs	r3, r1
 800093c:	1e50      	subs	r0, r2, #1
 800093e:	4182      	sbcs	r2, r0
 8000940:	18f6      	adds	r6, r6, r3
 8000942:	4317      	orrs	r7, r2
 8000944:	444f      	add	r7, r9
 8000946:	454f      	cmp	r7, r9
 8000948:	4180      	sbcs	r0, r0
 800094a:	4240      	negs	r0, r0
 800094c:	1836      	adds	r6, r6, r0
 800094e:	0233      	lsls	r3, r6, #8
 8000950:	d557      	bpl.n	8000a02 <__aeabi_dadd+0x2aa>
 8000952:	4b64      	ldr	r3, [pc, #400]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000954:	3401      	adds	r4, #1
 8000956:	429c      	cmp	r4, r3
 8000958:	d045      	beq.n	80009e6 <__aeabi_dadd+0x28e>
 800095a:	2101      	movs	r1, #1
 800095c:	4b62      	ldr	r3, [pc, #392]	@ (8000ae8 <__aeabi_dadd+0x390>)
 800095e:	087a      	lsrs	r2, r7, #1
 8000960:	401e      	ands	r6, r3
 8000962:	4039      	ands	r1, r7
 8000964:	430a      	orrs	r2, r1
 8000966:	07f7      	lsls	r7, r6, #31
 8000968:	4317      	orrs	r7, r2
 800096a:	0876      	lsrs	r6, r6, #1
 800096c:	e771      	b.n	8000852 <__aeabi_dadd+0xfa>
 800096e:	001f      	movs	r7, r3
 8000970:	4317      	orrs	r7, r2
 8000972:	d100      	bne.n	8000976 <__aeabi_dadd+0x21e>
 8000974:	e0ad      	b.n	8000ad2 <__aeabi_dadd+0x37a>
 8000976:	1e4f      	subs	r7, r1, #1
 8000978:	46bc      	mov	ip, r7
 800097a:	2901      	cmp	r1, #1
 800097c:	d100      	bne.n	8000980 <__aeabi_dadd+0x228>
 800097e:	e182      	b.n	8000c86 <__aeabi_dadd+0x52e>
 8000980:	4f58      	ldr	r7, [pc, #352]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000982:	42b9      	cmp	r1, r7
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x230>
 8000986:	e190      	b.n	8000caa <__aeabi_dadd+0x552>
 8000988:	4661      	mov	r1, ip
 800098a:	2701      	movs	r7, #1
 800098c:	2938      	cmp	r1, #56	@ 0x38
 800098e:	dd00      	ble.n	8000992 <__aeabi_dadd+0x23a>
 8000990:	e72e      	b.n	80007f0 <__aeabi_dadd+0x98>
 8000992:	e718      	b.n	80007c6 <__aeabi_dadd+0x6e>
 8000994:	4f55      	ldr	r7, [pc, #340]	@ (8000aec <__aeabi_dadd+0x394>)
 8000996:	1c61      	adds	r1, r4, #1
 8000998:	4239      	tst	r1, r7
 800099a:	d000      	beq.n	800099e <__aeabi_dadd+0x246>
 800099c:	e0d0      	b.n	8000b40 <__aeabi_dadd+0x3e8>
 800099e:	0031      	movs	r1, r6
 80009a0:	4648      	mov	r0, r9
 80009a2:	001f      	movs	r7, r3
 80009a4:	4301      	orrs	r1, r0
 80009a6:	4317      	orrs	r7, r2
 80009a8:	2c00      	cmp	r4, #0
 80009aa:	d000      	beq.n	80009ae <__aeabi_dadd+0x256>
 80009ac:	e13d      	b.n	8000c2a <__aeabi_dadd+0x4d2>
 80009ae:	2900      	cmp	r1, #0
 80009b0:	d100      	bne.n	80009b4 <__aeabi_dadd+0x25c>
 80009b2:	e1bc      	b.n	8000d2e <__aeabi_dadd+0x5d6>
 80009b4:	2f00      	cmp	r7, #0
 80009b6:	d000      	beq.n	80009ba <__aeabi_dadd+0x262>
 80009b8:	e1bf      	b.n	8000d3a <__aeabi_dadd+0x5e2>
 80009ba:	464b      	mov	r3, r9
 80009bc:	2100      	movs	r1, #0
 80009be:	08d8      	lsrs	r0, r3, #3
 80009c0:	0777      	lsls	r7, r6, #29
 80009c2:	4307      	orrs	r7, r0
 80009c4:	08f0      	lsrs	r0, r6, #3
 80009c6:	0306      	lsls	r6, r0, #12
 80009c8:	054c      	lsls	r4, r1, #21
 80009ca:	0b36      	lsrs	r6, r6, #12
 80009cc:	0d64      	lsrs	r4, r4, #21
 80009ce:	e00c      	b.n	80009ea <__aeabi_dadd+0x292>
 80009d0:	4f44      	ldr	r7, [pc, #272]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 80009d2:	42bc      	cmp	r4, r7
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x280>
 80009d6:	e08b      	b.n	8000af0 <__aeabi_dadd+0x398>
 80009d8:	2701      	movs	r7, #1
 80009da:	2938      	cmp	r1, #56	@ 0x38
 80009dc:	dcb2      	bgt.n	8000944 <__aeabi_dadd+0x1ec>
 80009de:	2780      	movs	r7, #128	@ 0x80
 80009e0:	043f      	lsls	r7, r7, #16
 80009e2:	433b      	orrs	r3, r7
 80009e4:	e79c      	b.n	8000920 <__aeabi_dadd+0x1c8>
 80009e6:	2600      	movs	r6, #0
 80009e8:	2700      	movs	r7, #0
 80009ea:	0524      	lsls	r4, r4, #20
 80009ec:	4334      	orrs	r4, r6
 80009ee:	07ed      	lsls	r5, r5, #31
 80009f0:	432c      	orrs	r4, r5
 80009f2:	0038      	movs	r0, r7
 80009f4:	0021      	movs	r1, r4
 80009f6:	b002      	add	sp, #8
 80009f8:	bce0      	pop	{r5, r6, r7}
 80009fa:	46ba      	mov	sl, r7
 80009fc:	46b1      	mov	r9, r6
 80009fe:	46a8      	mov	r8, r5
 8000a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a02:	077b      	lsls	r3, r7, #29
 8000a04:	d004      	beq.n	8000a10 <__aeabi_dadd+0x2b8>
 8000a06:	230f      	movs	r3, #15
 8000a08:	403b      	ands	r3, r7
 8000a0a:	2b04      	cmp	r3, #4
 8000a0c:	d000      	beq.n	8000a10 <__aeabi_dadd+0x2b8>
 8000a0e:	e728      	b.n	8000862 <__aeabi_dadd+0x10a>
 8000a10:	08f8      	lsrs	r0, r7, #3
 8000a12:	4b34      	ldr	r3, [pc, #208]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000a14:	0777      	lsls	r7, r6, #29
 8000a16:	4307      	orrs	r7, r0
 8000a18:	08f0      	lsrs	r0, r6, #3
 8000a1a:	429c      	cmp	r4, r3
 8000a1c:	d000      	beq.n	8000a20 <__aeabi_dadd+0x2c8>
 8000a1e:	e24a      	b.n	8000eb6 <__aeabi_dadd+0x75e>
 8000a20:	003b      	movs	r3, r7
 8000a22:	4303      	orrs	r3, r0
 8000a24:	d059      	beq.n	8000ada <__aeabi_dadd+0x382>
 8000a26:	2680      	movs	r6, #128	@ 0x80
 8000a28:	0336      	lsls	r6, r6, #12
 8000a2a:	4306      	orrs	r6, r0
 8000a2c:	0336      	lsls	r6, r6, #12
 8000a2e:	4c2d      	ldr	r4, [pc, #180]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000a30:	0b36      	lsrs	r6, r6, #12
 8000a32:	e7da      	b.n	80009ea <__aeabi_dadd+0x292>
 8000a34:	2900      	cmp	r1, #0
 8000a36:	d061      	beq.n	8000afc <__aeabi_dadd+0x3a4>
 8000a38:	4641      	mov	r1, r8
 8000a3a:	1b09      	subs	r1, r1, r4
 8000a3c:	2c00      	cmp	r4, #0
 8000a3e:	d100      	bne.n	8000a42 <__aeabi_dadd+0x2ea>
 8000a40:	e0b9      	b.n	8000bb6 <__aeabi_dadd+0x45e>
 8000a42:	4c28      	ldr	r4, [pc, #160]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000a44:	45a0      	cmp	r8, r4
 8000a46:	d100      	bne.n	8000a4a <__aeabi_dadd+0x2f2>
 8000a48:	e1a5      	b.n	8000d96 <__aeabi_dadd+0x63e>
 8000a4a:	2701      	movs	r7, #1
 8000a4c:	2938      	cmp	r1, #56	@ 0x38
 8000a4e:	dc13      	bgt.n	8000a78 <__aeabi_dadd+0x320>
 8000a50:	2480      	movs	r4, #128	@ 0x80
 8000a52:	0424      	lsls	r4, r4, #16
 8000a54:	4326      	orrs	r6, r4
 8000a56:	291f      	cmp	r1, #31
 8000a58:	dd00      	ble.n	8000a5c <__aeabi_dadd+0x304>
 8000a5a:	e1c8      	b.n	8000dee <__aeabi_dadd+0x696>
 8000a5c:	2420      	movs	r4, #32
 8000a5e:	0037      	movs	r7, r6
 8000a60:	4648      	mov	r0, r9
 8000a62:	1a64      	subs	r4, r4, r1
 8000a64:	40a7      	lsls	r7, r4
 8000a66:	40c8      	lsrs	r0, r1
 8000a68:	4307      	orrs	r7, r0
 8000a6a:	4648      	mov	r0, r9
 8000a6c:	40a0      	lsls	r0, r4
 8000a6e:	40ce      	lsrs	r6, r1
 8000a70:	1e44      	subs	r4, r0, #1
 8000a72:	41a0      	sbcs	r0, r4
 8000a74:	199b      	adds	r3, r3, r6
 8000a76:	4307      	orrs	r7, r0
 8000a78:	18bf      	adds	r7, r7, r2
 8000a7a:	4297      	cmp	r7, r2
 8000a7c:	4192      	sbcs	r2, r2
 8000a7e:	4252      	negs	r2, r2
 8000a80:	4644      	mov	r4, r8
 8000a82:	18d6      	adds	r6, r2, r3
 8000a84:	e763      	b.n	800094e <__aeabi_dadd+0x1f6>
 8000a86:	0038      	movs	r0, r7
 8000a88:	f001 fe88 	bl	800279c <__clzsi2>
 8000a8c:	0003      	movs	r3, r0
 8000a8e:	3318      	adds	r3, #24
 8000a90:	2b1f      	cmp	r3, #31
 8000a92:	dc00      	bgt.n	8000a96 <__aeabi_dadd+0x33e>
 8000a94:	e6bf      	b.n	8000816 <__aeabi_dadd+0xbe>
 8000a96:	003a      	movs	r2, r7
 8000a98:	3808      	subs	r0, #8
 8000a9a:	4082      	lsls	r2, r0
 8000a9c:	429c      	cmp	r4, r3
 8000a9e:	dd00      	ble.n	8000aa2 <__aeabi_dadd+0x34a>
 8000aa0:	e083      	b.n	8000baa <__aeabi_dadd+0x452>
 8000aa2:	1b1b      	subs	r3, r3, r4
 8000aa4:	1c58      	adds	r0, r3, #1
 8000aa6:	281f      	cmp	r0, #31
 8000aa8:	dc00      	bgt.n	8000aac <__aeabi_dadd+0x354>
 8000aaa:	e1b4      	b.n	8000e16 <__aeabi_dadd+0x6be>
 8000aac:	0017      	movs	r7, r2
 8000aae:	3b1f      	subs	r3, #31
 8000ab0:	40df      	lsrs	r7, r3
 8000ab2:	2820      	cmp	r0, #32
 8000ab4:	d005      	beq.n	8000ac2 <__aeabi_dadd+0x36a>
 8000ab6:	2340      	movs	r3, #64	@ 0x40
 8000ab8:	1a1b      	subs	r3, r3, r0
 8000aba:	409a      	lsls	r2, r3
 8000abc:	1e53      	subs	r3, r2, #1
 8000abe:	419a      	sbcs	r2, r3
 8000ac0:	4317      	orrs	r7, r2
 8000ac2:	2400      	movs	r4, #0
 8000ac4:	2f00      	cmp	r7, #0
 8000ac6:	d00a      	beq.n	8000ade <__aeabi_dadd+0x386>
 8000ac8:	077b      	lsls	r3, r7, #29
 8000aca:	d000      	beq.n	8000ace <__aeabi_dadd+0x376>
 8000acc:	e6c4      	b.n	8000858 <__aeabi_dadd+0x100>
 8000ace:	0026      	movs	r6, r4
 8000ad0:	e79e      	b.n	8000a10 <__aeabi_dadd+0x2b8>
 8000ad2:	464b      	mov	r3, r9
 8000ad4:	000c      	movs	r4, r1
 8000ad6:	08d8      	lsrs	r0, r3, #3
 8000ad8:	e79b      	b.n	8000a12 <__aeabi_dadd+0x2ba>
 8000ada:	2700      	movs	r7, #0
 8000adc:	4c01      	ldr	r4, [pc, #4]	@ (8000ae4 <__aeabi_dadd+0x38c>)
 8000ade:	2600      	movs	r6, #0
 8000ae0:	e783      	b.n	80009ea <__aeabi_dadd+0x292>
 8000ae2:	46c0      	nop			@ (mov r8, r8)
 8000ae4:	000007ff 	.word	0x000007ff
 8000ae8:	ff7fffff 	.word	0xff7fffff
 8000aec:	000007fe 	.word	0x000007fe
 8000af0:	464b      	mov	r3, r9
 8000af2:	0777      	lsls	r7, r6, #29
 8000af4:	08d8      	lsrs	r0, r3, #3
 8000af6:	4307      	orrs	r7, r0
 8000af8:	08f0      	lsrs	r0, r6, #3
 8000afa:	e791      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000afc:	4fcd      	ldr	r7, [pc, #820]	@ (8000e34 <__aeabi_dadd+0x6dc>)
 8000afe:	1c61      	adds	r1, r4, #1
 8000b00:	4239      	tst	r1, r7
 8000b02:	d16b      	bne.n	8000bdc <__aeabi_dadd+0x484>
 8000b04:	0031      	movs	r1, r6
 8000b06:	4648      	mov	r0, r9
 8000b08:	4301      	orrs	r1, r0
 8000b0a:	2c00      	cmp	r4, #0
 8000b0c:	d000      	beq.n	8000b10 <__aeabi_dadd+0x3b8>
 8000b0e:	e14b      	b.n	8000da8 <__aeabi_dadd+0x650>
 8000b10:	001f      	movs	r7, r3
 8000b12:	4317      	orrs	r7, r2
 8000b14:	2900      	cmp	r1, #0
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dadd+0x3c2>
 8000b18:	e181      	b.n	8000e1e <__aeabi_dadd+0x6c6>
 8000b1a:	2f00      	cmp	r7, #0
 8000b1c:	d100      	bne.n	8000b20 <__aeabi_dadd+0x3c8>
 8000b1e:	e74c      	b.n	80009ba <__aeabi_dadd+0x262>
 8000b20:	444a      	add	r2, r9
 8000b22:	454a      	cmp	r2, r9
 8000b24:	4180      	sbcs	r0, r0
 8000b26:	18f6      	adds	r6, r6, r3
 8000b28:	4240      	negs	r0, r0
 8000b2a:	1836      	adds	r6, r6, r0
 8000b2c:	0233      	lsls	r3, r6, #8
 8000b2e:	d500      	bpl.n	8000b32 <__aeabi_dadd+0x3da>
 8000b30:	e1b0      	b.n	8000e94 <__aeabi_dadd+0x73c>
 8000b32:	0017      	movs	r7, r2
 8000b34:	4691      	mov	r9, r2
 8000b36:	4337      	orrs	r7, r6
 8000b38:	d000      	beq.n	8000b3c <__aeabi_dadd+0x3e4>
 8000b3a:	e73e      	b.n	80009ba <__aeabi_dadd+0x262>
 8000b3c:	2600      	movs	r6, #0
 8000b3e:	e754      	b.n	80009ea <__aeabi_dadd+0x292>
 8000b40:	4649      	mov	r1, r9
 8000b42:	1a89      	subs	r1, r1, r2
 8000b44:	4688      	mov	r8, r1
 8000b46:	45c1      	cmp	r9, r8
 8000b48:	41bf      	sbcs	r7, r7
 8000b4a:	1af1      	subs	r1, r6, r3
 8000b4c:	427f      	negs	r7, r7
 8000b4e:	1bc9      	subs	r1, r1, r7
 8000b50:	020f      	lsls	r7, r1, #8
 8000b52:	d461      	bmi.n	8000c18 <__aeabi_dadd+0x4c0>
 8000b54:	4647      	mov	r7, r8
 8000b56:	430f      	orrs	r7, r1
 8000b58:	d100      	bne.n	8000b5c <__aeabi_dadd+0x404>
 8000b5a:	e0bd      	b.n	8000cd8 <__aeabi_dadd+0x580>
 8000b5c:	000e      	movs	r6, r1
 8000b5e:	4647      	mov	r7, r8
 8000b60:	e651      	b.n	8000806 <__aeabi_dadd+0xae>
 8000b62:	4cb5      	ldr	r4, [pc, #724]	@ (8000e38 <__aeabi_dadd+0x6e0>)
 8000b64:	45a0      	cmp	r8, r4
 8000b66:	d100      	bne.n	8000b6a <__aeabi_dadd+0x412>
 8000b68:	e100      	b.n	8000d6c <__aeabi_dadd+0x614>
 8000b6a:	2701      	movs	r7, #1
 8000b6c:	2938      	cmp	r1, #56	@ 0x38
 8000b6e:	dd00      	ble.n	8000b72 <__aeabi_dadd+0x41a>
 8000b70:	e6b8      	b.n	80008e4 <__aeabi_dadd+0x18c>
 8000b72:	2480      	movs	r4, #128	@ 0x80
 8000b74:	0424      	lsls	r4, r4, #16
 8000b76:	4326      	orrs	r6, r4
 8000b78:	e6a3      	b.n	80008c2 <__aeabi_dadd+0x16a>
 8000b7a:	4eb0      	ldr	r6, [pc, #704]	@ (8000e3c <__aeabi_dadd+0x6e4>)
 8000b7c:	1ae4      	subs	r4, r4, r3
 8000b7e:	4016      	ands	r6, r2
 8000b80:	077b      	lsls	r3, r7, #29
 8000b82:	d000      	beq.n	8000b86 <__aeabi_dadd+0x42e>
 8000b84:	e73f      	b.n	8000a06 <__aeabi_dadd+0x2ae>
 8000b86:	e743      	b.n	8000a10 <__aeabi_dadd+0x2b8>
 8000b88:	000f      	movs	r7, r1
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	3f20      	subs	r7, #32
 8000b8e:	40f8      	lsrs	r0, r7
 8000b90:	4684      	mov	ip, r0
 8000b92:	2920      	cmp	r1, #32
 8000b94:	d003      	beq.n	8000b9e <__aeabi_dadd+0x446>
 8000b96:	2740      	movs	r7, #64	@ 0x40
 8000b98:	1a79      	subs	r1, r7, r1
 8000b9a:	408b      	lsls	r3, r1
 8000b9c:	431a      	orrs	r2, r3
 8000b9e:	1e53      	subs	r3, r2, #1
 8000ba0:	419a      	sbcs	r2, r3
 8000ba2:	4663      	mov	r3, ip
 8000ba4:	0017      	movs	r7, r2
 8000ba6:	431f      	orrs	r7, r3
 8000ba8:	e622      	b.n	80007f0 <__aeabi_dadd+0x98>
 8000baa:	48a4      	ldr	r0, [pc, #656]	@ (8000e3c <__aeabi_dadd+0x6e4>)
 8000bac:	1ae1      	subs	r1, r4, r3
 8000bae:	4010      	ands	r0, r2
 8000bb0:	0747      	lsls	r7, r0, #29
 8000bb2:	08c0      	lsrs	r0, r0, #3
 8000bb4:	e707      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000bb6:	0034      	movs	r4, r6
 8000bb8:	4648      	mov	r0, r9
 8000bba:	4304      	orrs	r4, r0
 8000bbc:	d100      	bne.n	8000bc0 <__aeabi_dadd+0x468>
 8000bbe:	e0fa      	b.n	8000db6 <__aeabi_dadd+0x65e>
 8000bc0:	1e4c      	subs	r4, r1, #1
 8000bc2:	2901      	cmp	r1, #1
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0x470>
 8000bc6:	e0d7      	b.n	8000d78 <__aeabi_dadd+0x620>
 8000bc8:	4f9b      	ldr	r7, [pc, #620]	@ (8000e38 <__aeabi_dadd+0x6e0>)
 8000bca:	42b9      	cmp	r1, r7
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0x478>
 8000bce:	e0e2      	b.n	8000d96 <__aeabi_dadd+0x63e>
 8000bd0:	2701      	movs	r7, #1
 8000bd2:	2c38      	cmp	r4, #56	@ 0x38
 8000bd4:	dd00      	ble.n	8000bd8 <__aeabi_dadd+0x480>
 8000bd6:	e74f      	b.n	8000a78 <__aeabi_dadd+0x320>
 8000bd8:	0021      	movs	r1, r4
 8000bda:	e73c      	b.n	8000a56 <__aeabi_dadd+0x2fe>
 8000bdc:	4c96      	ldr	r4, [pc, #600]	@ (8000e38 <__aeabi_dadd+0x6e0>)
 8000bde:	42a1      	cmp	r1, r4
 8000be0:	d100      	bne.n	8000be4 <__aeabi_dadd+0x48c>
 8000be2:	e0dd      	b.n	8000da0 <__aeabi_dadd+0x648>
 8000be4:	444a      	add	r2, r9
 8000be6:	454a      	cmp	r2, r9
 8000be8:	4180      	sbcs	r0, r0
 8000bea:	18f3      	adds	r3, r6, r3
 8000bec:	4240      	negs	r0, r0
 8000bee:	1818      	adds	r0, r3, r0
 8000bf0:	07c7      	lsls	r7, r0, #31
 8000bf2:	0852      	lsrs	r2, r2, #1
 8000bf4:	4317      	orrs	r7, r2
 8000bf6:	0846      	lsrs	r6, r0, #1
 8000bf8:	0752      	lsls	r2, r2, #29
 8000bfa:	d005      	beq.n	8000c08 <__aeabi_dadd+0x4b0>
 8000bfc:	220f      	movs	r2, #15
 8000bfe:	000c      	movs	r4, r1
 8000c00:	403a      	ands	r2, r7
 8000c02:	2a04      	cmp	r2, #4
 8000c04:	d000      	beq.n	8000c08 <__aeabi_dadd+0x4b0>
 8000c06:	e62c      	b.n	8000862 <__aeabi_dadd+0x10a>
 8000c08:	0776      	lsls	r6, r6, #29
 8000c0a:	08ff      	lsrs	r7, r7, #3
 8000c0c:	4337      	orrs	r7, r6
 8000c0e:	0900      	lsrs	r0, r0, #4
 8000c10:	e6d9      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000c12:	2700      	movs	r7, #0
 8000c14:	2600      	movs	r6, #0
 8000c16:	e6e8      	b.n	80009ea <__aeabi_dadd+0x292>
 8000c18:	4649      	mov	r1, r9
 8000c1a:	1a57      	subs	r7, r2, r1
 8000c1c:	42ba      	cmp	r2, r7
 8000c1e:	4192      	sbcs	r2, r2
 8000c20:	1b9e      	subs	r6, r3, r6
 8000c22:	4252      	negs	r2, r2
 8000c24:	4665      	mov	r5, ip
 8000c26:	1ab6      	subs	r6, r6, r2
 8000c28:	e5ed      	b.n	8000806 <__aeabi_dadd+0xae>
 8000c2a:	2900      	cmp	r1, #0
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_dadd+0x4d8>
 8000c2e:	e0c6      	b.n	8000dbe <__aeabi_dadd+0x666>
 8000c30:	2f00      	cmp	r7, #0
 8000c32:	d167      	bne.n	8000d04 <__aeabi_dadd+0x5ac>
 8000c34:	2680      	movs	r6, #128	@ 0x80
 8000c36:	2500      	movs	r5, #0
 8000c38:	4c7f      	ldr	r4, [pc, #508]	@ (8000e38 <__aeabi_dadd+0x6e0>)
 8000c3a:	0336      	lsls	r6, r6, #12
 8000c3c:	e6d5      	b.n	80009ea <__aeabi_dadd+0x292>
 8000c3e:	4665      	mov	r5, ip
 8000c40:	000c      	movs	r4, r1
 8000c42:	001e      	movs	r6, r3
 8000c44:	08d0      	lsrs	r0, r2, #3
 8000c46:	e6e4      	b.n	8000a12 <__aeabi_dadd+0x2ba>
 8000c48:	444a      	add	r2, r9
 8000c4a:	454a      	cmp	r2, r9
 8000c4c:	4180      	sbcs	r0, r0
 8000c4e:	18f3      	adds	r3, r6, r3
 8000c50:	4240      	negs	r0, r0
 8000c52:	1818      	adds	r0, r3, r0
 8000c54:	0011      	movs	r1, r2
 8000c56:	0203      	lsls	r3, r0, #8
 8000c58:	d400      	bmi.n	8000c5c <__aeabi_dadd+0x504>
 8000c5a:	e096      	b.n	8000d8a <__aeabi_dadd+0x632>
 8000c5c:	4b77      	ldr	r3, [pc, #476]	@ (8000e3c <__aeabi_dadd+0x6e4>)
 8000c5e:	0849      	lsrs	r1, r1, #1
 8000c60:	4018      	ands	r0, r3
 8000c62:	07c3      	lsls	r3, r0, #31
 8000c64:	430b      	orrs	r3, r1
 8000c66:	0844      	lsrs	r4, r0, #1
 8000c68:	0749      	lsls	r1, r1, #29
 8000c6a:	d100      	bne.n	8000c6e <__aeabi_dadd+0x516>
 8000c6c:	e129      	b.n	8000ec2 <__aeabi_dadd+0x76a>
 8000c6e:	220f      	movs	r2, #15
 8000c70:	401a      	ands	r2, r3
 8000c72:	2a04      	cmp	r2, #4
 8000c74:	d100      	bne.n	8000c78 <__aeabi_dadd+0x520>
 8000c76:	e0ea      	b.n	8000e4e <__aeabi_dadd+0x6f6>
 8000c78:	1d1f      	adds	r7, r3, #4
 8000c7a:	429f      	cmp	r7, r3
 8000c7c:	41b6      	sbcs	r6, r6
 8000c7e:	4276      	negs	r6, r6
 8000c80:	1936      	adds	r6, r6, r4
 8000c82:	2402      	movs	r4, #2
 8000c84:	e6c4      	b.n	8000a10 <__aeabi_dadd+0x2b8>
 8000c86:	4649      	mov	r1, r9
 8000c88:	1a8f      	subs	r7, r1, r2
 8000c8a:	45b9      	cmp	r9, r7
 8000c8c:	4180      	sbcs	r0, r0
 8000c8e:	1af6      	subs	r6, r6, r3
 8000c90:	4240      	negs	r0, r0
 8000c92:	1a36      	subs	r6, r6, r0
 8000c94:	0233      	lsls	r3, r6, #8
 8000c96:	d406      	bmi.n	8000ca6 <__aeabi_dadd+0x54e>
 8000c98:	0773      	lsls	r3, r6, #29
 8000c9a:	08ff      	lsrs	r7, r7, #3
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	431f      	orrs	r7, r3
 8000ca0:	08f0      	lsrs	r0, r6, #3
 8000ca2:	e690      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000ca4:	4665      	mov	r5, ip
 8000ca6:	2401      	movs	r4, #1
 8000ca8:	e5ab      	b.n	8000802 <__aeabi_dadd+0xaa>
 8000caa:	464b      	mov	r3, r9
 8000cac:	0777      	lsls	r7, r6, #29
 8000cae:	08d8      	lsrs	r0, r3, #3
 8000cb0:	4307      	orrs	r7, r0
 8000cb2:	08f0      	lsrs	r0, r6, #3
 8000cb4:	e6b4      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000cb6:	000f      	movs	r7, r1
 8000cb8:	0018      	movs	r0, r3
 8000cba:	3f20      	subs	r7, #32
 8000cbc:	40f8      	lsrs	r0, r7
 8000cbe:	4684      	mov	ip, r0
 8000cc0:	2920      	cmp	r1, #32
 8000cc2:	d003      	beq.n	8000ccc <__aeabi_dadd+0x574>
 8000cc4:	2740      	movs	r7, #64	@ 0x40
 8000cc6:	1a79      	subs	r1, r7, r1
 8000cc8:	408b      	lsls	r3, r1
 8000cca:	431a      	orrs	r2, r3
 8000ccc:	1e53      	subs	r3, r2, #1
 8000cce:	419a      	sbcs	r2, r3
 8000cd0:	4663      	mov	r3, ip
 8000cd2:	0017      	movs	r7, r2
 8000cd4:	431f      	orrs	r7, r3
 8000cd6:	e635      	b.n	8000944 <__aeabi_dadd+0x1ec>
 8000cd8:	2500      	movs	r5, #0
 8000cda:	2400      	movs	r4, #0
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e684      	b.n	80009ea <__aeabi_dadd+0x292>
 8000ce0:	000c      	movs	r4, r1
 8000ce2:	0035      	movs	r5, r6
 8000ce4:	3c20      	subs	r4, #32
 8000ce6:	40e5      	lsrs	r5, r4
 8000ce8:	2920      	cmp	r1, #32
 8000cea:	d005      	beq.n	8000cf8 <__aeabi_dadd+0x5a0>
 8000cec:	2440      	movs	r4, #64	@ 0x40
 8000cee:	1a61      	subs	r1, r4, r1
 8000cf0:	408e      	lsls	r6, r1
 8000cf2:	4649      	mov	r1, r9
 8000cf4:	4331      	orrs	r1, r6
 8000cf6:	4689      	mov	r9, r1
 8000cf8:	4648      	mov	r0, r9
 8000cfa:	1e41      	subs	r1, r0, #1
 8000cfc:	4188      	sbcs	r0, r1
 8000cfe:	0007      	movs	r7, r0
 8000d00:	432f      	orrs	r7, r5
 8000d02:	e5ef      	b.n	80008e4 <__aeabi_dadd+0x18c>
 8000d04:	08d2      	lsrs	r2, r2, #3
 8000d06:	075f      	lsls	r7, r3, #29
 8000d08:	4665      	mov	r5, ip
 8000d0a:	4317      	orrs	r7, r2
 8000d0c:	08d8      	lsrs	r0, r3, #3
 8000d0e:	e687      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000d10:	1a17      	subs	r7, r2, r0
 8000d12:	42ba      	cmp	r2, r7
 8000d14:	4192      	sbcs	r2, r2
 8000d16:	1b9e      	subs	r6, r3, r6
 8000d18:	4252      	negs	r2, r2
 8000d1a:	1ab6      	subs	r6, r6, r2
 8000d1c:	0233      	lsls	r3, r6, #8
 8000d1e:	d4c1      	bmi.n	8000ca4 <__aeabi_dadd+0x54c>
 8000d20:	0773      	lsls	r3, r6, #29
 8000d22:	08ff      	lsrs	r7, r7, #3
 8000d24:	4665      	mov	r5, ip
 8000d26:	2101      	movs	r1, #1
 8000d28:	431f      	orrs	r7, r3
 8000d2a:	08f0      	lsrs	r0, r6, #3
 8000d2c:	e64b      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000d2e:	2f00      	cmp	r7, #0
 8000d30:	d07b      	beq.n	8000e2a <__aeabi_dadd+0x6d2>
 8000d32:	4665      	mov	r5, ip
 8000d34:	001e      	movs	r6, r3
 8000d36:	4691      	mov	r9, r2
 8000d38:	e63f      	b.n	80009ba <__aeabi_dadd+0x262>
 8000d3a:	1a81      	subs	r1, r0, r2
 8000d3c:	4688      	mov	r8, r1
 8000d3e:	45c1      	cmp	r9, r8
 8000d40:	41a4      	sbcs	r4, r4
 8000d42:	1af1      	subs	r1, r6, r3
 8000d44:	4264      	negs	r4, r4
 8000d46:	1b09      	subs	r1, r1, r4
 8000d48:	2480      	movs	r4, #128	@ 0x80
 8000d4a:	0424      	lsls	r4, r4, #16
 8000d4c:	4221      	tst	r1, r4
 8000d4e:	d077      	beq.n	8000e40 <__aeabi_dadd+0x6e8>
 8000d50:	1a10      	subs	r0, r2, r0
 8000d52:	4282      	cmp	r2, r0
 8000d54:	4192      	sbcs	r2, r2
 8000d56:	0007      	movs	r7, r0
 8000d58:	1b9e      	subs	r6, r3, r6
 8000d5a:	4252      	negs	r2, r2
 8000d5c:	1ab6      	subs	r6, r6, r2
 8000d5e:	4337      	orrs	r7, r6
 8000d60:	d000      	beq.n	8000d64 <__aeabi_dadd+0x60c>
 8000d62:	e0a0      	b.n	8000ea6 <__aeabi_dadd+0x74e>
 8000d64:	4665      	mov	r5, ip
 8000d66:	2400      	movs	r4, #0
 8000d68:	2600      	movs	r6, #0
 8000d6a:	e63e      	b.n	80009ea <__aeabi_dadd+0x292>
 8000d6c:	075f      	lsls	r7, r3, #29
 8000d6e:	08d2      	lsrs	r2, r2, #3
 8000d70:	4665      	mov	r5, ip
 8000d72:	4317      	orrs	r7, r2
 8000d74:	08d8      	lsrs	r0, r3, #3
 8000d76:	e653      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000d78:	1881      	adds	r1, r0, r2
 8000d7a:	4291      	cmp	r1, r2
 8000d7c:	4192      	sbcs	r2, r2
 8000d7e:	18f0      	adds	r0, r6, r3
 8000d80:	4252      	negs	r2, r2
 8000d82:	1880      	adds	r0, r0, r2
 8000d84:	0203      	lsls	r3, r0, #8
 8000d86:	d500      	bpl.n	8000d8a <__aeabi_dadd+0x632>
 8000d88:	e768      	b.n	8000c5c <__aeabi_dadd+0x504>
 8000d8a:	0747      	lsls	r7, r0, #29
 8000d8c:	08c9      	lsrs	r1, r1, #3
 8000d8e:	430f      	orrs	r7, r1
 8000d90:	08c0      	lsrs	r0, r0, #3
 8000d92:	2101      	movs	r1, #1
 8000d94:	e617      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000d96:	08d2      	lsrs	r2, r2, #3
 8000d98:	075f      	lsls	r7, r3, #29
 8000d9a:	4317      	orrs	r7, r2
 8000d9c:	08d8      	lsrs	r0, r3, #3
 8000d9e:	e63f      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000da0:	000c      	movs	r4, r1
 8000da2:	2600      	movs	r6, #0
 8000da4:	2700      	movs	r7, #0
 8000da6:	e620      	b.n	80009ea <__aeabi_dadd+0x292>
 8000da8:	2900      	cmp	r1, #0
 8000daa:	d156      	bne.n	8000e5a <__aeabi_dadd+0x702>
 8000dac:	075f      	lsls	r7, r3, #29
 8000dae:	08d2      	lsrs	r2, r2, #3
 8000db0:	4317      	orrs	r7, r2
 8000db2:	08d8      	lsrs	r0, r3, #3
 8000db4:	e634      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000db6:	000c      	movs	r4, r1
 8000db8:	001e      	movs	r6, r3
 8000dba:	08d0      	lsrs	r0, r2, #3
 8000dbc:	e629      	b.n	8000a12 <__aeabi_dadd+0x2ba>
 8000dbe:	08c1      	lsrs	r1, r0, #3
 8000dc0:	0770      	lsls	r0, r6, #29
 8000dc2:	4301      	orrs	r1, r0
 8000dc4:	08f0      	lsrs	r0, r6, #3
 8000dc6:	2f00      	cmp	r7, #0
 8000dc8:	d062      	beq.n	8000e90 <__aeabi_dadd+0x738>
 8000dca:	2480      	movs	r4, #128	@ 0x80
 8000dcc:	0324      	lsls	r4, r4, #12
 8000dce:	4220      	tst	r0, r4
 8000dd0:	d007      	beq.n	8000de2 <__aeabi_dadd+0x68a>
 8000dd2:	08de      	lsrs	r6, r3, #3
 8000dd4:	4226      	tst	r6, r4
 8000dd6:	d104      	bne.n	8000de2 <__aeabi_dadd+0x68a>
 8000dd8:	4665      	mov	r5, ip
 8000dda:	0030      	movs	r0, r6
 8000ddc:	08d1      	lsrs	r1, r2, #3
 8000dde:	075b      	lsls	r3, r3, #29
 8000de0:	4319      	orrs	r1, r3
 8000de2:	0f4f      	lsrs	r7, r1, #29
 8000de4:	00c9      	lsls	r1, r1, #3
 8000de6:	08c9      	lsrs	r1, r1, #3
 8000de8:	077f      	lsls	r7, r7, #29
 8000dea:	430f      	orrs	r7, r1
 8000dec:	e618      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000dee:	000c      	movs	r4, r1
 8000df0:	0030      	movs	r0, r6
 8000df2:	3c20      	subs	r4, #32
 8000df4:	40e0      	lsrs	r0, r4
 8000df6:	4684      	mov	ip, r0
 8000df8:	2920      	cmp	r1, #32
 8000dfa:	d005      	beq.n	8000e08 <__aeabi_dadd+0x6b0>
 8000dfc:	2440      	movs	r4, #64	@ 0x40
 8000dfe:	1a61      	subs	r1, r4, r1
 8000e00:	408e      	lsls	r6, r1
 8000e02:	4649      	mov	r1, r9
 8000e04:	4331      	orrs	r1, r6
 8000e06:	4689      	mov	r9, r1
 8000e08:	4648      	mov	r0, r9
 8000e0a:	1e41      	subs	r1, r0, #1
 8000e0c:	4188      	sbcs	r0, r1
 8000e0e:	4661      	mov	r1, ip
 8000e10:	0007      	movs	r7, r0
 8000e12:	430f      	orrs	r7, r1
 8000e14:	e630      	b.n	8000a78 <__aeabi_dadd+0x320>
 8000e16:	2120      	movs	r1, #32
 8000e18:	2700      	movs	r7, #0
 8000e1a:	1a09      	subs	r1, r1, r0
 8000e1c:	e50e      	b.n	800083c <__aeabi_dadd+0xe4>
 8000e1e:	001e      	movs	r6, r3
 8000e20:	2f00      	cmp	r7, #0
 8000e22:	d000      	beq.n	8000e26 <__aeabi_dadd+0x6ce>
 8000e24:	e522      	b.n	800086c <__aeabi_dadd+0x114>
 8000e26:	2400      	movs	r4, #0
 8000e28:	e758      	b.n	8000cdc <__aeabi_dadd+0x584>
 8000e2a:	2500      	movs	r5, #0
 8000e2c:	2400      	movs	r4, #0
 8000e2e:	2600      	movs	r6, #0
 8000e30:	e5db      	b.n	80009ea <__aeabi_dadd+0x292>
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	000007fe 	.word	0x000007fe
 8000e38:	000007ff 	.word	0x000007ff
 8000e3c:	ff7fffff 	.word	0xff7fffff
 8000e40:	4647      	mov	r7, r8
 8000e42:	430f      	orrs	r7, r1
 8000e44:	d100      	bne.n	8000e48 <__aeabi_dadd+0x6f0>
 8000e46:	e747      	b.n	8000cd8 <__aeabi_dadd+0x580>
 8000e48:	000e      	movs	r6, r1
 8000e4a:	46c1      	mov	r9, r8
 8000e4c:	e5b5      	b.n	80009ba <__aeabi_dadd+0x262>
 8000e4e:	08df      	lsrs	r7, r3, #3
 8000e50:	0764      	lsls	r4, r4, #29
 8000e52:	2102      	movs	r1, #2
 8000e54:	4327      	orrs	r7, r4
 8000e56:	0900      	lsrs	r0, r0, #4
 8000e58:	e5b5      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000e5a:	0019      	movs	r1, r3
 8000e5c:	08c0      	lsrs	r0, r0, #3
 8000e5e:	0777      	lsls	r7, r6, #29
 8000e60:	4307      	orrs	r7, r0
 8000e62:	4311      	orrs	r1, r2
 8000e64:	08f0      	lsrs	r0, r6, #3
 8000e66:	2900      	cmp	r1, #0
 8000e68:	d100      	bne.n	8000e6c <__aeabi_dadd+0x714>
 8000e6a:	e5d9      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000e6c:	2180      	movs	r1, #128	@ 0x80
 8000e6e:	0309      	lsls	r1, r1, #12
 8000e70:	4208      	tst	r0, r1
 8000e72:	d007      	beq.n	8000e84 <__aeabi_dadd+0x72c>
 8000e74:	08dc      	lsrs	r4, r3, #3
 8000e76:	420c      	tst	r4, r1
 8000e78:	d104      	bne.n	8000e84 <__aeabi_dadd+0x72c>
 8000e7a:	08d2      	lsrs	r2, r2, #3
 8000e7c:	075b      	lsls	r3, r3, #29
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	0017      	movs	r7, r2
 8000e82:	0020      	movs	r0, r4
 8000e84:	0f7b      	lsrs	r3, r7, #29
 8000e86:	00ff      	lsls	r7, r7, #3
 8000e88:	08ff      	lsrs	r7, r7, #3
 8000e8a:	075b      	lsls	r3, r3, #29
 8000e8c:	431f      	orrs	r7, r3
 8000e8e:	e5c7      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000e90:	000f      	movs	r7, r1
 8000e92:	e5c5      	b.n	8000a20 <__aeabi_dadd+0x2c8>
 8000e94:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <__aeabi_dadd+0x788>)
 8000e96:	08d2      	lsrs	r2, r2, #3
 8000e98:	4033      	ands	r3, r6
 8000e9a:	075f      	lsls	r7, r3, #29
 8000e9c:	025b      	lsls	r3, r3, #9
 8000e9e:	2401      	movs	r4, #1
 8000ea0:	4317      	orrs	r7, r2
 8000ea2:	0b1e      	lsrs	r6, r3, #12
 8000ea4:	e5a1      	b.n	80009ea <__aeabi_dadd+0x292>
 8000ea6:	4226      	tst	r6, r4
 8000ea8:	d012      	beq.n	8000ed0 <__aeabi_dadd+0x778>
 8000eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee0 <__aeabi_dadd+0x788>)
 8000eac:	4665      	mov	r5, ip
 8000eae:	0002      	movs	r2, r0
 8000eb0:	2401      	movs	r4, #1
 8000eb2:	401e      	ands	r6, r3
 8000eb4:	e4e6      	b.n	8000884 <__aeabi_dadd+0x12c>
 8000eb6:	0021      	movs	r1, r4
 8000eb8:	e585      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000eba:	0017      	movs	r7, r2
 8000ebc:	e5a8      	b.n	8000a10 <__aeabi_dadd+0x2b8>
 8000ebe:	003a      	movs	r2, r7
 8000ec0:	e4d4      	b.n	800086c <__aeabi_dadd+0x114>
 8000ec2:	08db      	lsrs	r3, r3, #3
 8000ec4:	0764      	lsls	r4, r4, #29
 8000ec6:	431c      	orrs	r4, r3
 8000ec8:	0027      	movs	r7, r4
 8000eca:	2102      	movs	r1, #2
 8000ecc:	0900      	lsrs	r0, r0, #4
 8000ece:	e57a      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000ed0:	08c0      	lsrs	r0, r0, #3
 8000ed2:	0777      	lsls	r7, r6, #29
 8000ed4:	4307      	orrs	r7, r0
 8000ed6:	4665      	mov	r5, ip
 8000ed8:	2100      	movs	r1, #0
 8000eda:	08f0      	lsrs	r0, r6, #3
 8000edc:	e573      	b.n	80009c6 <__aeabi_dadd+0x26e>
 8000ede:	46c0      	nop			@ (mov r8, r8)
 8000ee0:	ff7fffff 	.word	0xff7fffff

08000ee4 <__aeabi_ddiv>:
 8000ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ee6:	46de      	mov	lr, fp
 8000ee8:	4645      	mov	r5, r8
 8000eea:	4657      	mov	r7, sl
 8000eec:	464e      	mov	r6, r9
 8000eee:	b5e0      	push	{r5, r6, r7, lr}
 8000ef0:	b087      	sub	sp, #28
 8000ef2:	9200      	str	r2, [sp, #0]
 8000ef4:	9301      	str	r3, [sp, #4]
 8000ef6:	030b      	lsls	r3, r1, #12
 8000ef8:	0b1b      	lsrs	r3, r3, #12
 8000efa:	469b      	mov	fp, r3
 8000efc:	0fca      	lsrs	r2, r1, #31
 8000efe:	004b      	lsls	r3, r1, #1
 8000f00:	0004      	movs	r4, r0
 8000f02:	4680      	mov	r8, r0
 8000f04:	0d5b      	lsrs	r3, r3, #21
 8000f06:	9202      	str	r2, [sp, #8]
 8000f08:	d100      	bne.n	8000f0c <__aeabi_ddiv+0x28>
 8000f0a:	e098      	b.n	800103e <__aeabi_ddiv+0x15a>
 8000f0c:	4a7c      	ldr	r2, [pc, #496]	@ (8001100 <__aeabi_ddiv+0x21c>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d037      	beq.n	8000f82 <__aeabi_ddiv+0x9e>
 8000f12:	4659      	mov	r1, fp
 8000f14:	0f42      	lsrs	r2, r0, #29
 8000f16:	00c9      	lsls	r1, r1, #3
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	2180      	movs	r1, #128	@ 0x80
 8000f1c:	0409      	lsls	r1, r1, #16
 8000f1e:	4311      	orrs	r1, r2
 8000f20:	00c2      	lsls	r2, r0, #3
 8000f22:	4690      	mov	r8, r2
 8000f24:	4a77      	ldr	r2, [pc, #476]	@ (8001104 <__aeabi_ddiv+0x220>)
 8000f26:	4689      	mov	r9, r1
 8000f28:	4692      	mov	sl, r2
 8000f2a:	449a      	add	sl, r3
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	2400      	movs	r4, #0
 8000f30:	9303      	str	r3, [sp, #12]
 8000f32:	9e00      	ldr	r6, [sp, #0]
 8000f34:	9f01      	ldr	r7, [sp, #4]
 8000f36:	033b      	lsls	r3, r7, #12
 8000f38:	0b1b      	lsrs	r3, r3, #12
 8000f3a:	469b      	mov	fp, r3
 8000f3c:	007b      	lsls	r3, r7, #1
 8000f3e:	0030      	movs	r0, r6
 8000f40:	0d5b      	lsrs	r3, r3, #21
 8000f42:	0ffd      	lsrs	r5, r7, #31
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d059      	beq.n	8000ffc <__aeabi_ddiv+0x118>
 8000f48:	4a6d      	ldr	r2, [pc, #436]	@ (8001100 <__aeabi_ddiv+0x21c>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d048      	beq.n	8000fe0 <__aeabi_ddiv+0xfc>
 8000f4e:	4659      	mov	r1, fp
 8000f50:	0f72      	lsrs	r2, r6, #29
 8000f52:	00c9      	lsls	r1, r1, #3
 8000f54:	430a      	orrs	r2, r1
 8000f56:	2180      	movs	r1, #128	@ 0x80
 8000f58:	0409      	lsls	r1, r1, #16
 8000f5a:	4311      	orrs	r1, r2
 8000f5c:	468b      	mov	fp, r1
 8000f5e:	4969      	ldr	r1, [pc, #420]	@ (8001104 <__aeabi_ddiv+0x220>)
 8000f60:	00f2      	lsls	r2, r6, #3
 8000f62:	468c      	mov	ip, r1
 8000f64:	4651      	mov	r1, sl
 8000f66:	4463      	add	r3, ip
 8000f68:	1acb      	subs	r3, r1, r3
 8000f6a:	469a      	mov	sl, r3
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	9e02      	ldr	r6, [sp, #8]
 8000f70:	406e      	eors	r6, r5
 8000f72:	b2f6      	uxtb	r6, r6
 8000f74:	2c0f      	cmp	r4, #15
 8000f76:	d900      	bls.n	8000f7a <__aeabi_ddiv+0x96>
 8000f78:	e0ce      	b.n	8001118 <__aeabi_ddiv+0x234>
 8000f7a:	4b63      	ldr	r3, [pc, #396]	@ (8001108 <__aeabi_ddiv+0x224>)
 8000f7c:	00a4      	lsls	r4, r4, #2
 8000f7e:	591b      	ldr	r3, [r3, r4]
 8000f80:	469f      	mov	pc, r3
 8000f82:	465a      	mov	r2, fp
 8000f84:	4302      	orrs	r2, r0
 8000f86:	4691      	mov	r9, r2
 8000f88:	d000      	beq.n	8000f8c <__aeabi_ddiv+0xa8>
 8000f8a:	e090      	b.n	80010ae <__aeabi_ddiv+0x1ca>
 8000f8c:	469a      	mov	sl, r3
 8000f8e:	2302      	movs	r3, #2
 8000f90:	4690      	mov	r8, r2
 8000f92:	2408      	movs	r4, #8
 8000f94:	9303      	str	r3, [sp, #12]
 8000f96:	e7cc      	b.n	8000f32 <__aeabi_ddiv+0x4e>
 8000f98:	46cb      	mov	fp, r9
 8000f9a:	4642      	mov	r2, r8
 8000f9c:	9d02      	ldr	r5, [sp, #8]
 8000f9e:	9903      	ldr	r1, [sp, #12]
 8000fa0:	2902      	cmp	r1, #2
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_ddiv+0xc2>
 8000fa4:	e1de      	b.n	8001364 <__aeabi_ddiv+0x480>
 8000fa6:	2903      	cmp	r1, #3
 8000fa8:	d100      	bne.n	8000fac <__aeabi_ddiv+0xc8>
 8000faa:	e08d      	b.n	80010c8 <__aeabi_ddiv+0x1e4>
 8000fac:	2901      	cmp	r1, #1
 8000fae:	d000      	beq.n	8000fb2 <__aeabi_ddiv+0xce>
 8000fb0:	e179      	b.n	80012a6 <__aeabi_ddiv+0x3c2>
 8000fb2:	002e      	movs	r6, r5
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	2400      	movs	r4, #0
 8000fba:	4690      	mov	r8, r2
 8000fbc:	051b      	lsls	r3, r3, #20
 8000fbe:	4323      	orrs	r3, r4
 8000fc0:	07f6      	lsls	r6, r6, #31
 8000fc2:	4333      	orrs	r3, r6
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	0019      	movs	r1, r3
 8000fc8:	b007      	add	sp, #28
 8000fca:	bcf0      	pop	{r4, r5, r6, r7}
 8000fcc:	46bb      	mov	fp, r7
 8000fce:	46b2      	mov	sl, r6
 8000fd0:	46a9      	mov	r9, r5
 8000fd2:	46a0      	mov	r8, r4
 8000fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2400      	movs	r4, #0
 8000fda:	4690      	mov	r8, r2
 8000fdc:	4b48      	ldr	r3, [pc, #288]	@ (8001100 <__aeabi_ddiv+0x21c>)
 8000fde:	e7ed      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 8000fe0:	465a      	mov	r2, fp
 8000fe2:	9b00      	ldr	r3, [sp, #0]
 8000fe4:	431a      	orrs	r2, r3
 8000fe6:	4b49      	ldr	r3, [pc, #292]	@ (800110c <__aeabi_ddiv+0x228>)
 8000fe8:	469c      	mov	ip, r3
 8000fea:	44e2      	add	sl, ip
 8000fec:	2a00      	cmp	r2, #0
 8000fee:	d159      	bne.n	80010a4 <__aeabi_ddiv+0x1c0>
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	431c      	orrs	r4, r3
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	469b      	mov	fp, r3
 8000ffa:	e7b8      	b.n	8000f6e <__aeabi_ddiv+0x8a>
 8000ffc:	465a      	mov	r2, fp
 8000ffe:	9b00      	ldr	r3, [sp, #0]
 8001000:	431a      	orrs	r2, r3
 8001002:	d049      	beq.n	8001098 <__aeabi_ddiv+0x1b4>
 8001004:	465b      	mov	r3, fp
 8001006:	2b00      	cmp	r3, #0
 8001008:	d100      	bne.n	800100c <__aeabi_ddiv+0x128>
 800100a:	e19c      	b.n	8001346 <__aeabi_ddiv+0x462>
 800100c:	4658      	mov	r0, fp
 800100e:	f001 fbc5 	bl	800279c <__clzsi2>
 8001012:	0002      	movs	r2, r0
 8001014:	0003      	movs	r3, r0
 8001016:	3a0b      	subs	r2, #11
 8001018:	271d      	movs	r7, #29
 800101a:	9e00      	ldr	r6, [sp, #0]
 800101c:	1aba      	subs	r2, r7, r2
 800101e:	0019      	movs	r1, r3
 8001020:	4658      	mov	r0, fp
 8001022:	40d6      	lsrs	r6, r2
 8001024:	3908      	subs	r1, #8
 8001026:	4088      	lsls	r0, r1
 8001028:	0032      	movs	r2, r6
 800102a:	4302      	orrs	r2, r0
 800102c:	4693      	mov	fp, r2
 800102e:	9a00      	ldr	r2, [sp, #0]
 8001030:	408a      	lsls	r2, r1
 8001032:	4937      	ldr	r1, [pc, #220]	@ (8001110 <__aeabi_ddiv+0x22c>)
 8001034:	4453      	add	r3, sl
 8001036:	468a      	mov	sl, r1
 8001038:	2100      	movs	r1, #0
 800103a:	449a      	add	sl, r3
 800103c:	e797      	b.n	8000f6e <__aeabi_ddiv+0x8a>
 800103e:	465b      	mov	r3, fp
 8001040:	4303      	orrs	r3, r0
 8001042:	4699      	mov	r9, r3
 8001044:	d021      	beq.n	800108a <__aeabi_ddiv+0x1a6>
 8001046:	465b      	mov	r3, fp
 8001048:	2b00      	cmp	r3, #0
 800104a:	d100      	bne.n	800104e <__aeabi_ddiv+0x16a>
 800104c:	e169      	b.n	8001322 <__aeabi_ddiv+0x43e>
 800104e:	4658      	mov	r0, fp
 8001050:	f001 fba4 	bl	800279c <__clzsi2>
 8001054:	230b      	movs	r3, #11
 8001056:	425b      	negs	r3, r3
 8001058:	469c      	mov	ip, r3
 800105a:	0002      	movs	r2, r0
 800105c:	4484      	add	ip, r0
 800105e:	4666      	mov	r6, ip
 8001060:	231d      	movs	r3, #29
 8001062:	1b9b      	subs	r3, r3, r6
 8001064:	0026      	movs	r6, r4
 8001066:	0011      	movs	r1, r2
 8001068:	4658      	mov	r0, fp
 800106a:	40de      	lsrs	r6, r3
 800106c:	3908      	subs	r1, #8
 800106e:	4088      	lsls	r0, r1
 8001070:	0033      	movs	r3, r6
 8001072:	4303      	orrs	r3, r0
 8001074:	4699      	mov	r9, r3
 8001076:	0023      	movs	r3, r4
 8001078:	408b      	lsls	r3, r1
 800107a:	4698      	mov	r8, r3
 800107c:	4b25      	ldr	r3, [pc, #148]	@ (8001114 <__aeabi_ddiv+0x230>)
 800107e:	2400      	movs	r4, #0
 8001080:	1a9b      	subs	r3, r3, r2
 8001082:	469a      	mov	sl, r3
 8001084:	2300      	movs	r3, #0
 8001086:	9303      	str	r3, [sp, #12]
 8001088:	e753      	b.n	8000f32 <__aeabi_ddiv+0x4e>
 800108a:	2300      	movs	r3, #0
 800108c:	4698      	mov	r8, r3
 800108e:	469a      	mov	sl, r3
 8001090:	3301      	adds	r3, #1
 8001092:	2404      	movs	r4, #4
 8001094:	9303      	str	r3, [sp, #12]
 8001096:	e74c      	b.n	8000f32 <__aeabi_ddiv+0x4e>
 8001098:	2301      	movs	r3, #1
 800109a:	431c      	orrs	r4, r3
 800109c:	2300      	movs	r3, #0
 800109e:	2101      	movs	r1, #1
 80010a0:	469b      	mov	fp, r3
 80010a2:	e764      	b.n	8000f6e <__aeabi_ddiv+0x8a>
 80010a4:	2303      	movs	r3, #3
 80010a6:	0032      	movs	r2, r6
 80010a8:	2103      	movs	r1, #3
 80010aa:	431c      	orrs	r4, r3
 80010ac:	e75f      	b.n	8000f6e <__aeabi_ddiv+0x8a>
 80010ae:	469a      	mov	sl, r3
 80010b0:	2303      	movs	r3, #3
 80010b2:	46d9      	mov	r9, fp
 80010b4:	240c      	movs	r4, #12
 80010b6:	9303      	str	r3, [sp, #12]
 80010b8:	e73b      	b.n	8000f32 <__aeabi_ddiv+0x4e>
 80010ba:	2300      	movs	r3, #0
 80010bc:	2480      	movs	r4, #128	@ 0x80
 80010be:	4698      	mov	r8, r3
 80010c0:	2600      	movs	r6, #0
 80010c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001100 <__aeabi_ddiv+0x21c>)
 80010c4:	0324      	lsls	r4, r4, #12
 80010c6:	e779      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80010c8:	2480      	movs	r4, #128	@ 0x80
 80010ca:	465b      	mov	r3, fp
 80010cc:	0324      	lsls	r4, r4, #12
 80010ce:	431c      	orrs	r4, r3
 80010d0:	0324      	lsls	r4, r4, #12
 80010d2:	002e      	movs	r6, r5
 80010d4:	4690      	mov	r8, r2
 80010d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001100 <__aeabi_ddiv+0x21c>)
 80010d8:	0b24      	lsrs	r4, r4, #12
 80010da:	e76f      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80010dc:	2480      	movs	r4, #128	@ 0x80
 80010de:	464b      	mov	r3, r9
 80010e0:	0324      	lsls	r4, r4, #12
 80010e2:	4223      	tst	r3, r4
 80010e4:	d002      	beq.n	80010ec <__aeabi_ddiv+0x208>
 80010e6:	465b      	mov	r3, fp
 80010e8:	4223      	tst	r3, r4
 80010ea:	d0f0      	beq.n	80010ce <__aeabi_ddiv+0x1ea>
 80010ec:	2480      	movs	r4, #128	@ 0x80
 80010ee:	464b      	mov	r3, r9
 80010f0:	0324      	lsls	r4, r4, #12
 80010f2:	431c      	orrs	r4, r3
 80010f4:	0324      	lsls	r4, r4, #12
 80010f6:	9e02      	ldr	r6, [sp, #8]
 80010f8:	4b01      	ldr	r3, [pc, #4]	@ (8001100 <__aeabi_ddiv+0x21c>)
 80010fa:	0b24      	lsrs	r4, r4, #12
 80010fc:	e75e      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80010fe:	46c0      	nop			@ (mov r8, r8)
 8001100:	000007ff 	.word	0x000007ff
 8001104:	fffffc01 	.word	0xfffffc01
 8001108:	0800b794 	.word	0x0800b794
 800110c:	fffff801 	.word	0xfffff801
 8001110:	000003f3 	.word	0x000003f3
 8001114:	fffffc0d 	.word	0xfffffc0d
 8001118:	45cb      	cmp	fp, r9
 800111a:	d200      	bcs.n	800111e <__aeabi_ddiv+0x23a>
 800111c:	e0f8      	b.n	8001310 <__aeabi_ddiv+0x42c>
 800111e:	d100      	bne.n	8001122 <__aeabi_ddiv+0x23e>
 8001120:	e0f3      	b.n	800130a <__aeabi_ddiv+0x426>
 8001122:	2301      	movs	r3, #1
 8001124:	425b      	negs	r3, r3
 8001126:	469c      	mov	ip, r3
 8001128:	4644      	mov	r4, r8
 800112a:	4648      	mov	r0, r9
 800112c:	2500      	movs	r5, #0
 800112e:	44e2      	add	sl, ip
 8001130:	465b      	mov	r3, fp
 8001132:	0e17      	lsrs	r7, r2, #24
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	431f      	orrs	r7, r3
 8001138:	0c19      	lsrs	r1, r3, #16
 800113a:	043b      	lsls	r3, r7, #16
 800113c:	0212      	lsls	r2, r2, #8
 800113e:	9700      	str	r7, [sp, #0]
 8001140:	0c1f      	lsrs	r7, r3, #16
 8001142:	4691      	mov	r9, r2
 8001144:	9102      	str	r1, [sp, #8]
 8001146:	9703      	str	r7, [sp, #12]
 8001148:	f7ff f87e 	bl	8000248 <__aeabi_uidivmod>
 800114c:	0002      	movs	r2, r0
 800114e:	437a      	muls	r2, r7
 8001150:	040b      	lsls	r3, r1, #16
 8001152:	0c21      	lsrs	r1, r4, #16
 8001154:	4680      	mov	r8, r0
 8001156:	4319      	orrs	r1, r3
 8001158:	428a      	cmp	r2, r1
 800115a:	d909      	bls.n	8001170 <__aeabi_ddiv+0x28c>
 800115c:	9f00      	ldr	r7, [sp, #0]
 800115e:	2301      	movs	r3, #1
 8001160:	46bc      	mov	ip, r7
 8001162:	425b      	negs	r3, r3
 8001164:	4461      	add	r1, ip
 8001166:	469c      	mov	ip, r3
 8001168:	44e0      	add	r8, ip
 800116a:	428f      	cmp	r7, r1
 800116c:	d800      	bhi.n	8001170 <__aeabi_ddiv+0x28c>
 800116e:	e15c      	b.n	800142a <__aeabi_ddiv+0x546>
 8001170:	1a88      	subs	r0, r1, r2
 8001172:	9902      	ldr	r1, [sp, #8]
 8001174:	f7ff f868 	bl	8000248 <__aeabi_uidivmod>
 8001178:	9a03      	ldr	r2, [sp, #12]
 800117a:	0424      	lsls	r4, r4, #16
 800117c:	4342      	muls	r2, r0
 800117e:	0409      	lsls	r1, r1, #16
 8001180:	0c24      	lsrs	r4, r4, #16
 8001182:	0003      	movs	r3, r0
 8001184:	430c      	orrs	r4, r1
 8001186:	42a2      	cmp	r2, r4
 8001188:	d906      	bls.n	8001198 <__aeabi_ddiv+0x2b4>
 800118a:	9900      	ldr	r1, [sp, #0]
 800118c:	3b01      	subs	r3, #1
 800118e:	468c      	mov	ip, r1
 8001190:	4464      	add	r4, ip
 8001192:	42a1      	cmp	r1, r4
 8001194:	d800      	bhi.n	8001198 <__aeabi_ddiv+0x2b4>
 8001196:	e142      	b.n	800141e <__aeabi_ddiv+0x53a>
 8001198:	1aa0      	subs	r0, r4, r2
 800119a:	4642      	mov	r2, r8
 800119c:	0412      	lsls	r2, r2, #16
 800119e:	431a      	orrs	r2, r3
 80011a0:	4693      	mov	fp, r2
 80011a2:	464b      	mov	r3, r9
 80011a4:	4659      	mov	r1, fp
 80011a6:	0c1b      	lsrs	r3, r3, #16
 80011a8:	001f      	movs	r7, r3
 80011aa:	9304      	str	r3, [sp, #16]
 80011ac:	040b      	lsls	r3, r1, #16
 80011ae:	4649      	mov	r1, r9
 80011b0:	0409      	lsls	r1, r1, #16
 80011b2:	0c09      	lsrs	r1, r1, #16
 80011b4:	000c      	movs	r4, r1
 80011b6:	0c1b      	lsrs	r3, r3, #16
 80011b8:	435c      	muls	r4, r3
 80011ba:	0c12      	lsrs	r2, r2, #16
 80011bc:	437b      	muls	r3, r7
 80011be:	4688      	mov	r8, r1
 80011c0:	4351      	muls	r1, r2
 80011c2:	437a      	muls	r2, r7
 80011c4:	0c27      	lsrs	r7, r4, #16
 80011c6:	46bc      	mov	ip, r7
 80011c8:	185b      	adds	r3, r3, r1
 80011ca:	4463      	add	r3, ip
 80011cc:	4299      	cmp	r1, r3
 80011ce:	d903      	bls.n	80011d8 <__aeabi_ddiv+0x2f4>
 80011d0:	2180      	movs	r1, #128	@ 0x80
 80011d2:	0249      	lsls	r1, r1, #9
 80011d4:	468c      	mov	ip, r1
 80011d6:	4462      	add	r2, ip
 80011d8:	0c19      	lsrs	r1, r3, #16
 80011da:	0424      	lsls	r4, r4, #16
 80011dc:	041b      	lsls	r3, r3, #16
 80011de:	0c24      	lsrs	r4, r4, #16
 80011e0:	188a      	adds	r2, r1, r2
 80011e2:	191c      	adds	r4, r3, r4
 80011e4:	4290      	cmp	r0, r2
 80011e6:	d302      	bcc.n	80011ee <__aeabi_ddiv+0x30a>
 80011e8:	d116      	bne.n	8001218 <__aeabi_ddiv+0x334>
 80011ea:	42a5      	cmp	r5, r4
 80011ec:	d214      	bcs.n	8001218 <__aeabi_ddiv+0x334>
 80011ee:	465b      	mov	r3, fp
 80011f0:	9f00      	ldr	r7, [sp, #0]
 80011f2:	3b01      	subs	r3, #1
 80011f4:	444d      	add	r5, r9
 80011f6:	9305      	str	r3, [sp, #20]
 80011f8:	454d      	cmp	r5, r9
 80011fa:	419b      	sbcs	r3, r3
 80011fc:	46bc      	mov	ip, r7
 80011fe:	425b      	negs	r3, r3
 8001200:	4463      	add	r3, ip
 8001202:	18c0      	adds	r0, r0, r3
 8001204:	4287      	cmp	r7, r0
 8001206:	d300      	bcc.n	800120a <__aeabi_ddiv+0x326>
 8001208:	e102      	b.n	8001410 <__aeabi_ddiv+0x52c>
 800120a:	4282      	cmp	r2, r0
 800120c:	d900      	bls.n	8001210 <__aeabi_ddiv+0x32c>
 800120e:	e129      	b.n	8001464 <__aeabi_ddiv+0x580>
 8001210:	d100      	bne.n	8001214 <__aeabi_ddiv+0x330>
 8001212:	e124      	b.n	800145e <__aeabi_ddiv+0x57a>
 8001214:	9b05      	ldr	r3, [sp, #20]
 8001216:	469b      	mov	fp, r3
 8001218:	1b2c      	subs	r4, r5, r4
 800121a:	42a5      	cmp	r5, r4
 800121c:	41ad      	sbcs	r5, r5
 800121e:	9b00      	ldr	r3, [sp, #0]
 8001220:	1a80      	subs	r0, r0, r2
 8001222:	426d      	negs	r5, r5
 8001224:	1b40      	subs	r0, r0, r5
 8001226:	4283      	cmp	r3, r0
 8001228:	d100      	bne.n	800122c <__aeabi_ddiv+0x348>
 800122a:	e10f      	b.n	800144c <__aeabi_ddiv+0x568>
 800122c:	9902      	ldr	r1, [sp, #8]
 800122e:	f7ff f80b 	bl	8000248 <__aeabi_uidivmod>
 8001232:	9a03      	ldr	r2, [sp, #12]
 8001234:	040b      	lsls	r3, r1, #16
 8001236:	4342      	muls	r2, r0
 8001238:	0c21      	lsrs	r1, r4, #16
 800123a:	0005      	movs	r5, r0
 800123c:	4319      	orrs	r1, r3
 800123e:	428a      	cmp	r2, r1
 8001240:	d900      	bls.n	8001244 <__aeabi_ddiv+0x360>
 8001242:	e0cb      	b.n	80013dc <__aeabi_ddiv+0x4f8>
 8001244:	1a88      	subs	r0, r1, r2
 8001246:	9902      	ldr	r1, [sp, #8]
 8001248:	f7fe fffe 	bl	8000248 <__aeabi_uidivmod>
 800124c:	9a03      	ldr	r2, [sp, #12]
 800124e:	0424      	lsls	r4, r4, #16
 8001250:	4342      	muls	r2, r0
 8001252:	0409      	lsls	r1, r1, #16
 8001254:	0c24      	lsrs	r4, r4, #16
 8001256:	0003      	movs	r3, r0
 8001258:	430c      	orrs	r4, r1
 800125a:	42a2      	cmp	r2, r4
 800125c:	d900      	bls.n	8001260 <__aeabi_ddiv+0x37c>
 800125e:	e0ca      	b.n	80013f6 <__aeabi_ddiv+0x512>
 8001260:	4641      	mov	r1, r8
 8001262:	1aa4      	subs	r4, r4, r2
 8001264:	042a      	lsls	r2, r5, #16
 8001266:	431a      	orrs	r2, r3
 8001268:	9f04      	ldr	r7, [sp, #16]
 800126a:	0413      	lsls	r3, r2, #16
 800126c:	0c1b      	lsrs	r3, r3, #16
 800126e:	4359      	muls	r1, r3
 8001270:	4640      	mov	r0, r8
 8001272:	437b      	muls	r3, r7
 8001274:	469c      	mov	ip, r3
 8001276:	0c15      	lsrs	r5, r2, #16
 8001278:	4368      	muls	r0, r5
 800127a:	0c0b      	lsrs	r3, r1, #16
 800127c:	4484      	add	ip, r0
 800127e:	4463      	add	r3, ip
 8001280:	437d      	muls	r5, r7
 8001282:	4298      	cmp	r0, r3
 8001284:	d903      	bls.n	800128e <__aeabi_ddiv+0x3aa>
 8001286:	2080      	movs	r0, #128	@ 0x80
 8001288:	0240      	lsls	r0, r0, #9
 800128a:	4684      	mov	ip, r0
 800128c:	4465      	add	r5, ip
 800128e:	0c18      	lsrs	r0, r3, #16
 8001290:	0409      	lsls	r1, r1, #16
 8001292:	041b      	lsls	r3, r3, #16
 8001294:	0c09      	lsrs	r1, r1, #16
 8001296:	1940      	adds	r0, r0, r5
 8001298:	185b      	adds	r3, r3, r1
 800129a:	4284      	cmp	r4, r0
 800129c:	d327      	bcc.n	80012ee <__aeabi_ddiv+0x40a>
 800129e:	d023      	beq.n	80012e8 <__aeabi_ddiv+0x404>
 80012a0:	2301      	movs	r3, #1
 80012a2:	0035      	movs	r5, r6
 80012a4:	431a      	orrs	r2, r3
 80012a6:	4b94      	ldr	r3, [pc, #592]	@ (80014f8 <__aeabi_ddiv+0x614>)
 80012a8:	4453      	add	r3, sl
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	dd60      	ble.n	8001370 <__aeabi_ddiv+0x48c>
 80012ae:	0751      	lsls	r1, r2, #29
 80012b0:	d000      	beq.n	80012b4 <__aeabi_ddiv+0x3d0>
 80012b2:	e086      	b.n	80013c2 <__aeabi_ddiv+0x4de>
 80012b4:	002e      	movs	r6, r5
 80012b6:	08d1      	lsrs	r1, r2, #3
 80012b8:	465a      	mov	r2, fp
 80012ba:	01d2      	lsls	r2, r2, #7
 80012bc:	d506      	bpl.n	80012cc <__aeabi_ddiv+0x3e8>
 80012be:	465a      	mov	r2, fp
 80012c0:	4b8e      	ldr	r3, [pc, #568]	@ (80014fc <__aeabi_ddiv+0x618>)
 80012c2:	401a      	ands	r2, r3
 80012c4:	2380      	movs	r3, #128	@ 0x80
 80012c6:	4693      	mov	fp, r2
 80012c8:	00db      	lsls	r3, r3, #3
 80012ca:	4453      	add	r3, sl
 80012cc:	4a8c      	ldr	r2, [pc, #560]	@ (8001500 <__aeabi_ddiv+0x61c>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	dd00      	ble.n	80012d4 <__aeabi_ddiv+0x3f0>
 80012d2:	e680      	b.n	8000fd6 <__aeabi_ddiv+0xf2>
 80012d4:	465a      	mov	r2, fp
 80012d6:	0752      	lsls	r2, r2, #29
 80012d8:	430a      	orrs	r2, r1
 80012da:	4690      	mov	r8, r2
 80012dc:	465a      	mov	r2, fp
 80012de:	055b      	lsls	r3, r3, #21
 80012e0:	0254      	lsls	r4, r2, #9
 80012e2:	0b24      	lsrs	r4, r4, #12
 80012e4:	0d5b      	lsrs	r3, r3, #21
 80012e6:	e669      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80012e8:	0035      	movs	r5, r6
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0db      	beq.n	80012a6 <__aeabi_ddiv+0x3c2>
 80012ee:	9d00      	ldr	r5, [sp, #0]
 80012f0:	1e51      	subs	r1, r2, #1
 80012f2:	46ac      	mov	ip, r5
 80012f4:	4464      	add	r4, ip
 80012f6:	42ac      	cmp	r4, r5
 80012f8:	d200      	bcs.n	80012fc <__aeabi_ddiv+0x418>
 80012fa:	e09e      	b.n	800143a <__aeabi_ddiv+0x556>
 80012fc:	4284      	cmp	r4, r0
 80012fe:	d200      	bcs.n	8001302 <__aeabi_ddiv+0x41e>
 8001300:	e0e1      	b.n	80014c6 <__aeabi_ddiv+0x5e2>
 8001302:	d100      	bne.n	8001306 <__aeabi_ddiv+0x422>
 8001304:	e0ee      	b.n	80014e4 <__aeabi_ddiv+0x600>
 8001306:	000a      	movs	r2, r1
 8001308:	e7ca      	b.n	80012a0 <__aeabi_ddiv+0x3bc>
 800130a:	4542      	cmp	r2, r8
 800130c:	d900      	bls.n	8001310 <__aeabi_ddiv+0x42c>
 800130e:	e708      	b.n	8001122 <__aeabi_ddiv+0x23e>
 8001310:	464b      	mov	r3, r9
 8001312:	07dc      	lsls	r4, r3, #31
 8001314:	0858      	lsrs	r0, r3, #1
 8001316:	4643      	mov	r3, r8
 8001318:	085b      	lsrs	r3, r3, #1
 800131a:	431c      	orrs	r4, r3
 800131c:	4643      	mov	r3, r8
 800131e:	07dd      	lsls	r5, r3, #31
 8001320:	e706      	b.n	8001130 <__aeabi_ddiv+0x24c>
 8001322:	f001 fa3b 	bl	800279c <__clzsi2>
 8001326:	2315      	movs	r3, #21
 8001328:	469c      	mov	ip, r3
 800132a:	4484      	add	ip, r0
 800132c:	0002      	movs	r2, r0
 800132e:	4663      	mov	r3, ip
 8001330:	3220      	adds	r2, #32
 8001332:	2b1c      	cmp	r3, #28
 8001334:	dc00      	bgt.n	8001338 <__aeabi_ddiv+0x454>
 8001336:	e692      	b.n	800105e <__aeabi_ddiv+0x17a>
 8001338:	0023      	movs	r3, r4
 800133a:	3808      	subs	r0, #8
 800133c:	4083      	lsls	r3, r0
 800133e:	4699      	mov	r9, r3
 8001340:	2300      	movs	r3, #0
 8001342:	4698      	mov	r8, r3
 8001344:	e69a      	b.n	800107c <__aeabi_ddiv+0x198>
 8001346:	f001 fa29 	bl	800279c <__clzsi2>
 800134a:	0002      	movs	r2, r0
 800134c:	0003      	movs	r3, r0
 800134e:	3215      	adds	r2, #21
 8001350:	3320      	adds	r3, #32
 8001352:	2a1c      	cmp	r2, #28
 8001354:	dc00      	bgt.n	8001358 <__aeabi_ddiv+0x474>
 8001356:	e65f      	b.n	8001018 <__aeabi_ddiv+0x134>
 8001358:	9900      	ldr	r1, [sp, #0]
 800135a:	3808      	subs	r0, #8
 800135c:	4081      	lsls	r1, r0
 800135e:	2200      	movs	r2, #0
 8001360:	468b      	mov	fp, r1
 8001362:	e666      	b.n	8001032 <__aeabi_ddiv+0x14e>
 8001364:	2200      	movs	r2, #0
 8001366:	002e      	movs	r6, r5
 8001368:	2400      	movs	r4, #0
 800136a:	4690      	mov	r8, r2
 800136c:	4b65      	ldr	r3, [pc, #404]	@ (8001504 <__aeabi_ddiv+0x620>)
 800136e:	e625      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 8001370:	002e      	movs	r6, r5
 8001372:	2101      	movs	r1, #1
 8001374:	1ac9      	subs	r1, r1, r3
 8001376:	2938      	cmp	r1, #56	@ 0x38
 8001378:	dd00      	ble.n	800137c <__aeabi_ddiv+0x498>
 800137a:	e61b      	b.n	8000fb4 <__aeabi_ddiv+0xd0>
 800137c:	291f      	cmp	r1, #31
 800137e:	dc7e      	bgt.n	800147e <__aeabi_ddiv+0x59a>
 8001380:	4861      	ldr	r0, [pc, #388]	@ (8001508 <__aeabi_ddiv+0x624>)
 8001382:	0014      	movs	r4, r2
 8001384:	4450      	add	r0, sl
 8001386:	465b      	mov	r3, fp
 8001388:	4082      	lsls	r2, r0
 800138a:	4083      	lsls	r3, r0
 800138c:	40cc      	lsrs	r4, r1
 800138e:	1e50      	subs	r0, r2, #1
 8001390:	4182      	sbcs	r2, r0
 8001392:	4323      	orrs	r3, r4
 8001394:	431a      	orrs	r2, r3
 8001396:	465b      	mov	r3, fp
 8001398:	40cb      	lsrs	r3, r1
 800139a:	0751      	lsls	r1, r2, #29
 800139c:	d009      	beq.n	80013b2 <__aeabi_ddiv+0x4ce>
 800139e:	210f      	movs	r1, #15
 80013a0:	4011      	ands	r1, r2
 80013a2:	2904      	cmp	r1, #4
 80013a4:	d005      	beq.n	80013b2 <__aeabi_ddiv+0x4ce>
 80013a6:	1d11      	adds	r1, r2, #4
 80013a8:	4291      	cmp	r1, r2
 80013aa:	4192      	sbcs	r2, r2
 80013ac:	4252      	negs	r2, r2
 80013ae:	189b      	adds	r3, r3, r2
 80013b0:	000a      	movs	r2, r1
 80013b2:	0219      	lsls	r1, r3, #8
 80013b4:	d400      	bmi.n	80013b8 <__aeabi_ddiv+0x4d4>
 80013b6:	e09b      	b.n	80014f0 <__aeabi_ddiv+0x60c>
 80013b8:	2200      	movs	r2, #0
 80013ba:	2301      	movs	r3, #1
 80013bc:	2400      	movs	r4, #0
 80013be:	4690      	mov	r8, r2
 80013c0:	e5fc      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80013c2:	210f      	movs	r1, #15
 80013c4:	4011      	ands	r1, r2
 80013c6:	2904      	cmp	r1, #4
 80013c8:	d100      	bne.n	80013cc <__aeabi_ddiv+0x4e8>
 80013ca:	e773      	b.n	80012b4 <__aeabi_ddiv+0x3d0>
 80013cc:	1d11      	adds	r1, r2, #4
 80013ce:	4291      	cmp	r1, r2
 80013d0:	4192      	sbcs	r2, r2
 80013d2:	4252      	negs	r2, r2
 80013d4:	002e      	movs	r6, r5
 80013d6:	08c9      	lsrs	r1, r1, #3
 80013d8:	4493      	add	fp, r2
 80013da:	e76d      	b.n	80012b8 <__aeabi_ddiv+0x3d4>
 80013dc:	9b00      	ldr	r3, [sp, #0]
 80013de:	3d01      	subs	r5, #1
 80013e0:	469c      	mov	ip, r3
 80013e2:	4461      	add	r1, ip
 80013e4:	428b      	cmp	r3, r1
 80013e6:	d900      	bls.n	80013ea <__aeabi_ddiv+0x506>
 80013e8:	e72c      	b.n	8001244 <__aeabi_ddiv+0x360>
 80013ea:	428a      	cmp	r2, r1
 80013ec:	d800      	bhi.n	80013f0 <__aeabi_ddiv+0x50c>
 80013ee:	e729      	b.n	8001244 <__aeabi_ddiv+0x360>
 80013f0:	1e85      	subs	r5, r0, #2
 80013f2:	4461      	add	r1, ip
 80013f4:	e726      	b.n	8001244 <__aeabi_ddiv+0x360>
 80013f6:	9900      	ldr	r1, [sp, #0]
 80013f8:	3b01      	subs	r3, #1
 80013fa:	468c      	mov	ip, r1
 80013fc:	4464      	add	r4, ip
 80013fe:	42a1      	cmp	r1, r4
 8001400:	d900      	bls.n	8001404 <__aeabi_ddiv+0x520>
 8001402:	e72d      	b.n	8001260 <__aeabi_ddiv+0x37c>
 8001404:	42a2      	cmp	r2, r4
 8001406:	d800      	bhi.n	800140a <__aeabi_ddiv+0x526>
 8001408:	e72a      	b.n	8001260 <__aeabi_ddiv+0x37c>
 800140a:	1e83      	subs	r3, r0, #2
 800140c:	4464      	add	r4, ip
 800140e:	e727      	b.n	8001260 <__aeabi_ddiv+0x37c>
 8001410:	4287      	cmp	r7, r0
 8001412:	d000      	beq.n	8001416 <__aeabi_ddiv+0x532>
 8001414:	e6fe      	b.n	8001214 <__aeabi_ddiv+0x330>
 8001416:	45a9      	cmp	r9, r5
 8001418:	d900      	bls.n	800141c <__aeabi_ddiv+0x538>
 800141a:	e6fb      	b.n	8001214 <__aeabi_ddiv+0x330>
 800141c:	e6f5      	b.n	800120a <__aeabi_ddiv+0x326>
 800141e:	42a2      	cmp	r2, r4
 8001420:	d800      	bhi.n	8001424 <__aeabi_ddiv+0x540>
 8001422:	e6b9      	b.n	8001198 <__aeabi_ddiv+0x2b4>
 8001424:	1e83      	subs	r3, r0, #2
 8001426:	4464      	add	r4, ip
 8001428:	e6b6      	b.n	8001198 <__aeabi_ddiv+0x2b4>
 800142a:	428a      	cmp	r2, r1
 800142c:	d800      	bhi.n	8001430 <__aeabi_ddiv+0x54c>
 800142e:	e69f      	b.n	8001170 <__aeabi_ddiv+0x28c>
 8001430:	46bc      	mov	ip, r7
 8001432:	1e83      	subs	r3, r0, #2
 8001434:	4698      	mov	r8, r3
 8001436:	4461      	add	r1, ip
 8001438:	e69a      	b.n	8001170 <__aeabi_ddiv+0x28c>
 800143a:	000a      	movs	r2, r1
 800143c:	4284      	cmp	r4, r0
 800143e:	d000      	beq.n	8001442 <__aeabi_ddiv+0x55e>
 8001440:	e72e      	b.n	80012a0 <__aeabi_ddiv+0x3bc>
 8001442:	454b      	cmp	r3, r9
 8001444:	d000      	beq.n	8001448 <__aeabi_ddiv+0x564>
 8001446:	e72b      	b.n	80012a0 <__aeabi_ddiv+0x3bc>
 8001448:	0035      	movs	r5, r6
 800144a:	e72c      	b.n	80012a6 <__aeabi_ddiv+0x3c2>
 800144c:	4b2a      	ldr	r3, [pc, #168]	@ (80014f8 <__aeabi_ddiv+0x614>)
 800144e:	4a2f      	ldr	r2, [pc, #188]	@ (800150c <__aeabi_ddiv+0x628>)
 8001450:	4453      	add	r3, sl
 8001452:	4592      	cmp	sl, r2
 8001454:	db43      	blt.n	80014de <__aeabi_ddiv+0x5fa>
 8001456:	2201      	movs	r2, #1
 8001458:	2100      	movs	r1, #0
 800145a:	4493      	add	fp, r2
 800145c:	e72c      	b.n	80012b8 <__aeabi_ddiv+0x3d4>
 800145e:	42ac      	cmp	r4, r5
 8001460:	d800      	bhi.n	8001464 <__aeabi_ddiv+0x580>
 8001462:	e6d7      	b.n	8001214 <__aeabi_ddiv+0x330>
 8001464:	2302      	movs	r3, #2
 8001466:	425b      	negs	r3, r3
 8001468:	469c      	mov	ip, r3
 800146a:	9900      	ldr	r1, [sp, #0]
 800146c:	444d      	add	r5, r9
 800146e:	454d      	cmp	r5, r9
 8001470:	419b      	sbcs	r3, r3
 8001472:	44e3      	add	fp, ip
 8001474:	468c      	mov	ip, r1
 8001476:	425b      	negs	r3, r3
 8001478:	4463      	add	r3, ip
 800147a:	18c0      	adds	r0, r0, r3
 800147c:	e6cc      	b.n	8001218 <__aeabi_ddiv+0x334>
 800147e:	201f      	movs	r0, #31
 8001480:	4240      	negs	r0, r0
 8001482:	1ac3      	subs	r3, r0, r3
 8001484:	4658      	mov	r0, fp
 8001486:	40d8      	lsrs	r0, r3
 8001488:	2920      	cmp	r1, #32
 800148a:	d004      	beq.n	8001496 <__aeabi_ddiv+0x5b2>
 800148c:	4659      	mov	r1, fp
 800148e:	4b20      	ldr	r3, [pc, #128]	@ (8001510 <__aeabi_ddiv+0x62c>)
 8001490:	4453      	add	r3, sl
 8001492:	4099      	lsls	r1, r3
 8001494:	430a      	orrs	r2, r1
 8001496:	1e53      	subs	r3, r2, #1
 8001498:	419a      	sbcs	r2, r3
 800149a:	2307      	movs	r3, #7
 800149c:	0019      	movs	r1, r3
 800149e:	4302      	orrs	r2, r0
 80014a0:	2400      	movs	r4, #0
 80014a2:	4011      	ands	r1, r2
 80014a4:	4213      	tst	r3, r2
 80014a6:	d009      	beq.n	80014bc <__aeabi_ddiv+0x5d8>
 80014a8:	3308      	adds	r3, #8
 80014aa:	4013      	ands	r3, r2
 80014ac:	2b04      	cmp	r3, #4
 80014ae:	d01d      	beq.n	80014ec <__aeabi_ddiv+0x608>
 80014b0:	1d13      	adds	r3, r2, #4
 80014b2:	4293      	cmp	r3, r2
 80014b4:	4189      	sbcs	r1, r1
 80014b6:	001a      	movs	r2, r3
 80014b8:	4249      	negs	r1, r1
 80014ba:	0749      	lsls	r1, r1, #29
 80014bc:	08d2      	lsrs	r2, r2, #3
 80014be:	430a      	orrs	r2, r1
 80014c0:	4690      	mov	r8, r2
 80014c2:	2300      	movs	r3, #0
 80014c4:	e57a      	b.n	8000fbc <__aeabi_ddiv+0xd8>
 80014c6:	4649      	mov	r1, r9
 80014c8:	9f00      	ldr	r7, [sp, #0]
 80014ca:	004d      	lsls	r5, r1, #1
 80014cc:	454d      	cmp	r5, r9
 80014ce:	4189      	sbcs	r1, r1
 80014d0:	46bc      	mov	ip, r7
 80014d2:	4249      	negs	r1, r1
 80014d4:	4461      	add	r1, ip
 80014d6:	46a9      	mov	r9, r5
 80014d8:	3a02      	subs	r2, #2
 80014da:	1864      	adds	r4, r4, r1
 80014dc:	e7ae      	b.n	800143c <__aeabi_ddiv+0x558>
 80014de:	2201      	movs	r2, #1
 80014e0:	4252      	negs	r2, r2
 80014e2:	e746      	b.n	8001372 <__aeabi_ddiv+0x48e>
 80014e4:	4599      	cmp	r9, r3
 80014e6:	d3ee      	bcc.n	80014c6 <__aeabi_ddiv+0x5e2>
 80014e8:	000a      	movs	r2, r1
 80014ea:	e7aa      	b.n	8001442 <__aeabi_ddiv+0x55e>
 80014ec:	2100      	movs	r1, #0
 80014ee:	e7e5      	b.n	80014bc <__aeabi_ddiv+0x5d8>
 80014f0:	0759      	lsls	r1, r3, #29
 80014f2:	025b      	lsls	r3, r3, #9
 80014f4:	0b1c      	lsrs	r4, r3, #12
 80014f6:	e7e1      	b.n	80014bc <__aeabi_ddiv+0x5d8>
 80014f8:	000003ff 	.word	0x000003ff
 80014fc:	feffffff 	.word	0xfeffffff
 8001500:	000007fe 	.word	0x000007fe
 8001504:	000007ff 	.word	0x000007ff
 8001508:	0000041e 	.word	0x0000041e
 800150c:	fffffc02 	.word	0xfffffc02
 8001510:	0000043e 	.word	0x0000043e

08001514 <__eqdf2>:
 8001514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001516:	4657      	mov	r7, sl
 8001518:	46de      	mov	lr, fp
 800151a:	464e      	mov	r6, r9
 800151c:	4645      	mov	r5, r8
 800151e:	b5e0      	push	{r5, r6, r7, lr}
 8001520:	000d      	movs	r5, r1
 8001522:	0004      	movs	r4, r0
 8001524:	0fe8      	lsrs	r0, r5, #31
 8001526:	4683      	mov	fp, r0
 8001528:	0309      	lsls	r1, r1, #12
 800152a:	0fd8      	lsrs	r0, r3, #31
 800152c:	0b09      	lsrs	r1, r1, #12
 800152e:	4682      	mov	sl, r0
 8001530:	4819      	ldr	r0, [pc, #100]	@ (8001598 <__eqdf2+0x84>)
 8001532:	468c      	mov	ip, r1
 8001534:	031f      	lsls	r7, r3, #12
 8001536:	0069      	lsls	r1, r5, #1
 8001538:	005e      	lsls	r6, r3, #1
 800153a:	0d49      	lsrs	r1, r1, #21
 800153c:	0b3f      	lsrs	r7, r7, #12
 800153e:	0d76      	lsrs	r6, r6, #21
 8001540:	4281      	cmp	r1, r0
 8001542:	d018      	beq.n	8001576 <__eqdf2+0x62>
 8001544:	4286      	cmp	r6, r0
 8001546:	d00f      	beq.n	8001568 <__eqdf2+0x54>
 8001548:	2001      	movs	r0, #1
 800154a:	42b1      	cmp	r1, r6
 800154c:	d10d      	bne.n	800156a <__eqdf2+0x56>
 800154e:	45bc      	cmp	ip, r7
 8001550:	d10b      	bne.n	800156a <__eqdf2+0x56>
 8001552:	4294      	cmp	r4, r2
 8001554:	d109      	bne.n	800156a <__eqdf2+0x56>
 8001556:	45d3      	cmp	fp, sl
 8001558:	d01c      	beq.n	8001594 <__eqdf2+0x80>
 800155a:	2900      	cmp	r1, #0
 800155c:	d105      	bne.n	800156a <__eqdf2+0x56>
 800155e:	4660      	mov	r0, ip
 8001560:	4320      	orrs	r0, r4
 8001562:	1e43      	subs	r3, r0, #1
 8001564:	4198      	sbcs	r0, r3
 8001566:	e000      	b.n	800156a <__eqdf2+0x56>
 8001568:	2001      	movs	r0, #1
 800156a:	bcf0      	pop	{r4, r5, r6, r7}
 800156c:	46bb      	mov	fp, r7
 800156e:	46b2      	mov	sl, r6
 8001570:	46a9      	mov	r9, r5
 8001572:	46a0      	mov	r8, r4
 8001574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001576:	2001      	movs	r0, #1
 8001578:	428e      	cmp	r6, r1
 800157a:	d1f6      	bne.n	800156a <__eqdf2+0x56>
 800157c:	4661      	mov	r1, ip
 800157e:	4339      	orrs	r1, r7
 8001580:	000f      	movs	r7, r1
 8001582:	4317      	orrs	r7, r2
 8001584:	4327      	orrs	r7, r4
 8001586:	d1f0      	bne.n	800156a <__eqdf2+0x56>
 8001588:	465b      	mov	r3, fp
 800158a:	4652      	mov	r2, sl
 800158c:	1a98      	subs	r0, r3, r2
 800158e:	1e43      	subs	r3, r0, #1
 8001590:	4198      	sbcs	r0, r3
 8001592:	e7ea      	b.n	800156a <__eqdf2+0x56>
 8001594:	2000      	movs	r0, #0
 8001596:	e7e8      	b.n	800156a <__eqdf2+0x56>
 8001598:	000007ff 	.word	0x000007ff

0800159c <__gedf2>:
 800159c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800159e:	4657      	mov	r7, sl
 80015a0:	464e      	mov	r6, r9
 80015a2:	4645      	mov	r5, r8
 80015a4:	46de      	mov	lr, fp
 80015a6:	b5e0      	push	{r5, r6, r7, lr}
 80015a8:	000d      	movs	r5, r1
 80015aa:	030e      	lsls	r6, r1, #12
 80015ac:	0049      	lsls	r1, r1, #1
 80015ae:	0d49      	lsrs	r1, r1, #21
 80015b0:	468a      	mov	sl, r1
 80015b2:	0fdf      	lsrs	r7, r3, #31
 80015b4:	0fe9      	lsrs	r1, r5, #31
 80015b6:	46bc      	mov	ip, r7
 80015b8:	b083      	sub	sp, #12
 80015ba:	4f2f      	ldr	r7, [pc, #188]	@ (8001678 <__gedf2+0xdc>)
 80015bc:	0004      	movs	r4, r0
 80015be:	4680      	mov	r8, r0
 80015c0:	9101      	str	r1, [sp, #4]
 80015c2:	0058      	lsls	r0, r3, #1
 80015c4:	0319      	lsls	r1, r3, #12
 80015c6:	4691      	mov	r9, r2
 80015c8:	0b36      	lsrs	r6, r6, #12
 80015ca:	0b09      	lsrs	r1, r1, #12
 80015cc:	0d40      	lsrs	r0, r0, #21
 80015ce:	45ba      	cmp	sl, r7
 80015d0:	d01d      	beq.n	800160e <__gedf2+0x72>
 80015d2:	42b8      	cmp	r0, r7
 80015d4:	d00d      	beq.n	80015f2 <__gedf2+0x56>
 80015d6:	4657      	mov	r7, sl
 80015d8:	2f00      	cmp	r7, #0
 80015da:	d12a      	bne.n	8001632 <__gedf2+0x96>
 80015dc:	4334      	orrs	r4, r6
 80015de:	2800      	cmp	r0, #0
 80015e0:	d124      	bne.n	800162c <__gedf2+0x90>
 80015e2:	430a      	orrs	r2, r1
 80015e4:	d036      	beq.n	8001654 <__gedf2+0xb8>
 80015e6:	2c00      	cmp	r4, #0
 80015e8:	d141      	bne.n	800166e <__gedf2+0xd2>
 80015ea:	4663      	mov	r3, ip
 80015ec:	0058      	lsls	r0, r3, #1
 80015ee:	3801      	subs	r0, #1
 80015f0:	e015      	b.n	800161e <__gedf2+0x82>
 80015f2:	4311      	orrs	r1, r2
 80015f4:	d138      	bne.n	8001668 <__gedf2+0xcc>
 80015f6:	4653      	mov	r3, sl
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d101      	bne.n	8001600 <__gedf2+0x64>
 80015fc:	4326      	orrs	r6, r4
 80015fe:	d0f4      	beq.n	80015ea <__gedf2+0x4e>
 8001600:	9b01      	ldr	r3, [sp, #4]
 8001602:	4563      	cmp	r3, ip
 8001604:	d107      	bne.n	8001616 <__gedf2+0x7a>
 8001606:	9b01      	ldr	r3, [sp, #4]
 8001608:	0058      	lsls	r0, r3, #1
 800160a:	3801      	subs	r0, #1
 800160c:	e007      	b.n	800161e <__gedf2+0x82>
 800160e:	4326      	orrs	r6, r4
 8001610:	d12a      	bne.n	8001668 <__gedf2+0xcc>
 8001612:	4550      	cmp	r0, sl
 8001614:	d021      	beq.n	800165a <__gedf2+0xbe>
 8001616:	2001      	movs	r0, #1
 8001618:	9b01      	ldr	r3, [sp, #4]
 800161a:	425f      	negs	r7, r3
 800161c:	4338      	orrs	r0, r7
 800161e:	b003      	add	sp, #12
 8001620:	bcf0      	pop	{r4, r5, r6, r7}
 8001622:	46bb      	mov	fp, r7
 8001624:	46b2      	mov	sl, r6
 8001626:	46a9      	mov	r9, r5
 8001628:	46a0      	mov	r8, r4
 800162a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800162c:	2c00      	cmp	r4, #0
 800162e:	d0dc      	beq.n	80015ea <__gedf2+0x4e>
 8001630:	e7e6      	b.n	8001600 <__gedf2+0x64>
 8001632:	2800      	cmp	r0, #0
 8001634:	d0ef      	beq.n	8001616 <__gedf2+0x7a>
 8001636:	9b01      	ldr	r3, [sp, #4]
 8001638:	4563      	cmp	r3, ip
 800163a:	d1ec      	bne.n	8001616 <__gedf2+0x7a>
 800163c:	4582      	cmp	sl, r0
 800163e:	dcea      	bgt.n	8001616 <__gedf2+0x7a>
 8001640:	dbe1      	blt.n	8001606 <__gedf2+0x6a>
 8001642:	428e      	cmp	r6, r1
 8001644:	d8e7      	bhi.n	8001616 <__gedf2+0x7a>
 8001646:	d1de      	bne.n	8001606 <__gedf2+0x6a>
 8001648:	45c8      	cmp	r8, r9
 800164a:	d8e4      	bhi.n	8001616 <__gedf2+0x7a>
 800164c:	2000      	movs	r0, #0
 800164e:	45c8      	cmp	r8, r9
 8001650:	d2e5      	bcs.n	800161e <__gedf2+0x82>
 8001652:	e7d8      	b.n	8001606 <__gedf2+0x6a>
 8001654:	2c00      	cmp	r4, #0
 8001656:	d0e2      	beq.n	800161e <__gedf2+0x82>
 8001658:	e7dd      	b.n	8001616 <__gedf2+0x7a>
 800165a:	4311      	orrs	r1, r2
 800165c:	d104      	bne.n	8001668 <__gedf2+0xcc>
 800165e:	9b01      	ldr	r3, [sp, #4]
 8001660:	4563      	cmp	r3, ip
 8001662:	d1d8      	bne.n	8001616 <__gedf2+0x7a>
 8001664:	2000      	movs	r0, #0
 8001666:	e7da      	b.n	800161e <__gedf2+0x82>
 8001668:	2002      	movs	r0, #2
 800166a:	4240      	negs	r0, r0
 800166c:	e7d7      	b.n	800161e <__gedf2+0x82>
 800166e:	9b01      	ldr	r3, [sp, #4]
 8001670:	4563      	cmp	r3, ip
 8001672:	d0e6      	beq.n	8001642 <__gedf2+0xa6>
 8001674:	e7cf      	b.n	8001616 <__gedf2+0x7a>
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	000007ff 	.word	0x000007ff

0800167c <__ledf2>:
 800167c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800167e:	4657      	mov	r7, sl
 8001680:	464e      	mov	r6, r9
 8001682:	4645      	mov	r5, r8
 8001684:	46de      	mov	lr, fp
 8001686:	b5e0      	push	{r5, r6, r7, lr}
 8001688:	000d      	movs	r5, r1
 800168a:	030e      	lsls	r6, r1, #12
 800168c:	0049      	lsls	r1, r1, #1
 800168e:	0d49      	lsrs	r1, r1, #21
 8001690:	468a      	mov	sl, r1
 8001692:	0fdf      	lsrs	r7, r3, #31
 8001694:	0fe9      	lsrs	r1, r5, #31
 8001696:	46bc      	mov	ip, r7
 8001698:	b083      	sub	sp, #12
 800169a:	4f2e      	ldr	r7, [pc, #184]	@ (8001754 <__ledf2+0xd8>)
 800169c:	0004      	movs	r4, r0
 800169e:	4680      	mov	r8, r0
 80016a0:	9101      	str	r1, [sp, #4]
 80016a2:	0058      	lsls	r0, r3, #1
 80016a4:	0319      	lsls	r1, r3, #12
 80016a6:	4691      	mov	r9, r2
 80016a8:	0b36      	lsrs	r6, r6, #12
 80016aa:	0b09      	lsrs	r1, r1, #12
 80016ac:	0d40      	lsrs	r0, r0, #21
 80016ae:	45ba      	cmp	sl, r7
 80016b0:	d01e      	beq.n	80016f0 <__ledf2+0x74>
 80016b2:	42b8      	cmp	r0, r7
 80016b4:	d00d      	beq.n	80016d2 <__ledf2+0x56>
 80016b6:	4657      	mov	r7, sl
 80016b8:	2f00      	cmp	r7, #0
 80016ba:	d127      	bne.n	800170c <__ledf2+0x90>
 80016bc:	4334      	orrs	r4, r6
 80016be:	2800      	cmp	r0, #0
 80016c0:	d133      	bne.n	800172a <__ledf2+0xae>
 80016c2:	430a      	orrs	r2, r1
 80016c4:	d034      	beq.n	8001730 <__ledf2+0xb4>
 80016c6:	2c00      	cmp	r4, #0
 80016c8:	d140      	bne.n	800174c <__ledf2+0xd0>
 80016ca:	4663      	mov	r3, ip
 80016cc:	0058      	lsls	r0, r3, #1
 80016ce:	3801      	subs	r0, #1
 80016d0:	e015      	b.n	80016fe <__ledf2+0x82>
 80016d2:	4311      	orrs	r1, r2
 80016d4:	d112      	bne.n	80016fc <__ledf2+0x80>
 80016d6:	4653      	mov	r3, sl
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d101      	bne.n	80016e0 <__ledf2+0x64>
 80016dc:	4326      	orrs	r6, r4
 80016de:	d0f4      	beq.n	80016ca <__ledf2+0x4e>
 80016e0:	9b01      	ldr	r3, [sp, #4]
 80016e2:	4563      	cmp	r3, ip
 80016e4:	d01d      	beq.n	8001722 <__ledf2+0xa6>
 80016e6:	2001      	movs	r0, #1
 80016e8:	9b01      	ldr	r3, [sp, #4]
 80016ea:	425f      	negs	r7, r3
 80016ec:	4338      	orrs	r0, r7
 80016ee:	e006      	b.n	80016fe <__ledf2+0x82>
 80016f0:	4326      	orrs	r6, r4
 80016f2:	d103      	bne.n	80016fc <__ledf2+0x80>
 80016f4:	4550      	cmp	r0, sl
 80016f6:	d1f6      	bne.n	80016e6 <__ledf2+0x6a>
 80016f8:	4311      	orrs	r1, r2
 80016fa:	d01c      	beq.n	8001736 <__ledf2+0xba>
 80016fc:	2002      	movs	r0, #2
 80016fe:	b003      	add	sp, #12
 8001700:	bcf0      	pop	{r4, r5, r6, r7}
 8001702:	46bb      	mov	fp, r7
 8001704:	46b2      	mov	sl, r6
 8001706:	46a9      	mov	r9, r5
 8001708:	46a0      	mov	r8, r4
 800170a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800170c:	2800      	cmp	r0, #0
 800170e:	d0ea      	beq.n	80016e6 <__ledf2+0x6a>
 8001710:	9b01      	ldr	r3, [sp, #4]
 8001712:	4563      	cmp	r3, ip
 8001714:	d1e7      	bne.n	80016e6 <__ledf2+0x6a>
 8001716:	4582      	cmp	sl, r0
 8001718:	dce5      	bgt.n	80016e6 <__ledf2+0x6a>
 800171a:	db02      	blt.n	8001722 <__ledf2+0xa6>
 800171c:	428e      	cmp	r6, r1
 800171e:	d8e2      	bhi.n	80016e6 <__ledf2+0x6a>
 8001720:	d00e      	beq.n	8001740 <__ledf2+0xc4>
 8001722:	9b01      	ldr	r3, [sp, #4]
 8001724:	0058      	lsls	r0, r3, #1
 8001726:	3801      	subs	r0, #1
 8001728:	e7e9      	b.n	80016fe <__ledf2+0x82>
 800172a:	2c00      	cmp	r4, #0
 800172c:	d0cd      	beq.n	80016ca <__ledf2+0x4e>
 800172e:	e7d7      	b.n	80016e0 <__ledf2+0x64>
 8001730:	2c00      	cmp	r4, #0
 8001732:	d0e4      	beq.n	80016fe <__ledf2+0x82>
 8001734:	e7d7      	b.n	80016e6 <__ledf2+0x6a>
 8001736:	9b01      	ldr	r3, [sp, #4]
 8001738:	2000      	movs	r0, #0
 800173a:	4563      	cmp	r3, ip
 800173c:	d0df      	beq.n	80016fe <__ledf2+0x82>
 800173e:	e7d2      	b.n	80016e6 <__ledf2+0x6a>
 8001740:	45c8      	cmp	r8, r9
 8001742:	d8d0      	bhi.n	80016e6 <__ledf2+0x6a>
 8001744:	2000      	movs	r0, #0
 8001746:	45c8      	cmp	r8, r9
 8001748:	d2d9      	bcs.n	80016fe <__ledf2+0x82>
 800174a:	e7ea      	b.n	8001722 <__ledf2+0xa6>
 800174c:	9b01      	ldr	r3, [sp, #4]
 800174e:	4563      	cmp	r3, ip
 8001750:	d0e4      	beq.n	800171c <__ledf2+0xa0>
 8001752:	e7c8      	b.n	80016e6 <__ledf2+0x6a>
 8001754:	000007ff 	.word	0x000007ff

08001758 <__aeabi_dmul>:
 8001758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800175a:	4657      	mov	r7, sl
 800175c:	464e      	mov	r6, r9
 800175e:	46de      	mov	lr, fp
 8001760:	4645      	mov	r5, r8
 8001762:	b5e0      	push	{r5, r6, r7, lr}
 8001764:	001f      	movs	r7, r3
 8001766:	030b      	lsls	r3, r1, #12
 8001768:	0b1b      	lsrs	r3, r3, #12
 800176a:	0016      	movs	r6, r2
 800176c:	469a      	mov	sl, r3
 800176e:	0fca      	lsrs	r2, r1, #31
 8001770:	004b      	lsls	r3, r1, #1
 8001772:	0004      	movs	r4, r0
 8001774:	4691      	mov	r9, r2
 8001776:	b085      	sub	sp, #20
 8001778:	0d5b      	lsrs	r3, r3, #21
 800177a:	d100      	bne.n	800177e <__aeabi_dmul+0x26>
 800177c:	e1cf      	b.n	8001b1e <__aeabi_dmul+0x3c6>
 800177e:	4acd      	ldr	r2, [pc, #820]	@ (8001ab4 <__aeabi_dmul+0x35c>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d055      	beq.n	8001830 <__aeabi_dmul+0xd8>
 8001784:	4651      	mov	r1, sl
 8001786:	0f42      	lsrs	r2, r0, #29
 8001788:	00c9      	lsls	r1, r1, #3
 800178a:	430a      	orrs	r2, r1
 800178c:	2180      	movs	r1, #128	@ 0x80
 800178e:	0409      	lsls	r1, r1, #16
 8001790:	4311      	orrs	r1, r2
 8001792:	00c2      	lsls	r2, r0, #3
 8001794:	4690      	mov	r8, r2
 8001796:	4ac8      	ldr	r2, [pc, #800]	@ (8001ab8 <__aeabi_dmul+0x360>)
 8001798:	468a      	mov	sl, r1
 800179a:	4693      	mov	fp, r2
 800179c:	449b      	add	fp, r3
 800179e:	2300      	movs	r3, #0
 80017a0:	2500      	movs	r5, #0
 80017a2:	9302      	str	r3, [sp, #8]
 80017a4:	033c      	lsls	r4, r7, #12
 80017a6:	007b      	lsls	r3, r7, #1
 80017a8:	0ffa      	lsrs	r2, r7, #31
 80017aa:	9601      	str	r6, [sp, #4]
 80017ac:	0b24      	lsrs	r4, r4, #12
 80017ae:	0d5b      	lsrs	r3, r3, #21
 80017b0:	9200      	str	r2, [sp, #0]
 80017b2:	d100      	bne.n	80017b6 <__aeabi_dmul+0x5e>
 80017b4:	e188      	b.n	8001ac8 <__aeabi_dmul+0x370>
 80017b6:	4abf      	ldr	r2, [pc, #764]	@ (8001ab4 <__aeabi_dmul+0x35c>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d100      	bne.n	80017be <__aeabi_dmul+0x66>
 80017bc:	e092      	b.n	80018e4 <__aeabi_dmul+0x18c>
 80017be:	4abe      	ldr	r2, [pc, #760]	@ (8001ab8 <__aeabi_dmul+0x360>)
 80017c0:	4694      	mov	ip, r2
 80017c2:	4463      	add	r3, ip
 80017c4:	449b      	add	fp, r3
 80017c6:	2d0a      	cmp	r5, #10
 80017c8:	dc42      	bgt.n	8001850 <__aeabi_dmul+0xf8>
 80017ca:	00e4      	lsls	r4, r4, #3
 80017cc:	0f73      	lsrs	r3, r6, #29
 80017ce:	4323      	orrs	r3, r4
 80017d0:	2480      	movs	r4, #128	@ 0x80
 80017d2:	4649      	mov	r1, r9
 80017d4:	0424      	lsls	r4, r4, #16
 80017d6:	431c      	orrs	r4, r3
 80017d8:	00f3      	lsls	r3, r6, #3
 80017da:	9301      	str	r3, [sp, #4]
 80017dc:	9b00      	ldr	r3, [sp, #0]
 80017de:	2000      	movs	r0, #0
 80017e0:	4059      	eors	r1, r3
 80017e2:	b2cb      	uxtb	r3, r1
 80017e4:	9303      	str	r3, [sp, #12]
 80017e6:	2d02      	cmp	r5, #2
 80017e8:	dc00      	bgt.n	80017ec <__aeabi_dmul+0x94>
 80017ea:	e094      	b.n	8001916 <__aeabi_dmul+0x1be>
 80017ec:	2301      	movs	r3, #1
 80017ee:	40ab      	lsls	r3, r5
 80017f0:	001d      	movs	r5, r3
 80017f2:	23a6      	movs	r3, #166	@ 0xa6
 80017f4:	002a      	movs	r2, r5
 80017f6:	00db      	lsls	r3, r3, #3
 80017f8:	401a      	ands	r2, r3
 80017fa:	421d      	tst	r5, r3
 80017fc:	d000      	beq.n	8001800 <__aeabi_dmul+0xa8>
 80017fe:	e229      	b.n	8001c54 <__aeabi_dmul+0x4fc>
 8001800:	2390      	movs	r3, #144	@ 0x90
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	421d      	tst	r5, r3
 8001806:	d100      	bne.n	800180a <__aeabi_dmul+0xb2>
 8001808:	e24d      	b.n	8001ca6 <__aeabi_dmul+0x54e>
 800180a:	2300      	movs	r3, #0
 800180c:	2480      	movs	r4, #128	@ 0x80
 800180e:	4699      	mov	r9, r3
 8001810:	0324      	lsls	r4, r4, #12
 8001812:	4ba8      	ldr	r3, [pc, #672]	@ (8001ab4 <__aeabi_dmul+0x35c>)
 8001814:	0010      	movs	r0, r2
 8001816:	464a      	mov	r2, r9
 8001818:	051b      	lsls	r3, r3, #20
 800181a:	4323      	orrs	r3, r4
 800181c:	07d2      	lsls	r2, r2, #31
 800181e:	4313      	orrs	r3, r2
 8001820:	0019      	movs	r1, r3
 8001822:	b005      	add	sp, #20
 8001824:	bcf0      	pop	{r4, r5, r6, r7}
 8001826:	46bb      	mov	fp, r7
 8001828:	46b2      	mov	sl, r6
 800182a:	46a9      	mov	r9, r5
 800182c:	46a0      	mov	r8, r4
 800182e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001830:	4652      	mov	r2, sl
 8001832:	4302      	orrs	r2, r0
 8001834:	4690      	mov	r8, r2
 8001836:	d000      	beq.n	800183a <__aeabi_dmul+0xe2>
 8001838:	e1ac      	b.n	8001b94 <__aeabi_dmul+0x43c>
 800183a:	469b      	mov	fp, r3
 800183c:	2302      	movs	r3, #2
 800183e:	4692      	mov	sl, r2
 8001840:	2508      	movs	r5, #8
 8001842:	9302      	str	r3, [sp, #8]
 8001844:	e7ae      	b.n	80017a4 <__aeabi_dmul+0x4c>
 8001846:	9b00      	ldr	r3, [sp, #0]
 8001848:	46a2      	mov	sl, r4
 800184a:	4699      	mov	r9, r3
 800184c:	9b01      	ldr	r3, [sp, #4]
 800184e:	4698      	mov	r8, r3
 8001850:	9b02      	ldr	r3, [sp, #8]
 8001852:	2b02      	cmp	r3, #2
 8001854:	d100      	bne.n	8001858 <__aeabi_dmul+0x100>
 8001856:	e1ca      	b.n	8001bee <__aeabi_dmul+0x496>
 8001858:	2b03      	cmp	r3, #3
 800185a:	d100      	bne.n	800185e <__aeabi_dmul+0x106>
 800185c:	e192      	b.n	8001b84 <__aeabi_dmul+0x42c>
 800185e:	2b01      	cmp	r3, #1
 8001860:	d110      	bne.n	8001884 <__aeabi_dmul+0x12c>
 8001862:	2300      	movs	r3, #0
 8001864:	2400      	movs	r4, #0
 8001866:	2200      	movs	r2, #0
 8001868:	e7d4      	b.n	8001814 <__aeabi_dmul+0xbc>
 800186a:	2201      	movs	r2, #1
 800186c:	087b      	lsrs	r3, r7, #1
 800186e:	403a      	ands	r2, r7
 8001870:	4313      	orrs	r3, r2
 8001872:	4652      	mov	r2, sl
 8001874:	07d2      	lsls	r2, r2, #31
 8001876:	4313      	orrs	r3, r2
 8001878:	4698      	mov	r8, r3
 800187a:	4653      	mov	r3, sl
 800187c:	085b      	lsrs	r3, r3, #1
 800187e:	469a      	mov	sl, r3
 8001880:	9b03      	ldr	r3, [sp, #12]
 8001882:	4699      	mov	r9, r3
 8001884:	465b      	mov	r3, fp
 8001886:	1c58      	adds	r0, r3, #1
 8001888:	2380      	movs	r3, #128	@ 0x80
 800188a:	00db      	lsls	r3, r3, #3
 800188c:	445b      	add	r3, fp
 800188e:	2b00      	cmp	r3, #0
 8001890:	dc00      	bgt.n	8001894 <__aeabi_dmul+0x13c>
 8001892:	e1b1      	b.n	8001bf8 <__aeabi_dmul+0x4a0>
 8001894:	4642      	mov	r2, r8
 8001896:	0752      	lsls	r2, r2, #29
 8001898:	d00b      	beq.n	80018b2 <__aeabi_dmul+0x15a>
 800189a:	220f      	movs	r2, #15
 800189c:	4641      	mov	r1, r8
 800189e:	400a      	ands	r2, r1
 80018a0:	2a04      	cmp	r2, #4
 80018a2:	d006      	beq.n	80018b2 <__aeabi_dmul+0x15a>
 80018a4:	4642      	mov	r2, r8
 80018a6:	1d11      	adds	r1, r2, #4
 80018a8:	4541      	cmp	r1, r8
 80018aa:	4192      	sbcs	r2, r2
 80018ac:	4688      	mov	r8, r1
 80018ae:	4252      	negs	r2, r2
 80018b0:	4492      	add	sl, r2
 80018b2:	4652      	mov	r2, sl
 80018b4:	01d2      	lsls	r2, r2, #7
 80018b6:	d506      	bpl.n	80018c6 <__aeabi_dmul+0x16e>
 80018b8:	4652      	mov	r2, sl
 80018ba:	4b80      	ldr	r3, [pc, #512]	@ (8001abc <__aeabi_dmul+0x364>)
 80018bc:	401a      	ands	r2, r3
 80018be:	2380      	movs	r3, #128	@ 0x80
 80018c0:	4692      	mov	sl, r2
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	18c3      	adds	r3, r0, r3
 80018c6:	4a7e      	ldr	r2, [pc, #504]	@ (8001ac0 <__aeabi_dmul+0x368>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	dd00      	ble.n	80018ce <__aeabi_dmul+0x176>
 80018cc:	e18f      	b.n	8001bee <__aeabi_dmul+0x496>
 80018ce:	4642      	mov	r2, r8
 80018d0:	08d1      	lsrs	r1, r2, #3
 80018d2:	4652      	mov	r2, sl
 80018d4:	0752      	lsls	r2, r2, #29
 80018d6:	430a      	orrs	r2, r1
 80018d8:	4651      	mov	r1, sl
 80018da:	055b      	lsls	r3, r3, #21
 80018dc:	024c      	lsls	r4, r1, #9
 80018de:	0b24      	lsrs	r4, r4, #12
 80018e0:	0d5b      	lsrs	r3, r3, #21
 80018e2:	e797      	b.n	8001814 <__aeabi_dmul+0xbc>
 80018e4:	4b73      	ldr	r3, [pc, #460]	@ (8001ab4 <__aeabi_dmul+0x35c>)
 80018e6:	4326      	orrs	r6, r4
 80018e8:	469c      	mov	ip, r3
 80018ea:	44e3      	add	fp, ip
 80018ec:	2e00      	cmp	r6, #0
 80018ee:	d100      	bne.n	80018f2 <__aeabi_dmul+0x19a>
 80018f0:	e16f      	b.n	8001bd2 <__aeabi_dmul+0x47a>
 80018f2:	2303      	movs	r3, #3
 80018f4:	4649      	mov	r1, r9
 80018f6:	431d      	orrs	r5, r3
 80018f8:	9b00      	ldr	r3, [sp, #0]
 80018fa:	4059      	eors	r1, r3
 80018fc:	b2cb      	uxtb	r3, r1
 80018fe:	9303      	str	r3, [sp, #12]
 8001900:	2d0a      	cmp	r5, #10
 8001902:	dd00      	ble.n	8001906 <__aeabi_dmul+0x1ae>
 8001904:	e133      	b.n	8001b6e <__aeabi_dmul+0x416>
 8001906:	2301      	movs	r3, #1
 8001908:	40ab      	lsls	r3, r5
 800190a:	001d      	movs	r5, r3
 800190c:	2303      	movs	r3, #3
 800190e:	9302      	str	r3, [sp, #8]
 8001910:	2288      	movs	r2, #136	@ 0x88
 8001912:	422a      	tst	r2, r5
 8001914:	d197      	bne.n	8001846 <__aeabi_dmul+0xee>
 8001916:	4642      	mov	r2, r8
 8001918:	4643      	mov	r3, r8
 800191a:	0412      	lsls	r2, r2, #16
 800191c:	0c12      	lsrs	r2, r2, #16
 800191e:	0016      	movs	r6, r2
 8001920:	9801      	ldr	r0, [sp, #4]
 8001922:	0c1d      	lsrs	r5, r3, #16
 8001924:	0c03      	lsrs	r3, r0, #16
 8001926:	0400      	lsls	r0, r0, #16
 8001928:	0c00      	lsrs	r0, r0, #16
 800192a:	4346      	muls	r6, r0
 800192c:	46b4      	mov	ip, r6
 800192e:	001e      	movs	r6, r3
 8001930:	436e      	muls	r6, r5
 8001932:	9600      	str	r6, [sp, #0]
 8001934:	0016      	movs	r6, r2
 8001936:	0007      	movs	r7, r0
 8001938:	435e      	muls	r6, r3
 800193a:	4661      	mov	r1, ip
 800193c:	46b0      	mov	r8, r6
 800193e:	436f      	muls	r7, r5
 8001940:	0c0e      	lsrs	r6, r1, #16
 8001942:	44b8      	add	r8, r7
 8001944:	4446      	add	r6, r8
 8001946:	42b7      	cmp	r7, r6
 8001948:	d905      	bls.n	8001956 <__aeabi_dmul+0x1fe>
 800194a:	2180      	movs	r1, #128	@ 0x80
 800194c:	0249      	lsls	r1, r1, #9
 800194e:	4688      	mov	r8, r1
 8001950:	9f00      	ldr	r7, [sp, #0]
 8001952:	4447      	add	r7, r8
 8001954:	9700      	str	r7, [sp, #0]
 8001956:	4661      	mov	r1, ip
 8001958:	0409      	lsls	r1, r1, #16
 800195a:	0c09      	lsrs	r1, r1, #16
 800195c:	0c37      	lsrs	r7, r6, #16
 800195e:	0436      	lsls	r6, r6, #16
 8001960:	468c      	mov	ip, r1
 8001962:	0031      	movs	r1, r6
 8001964:	4461      	add	r1, ip
 8001966:	9101      	str	r1, [sp, #4]
 8001968:	0011      	movs	r1, r2
 800196a:	0c26      	lsrs	r6, r4, #16
 800196c:	0424      	lsls	r4, r4, #16
 800196e:	0c24      	lsrs	r4, r4, #16
 8001970:	4361      	muls	r1, r4
 8001972:	468c      	mov	ip, r1
 8001974:	0021      	movs	r1, r4
 8001976:	4369      	muls	r1, r5
 8001978:	4689      	mov	r9, r1
 800197a:	4661      	mov	r1, ip
 800197c:	0c09      	lsrs	r1, r1, #16
 800197e:	4688      	mov	r8, r1
 8001980:	4372      	muls	r2, r6
 8001982:	444a      	add	r2, r9
 8001984:	4442      	add	r2, r8
 8001986:	4375      	muls	r5, r6
 8001988:	4591      	cmp	r9, r2
 800198a:	d903      	bls.n	8001994 <__aeabi_dmul+0x23c>
 800198c:	2180      	movs	r1, #128	@ 0x80
 800198e:	0249      	lsls	r1, r1, #9
 8001990:	4688      	mov	r8, r1
 8001992:	4445      	add	r5, r8
 8001994:	0c11      	lsrs	r1, r2, #16
 8001996:	4688      	mov	r8, r1
 8001998:	4661      	mov	r1, ip
 800199a:	0409      	lsls	r1, r1, #16
 800199c:	0c09      	lsrs	r1, r1, #16
 800199e:	468c      	mov	ip, r1
 80019a0:	0412      	lsls	r2, r2, #16
 80019a2:	4462      	add	r2, ip
 80019a4:	18b9      	adds	r1, r7, r2
 80019a6:	9102      	str	r1, [sp, #8]
 80019a8:	4651      	mov	r1, sl
 80019aa:	0c09      	lsrs	r1, r1, #16
 80019ac:	468c      	mov	ip, r1
 80019ae:	4651      	mov	r1, sl
 80019b0:	040f      	lsls	r7, r1, #16
 80019b2:	0c3f      	lsrs	r7, r7, #16
 80019b4:	0039      	movs	r1, r7
 80019b6:	4341      	muls	r1, r0
 80019b8:	4445      	add	r5, r8
 80019ba:	4688      	mov	r8, r1
 80019bc:	4661      	mov	r1, ip
 80019be:	4341      	muls	r1, r0
 80019c0:	468a      	mov	sl, r1
 80019c2:	4641      	mov	r1, r8
 80019c4:	4660      	mov	r0, ip
 80019c6:	0c09      	lsrs	r1, r1, #16
 80019c8:	4689      	mov	r9, r1
 80019ca:	4358      	muls	r0, r3
 80019cc:	437b      	muls	r3, r7
 80019ce:	4453      	add	r3, sl
 80019d0:	444b      	add	r3, r9
 80019d2:	459a      	cmp	sl, r3
 80019d4:	d903      	bls.n	80019de <__aeabi_dmul+0x286>
 80019d6:	2180      	movs	r1, #128	@ 0x80
 80019d8:	0249      	lsls	r1, r1, #9
 80019da:	4689      	mov	r9, r1
 80019dc:	4448      	add	r0, r9
 80019de:	0c19      	lsrs	r1, r3, #16
 80019e0:	4689      	mov	r9, r1
 80019e2:	4641      	mov	r1, r8
 80019e4:	0409      	lsls	r1, r1, #16
 80019e6:	0c09      	lsrs	r1, r1, #16
 80019e8:	4688      	mov	r8, r1
 80019ea:	0039      	movs	r1, r7
 80019ec:	4361      	muls	r1, r4
 80019ee:	041b      	lsls	r3, r3, #16
 80019f0:	4443      	add	r3, r8
 80019f2:	4688      	mov	r8, r1
 80019f4:	4661      	mov	r1, ip
 80019f6:	434c      	muls	r4, r1
 80019f8:	4371      	muls	r1, r6
 80019fa:	468c      	mov	ip, r1
 80019fc:	4641      	mov	r1, r8
 80019fe:	4377      	muls	r7, r6
 8001a00:	0c0e      	lsrs	r6, r1, #16
 8001a02:	193f      	adds	r7, r7, r4
 8001a04:	19f6      	adds	r6, r6, r7
 8001a06:	4448      	add	r0, r9
 8001a08:	42b4      	cmp	r4, r6
 8001a0a:	d903      	bls.n	8001a14 <__aeabi_dmul+0x2bc>
 8001a0c:	2180      	movs	r1, #128	@ 0x80
 8001a0e:	0249      	lsls	r1, r1, #9
 8001a10:	4689      	mov	r9, r1
 8001a12:	44cc      	add	ip, r9
 8001a14:	9902      	ldr	r1, [sp, #8]
 8001a16:	9f00      	ldr	r7, [sp, #0]
 8001a18:	4689      	mov	r9, r1
 8001a1a:	0431      	lsls	r1, r6, #16
 8001a1c:	444f      	add	r7, r9
 8001a1e:	4689      	mov	r9, r1
 8001a20:	4641      	mov	r1, r8
 8001a22:	4297      	cmp	r7, r2
 8001a24:	4192      	sbcs	r2, r2
 8001a26:	040c      	lsls	r4, r1, #16
 8001a28:	0c24      	lsrs	r4, r4, #16
 8001a2a:	444c      	add	r4, r9
 8001a2c:	18ff      	adds	r7, r7, r3
 8001a2e:	4252      	negs	r2, r2
 8001a30:	1964      	adds	r4, r4, r5
 8001a32:	18a1      	adds	r1, r4, r2
 8001a34:	429f      	cmp	r7, r3
 8001a36:	419b      	sbcs	r3, r3
 8001a38:	4688      	mov	r8, r1
 8001a3a:	4682      	mov	sl, r0
 8001a3c:	425b      	negs	r3, r3
 8001a3e:	4699      	mov	r9, r3
 8001a40:	4590      	cmp	r8, r2
 8001a42:	4192      	sbcs	r2, r2
 8001a44:	42ac      	cmp	r4, r5
 8001a46:	41a4      	sbcs	r4, r4
 8001a48:	44c2      	add	sl, r8
 8001a4a:	44d1      	add	r9, sl
 8001a4c:	4252      	negs	r2, r2
 8001a4e:	4264      	negs	r4, r4
 8001a50:	4314      	orrs	r4, r2
 8001a52:	4599      	cmp	r9, r3
 8001a54:	419b      	sbcs	r3, r3
 8001a56:	4582      	cmp	sl, r0
 8001a58:	4192      	sbcs	r2, r2
 8001a5a:	425b      	negs	r3, r3
 8001a5c:	4252      	negs	r2, r2
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	464a      	mov	r2, r9
 8001a62:	0c36      	lsrs	r6, r6, #16
 8001a64:	19a4      	adds	r4, r4, r6
 8001a66:	18e3      	adds	r3, r4, r3
 8001a68:	4463      	add	r3, ip
 8001a6a:	025b      	lsls	r3, r3, #9
 8001a6c:	0dd2      	lsrs	r2, r2, #23
 8001a6e:	431a      	orrs	r2, r3
 8001a70:	9901      	ldr	r1, [sp, #4]
 8001a72:	4692      	mov	sl, r2
 8001a74:	027a      	lsls	r2, r7, #9
 8001a76:	430a      	orrs	r2, r1
 8001a78:	1e50      	subs	r0, r2, #1
 8001a7a:	4182      	sbcs	r2, r0
 8001a7c:	0dff      	lsrs	r7, r7, #23
 8001a7e:	4317      	orrs	r7, r2
 8001a80:	464a      	mov	r2, r9
 8001a82:	0252      	lsls	r2, r2, #9
 8001a84:	4317      	orrs	r7, r2
 8001a86:	46b8      	mov	r8, r7
 8001a88:	01db      	lsls	r3, r3, #7
 8001a8a:	d500      	bpl.n	8001a8e <__aeabi_dmul+0x336>
 8001a8c:	e6ed      	b.n	800186a <__aeabi_dmul+0x112>
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac4 <__aeabi_dmul+0x36c>)
 8001a90:	9a03      	ldr	r2, [sp, #12]
 8001a92:	445b      	add	r3, fp
 8001a94:	4691      	mov	r9, r2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	dc00      	bgt.n	8001a9c <__aeabi_dmul+0x344>
 8001a9a:	e0ac      	b.n	8001bf6 <__aeabi_dmul+0x49e>
 8001a9c:	003a      	movs	r2, r7
 8001a9e:	0752      	lsls	r2, r2, #29
 8001aa0:	d100      	bne.n	8001aa4 <__aeabi_dmul+0x34c>
 8001aa2:	e710      	b.n	80018c6 <__aeabi_dmul+0x16e>
 8001aa4:	220f      	movs	r2, #15
 8001aa6:	4658      	mov	r0, fp
 8001aa8:	403a      	ands	r2, r7
 8001aaa:	2a04      	cmp	r2, #4
 8001aac:	d000      	beq.n	8001ab0 <__aeabi_dmul+0x358>
 8001aae:	e6f9      	b.n	80018a4 <__aeabi_dmul+0x14c>
 8001ab0:	e709      	b.n	80018c6 <__aeabi_dmul+0x16e>
 8001ab2:	46c0      	nop			@ (mov r8, r8)
 8001ab4:	000007ff 	.word	0x000007ff
 8001ab8:	fffffc01 	.word	0xfffffc01
 8001abc:	feffffff 	.word	0xfeffffff
 8001ac0:	000007fe 	.word	0x000007fe
 8001ac4:	000003ff 	.word	0x000003ff
 8001ac8:	0022      	movs	r2, r4
 8001aca:	4332      	orrs	r2, r6
 8001acc:	d06f      	beq.n	8001bae <__aeabi_dmul+0x456>
 8001ace:	2c00      	cmp	r4, #0
 8001ad0:	d100      	bne.n	8001ad4 <__aeabi_dmul+0x37c>
 8001ad2:	e0c2      	b.n	8001c5a <__aeabi_dmul+0x502>
 8001ad4:	0020      	movs	r0, r4
 8001ad6:	f000 fe61 	bl	800279c <__clzsi2>
 8001ada:	0002      	movs	r2, r0
 8001adc:	0003      	movs	r3, r0
 8001ade:	3a0b      	subs	r2, #11
 8001ae0:	201d      	movs	r0, #29
 8001ae2:	1a82      	subs	r2, r0, r2
 8001ae4:	0030      	movs	r0, r6
 8001ae6:	0019      	movs	r1, r3
 8001ae8:	40d0      	lsrs	r0, r2
 8001aea:	3908      	subs	r1, #8
 8001aec:	408c      	lsls	r4, r1
 8001aee:	0002      	movs	r2, r0
 8001af0:	4322      	orrs	r2, r4
 8001af2:	0034      	movs	r4, r6
 8001af4:	408c      	lsls	r4, r1
 8001af6:	4659      	mov	r1, fp
 8001af8:	1acb      	subs	r3, r1, r3
 8001afa:	4986      	ldr	r1, [pc, #536]	@ (8001d14 <__aeabi_dmul+0x5bc>)
 8001afc:	468b      	mov	fp, r1
 8001afe:	449b      	add	fp, r3
 8001b00:	2d0a      	cmp	r5, #10
 8001b02:	dd00      	ble.n	8001b06 <__aeabi_dmul+0x3ae>
 8001b04:	e6a4      	b.n	8001850 <__aeabi_dmul+0xf8>
 8001b06:	4649      	mov	r1, r9
 8001b08:	9b00      	ldr	r3, [sp, #0]
 8001b0a:	9401      	str	r4, [sp, #4]
 8001b0c:	4059      	eors	r1, r3
 8001b0e:	b2cb      	uxtb	r3, r1
 8001b10:	0014      	movs	r4, r2
 8001b12:	2000      	movs	r0, #0
 8001b14:	9303      	str	r3, [sp, #12]
 8001b16:	2d02      	cmp	r5, #2
 8001b18:	dd00      	ble.n	8001b1c <__aeabi_dmul+0x3c4>
 8001b1a:	e667      	b.n	80017ec <__aeabi_dmul+0x94>
 8001b1c:	e6fb      	b.n	8001916 <__aeabi_dmul+0x1be>
 8001b1e:	4653      	mov	r3, sl
 8001b20:	4303      	orrs	r3, r0
 8001b22:	4698      	mov	r8, r3
 8001b24:	d03c      	beq.n	8001ba0 <__aeabi_dmul+0x448>
 8001b26:	4653      	mov	r3, sl
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d100      	bne.n	8001b2e <__aeabi_dmul+0x3d6>
 8001b2c:	e0a3      	b.n	8001c76 <__aeabi_dmul+0x51e>
 8001b2e:	4650      	mov	r0, sl
 8001b30:	f000 fe34 	bl	800279c <__clzsi2>
 8001b34:	230b      	movs	r3, #11
 8001b36:	425b      	negs	r3, r3
 8001b38:	469c      	mov	ip, r3
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	4484      	add	ip, r0
 8001b3e:	0011      	movs	r1, r2
 8001b40:	4650      	mov	r0, sl
 8001b42:	3908      	subs	r1, #8
 8001b44:	4088      	lsls	r0, r1
 8001b46:	231d      	movs	r3, #29
 8001b48:	4680      	mov	r8, r0
 8001b4a:	4660      	mov	r0, ip
 8001b4c:	1a1b      	subs	r3, r3, r0
 8001b4e:	0020      	movs	r0, r4
 8001b50:	40d8      	lsrs	r0, r3
 8001b52:	0003      	movs	r3, r0
 8001b54:	4640      	mov	r0, r8
 8001b56:	4303      	orrs	r3, r0
 8001b58:	469a      	mov	sl, r3
 8001b5a:	0023      	movs	r3, r4
 8001b5c:	408b      	lsls	r3, r1
 8001b5e:	4698      	mov	r8, r3
 8001b60:	4b6c      	ldr	r3, [pc, #432]	@ (8001d14 <__aeabi_dmul+0x5bc>)
 8001b62:	2500      	movs	r5, #0
 8001b64:	1a9b      	subs	r3, r3, r2
 8001b66:	469b      	mov	fp, r3
 8001b68:	2300      	movs	r3, #0
 8001b6a:	9302      	str	r3, [sp, #8]
 8001b6c:	e61a      	b.n	80017a4 <__aeabi_dmul+0x4c>
 8001b6e:	2d0f      	cmp	r5, #15
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dmul+0x41c>
 8001b72:	e0c9      	b.n	8001d08 <__aeabi_dmul+0x5b0>
 8001b74:	2380      	movs	r3, #128	@ 0x80
 8001b76:	4652      	mov	r2, sl
 8001b78:	031b      	lsls	r3, r3, #12
 8001b7a:	421a      	tst	r2, r3
 8001b7c:	d002      	beq.n	8001b84 <__aeabi_dmul+0x42c>
 8001b7e:	421c      	tst	r4, r3
 8001b80:	d100      	bne.n	8001b84 <__aeabi_dmul+0x42c>
 8001b82:	e092      	b.n	8001caa <__aeabi_dmul+0x552>
 8001b84:	2480      	movs	r4, #128	@ 0x80
 8001b86:	4653      	mov	r3, sl
 8001b88:	0324      	lsls	r4, r4, #12
 8001b8a:	431c      	orrs	r4, r3
 8001b8c:	0324      	lsls	r4, r4, #12
 8001b8e:	4642      	mov	r2, r8
 8001b90:	0b24      	lsrs	r4, r4, #12
 8001b92:	e63e      	b.n	8001812 <__aeabi_dmul+0xba>
 8001b94:	469b      	mov	fp, r3
 8001b96:	2303      	movs	r3, #3
 8001b98:	4680      	mov	r8, r0
 8001b9a:	250c      	movs	r5, #12
 8001b9c:	9302      	str	r3, [sp, #8]
 8001b9e:	e601      	b.n	80017a4 <__aeabi_dmul+0x4c>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	469a      	mov	sl, r3
 8001ba4:	469b      	mov	fp, r3
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	2504      	movs	r5, #4
 8001baa:	9302      	str	r3, [sp, #8]
 8001bac:	e5fa      	b.n	80017a4 <__aeabi_dmul+0x4c>
 8001bae:	2101      	movs	r1, #1
 8001bb0:	430d      	orrs	r5, r1
 8001bb2:	2d0a      	cmp	r5, #10
 8001bb4:	dd00      	ble.n	8001bb8 <__aeabi_dmul+0x460>
 8001bb6:	e64b      	b.n	8001850 <__aeabi_dmul+0xf8>
 8001bb8:	4649      	mov	r1, r9
 8001bba:	9800      	ldr	r0, [sp, #0]
 8001bbc:	4041      	eors	r1, r0
 8001bbe:	b2c9      	uxtb	r1, r1
 8001bc0:	9103      	str	r1, [sp, #12]
 8001bc2:	2d02      	cmp	r5, #2
 8001bc4:	dc00      	bgt.n	8001bc8 <__aeabi_dmul+0x470>
 8001bc6:	e096      	b.n	8001cf6 <__aeabi_dmul+0x59e>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	2400      	movs	r4, #0
 8001bcc:	2001      	movs	r0, #1
 8001bce:	9301      	str	r3, [sp, #4]
 8001bd0:	e60c      	b.n	80017ec <__aeabi_dmul+0x94>
 8001bd2:	4649      	mov	r1, r9
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	9a00      	ldr	r2, [sp, #0]
 8001bd8:	432b      	orrs	r3, r5
 8001bda:	4051      	eors	r1, r2
 8001bdc:	b2ca      	uxtb	r2, r1
 8001bde:	9203      	str	r2, [sp, #12]
 8001be0:	2b0a      	cmp	r3, #10
 8001be2:	dd00      	ble.n	8001be6 <__aeabi_dmul+0x48e>
 8001be4:	e634      	b.n	8001850 <__aeabi_dmul+0xf8>
 8001be6:	2d00      	cmp	r5, #0
 8001be8:	d157      	bne.n	8001c9a <__aeabi_dmul+0x542>
 8001bea:	9b03      	ldr	r3, [sp, #12]
 8001bec:	4699      	mov	r9, r3
 8001bee:	2400      	movs	r4, #0
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	4b49      	ldr	r3, [pc, #292]	@ (8001d18 <__aeabi_dmul+0x5c0>)
 8001bf4:	e60e      	b.n	8001814 <__aeabi_dmul+0xbc>
 8001bf6:	4658      	mov	r0, fp
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	1ac9      	subs	r1, r1, r3
 8001bfc:	2938      	cmp	r1, #56	@ 0x38
 8001bfe:	dd00      	ble.n	8001c02 <__aeabi_dmul+0x4aa>
 8001c00:	e62f      	b.n	8001862 <__aeabi_dmul+0x10a>
 8001c02:	291f      	cmp	r1, #31
 8001c04:	dd56      	ble.n	8001cb4 <__aeabi_dmul+0x55c>
 8001c06:	221f      	movs	r2, #31
 8001c08:	4654      	mov	r4, sl
 8001c0a:	4252      	negs	r2, r2
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	40dc      	lsrs	r4, r3
 8001c10:	2920      	cmp	r1, #32
 8001c12:	d007      	beq.n	8001c24 <__aeabi_dmul+0x4cc>
 8001c14:	4b41      	ldr	r3, [pc, #260]	@ (8001d1c <__aeabi_dmul+0x5c4>)
 8001c16:	4642      	mov	r2, r8
 8001c18:	469c      	mov	ip, r3
 8001c1a:	4653      	mov	r3, sl
 8001c1c:	4460      	add	r0, ip
 8001c1e:	4083      	lsls	r3, r0
 8001c20:	431a      	orrs	r2, r3
 8001c22:	4690      	mov	r8, r2
 8001c24:	4642      	mov	r2, r8
 8001c26:	2107      	movs	r1, #7
 8001c28:	1e53      	subs	r3, r2, #1
 8001c2a:	419a      	sbcs	r2, r3
 8001c2c:	000b      	movs	r3, r1
 8001c2e:	4322      	orrs	r2, r4
 8001c30:	4013      	ands	r3, r2
 8001c32:	2400      	movs	r4, #0
 8001c34:	4211      	tst	r1, r2
 8001c36:	d009      	beq.n	8001c4c <__aeabi_dmul+0x4f4>
 8001c38:	230f      	movs	r3, #15
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d05d      	beq.n	8001cfc <__aeabi_dmul+0x5a4>
 8001c40:	1d11      	adds	r1, r2, #4
 8001c42:	4291      	cmp	r1, r2
 8001c44:	419b      	sbcs	r3, r3
 8001c46:	000a      	movs	r2, r1
 8001c48:	425b      	negs	r3, r3
 8001c4a:	075b      	lsls	r3, r3, #29
 8001c4c:	08d2      	lsrs	r2, r2, #3
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	2300      	movs	r3, #0
 8001c52:	e5df      	b.n	8001814 <__aeabi_dmul+0xbc>
 8001c54:	9b03      	ldr	r3, [sp, #12]
 8001c56:	4699      	mov	r9, r3
 8001c58:	e5fa      	b.n	8001850 <__aeabi_dmul+0xf8>
 8001c5a:	9801      	ldr	r0, [sp, #4]
 8001c5c:	f000 fd9e 	bl	800279c <__clzsi2>
 8001c60:	0002      	movs	r2, r0
 8001c62:	0003      	movs	r3, r0
 8001c64:	3215      	adds	r2, #21
 8001c66:	3320      	adds	r3, #32
 8001c68:	2a1c      	cmp	r2, #28
 8001c6a:	dc00      	bgt.n	8001c6e <__aeabi_dmul+0x516>
 8001c6c:	e738      	b.n	8001ae0 <__aeabi_dmul+0x388>
 8001c6e:	9a01      	ldr	r2, [sp, #4]
 8001c70:	3808      	subs	r0, #8
 8001c72:	4082      	lsls	r2, r0
 8001c74:	e73f      	b.n	8001af6 <__aeabi_dmul+0x39e>
 8001c76:	f000 fd91 	bl	800279c <__clzsi2>
 8001c7a:	2315      	movs	r3, #21
 8001c7c:	469c      	mov	ip, r3
 8001c7e:	4484      	add	ip, r0
 8001c80:	0002      	movs	r2, r0
 8001c82:	4663      	mov	r3, ip
 8001c84:	3220      	adds	r2, #32
 8001c86:	2b1c      	cmp	r3, #28
 8001c88:	dc00      	bgt.n	8001c8c <__aeabi_dmul+0x534>
 8001c8a:	e758      	b.n	8001b3e <__aeabi_dmul+0x3e6>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	4698      	mov	r8, r3
 8001c90:	0023      	movs	r3, r4
 8001c92:	3808      	subs	r0, #8
 8001c94:	4083      	lsls	r3, r0
 8001c96:	469a      	mov	sl, r3
 8001c98:	e762      	b.n	8001b60 <__aeabi_dmul+0x408>
 8001c9a:	001d      	movs	r5, r3
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	2400      	movs	r4, #0
 8001ca0:	2002      	movs	r0, #2
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	e5a2      	b.n	80017ec <__aeabi_dmul+0x94>
 8001ca6:	9002      	str	r0, [sp, #8]
 8001ca8:	e632      	b.n	8001910 <__aeabi_dmul+0x1b8>
 8001caa:	431c      	orrs	r4, r3
 8001cac:	9b00      	ldr	r3, [sp, #0]
 8001cae:	9a01      	ldr	r2, [sp, #4]
 8001cb0:	4699      	mov	r9, r3
 8001cb2:	e5ae      	b.n	8001812 <__aeabi_dmul+0xba>
 8001cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d20 <__aeabi_dmul+0x5c8>)
 8001cb6:	4652      	mov	r2, sl
 8001cb8:	18c3      	adds	r3, r0, r3
 8001cba:	4640      	mov	r0, r8
 8001cbc:	409a      	lsls	r2, r3
 8001cbe:	40c8      	lsrs	r0, r1
 8001cc0:	4302      	orrs	r2, r0
 8001cc2:	4640      	mov	r0, r8
 8001cc4:	4098      	lsls	r0, r3
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	1e58      	subs	r0, r3, #1
 8001cca:	4183      	sbcs	r3, r0
 8001ccc:	4654      	mov	r4, sl
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	40cc      	lsrs	r4, r1
 8001cd2:	0753      	lsls	r3, r2, #29
 8001cd4:	d009      	beq.n	8001cea <__aeabi_dmul+0x592>
 8001cd6:	230f      	movs	r3, #15
 8001cd8:	4013      	ands	r3, r2
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	d005      	beq.n	8001cea <__aeabi_dmul+0x592>
 8001cde:	1d13      	adds	r3, r2, #4
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	4192      	sbcs	r2, r2
 8001ce4:	4252      	negs	r2, r2
 8001ce6:	18a4      	adds	r4, r4, r2
 8001ce8:	001a      	movs	r2, r3
 8001cea:	0223      	lsls	r3, r4, #8
 8001cec:	d508      	bpl.n	8001d00 <__aeabi_dmul+0x5a8>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	e58e      	b.n	8001814 <__aeabi_dmul+0xbc>
 8001cf6:	4689      	mov	r9, r1
 8001cf8:	2400      	movs	r4, #0
 8001cfa:	e58b      	b.n	8001814 <__aeabi_dmul+0xbc>
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	e7a5      	b.n	8001c4c <__aeabi_dmul+0x4f4>
 8001d00:	0763      	lsls	r3, r4, #29
 8001d02:	0264      	lsls	r4, r4, #9
 8001d04:	0b24      	lsrs	r4, r4, #12
 8001d06:	e7a1      	b.n	8001c4c <__aeabi_dmul+0x4f4>
 8001d08:	9b00      	ldr	r3, [sp, #0]
 8001d0a:	46a2      	mov	sl, r4
 8001d0c:	4699      	mov	r9, r3
 8001d0e:	9b01      	ldr	r3, [sp, #4]
 8001d10:	4698      	mov	r8, r3
 8001d12:	e737      	b.n	8001b84 <__aeabi_dmul+0x42c>
 8001d14:	fffffc0d 	.word	0xfffffc0d
 8001d18:	000007ff 	.word	0x000007ff
 8001d1c:	0000043e 	.word	0x0000043e
 8001d20:	0000041e 	.word	0x0000041e

08001d24 <__aeabi_dsub>:
 8001d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d26:	4657      	mov	r7, sl
 8001d28:	464e      	mov	r6, r9
 8001d2a:	4645      	mov	r5, r8
 8001d2c:	46de      	mov	lr, fp
 8001d2e:	b5e0      	push	{r5, r6, r7, lr}
 8001d30:	b083      	sub	sp, #12
 8001d32:	9000      	str	r0, [sp, #0]
 8001d34:	9101      	str	r1, [sp, #4]
 8001d36:	030c      	lsls	r4, r1, #12
 8001d38:	004d      	lsls	r5, r1, #1
 8001d3a:	0fce      	lsrs	r6, r1, #31
 8001d3c:	0a61      	lsrs	r1, r4, #9
 8001d3e:	9c00      	ldr	r4, [sp, #0]
 8001d40:	005f      	lsls	r7, r3, #1
 8001d42:	0f64      	lsrs	r4, r4, #29
 8001d44:	430c      	orrs	r4, r1
 8001d46:	9900      	ldr	r1, [sp, #0]
 8001d48:	9200      	str	r2, [sp, #0]
 8001d4a:	9301      	str	r3, [sp, #4]
 8001d4c:	00c8      	lsls	r0, r1, #3
 8001d4e:	0319      	lsls	r1, r3, #12
 8001d50:	0d7b      	lsrs	r3, r7, #21
 8001d52:	4699      	mov	r9, r3
 8001d54:	9b01      	ldr	r3, [sp, #4]
 8001d56:	4fcc      	ldr	r7, [pc, #816]	@ (8002088 <__aeabi_dsub+0x364>)
 8001d58:	0fdb      	lsrs	r3, r3, #31
 8001d5a:	469c      	mov	ip, r3
 8001d5c:	0a4b      	lsrs	r3, r1, #9
 8001d5e:	9900      	ldr	r1, [sp, #0]
 8001d60:	4680      	mov	r8, r0
 8001d62:	0f49      	lsrs	r1, r1, #29
 8001d64:	4319      	orrs	r1, r3
 8001d66:	9b00      	ldr	r3, [sp, #0]
 8001d68:	468b      	mov	fp, r1
 8001d6a:	00da      	lsls	r2, r3, #3
 8001d6c:	4692      	mov	sl, r2
 8001d6e:	0d6d      	lsrs	r5, r5, #21
 8001d70:	45b9      	cmp	r9, r7
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x52>
 8001d74:	e0bf      	b.n	8001ef6 <__aeabi_dsub+0x1d2>
 8001d76:	2301      	movs	r3, #1
 8001d78:	4661      	mov	r1, ip
 8001d7a:	4059      	eors	r1, r3
 8001d7c:	464b      	mov	r3, r9
 8001d7e:	468c      	mov	ip, r1
 8001d80:	1aeb      	subs	r3, r5, r3
 8001d82:	428e      	cmp	r6, r1
 8001d84:	d075      	beq.n	8001e72 <__aeabi_dsub+0x14e>
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	dc00      	bgt.n	8001d8c <__aeabi_dsub+0x68>
 8001d8a:	e2a3      	b.n	80022d4 <__aeabi_dsub+0x5b0>
 8001d8c:	4649      	mov	r1, r9
 8001d8e:	2900      	cmp	r1, #0
 8001d90:	d100      	bne.n	8001d94 <__aeabi_dsub+0x70>
 8001d92:	e0ce      	b.n	8001f32 <__aeabi_dsub+0x20e>
 8001d94:	42bd      	cmp	r5, r7
 8001d96:	d100      	bne.n	8001d9a <__aeabi_dsub+0x76>
 8001d98:	e200      	b.n	800219c <__aeabi_dsub+0x478>
 8001d9a:	2701      	movs	r7, #1
 8001d9c:	2b38      	cmp	r3, #56	@ 0x38
 8001d9e:	dc19      	bgt.n	8001dd4 <__aeabi_dsub+0xb0>
 8001da0:	2780      	movs	r7, #128	@ 0x80
 8001da2:	4659      	mov	r1, fp
 8001da4:	043f      	lsls	r7, r7, #16
 8001da6:	4339      	orrs	r1, r7
 8001da8:	468b      	mov	fp, r1
 8001daa:	2b1f      	cmp	r3, #31
 8001dac:	dd00      	ble.n	8001db0 <__aeabi_dsub+0x8c>
 8001dae:	e1fa      	b.n	80021a6 <__aeabi_dsub+0x482>
 8001db0:	2720      	movs	r7, #32
 8001db2:	1af9      	subs	r1, r7, r3
 8001db4:	468c      	mov	ip, r1
 8001db6:	4659      	mov	r1, fp
 8001db8:	4667      	mov	r7, ip
 8001dba:	40b9      	lsls	r1, r7
 8001dbc:	000f      	movs	r7, r1
 8001dbe:	0011      	movs	r1, r2
 8001dc0:	40d9      	lsrs	r1, r3
 8001dc2:	430f      	orrs	r7, r1
 8001dc4:	4661      	mov	r1, ip
 8001dc6:	408a      	lsls	r2, r1
 8001dc8:	1e51      	subs	r1, r2, #1
 8001dca:	418a      	sbcs	r2, r1
 8001dcc:	4659      	mov	r1, fp
 8001dce:	40d9      	lsrs	r1, r3
 8001dd0:	4317      	orrs	r7, r2
 8001dd2:	1a64      	subs	r4, r4, r1
 8001dd4:	1bc7      	subs	r7, r0, r7
 8001dd6:	42b8      	cmp	r0, r7
 8001dd8:	4180      	sbcs	r0, r0
 8001dda:	4240      	negs	r0, r0
 8001ddc:	1a24      	subs	r4, r4, r0
 8001dde:	0223      	lsls	r3, r4, #8
 8001de0:	d400      	bmi.n	8001de4 <__aeabi_dsub+0xc0>
 8001de2:	e140      	b.n	8002066 <__aeabi_dsub+0x342>
 8001de4:	0264      	lsls	r4, r4, #9
 8001de6:	0a64      	lsrs	r4, r4, #9
 8001de8:	2c00      	cmp	r4, #0
 8001dea:	d100      	bne.n	8001dee <__aeabi_dsub+0xca>
 8001dec:	e154      	b.n	8002098 <__aeabi_dsub+0x374>
 8001dee:	0020      	movs	r0, r4
 8001df0:	f000 fcd4 	bl	800279c <__clzsi2>
 8001df4:	0003      	movs	r3, r0
 8001df6:	3b08      	subs	r3, #8
 8001df8:	2120      	movs	r1, #32
 8001dfa:	0038      	movs	r0, r7
 8001dfc:	1aca      	subs	r2, r1, r3
 8001dfe:	40d0      	lsrs	r0, r2
 8001e00:	409c      	lsls	r4, r3
 8001e02:	0002      	movs	r2, r0
 8001e04:	409f      	lsls	r7, r3
 8001e06:	4322      	orrs	r2, r4
 8001e08:	429d      	cmp	r5, r3
 8001e0a:	dd00      	ble.n	8001e0e <__aeabi_dsub+0xea>
 8001e0c:	e1a6      	b.n	800215c <__aeabi_dsub+0x438>
 8001e0e:	1b58      	subs	r0, r3, r5
 8001e10:	3001      	adds	r0, #1
 8001e12:	1a09      	subs	r1, r1, r0
 8001e14:	003c      	movs	r4, r7
 8001e16:	408f      	lsls	r7, r1
 8001e18:	40c4      	lsrs	r4, r0
 8001e1a:	1e7b      	subs	r3, r7, #1
 8001e1c:	419f      	sbcs	r7, r3
 8001e1e:	0013      	movs	r3, r2
 8001e20:	408b      	lsls	r3, r1
 8001e22:	4327      	orrs	r7, r4
 8001e24:	431f      	orrs	r7, r3
 8001e26:	40c2      	lsrs	r2, r0
 8001e28:	003b      	movs	r3, r7
 8001e2a:	0014      	movs	r4, r2
 8001e2c:	2500      	movs	r5, #0
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x110>
 8001e32:	e1f7      	b.n	8002224 <__aeabi_dsub+0x500>
 8001e34:	077b      	lsls	r3, r7, #29
 8001e36:	d100      	bne.n	8001e3a <__aeabi_dsub+0x116>
 8001e38:	e377      	b.n	800252a <__aeabi_dsub+0x806>
 8001e3a:	230f      	movs	r3, #15
 8001e3c:	0038      	movs	r0, r7
 8001e3e:	403b      	ands	r3, r7
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d004      	beq.n	8001e4e <__aeabi_dsub+0x12a>
 8001e44:	1d38      	adds	r0, r7, #4
 8001e46:	42b8      	cmp	r0, r7
 8001e48:	41bf      	sbcs	r7, r7
 8001e4a:	427f      	negs	r7, r7
 8001e4c:	19e4      	adds	r4, r4, r7
 8001e4e:	0223      	lsls	r3, r4, #8
 8001e50:	d400      	bmi.n	8001e54 <__aeabi_dsub+0x130>
 8001e52:	e368      	b.n	8002526 <__aeabi_dsub+0x802>
 8001e54:	4b8c      	ldr	r3, [pc, #560]	@ (8002088 <__aeabi_dsub+0x364>)
 8001e56:	3501      	adds	r5, #1
 8001e58:	429d      	cmp	r5, r3
 8001e5a:	d100      	bne.n	8001e5e <__aeabi_dsub+0x13a>
 8001e5c:	e0f4      	b.n	8002048 <__aeabi_dsub+0x324>
 8001e5e:	4b8b      	ldr	r3, [pc, #556]	@ (800208c <__aeabi_dsub+0x368>)
 8001e60:	056d      	lsls	r5, r5, #21
 8001e62:	401c      	ands	r4, r3
 8001e64:	0d6d      	lsrs	r5, r5, #21
 8001e66:	0767      	lsls	r7, r4, #29
 8001e68:	08c0      	lsrs	r0, r0, #3
 8001e6a:	0264      	lsls	r4, r4, #9
 8001e6c:	4307      	orrs	r7, r0
 8001e6e:	0b24      	lsrs	r4, r4, #12
 8001e70:	e0ec      	b.n	800204c <__aeabi_dsub+0x328>
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	dc00      	bgt.n	8001e78 <__aeabi_dsub+0x154>
 8001e76:	e329      	b.n	80024cc <__aeabi_dsub+0x7a8>
 8001e78:	4649      	mov	r1, r9
 8001e7a:	2900      	cmp	r1, #0
 8001e7c:	d000      	beq.n	8001e80 <__aeabi_dsub+0x15c>
 8001e7e:	e0d6      	b.n	800202e <__aeabi_dsub+0x30a>
 8001e80:	4659      	mov	r1, fp
 8001e82:	4311      	orrs	r1, r2
 8001e84:	d100      	bne.n	8001e88 <__aeabi_dsub+0x164>
 8001e86:	e12e      	b.n	80020e6 <__aeabi_dsub+0x3c2>
 8001e88:	1e59      	subs	r1, r3, #1
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x16c>
 8001e8e:	e1e6      	b.n	800225e <__aeabi_dsub+0x53a>
 8001e90:	42bb      	cmp	r3, r7
 8001e92:	d100      	bne.n	8001e96 <__aeabi_dsub+0x172>
 8001e94:	e182      	b.n	800219c <__aeabi_dsub+0x478>
 8001e96:	2701      	movs	r7, #1
 8001e98:	000b      	movs	r3, r1
 8001e9a:	2938      	cmp	r1, #56	@ 0x38
 8001e9c:	dc14      	bgt.n	8001ec8 <__aeabi_dsub+0x1a4>
 8001e9e:	2b1f      	cmp	r3, #31
 8001ea0:	dd00      	ble.n	8001ea4 <__aeabi_dsub+0x180>
 8001ea2:	e23c      	b.n	800231e <__aeabi_dsub+0x5fa>
 8001ea4:	2720      	movs	r7, #32
 8001ea6:	1af9      	subs	r1, r7, r3
 8001ea8:	468c      	mov	ip, r1
 8001eaa:	4659      	mov	r1, fp
 8001eac:	4667      	mov	r7, ip
 8001eae:	40b9      	lsls	r1, r7
 8001eb0:	000f      	movs	r7, r1
 8001eb2:	0011      	movs	r1, r2
 8001eb4:	40d9      	lsrs	r1, r3
 8001eb6:	430f      	orrs	r7, r1
 8001eb8:	4661      	mov	r1, ip
 8001eba:	408a      	lsls	r2, r1
 8001ebc:	1e51      	subs	r1, r2, #1
 8001ebe:	418a      	sbcs	r2, r1
 8001ec0:	4659      	mov	r1, fp
 8001ec2:	40d9      	lsrs	r1, r3
 8001ec4:	4317      	orrs	r7, r2
 8001ec6:	1864      	adds	r4, r4, r1
 8001ec8:	183f      	adds	r7, r7, r0
 8001eca:	4287      	cmp	r7, r0
 8001ecc:	4180      	sbcs	r0, r0
 8001ece:	4240      	negs	r0, r0
 8001ed0:	1824      	adds	r4, r4, r0
 8001ed2:	0223      	lsls	r3, r4, #8
 8001ed4:	d400      	bmi.n	8001ed8 <__aeabi_dsub+0x1b4>
 8001ed6:	e0c6      	b.n	8002066 <__aeabi_dsub+0x342>
 8001ed8:	4b6b      	ldr	r3, [pc, #428]	@ (8002088 <__aeabi_dsub+0x364>)
 8001eda:	3501      	adds	r5, #1
 8001edc:	429d      	cmp	r5, r3
 8001ede:	d100      	bne.n	8001ee2 <__aeabi_dsub+0x1be>
 8001ee0:	e0b2      	b.n	8002048 <__aeabi_dsub+0x324>
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4b69      	ldr	r3, [pc, #420]	@ (800208c <__aeabi_dsub+0x368>)
 8001ee6:	087a      	lsrs	r2, r7, #1
 8001ee8:	401c      	ands	r4, r3
 8001eea:	4039      	ands	r1, r7
 8001eec:	430a      	orrs	r2, r1
 8001eee:	07e7      	lsls	r7, r4, #31
 8001ef0:	4317      	orrs	r7, r2
 8001ef2:	0864      	lsrs	r4, r4, #1
 8001ef4:	e79e      	b.n	8001e34 <__aeabi_dsub+0x110>
 8001ef6:	4b66      	ldr	r3, [pc, #408]	@ (8002090 <__aeabi_dsub+0x36c>)
 8001ef8:	4311      	orrs	r1, r2
 8001efa:	468a      	mov	sl, r1
 8001efc:	18eb      	adds	r3, r5, r3
 8001efe:	2900      	cmp	r1, #0
 8001f00:	d028      	beq.n	8001f54 <__aeabi_dsub+0x230>
 8001f02:	4566      	cmp	r6, ip
 8001f04:	d02c      	beq.n	8001f60 <__aeabi_dsub+0x23c>
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d05b      	beq.n	8001fc2 <__aeabi_dsub+0x29e>
 8001f0a:	2d00      	cmp	r5, #0
 8001f0c:	d100      	bne.n	8001f10 <__aeabi_dsub+0x1ec>
 8001f0e:	e12c      	b.n	800216a <__aeabi_dsub+0x446>
 8001f10:	465b      	mov	r3, fp
 8001f12:	4666      	mov	r6, ip
 8001f14:	075f      	lsls	r7, r3, #29
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	4317      	orrs	r7, r2
 8001f1a:	08dd      	lsrs	r5, r3, #3
 8001f1c:	003b      	movs	r3, r7
 8001f1e:	432b      	orrs	r3, r5
 8001f20:	d100      	bne.n	8001f24 <__aeabi_dsub+0x200>
 8001f22:	e0e2      	b.n	80020ea <__aeabi_dsub+0x3c6>
 8001f24:	2480      	movs	r4, #128	@ 0x80
 8001f26:	0324      	lsls	r4, r4, #12
 8001f28:	432c      	orrs	r4, r5
 8001f2a:	0324      	lsls	r4, r4, #12
 8001f2c:	4d56      	ldr	r5, [pc, #344]	@ (8002088 <__aeabi_dsub+0x364>)
 8001f2e:	0b24      	lsrs	r4, r4, #12
 8001f30:	e08c      	b.n	800204c <__aeabi_dsub+0x328>
 8001f32:	4659      	mov	r1, fp
 8001f34:	4311      	orrs	r1, r2
 8001f36:	d100      	bne.n	8001f3a <__aeabi_dsub+0x216>
 8001f38:	e0d5      	b.n	80020e6 <__aeabi_dsub+0x3c2>
 8001f3a:	1e59      	subs	r1, r3, #1
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dsub+0x21e>
 8001f40:	e1b9      	b.n	80022b6 <__aeabi_dsub+0x592>
 8001f42:	42bb      	cmp	r3, r7
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dsub+0x224>
 8001f46:	e1b1      	b.n	80022ac <__aeabi_dsub+0x588>
 8001f48:	2701      	movs	r7, #1
 8001f4a:	000b      	movs	r3, r1
 8001f4c:	2938      	cmp	r1, #56	@ 0x38
 8001f4e:	dd00      	ble.n	8001f52 <__aeabi_dsub+0x22e>
 8001f50:	e740      	b.n	8001dd4 <__aeabi_dsub+0xb0>
 8001f52:	e72a      	b.n	8001daa <__aeabi_dsub+0x86>
 8001f54:	4661      	mov	r1, ip
 8001f56:	2701      	movs	r7, #1
 8001f58:	4079      	eors	r1, r7
 8001f5a:	468c      	mov	ip, r1
 8001f5c:	4566      	cmp	r6, ip
 8001f5e:	d1d2      	bne.n	8001f06 <__aeabi_dsub+0x1e2>
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d100      	bne.n	8001f66 <__aeabi_dsub+0x242>
 8001f64:	e0c5      	b.n	80020f2 <__aeabi_dsub+0x3ce>
 8001f66:	2d00      	cmp	r5, #0
 8001f68:	d000      	beq.n	8001f6c <__aeabi_dsub+0x248>
 8001f6a:	e155      	b.n	8002218 <__aeabi_dsub+0x4f4>
 8001f6c:	464b      	mov	r3, r9
 8001f6e:	0025      	movs	r5, r4
 8001f70:	4305      	orrs	r5, r0
 8001f72:	d100      	bne.n	8001f76 <__aeabi_dsub+0x252>
 8001f74:	e212      	b.n	800239c <__aeabi_dsub+0x678>
 8001f76:	1e59      	subs	r1, r3, #1
 8001f78:	468c      	mov	ip, r1
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x25c>
 8001f7e:	e249      	b.n	8002414 <__aeabi_dsub+0x6f0>
 8001f80:	4d41      	ldr	r5, [pc, #260]	@ (8002088 <__aeabi_dsub+0x364>)
 8001f82:	42ab      	cmp	r3, r5
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x264>
 8001f86:	e28f      	b.n	80024a8 <__aeabi_dsub+0x784>
 8001f88:	2701      	movs	r7, #1
 8001f8a:	2938      	cmp	r1, #56	@ 0x38
 8001f8c:	dc11      	bgt.n	8001fb2 <__aeabi_dsub+0x28e>
 8001f8e:	4663      	mov	r3, ip
 8001f90:	2b1f      	cmp	r3, #31
 8001f92:	dd00      	ble.n	8001f96 <__aeabi_dsub+0x272>
 8001f94:	e25b      	b.n	800244e <__aeabi_dsub+0x72a>
 8001f96:	4661      	mov	r1, ip
 8001f98:	2320      	movs	r3, #32
 8001f9a:	0027      	movs	r7, r4
 8001f9c:	1a5b      	subs	r3, r3, r1
 8001f9e:	0005      	movs	r5, r0
 8001fa0:	4098      	lsls	r0, r3
 8001fa2:	409f      	lsls	r7, r3
 8001fa4:	40cd      	lsrs	r5, r1
 8001fa6:	1e43      	subs	r3, r0, #1
 8001fa8:	4198      	sbcs	r0, r3
 8001faa:	40cc      	lsrs	r4, r1
 8001fac:	432f      	orrs	r7, r5
 8001fae:	4307      	orrs	r7, r0
 8001fb0:	44a3      	add	fp, r4
 8001fb2:	18bf      	adds	r7, r7, r2
 8001fb4:	4297      	cmp	r7, r2
 8001fb6:	4192      	sbcs	r2, r2
 8001fb8:	4252      	negs	r2, r2
 8001fba:	445a      	add	r2, fp
 8001fbc:	0014      	movs	r4, r2
 8001fbe:	464d      	mov	r5, r9
 8001fc0:	e787      	b.n	8001ed2 <__aeabi_dsub+0x1ae>
 8001fc2:	4f34      	ldr	r7, [pc, #208]	@ (8002094 <__aeabi_dsub+0x370>)
 8001fc4:	1c6b      	adds	r3, r5, #1
 8001fc6:	423b      	tst	r3, r7
 8001fc8:	d000      	beq.n	8001fcc <__aeabi_dsub+0x2a8>
 8001fca:	e0b6      	b.n	800213a <__aeabi_dsub+0x416>
 8001fcc:	4659      	mov	r1, fp
 8001fce:	0023      	movs	r3, r4
 8001fd0:	4311      	orrs	r1, r2
 8001fd2:	000f      	movs	r7, r1
 8001fd4:	4303      	orrs	r3, r0
 8001fd6:	2d00      	cmp	r5, #0
 8001fd8:	d000      	beq.n	8001fdc <__aeabi_dsub+0x2b8>
 8001fda:	e126      	b.n	800222a <__aeabi_dsub+0x506>
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d100      	bne.n	8001fe2 <__aeabi_dsub+0x2be>
 8001fe0:	e1c0      	b.n	8002364 <__aeabi_dsub+0x640>
 8001fe2:	2900      	cmp	r1, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x2c4>
 8001fe6:	e0a1      	b.n	800212c <__aeabi_dsub+0x408>
 8001fe8:	1a83      	subs	r3, r0, r2
 8001fea:	4698      	mov	r8, r3
 8001fec:	465b      	mov	r3, fp
 8001fee:	4540      	cmp	r0, r8
 8001ff0:	41ad      	sbcs	r5, r5
 8001ff2:	1ae3      	subs	r3, r4, r3
 8001ff4:	426d      	negs	r5, r5
 8001ff6:	1b5b      	subs	r3, r3, r5
 8001ff8:	2580      	movs	r5, #128	@ 0x80
 8001ffa:	042d      	lsls	r5, r5, #16
 8001ffc:	422b      	tst	r3, r5
 8001ffe:	d100      	bne.n	8002002 <__aeabi_dsub+0x2de>
 8002000:	e14b      	b.n	800229a <__aeabi_dsub+0x576>
 8002002:	465b      	mov	r3, fp
 8002004:	1a10      	subs	r0, r2, r0
 8002006:	4282      	cmp	r2, r0
 8002008:	4192      	sbcs	r2, r2
 800200a:	1b1c      	subs	r4, r3, r4
 800200c:	0007      	movs	r7, r0
 800200e:	2601      	movs	r6, #1
 8002010:	4663      	mov	r3, ip
 8002012:	4252      	negs	r2, r2
 8002014:	1aa4      	subs	r4, r4, r2
 8002016:	4327      	orrs	r7, r4
 8002018:	401e      	ands	r6, r3
 800201a:	2f00      	cmp	r7, #0
 800201c:	d100      	bne.n	8002020 <__aeabi_dsub+0x2fc>
 800201e:	e142      	b.n	80022a6 <__aeabi_dsub+0x582>
 8002020:	422c      	tst	r4, r5
 8002022:	d100      	bne.n	8002026 <__aeabi_dsub+0x302>
 8002024:	e26d      	b.n	8002502 <__aeabi_dsub+0x7de>
 8002026:	4b19      	ldr	r3, [pc, #100]	@ (800208c <__aeabi_dsub+0x368>)
 8002028:	2501      	movs	r5, #1
 800202a:	401c      	ands	r4, r3
 800202c:	e71b      	b.n	8001e66 <__aeabi_dsub+0x142>
 800202e:	42bd      	cmp	r5, r7
 8002030:	d100      	bne.n	8002034 <__aeabi_dsub+0x310>
 8002032:	e13b      	b.n	80022ac <__aeabi_dsub+0x588>
 8002034:	2701      	movs	r7, #1
 8002036:	2b38      	cmp	r3, #56	@ 0x38
 8002038:	dd00      	ble.n	800203c <__aeabi_dsub+0x318>
 800203a:	e745      	b.n	8001ec8 <__aeabi_dsub+0x1a4>
 800203c:	2780      	movs	r7, #128	@ 0x80
 800203e:	4659      	mov	r1, fp
 8002040:	043f      	lsls	r7, r7, #16
 8002042:	4339      	orrs	r1, r7
 8002044:	468b      	mov	fp, r1
 8002046:	e72a      	b.n	8001e9e <__aeabi_dsub+0x17a>
 8002048:	2400      	movs	r4, #0
 800204a:	2700      	movs	r7, #0
 800204c:	052d      	lsls	r5, r5, #20
 800204e:	4325      	orrs	r5, r4
 8002050:	07f6      	lsls	r6, r6, #31
 8002052:	4335      	orrs	r5, r6
 8002054:	0038      	movs	r0, r7
 8002056:	0029      	movs	r1, r5
 8002058:	b003      	add	sp, #12
 800205a:	bcf0      	pop	{r4, r5, r6, r7}
 800205c:	46bb      	mov	fp, r7
 800205e:	46b2      	mov	sl, r6
 8002060:	46a9      	mov	r9, r5
 8002062:	46a0      	mov	r8, r4
 8002064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002066:	077b      	lsls	r3, r7, #29
 8002068:	d004      	beq.n	8002074 <__aeabi_dsub+0x350>
 800206a:	230f      	movs	r3, #15
 800206c:	403b      	ands	r3, r7
 800206e:	2b04      	cmp	r3, #4
 8002070:	d000      	beq.n	8002074 <__aeabi_dsub+0x350>
 8002072:	e6e7      	b.n	8001e44 <__aeabi_dsub+0x120>
 8002074:	002b      	movs	r3, r5
 8002076:	08f8      	lsrs	r0, r7, #3
 8002078:	4a03      	ldr	r2, [pc, #12]	@ (8002088 <__aeabi_dsub+0x364>)
 800207a:	0767      	lsls	r7, r4, #29
 800207c:	4307      	orrs	r7, r0
 800207e:	08e5      	lsrs	r5, r4, #3
 8002080:	4293      	cmp	r3, r2
 8002082:	d100      	bne.n	8002086 <__aeabi_dsub+0x362>
 8002084:	e74a      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 8002086:	e0a5      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002088:	000007ff 	.word	0x000007ff
 800208c:	ff7fffff 	.word	0xff7fffff
 8002090:	fffff801 	.word	0xfffff801
 8002094:	000007fe 	.word	0x000007fe
 8002098:	0038      	movs	r0, r7
 800209a:	f000 fb7f 	bl	800279c <__clzsi2>
 800209e:	0003      	movs	r3, r0
 80020a0:	3318      	adds	r3, #24
 80020a2:	2b1f      	cmp	r3, #31
 80020a4:	dc00      	bgt.n	80020a8 <__aeabi_dsub+0x384>
 80020a6:	e6a7      	b.n	8001df8 <__aeabi_dsub+0xd4>
 80020a8:	003a      	movs	r2, r7
 80020aa:	3808      	subs	r0, #8
 80020ac:	4082      	lsls	r2, r0
 80020ae:	429d      	cmp	r5, r3
 80020b0:	dd00      	ble.n	80020b4 <__aeabi_dsub+0x390>
 80020b2:	e08a      	b.n	80021ca <__aeabi_dsub+0x4a6>
 80020b4:	1b5b      	subs	r3, r3, r5
 80020b6:	1c58      	adds	r0, r3, #1
 80020b8:	281f      	cmp	r0, #31
 80020ba:	dc00      	bgt.n	80020be <__aeabi_dsub+0x39a>
 80020bc:	e1d8      	b.n	8002470 <__aeabi_dsub+0x74c>
 80020be:	0017      	movs	r7, r2
 80020c0:	3b1f      	subs	r3, #31
 80020c2:	40df      	lsrs	r7, r3
 80020c4:	2820      	cmp	r0, #32
 80020c6:	d005      	beq.n	80020d4 <__aeabi_dsub+0x3b0>
 80020c8:	2340      	movs	r3, #64	@ 0x40
 80020ca:	1a1b      	subs	r3, r3, r0
 80020cc:	409a      	lsls	r2, r3
 80020ce:	1e53      	subs	r3, r2, #1
 80020d0:	419a      	sbcs	r2, r3
 80020d2:	4317      	orrs	r7, r2
 80020d4:	2500      	movs	r5, #0
 80020d6:	2f00      	cmp	r7, #0
 80020d8:	d100      	bne.n	80020dc <__aeabi_dsub+0x3b8>
 80020da:	e0e5      	b.n	80022a8 <__aeabi_dsub+0x584>
 80020dc:	077b      	lsls	r3, r7, #29
 80020de:	d000      	beq.n	80020e2 <__aeabi_dsub+0x3be>
 80020e0:	e6ab      	b.n	8001e3a <__aeabi_dsub+0x116>
 80020e2:	002c      	movs	r4, r5
 80020e4:	e7c6      	b.n	8002074 <__aeabi_dsub+0x350>
 80020e6:	08c0      	lsrs	r0, r0, #3
 80020e8:	e7c6      	b.n	8002078 <__aeabi_dsub+0x354>
 80020ea:	2700      	movs	r7, #0
 80020ec:	2400      	movs	r4, #0
 80020ee:	4dd1      	ldr	r5, [pc, #836]	@ (8002434 <__aeabi_dsub+0x710>)
 80020f0:	e7ac      	b.n	800204c <__aeabi_dsub+0x328>
 80020f2:	4fd1      	ldr	r7, [pc, #836]	@ (8002438 <__aeabi_dsub+0x714>)
 80020f4:	1c6b      	adds	r3, r5, #1
 80020f6:	423b      	tst	r3, r7
 80020f8:	d171      	bne.n	80021de <__aeabi_dsub+0x4ba>
 80020fa:	0023      	movs	r3, r4
 80020fc:	4303      	orrs	r3, r0
 80020fe:	2d00      	cmp	r5, #0
 8002100:	d000      	beq.n	8002104 <__aeabi_dsub+0x3e0>
 8002102:	e14e      	b.n	80023a2 <__aeabi_dsub+0x67e>
 8002104:	4657      	mov	r7, sl
 8002106:	2b00      	cmp	r3, #0
 8002108:	d100      	bne.n	800210c <__aeabi_dsub+0x3e8>
 800210a:	e1b5      	b.n	8002478 <__aeabi_dsub+0x754>
 800210c:	2f00      	cmp	r7, #0
 800210e:	d00d      	beq.n	800212c <__aeabi_dsub+0x408>
 8002110:	1883      	adds	r3, r0, r2
 8002112:	4283      	cmp	r3, r0
 8002114:	4180      	sbcs	r0, r0
 8002116:	445c      	add	r4, fp
 8002118:	4240      	negs	r0, r0
 800211a:	1824      	adds	r4, r4, r0
 800211c:	0222      	lsls	r2, r4, #8
 800211e:	d500      	bpl.n	8002122 <__aeabi_dsub+0x3fe>
 8002120:	e1c8      	b.n	80024b4 <__aeabi_dsub+0x790>
 8002122:	001f      	movs	r7, r3
 8002124:	4698      	mov	r8, r3
 8002126:	4327      	orrs	r7, r4
 8002128:	d100      	bne.n	800212c <__aeabi_dsub+0x408>
 800212a:	e0bc      	b.n	80022a6 <__aeabi_dsub+0x582>
 800212c:	4643      	mov	r3, r8
 800212e:	0767      	lsls	r7, r4, #29
 8002130:	08db      	lsrs	r3, r3, #3
 8002132:	431f      	orrs	r7, r3
 8002134:	08e5      	lsrs	r5, r4, #3
 8002136:	2300      	movs	r3, #0
 8002138:	e04c      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 800213a:	1a83      	subs	r3, r0, r2
 800213c:	4698      	mov	r8, r3
 800213e:	465b      	mov	r3, fp
 8002140:	4540      	cmp	r0, r8
 8002142:	41bf      	sbcs	r7, r7
 8002144:	1ae3      	subs	r3, r4, r3
 8002146:	427f      	negs	r7, r7
 8002148:	1bdb      	subs	r3, r3, r7
 800214a:	021f      	lsls	r7, r3, #8
 800214c:	d47c      	bmi.n	8002248 <__aeabi_dsub+0x524>
 800214e:	4647      	mov	r7, r8
 8002150:	431f      	orrs	r7, r3
 8002152:	d100      	bne.n	8002156 <__aeabi_dsub+0x432>
 8002154:	e0a6      	b.n	80022a4 <__aeabi_dsub+0x580>
 8002156:	001c      	movs	r4, r3
 8002158:	4647      	mov	r7, r8
 800215a:	e645      	b.n	8001de8 <__aeabi_dsub+0xc4>
 800215c:	4cb7      	ldr	r4, [pc, #732]	@ (800243c <__aeabi_dsub+0x718>)
 800215e:	1aed      	subs	r5, r5, r3
 8002160:	4014      	ands	r4, r2
 8002162:	077b      	lsls	r3, r7, #29
 8002164:	d000      	beq.n	8002168 <__aeabi_dsub+0x444>
 8002166:	e780      	b.n	800206a <__aeabi_dsub+0x346>
 8002168:	e784      	b.n	8002074 <__aeabi_dsub+0x350>
 800216a:	464b      	mov	r3, r9
 800216c:	0025      	movs	r5, r4
 800216e:	4305      	orrs	r5, r0
 8002170:	d066      	beq.n	8002240 <__aeabi_dsub+0x51c>
 8002172:	1e5f      	subs	r7, r3, #1
 8002174:	2b01      	cmp	r3, #1
 8002176:	d100      	bne.n	800217a <__aeabi_dsub+0x456>
 8002178:	e0fc      	b.n	8002374 <__aeabi_dsub+0x650>
 800217a:	4dae      	ldr	r5, [pc, #696]	@ (8002434 <__aeabi_dsub+0x710>)
 800217c:	42ab      	cmp	r3, r5
 800217e:	d100      	bne.n	8002182 <__aeabi_dsub+0x45e>
 8002180:	e15e      	b.n	8002440 <__aeabi_dsub+0x71c>
 8002182:	4666      	mov	r6, ip
 8002184:	2f38      	cmp	r7, #56	@ 0x38
 8002186:	dc00      	bgt.n	800218a <__aeabi_dsub+0x466>
 8002188:	e0b4      	b.n	80022f4 <__aeabi_dsub+0x5d0>
 800218a:	2001      	movs	r0, #1
 800218c:	1a17      	subs	r7, r2, r0
 800218e:	42ba      	cmp	r2, r7
 8002190:	4192      	sbcs	r2, r2
 8002192:	465b      	mov	r3, fp
 8002194:	4252      	negs	r2, r2
 8002196:	464d      	mov	r5, r9
 8002198:	1a9c      	subs	r4, r3, r2
 800219a:	e620      	b.n	8001dde <__aeabi_dsub+0xba>
 800219c:	0767      	lsls	r7, r4, #29
 800219e:	08c0      	lsrs	r0, r0, #3
 80021a0:	4307      	orrs	r7, r0
 80021a2:	08e5      	lsrs	r5, r4, #3
 80021a4:	e6ba      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80021a6:	001f      	movs	r7, r3
 80021a8:	4659      	mov	r1, fp
 80021aa:	3f20      	subs	r7, #32
 80021ac:	40f9      	lsrs	r1, r7
 80021ae:	000f      	movs	r7, r1
 80021b0:	2b20      	cmp	r3, #32
 80021b2:	d005      	beq.n	80021c0 <__aeabi_dsub+0x49c>
 80021b4:	2140      	movs	r1, #64	@ 0x40
 80021b6:	1acb      	subs	r3, r1, r3
 80021b8:	4659      	mov	r1, fp
 80021ba:	4099      	lsls	r1, r3
 80021bc:	430a      	orrs	r2, r1
 80021be:	4692      	mov	sl, r2
 80021c0:	4653      	mov	r3, sl
 80021c2:	1e5a      	subs	r2, r3, #1
 80021c4:	4193      	sbcs	r3, r2
 80021c6:	431f      	orrs	r7, r3
 80021c8:	e604      	b.n	8001dd4 <__aeabi_dsub+0xb0>
 80021ca:	1aeb      	subs	r3, r5, r3
 80021cc:	4d9b      	ldr	r5, [pc, #620]	@ (800243c <__aeabi_dsub+0x718>)
 80021ce:	4015      	ands	r5, r2
 80021d0:	076f      	lsls	r7, r5, #29
 80021d2:	08ed      	lsrs	r5, r5, #3
 80021d4:	032c      	lsls	r4, r5, #12
 80021d6:	055d      	lsls	r5, r3, #21
 80021d8:	0b24      	lsrs	r4, r4, #12
 80021da:	0d6d      	lsrs	r5, r5, #21
 80021dc:	e736      	b.n	800204c <__aeabi_dsub+0x328>
 80021de:	4d95      	ldr	r5, [pc, #596]	@ (8002434 <__aeabi_dsub+0x710>)
 80021e0:	42ab      	cmp	r3, r5
 80021e2:	d100      	bne.n	80021e6 <__aeabi_dsub+0x4c2>
 80021e4:	e0d6      	b.n	8002394 <__aeabi_dsub+0x670>
 80021e6:	1882      	adds	r2, r0, r2
 80021e8:	0021      	movs	r1, r4
 80021ea:	4282      	cmp	r2, r0
 80021ec:	4180      	sbcs	r0, r0
 80021ee:	4459      	add	r1, fp
 80021f0:	4240      	negs	r0, r0
 80021f2:	1808      	adds	r0, r1, r0
 80021f4:	07c7      	lsls	r7, r0, #31
 80021f6:	0852      	lsrs	r2, r2, #1
 80021f8:	4317      	orrs	r7, r2
 80021fa:	0844      	lsrs	r4, r0, #1
 80021fc:	0752      	lsls	r2, r2, #29
 80021fe:	d400      	bmi.n	8002202 <__aeabi_dsub+0x4de>
 8002200:	e185      	b.n	800250e <__aeabi_dsub+0x7ea>
 8002202:	220f      	movs	r2, #15
 8002204:	001d      	movs	r5, r3
 8002206:	403a      	ands	r2, r7
 8002208:	2a04      	cmp	r2, #4
 800220a:	d000      	beq.n	800220e <__aeabi_dsub+0x4ea>
 800220c:	e61a      	b.n	8001e44 <__aeabi_dsub+0x120>
 800220e:	08ff      	lsrs	r7, r7, #3
 8002210:	0764      	lsls	r4, r4, #29
 8002212:	4327      	orrs	r7, r4
 8002214:	0905      	lsrs	r5, r0, #4
 8002216:	e7dd      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002218:	465b      	mov	r3, fp
 800221a:	08d2      	lsrs	r2, r2, #3
 800221c:	075f      	lsls	r7, r3, #29
 800221e:	4317      	orrs	r7, r2
 8002220:	08dd      	lsrs	r5, r3, #3
 8002222:	e67b      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 8002224:	2700      	movs	r7, #0
 8002226:	2400      	movs	r4, #0
 8002228:	e710      	b.n	800204c <__aeabi_dsub+0x328>
 800222a:	2b00      	cmp	r3, #0
 800222c:	d000      	beq.n	8002230 <__aeabi_dsub+0x50c>
 800222e:	e0d6      	b.n	80023de <__aeabi_dsub+0x6ba>
 8002230:	2900      	cmp	r1, #0
 8002232:	d000      	beq.n	8002236 <__aeabi_dsub+0x512>
 8002234:	e12f      	b.n	8002496 <__aeabi_dsub+0x772>
 8002236:	2480      	movs	r4, #128	@ 0x80
 8002238:	2600      	movs	r6, #0
 800223a:	4d7e      	ldr	r5, [pc, #504]	@ (8002434 <__aeabi_dsub+0x710>)
 800223c:	0324      	lsls	r4, r4, #12
 800223e:	e705      	b.n	800204c <__aeabi_dsub+0x328>
 8002240:	4666      	mov	r6, ip
 8002242:	465c      	mov	r4, fp
 8002244:	08d0      	lsrs	r0, r2, #3
 8002246:	e717      	b.n	8002078 <__aeabi_dsub+0x354>
 8002248:	465b      	mov	r3, fp
 800224a:	1a17      	subs	r7, r2, r0
 800224c:	42ba      	cmp	r2, r7
 800224e:	4192      	sbcs	r2, r2
 8002250:	1b1c      	subs	r4, r3, r4
 8002252:	2601      	movs	r6, #1
 8002254:	4663      	mov	r3, ip
 8002256:	4252      	negs	r2, r2
 8002258:	1aa4      	subs	r4, r4, r2
 800225a:	401e      	ands	r6, r3
 800225c:	e5c4      	b.n	8001de8 <__aeabi_dsub+0xc4>
 800225e:	1883      	adds	r3, r0, r2
 8002260:	4283      	cmp	r3, r0
 8002262:	4180      	sbcs	r0, r0
 8002264:	445c      	add	r4, fp
 8002266:	4240      	negs	r0, r0
 8002268:	1825      	adds	r5, r4, r0
 800226a:	022a      	lsls	r2, r5, #8
 800226c:	d400      	bmi.n	8002270 <__aeabi_dsub+0x54c>
 800226e:	e0da      	b.n	8002426 <__aeabi_dsub+0x702>
 8002270:	4a72      	ldr	r2, [pc, #456]	@ (800243c <__aeabi_dsub+0x718>)
 8002272:	085b      	lsrs	r3, r3, #1
 8002274:	4015      	ands	r5, r2
 8002276:	07ea      	lsls	r2, r5, #31
 8002278:	431a      	orrs	r2, r3
 800227a:	0869      	lsrs	r1, r5, #1
 800227c:	075b      	lsls	r3, r3, #29
 800227e:	d400      	bmi.n	8002282 <__aeabi_dsub+0x55e>
 8002280:	e14a      	b.n	8002518 <__aeabi_dsub+0x7f4>
 8002282:	230f      	movs	r3, #15
 8002284:	4013      	ands	r3, r2
 8002286:	2b04      	cmp	r3, #4
 8002288:	d100      	bne.n	800228c <__aeabi_dsub+0x568>
 800228a:	e0fc      	b.n	8002486 <__aeabi_dsub+0x762>
 800228c:	1d17      	adds	r7, r2, #4
 800228e:	4297      	cmp	r7, r2
 8002290:	41a4      	sbcs	r4, r4
 8002292:	4264      	negs	r4, r4
 8002294:	2502      	movs	r5, #2
 8002296:	1864      	adds	r4, r4, r1
 8002298:	e6ec      	b.n	8002074 <__aeabi_dsub+0x350>
 800229a:	4647      	mov	r7, r8
 800229c:	001c      	movs	r4, r3
 800229e:	431f      	orrs	r7, r3
 80022a0:	d000      	beq.n	80022a4 <__aeabi_dsub+0x580>
 80022a2:	e743      	b.n	800212c <__aeabi_dsub+0x408>
 80022a4:	2600      	movs	r6, #0
 80022a6:	2500      	movs	r5, #0
 80022a8:	2400      	movs	r4, #0
 80022aa:	e6cf      	b.n	800204c <__aeabi_dsub+0x328>
 80022ac:	08c0      	lsrs	r0, r0, #3
 80022ae:	0767      	lsls	r7, r4, #29
 80022b0:	4307      	orrs	r7, r0
 80022b2:	08e5      	lsrs	r5, r4, #3
 80022b4:	e632      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80022b6:	1a87      	subs	r7, r0, r2
 80022b8:	465b      	mov	r3, fp
 80022ba:	42b8      	cmp	r0, r7
 80022bc:	4180      	sbcs	r0, r0
 80022be:	1ae4      	subs	r4, r4, r3
 80022c0:	4240      	negs	r0, r0
 80022c2:	1a24      	subs	r4, r4, r0
 80022c4:	0223      	lsls	r3, r4, #8
 80022c6:	d428      	bmi.n	800231a <__aeabi_dsub+0x5f6>
 80022c8:	0763      	lsls	r3, r4, #29
 80022ca:	08ff      	lsrs	r7, r7, #3
 80022cc:	431f      	orrs	r7, r3
 80022ce:	08e5      	lsrs	r5, r4, #3
 80022d0:	2301      	movs	r3, #1
 80022d2:	e77f      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d100      	bne.n	80022da <__aeabi_dsub+0x5b6>
 80022d8:	e673      	b.n	8001fc2 <__aeabi_dsub+0x29e>
 80022da:	464b      	mov	r3, r9
 80022dc:	1b5f      	subs	r7, r3, r5
 80022de:	003b      	movs	r3, r7
 80022e0:	2d00      	cmp	r5, #0
 80022e2:	d100      	bne.n	80022e6 <__aeabi_dsub+0x5c2>
 80022e4:	e742      	b.n	800216c <__aeabi_dsub+0x448>
 80022e6:	2f38      	cmp	r7, #56	@ 0x38
 80022e8:	dd00      	ble.n	80022ec <__aeabi_dsub+0x5c8>
 80022ea:	e0ec      	b.n	80024c6 <__aeabi_dsub+0x7a2>
 80022ec:	2380      	movs	r3, #128	@ 0x80
 80022ee:	000e      	movs	r6, r1
 80022f0:	041b      	lsls	r3, r3, #16
 80022f2:	431c      	orrs	r4, r3
 80022f4:	2f1f      	cmp	r7, #31
 80022f6:	dc25      	bgt.n	8002344 <__aeabi_dsub+0x620>
 80022f8:	2520      	movs	r5, #32
 80022fa:	0023      	movs	r3, r4
 80022fc:	1bed      	subs	r5, r5, r7
 80022fe:	0001      	movs	r1, r0
 8002300:	40a8      	lsls	r0, r5
 8002302:	40ab      	lsls	r3, r5
 8002304:	40f9      	lsrs	r1, r7
 8002306:	1e45      	subs	r5, r0, #1
 8002308:	41a8      	sbcs	r0, r5
 800230a:	430b      	orrs	r3, r1
 800230c:	40fc      	lsrs	r4, r7
 800230e:	4318      	orrs	r0, r3
 8002310:	465b      	mov	r3, fp
 8002312:	1b1b      	subs	r3, r3, r4
 8002314:	469b      	mov	fp, r3
 8002316:	e739      	b.n	800218c <__aeabi_dsub+0x468>
 8002318:	4666      	mov	r6, ip
 800231a:	2501      	movs	r5, #1
 800231c:	e562      	b.n	8001de4 <__aeabi_dsub+0xc0>
 800231e:	001f      	movs	r7, r3
 8002320:	4659      	mov	r1, fp
 8002322:	3f20      	subs	r7, #32
 8002324:	40f9      	lsrs	r1, r7
 8002326:	468c      	mov	ip, r1
 8002328:	2b20      	cmp	r3, #32
 800232a:	d005      	beq.n	8002338 <__aeabi_dsub+0x614>
 800232c:	2740      	movs	r7, #64	@ 0x40
 800232e:	4659      	mov	r1, fp
 8002330:	1afb      	subs	r3, r7, r3
 8002332:	4099      	lsls	r1, r3
 8002334:	430a      	orrs	r2, r1
 8002336:	4692      	mov	sl, r2
 8002338:	4657      	mov	r7, sl
 800233a:	1e7b      	subs	r3, r7, #1
 800233c:	419f      	sbcs	r7, r3
 800233e:	4663      	mov	r3, ip
 8002340:	431f      	orrs	r7, r3
 8002342:	e5c1      	b.n	8001ec8 <__aeabi_dsub+0x1a4>
 8002344:	003b      	movs	r3, r7
 8002346:	0025      	movs	r5, r4
 8002348:	3b20      	subs	r3, #32
 800234a:	40dd      	lsrs	r5, r3
 800234c:	2f20      	cmp	r7, #32
 800234e:	d004      	beq.n	800235a <__aeabi_dsub+0x636>
 8002350:	2340      	movs	r3, #64	@ 0x40
 8002352:	1bdb      	subs	r3, r3, r7
 8002354:	409c      	lsls	r4, r3
 8002356:	4320      	orrs	r0, r4
 8002358:	4680      	mov	r8, r0
 800235a:	4640      	mov	r0, r8
 800235c:	1e43      	subs	r3, r0, #1
 800235e:	4198      	sbcs	r0, r3
 8002360:	4328      	orrs	r0, r5
 8002362:	e713      	b.n	800218c <__aeabi_dsub+0x468>
 8002364:	2900      	cmp	r1, #0
 8002366:	d09d      	beq.n	80022a4 <__aeabi_dsub+0x580>
 8002368:	2601      	movs	r6, #1
 800236a:	4663      	mov	r3, ip
 800236c:	465c      	mov	r4, fp
 800236e:	4690      	mov	r8, r2
 8002370:	401e      	ands	r6, r3
 8002372:	e6db      	b.n	800212c <__aeabi_dsub+0x408>
 8002374:	1a17      	subs	r7, r2, r0
 8002376:	465b      	mov	r3, fp
 8002378:	42ba      	cmp	r2, r7
 800237a:	4192      	sbcs	r2, r2
 800237c:	1b1c      	subs	r4, r3, r4
 800237e:	4252      	negs	r2, r2
 8002380:	1aa4      	subs	r4, r4, r2
 8002382:	0223      	lsls	r3, r4, #8
 8002384:	d4c8      	bmi.n	8002318 <__aeabi_dsub+0x5f4>
 8002386:	0763      	lsls	r3, r4, #29
 8002388:	08ff      	lsrs	r7, r7, #3
 800238a:	431f      	orrs	r7, r3
 800238c:	4666      	mov	r6, ip
 800238e:	2301      	movs	r3, #1
 8002390:	08e5      	lsrs	r5, r4, #3
 8002392:	e71f      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002394:	001d      	movs	r5, r3
 8002396:	2400      	movs	r4, #0
 8002398:	2700      	movs	r7, #0
 800239a:	e657      	b.n	800204c <__aeabi_dsub+0x328>
 800239c:	465c      	mov	r4, fp
 800239e:	08d0      	lsrs	r0, r2, #3
 80023a0:	e66a      	b.n	8002078 <__aeabi_dsub+0x354>
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d100      	bne.n	80023a8 <__aeabi_dsub+0x684>
 80023a6:	e737      	b.n	8002218 <__aeabi_dsub+0x4f4>
 80023a8:	4653      	mov	r3, sl
 80023aa:	08c0      	lsrs	r0, r0, #3
 80023ac:	0767      	lsls	r7, r4, #29
 80023ae:	4307      	orrs	r7, r0
 80023b0:	08e5      	lsrs	r5, r4, #3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d100      	bne.n	80023b8 <__aeabi_dsub+0x694>
 80023b6:	e5b1      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80023b8:	2380      	movs	r3, #128	@ 0x80
 80023ba:	031b      	lsls	r3, r3, #12
 80023bc:	421d      	tst	r5, r3
 80023be:	d008      	beq.n	80023d2 <__aeabi_dsub+0x6ae>
 80023c0:	4659      	mov	r1, fp
 80023c2:	08c8      	lsrs	r0, r1, #3
 80023c4:	4218      	tst	r0, r3
 80023c6:	d104      	bne.n	80023d2 <__aeabi_dsub+0x6ae>
 80023c8:	08d2      	lsrs	r2, r2, #3
 80023ca:	0749      	lsls	r1, r1, #29
 80023cc:	430a      	orrs	r2, r1
 80023ce:	0017      	movs	r7, r2
 80023d0:	0005      	movs	r5, r0
 80023d2:	0f7b      	lsrs	r3, r7, #29
 80023d4:	00ff      	lsls	r7, r7, #3
 80023d6:	08ff      	lsrs	r7, r7, #3
 80023d8:	075b      	lsls	r3, r3, #29
 80023da:	431f      	orrs	r7, r3
 80023dc:	e59e      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80023de:	08c0      	lsrs	r0, r0, #3
 80023e0:	0763      	lsls	r3, r4, #29
 80023e2:	4318      	orrs	r0, r3
 80023e4:	08e5      	lsrs	r5, r4, #3
 80023e6:	2900      	cmp	r1, #0
 80023e8:	d053      	beq.n	8002492 <__aeabi_dsub+0x76e>
 80023ea:	2380      	movs	r3, #128	@ 0x80
 80023ec:	031b      	lsls	r3, r3, #12
 80023ee:	421d      	tst	r5, r3
 80023f0:	d00a      	beq.n	8002408 <__aeabi_dsub+0x6e4>
 80023f2:	4659      	mov	r1, fp
 80023f4:	08cc      	lsrs	r4, r1, #3
 80023f6:	421c      	tst	r4, r3
 80023f8:	d106      	bne.n	8002408 <__aeabi_dsub+0x6e4>
 80023fa:	2601      	movs	r6, #1
 80023fc:	4663      	mov	r3, ip
 80023fe:	0025      	movs	r5, r4
 8002400:	08d0      	lsrs	r0, r2, #3
 8002402:	0749      	lsls	r1, r1, #29
 8002404:	4308      	orrs	r0, r1
 8002406:	401e      	ands	r6, r3
 8002408:	0f47      	lsrs	r7, r0, #29
 800240a:	00c0      	lsls	r0, r0, #3
 800240c:	08c0      	lsrs	r0, r0, #3
 800240e:	077f      	lsls	r7, r7, #29
 8002410:	4307      	orrs	r7, r0
 8002412:	e583      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 8002414:	1883      	adds	r3, r0, r2
 8002416:	4293      	cmp	r3, r2
 8002418:	4192      	sbcs	r2, r2
 800241a:	445c      	add	r4, fp
 800241c:	4252      	negs	r2, r2
 800241e:	18a5      	adds	r5, r4, r2
 8002420:	022a      	lsls	r2, r5, #8
 8002422:	d500      	bpl.n	8002426 <__aeabi_dsub+0x702>
 8002424:	e724      	b.n	8002270 <__aeabi_dsub+0x54c>
 8002426:	076f      	lsls	r7, r5, #29
 8002428:	08db      	lsrs	r3, r3, #3
 800242a:	431f      	orrs	r7, r3
 800242c:	08ed      	lsrs	r5, r5, #3
 800242e:	2301      	movs	r3, #1
 8002430:	e6d0      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	000007ff 	.word	0x000007ff
 8002438:	000007fe 	.word	0x000007fe
 800243c:	ff7fffff 	.word	0xff7fffff
 8002440:	465b      	mov	r3, fp
 8002442:	08d2      	lsrs	r2, r2, #3
 8002444:	075f      	lsls	r7, r3, #29
 8002446:	4666      	mov	r6, ip
 8002448:	4317      	orrs	r7, r2
 800244a:	08dd      	lsrs	r5, r3, #3
 800244c:	e566      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 800244e:	0025      	movs	r5, r4
 8002450:	3b20      	subs	r3, #32
 8002452:	40dd      	lsrs	r5, r3
 8002454:	4663      	mov	r3, ip
 8002456:	2b20      	cmp	r3, #32
 8002458:	d005      	beq.n	8002466 <__aeabi_dsub+0x742>
 800245a:	2340      	movs	r3, #64	@ 0x40
 800245c:	4661      	mov	r1, ip
 800245e:	1a5b      	subs	r3, r3, r1
 8002460:	409c      	lsls	r4, r3
 8002462:	4320      	orrs	r0, r4
 8002464:	4680      	mov	r8, r0
 8002466:	4647      	mov	r7, r8
 8002468:	1e7b      	subs	r3, r7, #1
 800246a:	419f      	sbcs	r7, r3
 800246c:	432f      	orrs	r7, r5
 800246e:	e5a0      	b.n	8001fb2 <__aeabi_dsub+0x28e>
 8002470:	2120      	movs	r1, #32
 8002472:	2700      	movs	r7, #0
 8002474:	1a09      	subs	r1, r1, r0
 8002476:	e4d2      	b.n	8001e1e <__aeabi_dsub+0xfa>
 8002478:	2f00      	cmp	r7, #0
 800247a:	d100      	bne.n	800247e <__aeabi_dsub+0x75a>
 800247c:	e713      	b.n	80022a6 <__aeabi_dsub+0x582>
 800247e:	465c      	mov	r4, fp
 8002480:	0017      	movs	r7, r2
 8002482:	2500      	movs	r5, #0
 8002484:	e5f6      	b.n	8002074 <__aeabi_dsub+0x350>
 8002486:	08d7      	lsrs	r7, r2, #3
 8002488:	0749      	lsls	r1, r1, #29
 800248a:	2302      	movs	r3, #2
 800248c:	430f      	orrs	r7, r1
 800248e:	092d      	lsrs	r5, r5, #4
 8002490:	e6a0      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002492:	0007      	movs	r7, r0
 8002494:	e542      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 8002496:	465b      	mov	r3, fp
 8002498:	2601      	movs	r6, #1
 800249a:	075f      	lsls	r7, r3, #29
 800249c:	08dd      	lsrs	r5, r3, #3
 800249e:	4663      	mov	r3, ip
 80024a0:	08d2      	lsrs	r2, r2, #3
 80024a2:	4317      	orrs	r7, r2
 80024a4:	401e      	ands	r6, r3
 80024a6:	e539      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80024a8:	465b      	mov	r3, fp
 80024aa:	08d2      	lsrs	r2, r2, #3
 80024ac:	075f      	lsls	r7, r3, #29
 80024ae:	4317      	orrs	r7, r2
 80024b0:	08dd      	lsrs	r5, r3, #3
 80024b2:	e533      	b.n	8001f1c <__aeabi_dsub+0x1f8>
 80024b4:	4a1e      	ldr	r2, [pc, #120]	@ (8002530 <__aeabi_dsub+0x80c>)
 80024b6:	08db      	lsrs	r3, r3, #3
 80024b8:	4022      	ands	r2, r4
 80024ba:	0757      	lsls	r7, r2, #29
 80024bc:	0252      	lsls	r2, r2, #9
 80024be:	2501      	movs	r5, #1
 80024c0:	431f      	orrs	r7, r3
 80024c2:	0b14      	lsrs	r4, r2, #12
 80024c4:	e5c2      	b.n	800204c <__aeabi_dsub+0x328>
 80024c6:	000e      	movs	r6, r1
 80024c8:	2001      	movs	r0, #1
 80024ca:	e65f      	b.n	800218c <__aeabi_dsub+0x468>
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00d      	beq.n	80024ec <__aeabi_dsub+0x7c8>
 80024d0:	464b      	mov	r3, r9
 80024d2:	1b5b      	subs	r3, r3, r5
 80024d4:	469c      	mov	ip, r3
 80024d6:	2d00      	cmp	r5, #0
 80024d8:	d100      	bne.n	80024dc <__aeabi_dsub+0x7b8>
 80024da:	e548      	b.n	8001f6e <__aeabi_dsub+0x24a>
 80024dc:	2701      	movs	r7, #1
 80024de:	2b38      	cmp	r3, #56	@ 0x38
 80024e0:	dd00      	ble.n	80024e4 <__aeabi_dsub+0x7c0>
 80024e2:	e566      	b.n	8001fb2 <__aeabi_dsub+0x28e>
 80024e4:	2380      	movs	r3, #128	@ 0x80
 80024e6:	041b      	lsls	r3, r3, #16
 80024e8:	431c      	orrs	r4, r3
 80024ea:	e550      	b.n	8001f8e <__aeabi_dsub+0x26a>
 80024ec:	1c6b      	adds	r3, r5, #1
 80024ee:	4d11      	ldr	r5, [pc, #68]	@ (8002534 <__aeabi_dsub+0x810>)
 80024f0:	422b      	tst	r3, r5
 80024f2:	d000      	beq.n	80024f6 <__aeabi_dsub+0x7d2>
 80024f4:	e673      	b.n	80021de <__aeabi_dsub+0x4ba>
 80024f6:	4659      	mov	r1, fp
 80024f8:	0023      	movs	r3, r4
 80024fa:	4311      	orrs	r1, r2
 80024fc:	468a      	mov	sl, r1
 80024fe:	4303      	orrs	r3, r0
 8002500:	e600      	b.n	8002104 <__aeabi_dsub+0x3e0>
 8002502:	0767      	lsls	r7, r4, #29
 8002504:	08c0      	lsrs	r0, r0, #3
 8002506:	2300      	movs	r3, #0
 8002508:	4307      	orrs	r7, r0
 800250a:	08e5      	lsrs	r5, r4, #3
 800250c:	e662      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 800250e:	0764      	lsls	r4, r4, #29
 8002510:	08ff      	lsrs	r7, r7, #3
 8002512:	4327      	orrs	r7, r4
 8002514:	0905      	lsrs	r5, r0, #4
 8002516:	e65d      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002518:	08d2      	lsrs	r2, r2, #3
 800251a:	0749      	lsls	r1, r1, #29
 800251c:	4311      	orrs	r1, r2
 800251e:	000f      	movs	r7, r1
 8002520:	2302      	movs	r3, #2
 8002522:	092d      	lsrs	r5, r5, #4
 8002524:	e656      	b.n	80021d4 <__aeabi_dsub+0x4b0>
 8002526:	0007      	movs	r7, r0
 8002528:	e5a4      	b.n	8002074 <__aeabi_dsub+0x350>
 800252a:	0038      	movs	r0, r7
 800252c:	e48f      	b.n	8001e4e <__aeabi_dsub+0x12a>
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	ff7fffff 	.word	0xff7fffff
 8002534:	000007fe 	.word	0x000007fe

08002538 <__aeabi_dcmpun>:
 8002538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800253a:	46c6      	mov	lr, r8
 800253c:	031e      	lsls	r6, r3, #12
 800253e:	0b36      	lsrs	r6, r6, #12
 8002540:	46b0      	mov	r8, r6
 8002542:	4e0d      	ldr	r6, [pc, #52]	@ (8002578 <__aeabi_dcmpun+0x40>)
 8002544:	030c      	lsls	r4, r1, #12
 8002546:	004d      	lsls	r5, r1, #1
 8002548:	005f      	lsls	r7, r3, #1
 800254a:	b500      	push	{lr}
 800254c:	0b24      	lsrs	r4, r4, #12
 800254e:	0d6d      	lsrs	r5, r5, #21
 8002550:	0d7f      	lsrs	r7, r7, #21
 8002552:	42b5      	cmp	r5, r6
 8002554:	d00b      	beq.n	800256e <__aeabi_dcmpun+0x36>
 8002556:	4908      	ldr	r1, [pc, #32]	@ (8002578 <__aeabi_dcmpun+0x40>)
 8002558:	2000      	movs	r0, #0
 800255a:	428f      	cmp	r7, r1
 800255c:	d104      	bne.n	8002568 <__aeabi_dcmpun+0x30>
 800255e:	4646      	mov	r6, r8
 8002560:	4316      	orrs	r6, r2
 8002562:	0030      	movs	r0, r6
 8002564:	1e43      	subs	r3, r0, #1
 8002566:	4198      	sbcs	r0, r3
 8002568:	bc80      	pop	{r7}
 800256a:	46b8      	mov	r8, r7
 800256c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800256e:	4304      	orrs	r4, r0
 8002570:	2001      	movs	r0, #1
 8002572:	2c00      	cmp	r4, #0
 8002574:	d1f8      	bne.n	8002568 <__aeabi_dcmpun+0x30>
 8002576:	e7ee      	b.n	8002556 <__aeabi_dcmpun+0x1e>
 8002578:	000007ff 	.word	0x000007ff

0800257c <__aeabi_d2iz>:
 800257c:	000b      	movs	r3, r1
 800257e:	0002      	movs	r2, r0
 8002580:	b570      	push	{r4, r5, r6, lr}
 8002582:	4d16      	ldr	r5, [pc, #88]	@ (80025dc <__aeabi_d2iz+0x60>)
 8002584:	030c      	lsls	r4, r1, #12
 8002586:	b082      	sub	sp, #8
 8002588:	0049      	lsls	r1, r1, #1
 800258a:	2000      	movs	r0, #0
 800258c:	9200      	str	r2, [sp, #0]
 800258e:	9301      	str	r3, [sp, #4]
 8002590:	0b24      	lsrs	r4, r4, #12
 8002592:	0d49      	lsrs	r1, r1, #21
 8002594:	0fde      	lsrs	r6, r3, #31
 8002596:	42a9      	cmp	r1, r5
 8002598:	dd04      	ble.n	80025a4 <__aeabi_d2iz+0x28>
 800259a:	4811      	ldr	r0, [pc, #68]	@ (80025e0 <__aeabi_d2iz+0x64>)
 800259c:	4281      	cmp	r1, r0
 800259e:	dd03      	ble.n	80025a8 <__aeabi_d2iz+0x2c>
 80025a0:	4b10      	ldr	r3, [pc, #64]	@ (80025e4 <__aeabi_d2iz+0x68>)
 80025a2:	18f0      	adds	r0, r6, r3
 80025a4:	b002      	add	sp, #8
 80025a6:	bd70      	pop	{r4, r5, r6, pc}
 80025a8:	2080      	movs	r0, #128	@ 0x80
 80025aa:	0340      	lsls	r0, r0, #13
 80025ac:	4320      	orrs	r0, r4
 80025ae:	4c0e      	ldr	r4, [pc, #56]	@ (80025e8 <__aeabi_d2iz+0x6c>)
 80025b0:	1a64      	subs	r4, r4, r1
 80025b2:	2c1f      	cmp	r4, #31
 80025b4:	dd08      	ble.n	80025c8 <__aeabi_d2iz+0x4c>
 80025b6:	4b0d      	ldr	r3, [pc, #52]	@ (80025ec <__aeabi_d2iz+0x70>)
 80025b8:	1a5b      	subs	r3, r3, r1
 80025ba:	40d8      	lsrs	r0, r3
 80025bc:	0003      	movs	r3, r0
 80025be:	4258      	negs	r0, r3
 80025c0:	2e00      	cmp	r6, #0
 80025c2:	d1ef      	bne.n	80025a4 <__aeabi_d2iz+0x28>
 80025c4:	0018      	movs	r0, r3
 80025c6:	e7ed      	b.n	80025a4 <__aeabi_d2iz+0x28>
 80025c8:	4b09      	ldr	r3, [pc, #36]	@ (80025f0 <__aeabi_d2iz+0x74>)
 80025ca:	9a00      	ldr	r2, [sp, #0]
 80025cc:	469c      	mov	ip, r3
 80025ce:	0003      	movs	r3, r0
 80025d0:	4461      	add	r1, ip
 80025d2:	408b      	lsls	r3, r1
 80025d4:	40e2      	lsrs	r2, r4
 80025d6:	4313      	orrs	r3, r2
 80025d8:	e7f1      	b.n	80025be <__aeabi_d2iz+0x42>
 80025da:	46c0      	nop			@ (mov r8, r8)
 80025dc:	000003fe 	.word	0x000003fe
 80025e0:	0000041d 	.word	0x0000041d
 80025e4:	7fffffff 	.word	0x7fffffff
 80025e8:	00000433 	.word	0x00000433
 80025ec:	00000413 	.word	0x00000413
 80025f0:	fffffbed 	.word	0xfffffbed

080025f4 <__aeabi_i2d>:
 80025f4:	b570      	push	{r4, r5, r6, lr}
 80025f6:	2800      	cmp	r0, #0
 80025f8:	d016      	beq.n	8002628 <__aeabi_i2d+0x34>
 80025fa:	17c3      	asrs	r3, r0, #31
 80025fc:	18c5      	adds	r5, r0, r3
 80025fe:	405d      	eors	r5, r3
 8002600:	0fc4      	lsrs	r4, r0, #31
 8002602:	0028      	movs	r0, r5
 8002604:	f000 f8ca 	bl	800279c <__clzsi2>
 8002608:	4b10      	ldr	r3, [pc, #64]	@ (800264c <__aeabi_i2d+0x58>)
 800260a:	1a1b      	subs	r3, r3, r0
 800260c:	055b      	lsls	r3, r3, #21
 800260e:	0d5b      	lsrs	r3, r3, #21
 8002610:	280a      	cmp	r0, #10
 8002612:	dc14      	bgt.n	800263e <__aeabi_i2d+0x4a>
 8002614:	0002      	movs	r2, r0
 8002616:	002e      	movs	r6, r5
 8002618:	3215      	adds	r2, #21
 800261a:	4096      	lsls	r6, r2
 800261c:	220b      	movs	r2, #11
 800261e:	1a12      	subs	r2, r2, r0
 8002620:	40d5      	lsrs	r5, r2
 8002622:	032d      	lsls	r5, r5, #12
 8002624:	0b2d      	lsrs	r5, r5, #12
 8002626:	e003      	b.n	8002630 <__aeabi_i2d+0x3c>
 8002628:	2400      	movs	r4, #0
 800262a:	2300      	movs	r3, #0
 800262c:	2500      	movs	r5, #0
 800262e:	2600      	movs	r6, #0
 8002630:	051b      	lsls	r3, r3, #20
 8002632:	432b      	orrs	r3, r5
 8002634:	07e4      	lsls	r4, r4, #31
 8002636:	4323      	orrs	r3, r4
 8002638:	0030      	movs	r0, r6
 800263a:	0019      	movs	r1, r3
 800263c:	bd70      	pop	{r4, r5, r6, pc}
 800263e:	380b      	subs	r0, #11
 8002640:	4085      	lsls	r5, r0
 8002642:	032d      	lsls	r5, r5, #12
 8002644:	2600      	movs	r6, #0
 8002646:	0b2d      	lsrs	r5, r5, #12
 8002648:	e7f2      	b.n	8002630 <__aeabi_i2d+0x3c>
 800264a:	46c0      	nop			@ (mov r8, r8)
 800264c:	0000041e 	.word	0x0000041e

08002650 <__aeabi_ui2d>:
 8002650:	b510      	push	{r4, lr}
 8002652:	1e04      	subs	r4, r0, #0
 8002654:	d010      	beq.n	8002678 <__aeabi_ui2d+0x28>
 8002656:	f000 f8a1 	bl	800279c <__clzsi2>
 800265a:	4b0e      	ldr	r3, [pc, #56]	@ (8002694 <__aeabi_ui2d+0x44>)
 800265c:	1a1b      	subs	r3, r3, r0
 800265e:	055b      	lsls	r3, r3, #21
 8002660:	0d5b      	lsrs	r3, r3, #21
 8002662:	280a      	cmp	r0, #10
 8002664:	dc0f      	bgt.n	8002686 <__aeabi_ui2d+0x36>
 8002666:	220b      	movs	r2, #11
 8002668:	0021      	movs	r1, r4
 800266a:	1a12      	subs	r2, r2, r0
 800266c:	40d1      	lsrs	r1, r2
 800266e:	3015      	adds	r0, #21
 8002670:	030a      	lsls	r2, r1, #12
 8002672:	4084      	lsls	r4, r0
 8002674:	0b12      	lsrs	r2, r2, #12
 8002676:	e001      	b.n	800267c <__aeabi_ui2d+0x2c>
 8002678:	2300      	movs	r3, #0
 800267a:	2200      	movs	r2, #0
 800267c:	051b      	lsls	r3, r3, #20
 800267e:	4313      	orrs	r3, r2
 8002680:	0020      	movs	r0, r4
 8002682:	0019      	movs	r1, r3
 8002684:	bd10      	pop	{r4, pc}
 8002686:	0022      	movs	r2, r4
 8002688:	380b      	subs	r0, #11
 800268a:	4082      	lsls	r2, r0
 800268c:	0312      	lsls	r2, r2, #12
 800268e:	2400      	movs	r4, #0
 8002690:	0b12      	lsrs	r2, r2, #12
 8002692:	e7f3      	b.n	800267c <__aeabi_ui2d+0x2c>
 8002694:	0000041e 	.word	0x0000041e

08002698 <__aeabi_d2f>:
 8002698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800269a:	004b      	lsls	r3, r1, #1
 800269c:	030f      	lsls	r7, r1, #12
 800269e:	0d5b      	lsrs	r3, r3, #21
 80026a0:	4c3a      	ldr	r4, [pc, #232]	@ (800278c <__aeabi_d2f+0xf4>)
 80026a2:	0f45      	lsrs	r5, r0, #29
 80026a4:	b083      	sub	sp, #12
 80026a6:	0a7f      	lsrs	r7, r7, #9
 80026a8:	1c5e      	adds	r6, r3, #1
 80026aa:	432f      	orrs	r7, r5
 80026ac:	9000      	str	r0, [sp, #0]
 80026ae:	9101      	str	r1, [sp, #4]
 80026b0:	0fca      	lsrs	r2, r1, #31
 80026b2:	00c5      	lsls	r5, r0, #3
 80026b4:	4226      	tst	r6, r4
 80026b6:	d00b      	beq.n	80026d0 <__aeabi_d2f+0x38>
 80026b8:	4935      	ldr	r1, [pc, #212]	@ (8002790 <__aeabi_d2f+0xf8>)
 80026ba:	185c      	adds	r4, r3, r1
 80026bc:	2cfe      	cmp	r4, #254	@ 0xfe
 80026be:	dd13      	ble.n	80026e8 <__aeabi_d2f+0x50>
 80026c0:	20ff      	movs	r0, #255	@ 0xff
 80026c2:	2300      	movs	r3, #0
 80026c4:	05c0      	lsls	r0, r0, #23
 80026c6:	4318      	orrs	r0, r3
 80026c8:	07d2      	lsls	r2, r2, #31
 80026ca:	4310      	orrs	r0, r2
 80026cc:	b003      	add	sp, #12
 80026ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026d0:	433d      	orrs	r5, r7
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <__aeabi_d2f+0x42>
 80026d6:	2000      	movs	r0, #0
 80026d8:	e7f4      	b.n	80026c4 <__aeabi_d2f+0x2c>
 80026da:	2d00      	cmp	r5, #0
 80026dc:	d0f0      	beq.n	80026c0 <__aeabi_d2f+0x28>
 80026de:	2380      	movs	r3, #128	@ 0x80
 80026e0:	03db      	lsls	r3, r3, #15
 80026e2:	20ff      	movs	r0, #255	@ 0xff
 80026e4:	433b      	orrs	r3, r7
 80026e6:	e7ed      	b.n	80026c4 <__aeabi_d2f+0x2c>
 80026e8:	2c00      	cmp	r4, #0
 80026ea:	dd0c      	ble.n	8002706 <__aeabi_d2f+0x6e>
 80026ec:	9b00      	ldr	r3, [sp, #0]
 80026ee:	00ff      	lsls	r7, r7, #3
 80026f0:	019b      	lsls	r3, r3, #6
 80026f2:	1e58      	subs	r0, r3, #1
 80026f4:	4183      	sbcs	r3, r0
 80026f6:	0f69      	lsrs	r1, r5, #29
 80026f8:	433b      	orrs	r3, r7
 80026fa:	430b      	orrs	r3, r1
 80026fc:	0759      	lsls	r1, r3, #29
 80026fe:	d127      	bne.n	8002750 <__aeabi_d2f+0xb8>
 8002700:	08db      	lsrs	r3, r3, #3
 8002702:	b2e0      	uxtb	r0, r4
 8002704:	e7de      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002706:	0021      	movs	r1, r4
 8002708:	3117      	adds	r1, #23
 800270a:	db31      	blt.n	8002770 <__aeabi_d2f+0xd8>
 800270c:	2180      	movs	r1, #128	@ 0x80
 800270e:	201e      	movs	r0, #30
 8002710:	0409      	lsls	r1, r1, #16
 8002712:	4339      	orrs	r1, r7
 8002714:	1b00      	subs	r0, r0, r4
 8002716:	281f      	cmp	r0, #31
 8002718:	dd2d      	ble.n	8002776 <__aeabi_d2f+0xde>
 800271a:	2602      	movs	r6, #2
 800271c:	4276      	negs	r6, r6
 800271e:	1b34      	subs	r4, r6, r4
 8002720:	000e      	movs	r6, r1
 8002722:	40e6      	lsrs	r6, r4
 8002724:	0034      	movs	r4, r6
 8002726:	2820      	cmp	r0, #32
 8002728:	d004      	beq.n	8002734 <__aeabi_d2f+0x9c>
 800272a:	481a      	ldr	r0, [pc, #104]	@ (8002794 <__aeabi_d2f+0xfc>)
 800272c:	4684      	mov	ip, r0
 800272e:	4463      	add	r3, ip
 8002730:	4099      	lsls	r1, r3
 8002732:	430d      	orrs	r5, r1
 8002734:	002b      	movs	r3, r5
 8002736:	1e59      	subs	r1, r3, #1
 8002738:	418b      	sbcs	r3, r1
 800273a:	4323      	orrs	r3, r4
 800273c:	0759      	lsls	r1, r3, #29
 800273e:	d003      	beq.n	8002748 <__aeabi_d2f+0xb0>
 8002740:	210f      	movs	r1, #15
 8002742:	4019      	ands	r1, r3
 8002744:	2904      	cmp	r1, #4
 8002746:	d10b      	bne.n	8002760 <__aeabi_d2f+0xc8>
 8002748:	019b      	lsls	r3, r3, #6
 800274a:	2000      	movs	r0, #0
 800274c:	0a5b      	lsrs	r3, r3, #9
 800274e:	e7b9      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002750:	210f      	movs	r1, #15
 8002752:	4019      	ands	r1, r3
 8002754:	2904      	cmp	r1, #4
 8002756:	d104      	bne.n	8002762 <__aeabi_d2f+0xca>
 8002758:	019b      	lsls	r3, r3, #6
 800275a:	0a5b      	lsrs	r3, r3, #9
 800275c:	b2e0      	uxtb	r0, r4
 800275e:	e7b1      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002760:	2400      	movs	r4, #0
 8002762:	3304      	adds	r3, #4
 8002764:	0159      	lsls	r1, r3, #5
 8002766:	d5f7      	bpl.n	8002758 <__aeabi_d2f+0xc0>
 8002768:	3401      	adds	r4, #1
 800276a:	2300      	movs	r3, #0
 800276c:	b2e0      	uxtb	r0, r4
 800276e:	e7a9      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002770:	2000      	movs	r0, #0
 8002772:	2300      	movs	r3, #0
 8002774:	e7a6      	b.n	80026c4 <__aeabi_d2f+0x2c>
 8002776:	4c08      	ldr	r4, [pc, #32]	@ (8002798 <__aeabi_d2f+0x100>)
 8002778:	191c      	adds	r4, r3, r4
 800277a:	002b      	movs	r3, r5
 800277c:	40a5      	lsls	r5, r4
 800277e:	40c3      	lsrs	r3, r0
 8002780:	40a1      	lsls	r1, r4
 8002782:	1e68      	subs	r0, r5, #1
 8002784:	4185      	sbcs	r5, r0
 8002786:	4329      	orrs	r1, r5
 8002788:	430b      	orrs	r3, r1
 800278a:	e7d7      	b.n	800273c <__aeabi_d2f+0xa4>
 800278c:	000007fe 	.word	0x000007fe
 8002790:	fffffc80 	.word	0xfffffc80
 8002794:	fffffca2 	.word	0xfffffca2
 8002798:	fffffc82 	.word	0xfffffc82

0800279c <__clzsi2>:
 800279c:	211c      	movs	r1, #28
 800279e:	2301      	movs	r3, #1
 80027a0:	041b      	lsls	r3, r3, #16
 80027a2:	4298      	cmp	r0, r3
 80027a4:	d301      	bcc.n	80027aa <__clzsi2+0xe>
 80027a6:	0c00      	lsrs	r0, r0, #16
 80027a8:	3910      	subs	r1, #16
 80027aa:	0a1b      	lsrs	r3, r3, #8
 80027ac:	4298      	cmp	r0, r3
 80027ae:	d301      	bcc.n	80027b4 <__clzsi2+0x18>
 80027b0:	0a00      	lsrs	r0, r0, #8
 80027b2:	3908      	subs	r1, #8
 80027b4:	091b      	lsrs	r3, r3, #4
 80027b6:	4298      	cmp	r0, r3
 80027b8:	d301      	bcc.n	80027be <__clzsi2+0x22>
 80027ba:	0900      	lsrs	r0, r0, #4
 80027bc:	3904      	subs	r1, #4
 80027be:	a202      	add	r2, pc, #8	@ (adr r2, 80027c8 <__clzsi2+0x2c>)
 80027c0:	5c10      	ldrb	r0, [r2, r0]
 80027c2:	1840      	adds	r0, r0, r1
 80027c4:	4770      	bx	lr
 80027c6:	46c0      	nop			@ (mov r8, r8)
 80027c8:	02020304 	.word	0x02020304
 80027cc:	01010101 	.word	0x01010101
	...

080027d8 <__clzdi2>:
 80027d8:	b510      	push	{r4, lr}
 80027da:	2900      	cmp	r1, #0
 80027dc:	d103      	bne.n	80027e6 <__clzdi2+0xe>
 80027de:	f7ff ffdd 	bl	800279c <__clzsi2>
 80027e2:	3020      	adds	r0, #32
 80027e4:	e002      	b.n	80027ec <__clzdi2+0x14>
 80027e6:	0008      	movs	r0, r1
 80027e8:	f7ff ffd8 	bl	800279c <__clzsi2>
 80027ec:	bd10      	pop	{r4, pc}
 80027ee:	46c0      	nop			@ (mov r8, r8)

080027f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027f6:	f000 fc77 	bl	80030e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027fa:	f000 f837 	bl	800286c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027fe:	f000 f9b7 	bl	8002b70 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002802:	f000 f891 	bl	8002928 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002806:	f000 f8fb 	bl	8002a00 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800280a:	f000 f963 	bl	8002ad4 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t count;
  while (1)
  {
    if (message_received) {
 800280e:	4b12      	ldr	r3, [pc, #72]	@ (8002858 <main+0x68>)
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	d0fa      	beq.n	800280e <main+0x1e>
      count = sscanf((char*)rx_buf, "%f\t%f", &aht_temp, &aht_hum);
 8002818:	4b10      	ldr	r3, [pc, #64]	@ (800285c <main+0x6c>)
 800281a:	4a11      	ldr	r2, [pc, #68]	@ (8002860 <main+0x70>)
 800281c:	4911      	ldr	r1, [pc, #68]	@ (8002864 <main+0x74>)
 800281e:	4812      	ldr	r0, [pc, #72]	@ (8002868 <main+0x78>)
 8002820:	f004 fe66 	bl	80074f0 <siscanf>
 8002824:	0002      	movs	r2, r0
 8002826:	1dfb      	adds	r3, r7, #7
 8002828:	701a      	strb	r2, [r3, #0]

      if (count == 2) {
 800282a:	1dfb      	adds	r3, r7, #7
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b02      	cmp	r3, #2
 8002830:	d10e      	bne.n	8002850 <main+0x60>
        HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8002832:	23a0      	movs	r3, #160	@ 0xa0
 8002834:	05db      	lsls	r3, r3, #23
 8002836:	2120      	movs	r1, #32
 8002838:	0018      	movs	r0, r3
 800283a:	f001 fcc2 	bl	80041c2 <HAL_GPIO_TogglePin>
        HAL_Delay(50);
 800283e:	2032      	movs	r0, #50	@ 0x32
 8002840:	f000 fcd8 	bl	80031f4 <HAL_Delay>
        HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8002844:	23a0      	movs	r3, #160	@ 0xa0
 8002846:	05db      	lsls	r3, r3, #23
 8002848:	2120      	movs	r1, #32
 800284a:	0018      	movs	r0, r3
 800284c:	f001 fcb9 	bl	80041c2 <HAL_GPIO_TogglePin>
      } else {
      }
      message_received = false;
 8002850:	4b01      	ldr	r3, [pc, #4]	@ (8002858 <main+0x68>)
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
    if (message_received) {
 8002856:	e7da      	b.n	800280e <main+0x1e>
 8002858:	200003c8 	.word	0x200003c8
 800285c:	200003c4 	.word	0x200003c4
 8002860:	200003c0 	.word	0x200003c0
 8002864:	0800b780 	.word	0x0800b780
 8002868:	2000037c 	.word	0x2000037c

0800286c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800286c:	b590      	push	{r4, r7, lr}
 800286e:	b095      	sub	sp, #84	@ 0x54
 8002870:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002872:	2414      	movs	r4, #20
 8002874:	193b      	adds	r3, r7, r4
 8002876:	0018      	movs	r0, r3
 8002878:	233c      	movs	r3, #60	@ 0x3c
 800287a:	001a      	movs	r2, r3
 800287c:	2100      	movs	r1, #0
 800287e:	f004 feaf 	bl	80075e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002882:	1d3b      	adds	r3, r7, #4
 8002884:	0018      	movs	r0, r3
 8002886:	2310      	movs	r3, #16
 8002888:	001a      	movs	r2, r3
 800288a:	2100      	movs	r1, #0
 800288c:	f004 fea8 	bl	80075e0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002890:	2380      	movs	r3, #128	@ 0x80
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	0018      	movs	r0, r3
 8002896:	f001 fcaf 	bl	80041f8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800289a:	193b      	adds	r3, r7, r4
 800289c:	2202      	movs	r2, #2
 800289e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028a0:	193b      	adds	r3, r7, r4
 80028a2:	2280      	movs	r2, #128	@ 0x80
 80028a4:	0052      	lsls	r2, r2, #1
 80028a6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80028a8:	0021      	movs	r1, r4
 80028aa:	187b      	adds	r3, r7, r1
 80028ac:	2200      	movs	r2, #0
 80028ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028b0:	187b      	adds	r3, r7, r1
 80028b2:	2240      	movs	r2, #64	@ 0x40
 80028b4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028b6:	187b      	adds	r3, r7, r1
 80028b8:	2202      	movs	r2, #2
 80028ba:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028bc:	187b      	adds	r3, r7, r1
 80028be:	2202      	movs	r2, #2
 80028c0:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80028c2:	187b      	adds	r3, r7, r1
 80028c4:	2200      	movs	r2, #0
 80028c6:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 12;
 80028c8:	187b      	adds	r3, r7, r1
 80028ca:	220c      	movs	r2, #12
 80028cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028ce:	187b      	adds	r3, r7, r1
 80028d0:	2280      	movs	r2, #128	@ 0x80
 80028d2:	0292      	lsls	r2, r2, #10
 80028d4:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80028d6:	187b      	adds	r3, r7, r1
 80028d8:	2280      	movs	r2, #128	@ 0x80
 80028da:	0492      	lsls	r2, r2, #18
 80028dc:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80028de:	187b      	adds	r3, r7, r1
 80028e0:	22e0      	movs	r2, #224	@ 0xe0
 80028e2:	0612      	lsls	r2, r2, #24
 80028e4:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028e6:	187b      	adds	r3, r7, r1
 80028e8:	0018      	movs	r0, r3
 80028ea:	f001 fcd1 	bl	8004290 <HAL_RCC_OscConfig>
 80028ee:	1e03      	subs	r3, r0, #0
 80028f0:	d001      	beq.n	80028f6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80028f2:	f000 f9a1 	bl	8002c38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	2207      	movs	r2, #7
 80028fa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028fc:	1d3b      	adds	r3, r7, #4
 80028fe:	2202      	movs	r2, #2
 8002900:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002902:	1d3b      	adds	r3, r7, #4
 8002904:	2200      	movs	r2, #0
 8002906:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002908:	1d3b      	adds	r3, r7, #4
 800290a:	2200      	movs	r2, #0
 800290c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800290e:	1d3b      	adds	r3, r7, #4
 8002910:	2100      	movs	r1, #0
 8002912:	0018      	movs	r0, r3
 8002914:	f002 f81c 	bl	8004950 <HAL_RCC_ClockConfig>
 8002918:	1e03      	subs	r3, r0, #0
 800291a:	d001      	beq.n	8002920 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800291c:	f000 f98c 	bl	8002c38 <Error_Handler>
  }
}
 8002920:	46c0      	nop			@ (mov r8, r8)
 8002922:	46bd      	mov	sp, r7
 8002924:	b015      	add	sp, #84	@ 0x54
 8002926:	bd90      	pop	{r4, r7, pc}

08002928 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	0018      	movs	r0, r3
 8002932:	230c      	movs	r3, #12
 8002934:	001a      	movs	r2, r3
 8002936:	2100      	movs	r1, #0
 8002938:	f004 fe52 	bl	80075e0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800293c:	4b2d      	ldr	r3, [pc, #180]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 800293e:	4a2e      	ldr	r2, [pc, #184]	@ (80029f8 <MX_ADC1_Init+0xd0>)
 8002940:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002942:	4b2c      	ldr	r3, [pc, #176]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 8002944:	2280      	movs	r2, #128	@ 0x80
 8002946:	0612      	lsls	r2, r2, #24
 8002948:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800294a:	4b2a      	ldr	r3, [pc, #168]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002950:	4b28      	ldr	r3, [pc, #160]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 8002952:	2200      	movs	r2, #0
 8002954:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002956:	4b27      	ldr	r3, [pc, #156]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 8002958:	2200      	movs	r2, #0
 800295a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800295c:	4b25      	ldr	r3, [pc, #148]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 800295e:	2204      	movs	r2, #4
 8002960:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002962:	4b24      	ldr	r3, [pc, #144]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 8002964:	2200      	movs	r2, #0
 8002966:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002968:	4b22      	ldr	r3, [pc, #136]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 800296a:	2200      	movs	r2, #0
 800296c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800296e:	4b21      	ldr	r3, [pc, #132]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 8002970:	2200      	movs	r2, #0
 8002972:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002974:	4b1f      	ldr	r3, [pc, #124]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 8002976:	2201      	movs	r2, #1
 8002978:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800297a:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 800297c:	2220      	movs	r2, #32
 800297e:	2100      	movs	r1, #0
 8002980:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002982:	4b1c      	ldr	r3, [pc, #112]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 8002984:	2200      	movs	r2, #0
 8002986:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002988:	4b1a      	ldr	r3, [pc, #104]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 800298a:	2200      	movs	r2, #0
 800298c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800298e:	4b19      	ldr	r3, [pc, #100]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 8002990:	222c      	movs	r2, #44	@ 0x2c
 8002992:	2100      	movs	r1, #0
 8002994:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002996:	4b17      	ldr	r3, [pc, #92]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 8002998:	2200      	movs	r2, #0
 800299a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800299c:	4b15      	ldr	r3, [pc, #84]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 800299e:	2200      	movs	r2, #0
 80029a0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80029a2:	4b14      	ldr	r3, [pc, #80]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80029a8:	4b12      	ldr	r3, [pc, #72]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 80029aa:	223c      	movs	r2, #60	@ 0x3c
 80029ac:	2100      	movs	r1, #0
 80029ae:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80029b0:	4b10      	ldr	r3, [pc, #64]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80029b6:	4b0f      	ldr	r3, [pc, #60]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 80029b8:	0018      	movs	r0, r3
 80029ba:	f000 fd53 	bl	8003464 <HAL_ADC_Init>
 80029be:	1e03      	subs	r3, r0, #0
 80029c0:	d001      	beq.n	80029c6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80029c2:	f000 f939 	bl	8002c38 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80029c6:	1d3b      	adds	r3, r7, #4
 80029c8:	4a0c      	ldr	r2, [pc, #48]	@ (80029fc <MX_ADC1_Init+0xd4>)
 80029ca:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80029cc:	1d3b      	adds	r3, r7, #4
 80029ce:	2200      	movs	r2, #0
 80029d0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80029d2:	1d3b      	adds	r3, r7, #4
 80029d4:	2200      	movs	r2, #0
 80029d6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029d8:	1d3a      	adds	r2, r7, #4
 80029da:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <MX_ADC1_Init+0xcc>)
 80029dc:	0011      	movs	r1, r2
 80029de:	0018      	movs	r0, r3
 80029e0:	f000 fee8 	bl	80037b4 <HAL_ADC_ConfigChannel>
 80029e4:	1e03      	subs	r3, r0, #0
 80029e6:	d001      	beq.n	80029ec <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80029e8:	f000 f926 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80029ec:	46c0      	nop			@ (mov r8, r8)
 80029ee:	46bd      	mov	sp, r7
 80029f0:	b004      	add	sp, #16
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	200001f0 	.word	0x200001f0
 80029f8:	40012400 	.word	0x40012400
 80029fc:	b0001000 	.word	0xb0001000

08002a00 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a04:	4b30      	ldr	r3, [pc, #192]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a06:	4a31      	ldr	r2, [pc, #196]	@ (8002acc <MX_USART1_UART_Init+0xcc>)
 8002a08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 8002a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a0c:	4a30      	ldr	r2, [pc, #192]	@ (8002ad0 <MX_USART1_UART_Init+0xd0>)
 8002a0e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8002a10:	4b2d      	ldr	r3, [pc, #180]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a12:	2280      	movs	r2, #128	@ 0x80
 8002a14:	0152      	lsls	r2, r2, #5
 8002a16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a18:	4b2b      	ldr	r3, [pc, #172]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a20:	2280      	movs	r2, #128	@ 0x80
 8002a22:	00d2      	lsls	r2, r2, #3
 8002a24:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a26:	4b28      	ldr	r3, [pc, #160]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a28:	220c      	movs	r2, #12
 8002a2a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a2c:	4b26      	ldr	r3, [pc, #152]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a32:	4b25      	ldr	r3, [pc, #148]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a38:	4b23      	ldr	r3, [pc, #140]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a3e:	4b22      	ldr	r3, [pc, #136]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a44:	4b20      	ldr	r3, [pc, #128]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f002 fb65 	bl	800511c <HAL_UART_Init>
 8002a52:	1e03      	subs	r3, r0, #0
 8002a54:	d001      	beq.n	8002a5a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002a56:	f000 f8ef 	bl	8002c38 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f003 fd14 	bl	800648c <HAL_UARTEx_SetTxFifoThreshold>
 8002a64:	1e03      	subs	r3, r0, #0
 8002a66:	d001      	beq.n	8002a6c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002a68:	f000 f8e6 	bl	8002c38 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a6c:	4b16      	ldr	r3, [pc, #88]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a6e:	2100      	movs	r1, #0
 8002a70:	0018      	movs	r0, r3
 8002a72:	f003 fd4b 	bl	800650c <HAL_UARTEx_SetRxFifoThreshold>
 8002a76:	1e03      	subs	r3, r0, #0
 8002a78:	d001      	beq.n	8002a7e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002a7a:	f000 f8dd 	bl	8002c38 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002a7e:	4b12      	ldr	r3, [pc, #72]	@ (8002ac8 <MX_USART1_UART_Init+0xc8>)
 8002a80:	0018      	movs	r0, r3
 8002a82:	f003 fcc9 	bl	8006418 <HAL_UARTEx_DisableFifoMode>
 8002a86:	1e03      	subs	r3, r0, #0
 8002a88:	d001      	beq.n	8002a8e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002a8a:	f000 f8d5 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  USART1->CR1 |= USART_CR1_RE;
 8002a8e:	4b0f      	ldr	r3, [pc, #60]	@ (8002acc <MX_USART1_UART_Init+0xcc>)
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	4b0e      	ldr	r3, [pc, #56]	@ (8002acc <MX_USART1_UART_Init+0xcc>)
 8002a94:	2104      	movs	r1, #4
 8002a96:	430a      	orrs	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]
  USART1->CR1 |= USART_CR1_RXNEIE_RXFNEIE;
 8002a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002acc <MX_USART1_UART_Init+0xcc>)
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002acc <MX_USART1_UART_Init+0xcc>)
 8002aa0:	2120      	movs	r1, #32
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	601a      	str	r2, [r3, #0]
  USART1->CR1 |= USART_CR1_UE;
 8002aa6:	4b09      	ldr	r3, [pc, #36]	@ (8002acc <MX_USART1_UART_Init+0xcc>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	4b08      	ldr	r3, [pc, #32]	@ (8002acc <MX_USART1_UART_Init+0xcc>)
 8002aac:	2101      	movs	r1, #1
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	201b      	movs	r0, #27
 8002ab8:	f001 f900 	bl	8003cbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002abc:	201b      	movs	r0, #27
 8002abe:	f001 f912 	bl	8003ce6 <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART1_Init 2 */

}
 8002ac2:	46c0      	nop			@ (mov r8, r8)
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	20000254 	.word	0x20000254
 8002acc:	40013800 	.word	0x40013800
 8002ad0:	0003d090 	.word	0x0003d090

08002ad4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ad8:	4b22      	ldr	r3, [pc, #136]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002ada:	4a23      	ldr	r2, [pc, #140]	@ (8002b68 <MX_USART2_UART_Init+0x94>)
 8002adc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 8002ade:	4b21      	ldr	r3, [pc, #132]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002ae0:	4a22      	ldr	r2, [pc, #136]	@ (8002b6c <MX_USART2_UART_Init+0x98>)
 8002ae2:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002aea:	4b1e      	ldr	r3, [pc, #120]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002af0:	4b1c      	ldr	r3, [pc, #112]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002af6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002af8:	220c      	movs	r2, #12
 8002afa:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002afc:	4b19      	ldr	r3, [pc, #100]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b02:	4b18      	ldr	r3, [pc, #96]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b08:	4b16      	ldr	r3, [pc, #88]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b0e:	4b15      	ldr	r3, [pc, #84]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b14:	4b13      	ldr	r3, [pc, #76]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b1a:	4b12      	ldr	r3, [pc, #72]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	f002 fafd 	bl	800511c <HAL_UART_Init>
 8002b22:	1e03      	subs	r3, r0, #0
 8002b24:	d001      	beq.n	8002b2a <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8002b26:	f000 f887 	bl	8002c38 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f003 fcac 	bl	800648c <HAL_UARTEx_SetTxFifoThreshold>
 8002b34:	1e03      	subs	r3, r0, #0
 8002b36:	d001      	beq.n	8002b3c <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8002b38:	f000 f87e 	bl	8002c38 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b3c:	4b09      	ldr	r3, [pc, #36]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002b3e:	2100      	movs	r1, #0
 8002b40:	0018      	movs	r0, r3
 8002b42:	f003 fce3 	bl	800650c <HAL_UARTEx_SetRxFifoThreshold>
 8002b46:	1e03      	subs	r3, r0, #0
 8002b48:	d001      	beq.n	8002b4e <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8002b4a:	f000 f875 	bl	8002c38 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002b4e:	4b05      	ldr	r3, [pc, #20]	@ (8002b64 <MX_USART2_UART_Init+0x90>)
 8002b50:	0018      	movs	r0, r3
 8002b52:	f003 fc61 	bl	8006418 <HAL_UARTEx_DisableFifoMode>
 8002b56:	1e03      	subs	r3, r0, #0
 8002b58:	d001      	beq.n	8002b5e <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8002b5a:	f000 f86d 	bl	8002c38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b5e:	46c0      	nop			@ (mov r8, r8)
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	200002e8 	.word	0x200002e8
 8002b68:	40004400 	.word	0x40004400
 8002b6c:	0003d090 	.word	0x0003d090

08002b70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b70:	b590      	push	{r4, r7, lr}
 8002b72:	b089      	sub	sp, #36	@ 0x24
 8002b74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b76:	240c      	movs	r4, #12
 8002b78:	193b      	adds	r3, r7, r4
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	2314      	movs	r3, #20
 8002b7e:	001a      	movs	r2, r3
 8002b80:	2100      	movs	r1, #0
 8002b82:	f004 fd2d 	bl	80075e0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b86:	4b2a      	ldr	r3, [pc, #168]	@ (8002c30 <MX_GPIO_Init+0xc0>)
 8002b88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b8a:	4b29      	ldr	r3, [pc, #164]	@ (8002c30 <MX_GPIO_Init+0xc0>)
 8002b8c:	2104      	movs	r1, #4
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b92:	4b27      	ldr	r3, [pc, #156]	@ (8002c30 <MX_GPIO_Init+0xc0>)
 8002b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b96:	2204      	movs	r2, #4
 8002b98:	4013      	ands	r3, r2
 8002b9a:	60bb      	str	r3, [r7, #8]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b9e:	4b24      	ldr	r3, [pc, #144]	@ (8002c30 <MX_GPIO_Init+0xc0>)
 8002ba0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ba2:	4b23      	ldr	r3, [pc, #140]	@ (8002c30 <MX_GPIO_Init+0xc0>)
 8002ba4:	2120      	movs	r1, #32
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002baa:	4b21      	ldr	r3, [pc, #132]	@ (8002c30 <MX_GPIO_Init+0xc0>)
 8002bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bae:	2220      	movs	r2, #32
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c30 <MX_GPIO_Init+0xc0>)
 8002bb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bba:	4b1d      	ldr	r3, [pc, #116]	@ (8002c30 <MX_GPIO_Init+0xc0>)
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c30 <MX_GPIO_Init+0xc0>)
 8002bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	4013      	ands	r3, r2
 8002bca:	603b      	str	r3, [r7, #0]
 8002bcc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002bce:	23a0      	movs	r3, #160	@ 0xa0
 8002bd0:	05db      	lsls	r3, r3, #23
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	2120      	movs	r1, #32
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f001 fad6 	bl	8004188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002bdc:	193b      	adds	r3, r7, r4
 8002bde:	2280      	movs	r2, #128	@ 0x80
 8002be0:	0192      	lsls	r2, r2, #6
 8002be2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002be4:	193b      	adds	r3, r7, r4
 8002be6:	2288      	movs	r2, #136	@ 0x88
 8002be8:	0352      	lsls	r2, r2, #13
 8002bea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bec:	193b      	adds	r3, r7, r4
 8002bee:	2200      	movs	r2, #0
 8002bf0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002bf2:	193b      	adds	r3, r7, r4
 8002bf4:	4a0f      	ldr	r2, [pc, #60]	@ (8002c34 <MX_GPIO_Init+0xc4>)
 8002bf6:	0019      	movs	r1, r3
 8002bf8:	0010      	movs	r0, r2
 8002bfa:	f001 f959 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002bfe:	0021      	movs	r1, r4
 8002c00:	187b      	adds	r3, r7, r1
 8002c02:	2220      	movs	r2, #32
 8002c04:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c06:	187b      	adds	r3, r7, r1
 8002c08:	2201      	movs	r2, #1
 8002c0a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	187b      	adds	r3, r7, r1
 8002c0e:	2200      	movs	r2, #0
 8002c10:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c12:	187b      	adds	r3, r7, r1
 8002c14:	2202      	movs	r2, #2
 8002c16:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8002c18:	187a      	adds	r2, r7, r1
 8002c1a:	23a0      	movs	r3, #160	@ 0xa0
 8002c1c:	05db      	lsls	r3, r3, #23
 8002c1e:	0011      	movs	r1, r2
 8002c20:	0018      	movs	r0, r3
 8002c22:	f001 f945 	bl	8003eb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	b009      	add	sp, #36	@ 0x24
 8002c2c:	bd90      	pop	{r4, r7, pc}
 8002c2e:	46c0      	nop			@ (mov r8, r8)
 8002c30:	40021000 	.word	0x40021000
 8002c34:	50000800 	.word	0x50000800

08002c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c3c:	b672      	cpsid	i
}
 8002c3e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c40:	46c0      	nop			@ (mov r8, r8)
 8002c42:	e7fd      	b.n	8002c40 <Error_Handler+0x8>

08002c44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4a:	4b11      	ldr	r3, [pc, #68]	@ (8002c90 <HAL_MspInit+0x4c>)
 8002c4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c4e:	4b10      	ldr	r3, [pc, #64]	@ (8002c90 <HAL_MspInit+0x4c>)
 8002c50:	2101      	movs	r1, #1
 8002c52:	430a      	orrs	r2, r1
 8002c54:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c56:	4b0e      	ldr	r3, [pc, #56]	@ (8002c90 <HAL_MspInit+0x4c>)
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c62:	4b0b      	ldr	r3, [pc, #44]	@ (8002c90 <HAL_MspInit+0x4c>)
 8002c64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c66:	4b0a      	ldr	r3, [pc, #40]	@ (8002c90 <HAL_MspInit+0x4c>)
 8002c68:	2180      	movs	r1, #128	@ 0x80
 8002c6a:	0549      	lsls	r1, r1, #21
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c70:	4b07      	ldr	r3, [pc, #28]	@ (8002c90 <HAL_MspInit+0x4c>)
 8002c72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c74:	2380      	movs	r3, #128	@ 0x80
 8002c76:	055b      	lsls	r3, r3, #21
 8002c78:	4013      	ands	r3, r2
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8002c7e:	23c0      	movs	r3, #192	@ 0xc0
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	0018      	movs	r0, r3
 8002c84:	f000 fada 	bl	800323c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c88:	46c0      	nop			@ (mov r8, r8)
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	b002      	add	sp, #8
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	40021000 	.word	0x40021000

08002c94 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8002ccc <HAL_ADC_MspInit+0x38>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d10d      	bne.n	8002cc2 <HAL_ADC_MspInit+0x2e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd0 <HAL_ADC_MspInit+0x3c>)
 8002ca8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002caa:	4b09      	ldr	r3, [pc, #36]	@ (8002cd0 <HAL_ADC_MspInit+0x3c>)
 8002cac:	2180      	movs	r1, #128	@ 0x80
 8002cae:	0349      	lsls	r1, r1, #13
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002cb4:	4b06      	ldr	r3, [pc, #24]	@ (8002cd0 <HAL_ADC_MspInit+0x3c>)
 8002cb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cb8:	2380      	movs	r3, #128	@ 0x80
 8002cba:	035b      	lsls	r3, r3, #13
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002cc2:	46c0      	nop			@ (mov r8, r8)
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	b004      	add	sp, #16
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	46c0      	nop			@ (mov r8, r8)
 8002ccc:	40012400 	.word	0x40012400
 8002cd0:	40021000 	.word	0x40021000

08002cd4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cd4:	b590      	push	{r4, r7, lr}
 8002cd6:	b09f      	sub	sp, #124	@ 0x7c
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cdc:	2364      	movs	r3, #100	@ 0x64
 8002cde:	18fb      	adds	r3, r7, r3
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	2314      	movs	r3, #20
 8002ce4:	001a      	movs	r2, r3
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	f004 fc7a 	bl	80075e0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cec:	2418      	movs	r4, #24
 8002cee:	193b      	adds	r3, r7, r4
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	234c      	movs	r3, #76	@ 0x4c
 8002cf4:	001a      	movs	r2, r3
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	f004 fc72 	bl	80075e0 <memset>
  if(huart->Instance==USART1)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a49      	ldr	r2, [pc, #292]	@ (8002e28 <HAL_UART_MspInit+0x154>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d146      	bne.n	8002d94 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002d06:	193b      	adds	r3, r7, r4
 8002d08:	2201      	movs	r2, #1
 8002d0a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002d0c:	193b      	adds	r3, r7, r4
 8002d0e:	2200      	movs	r2, #0
 8002d10:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d12:	193b      	adds	r3, r7, r4
 8002d14:	0018      	movs	r0, r3
 8002d16:	f001 ffc5 	bl	8004ca4 <HAL_RCCEx_PeriphCLKConfig>
 8002d1a:	1e03      	subs	r3, r0, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002d1e:	f7ff ff8b 	bl	8002c38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d22:	4b42      	ldr	r3, [pc, #264]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002d24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d26:	4b41      	ldr	r3, [pc, #260]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002d28:	2180      	movs	r1, #128	@ 0x80
 8002d2a:	01c9      	lsls	r1, r1, #7
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d30:	4b3e      	ldr	r3, [pc, #248]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002d32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d34:	2380      	movs	r3, #128	@ 0x80
 8002d36:	01db      	lsls	r3, r3, #7
 8002d38:	4013      	ands	r3, r2
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d3e:	4b3b      	ldr	r3, [pc, #236]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002d40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d42:	4b3a      	ldr	r3, [pc, #232]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002d44:	2104      	movs	r1, #4
 8002d46:	430a      	orrs	r2, r1
 8002d48:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d4a:	4b38      	ldr	r3, [pc, #224]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002d4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d4e:	2204      	movs	r2, #4
 8002d50:	4013      	ands	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002d56:	2164      	movs	r1, #100	@ 0x64
 8002d58:	187b      	adds	r3, r7, r1
 8002d5a:	2230      	movs	r2, #48	@ 0x30
 8002d5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5e:	187b      	adds	r3, r7, r1
 8002d60:	2202      	movs	r2, #2
 8002d62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d64:	187b      	adds	r3, r7, r1
 8002d66:	2200      	movs	r2, #0
 8002d68:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d6a:	187b      	adds	r3, r7, r1
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002d70:	187b      	adds	r3, r7, r1
 8002d72:	2201      	movs	r2, #1
 8002d74:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d76:	187b      	adds	r3, r7, r1
 8002d78:	4a2d      	ldr	r2, [pc, #180]	@ (8002e30 <HAL_UART_MspInit+0x15c>)
 8002d7a:	0019      	movs	r1, r3
 8002d7c:	0010      	movs	r0, r2
 8002d7e:	f001 f897 	bl	8003eb0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d82:	2200      	movs	r2, #0
 8002d84:	2100      	movs	r1, #0
 8002d86:	201b      	movs	r0, #27
 8002d88:	f000 ff98 	bl	8003cbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d8c:	201b      	movs	r0, #27
 8002d8e:	f000 ffaa 	bl	8003ce6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d92:	e044      	b.n	8002e1e <HAL_UART_MspInit+0x14a>
  else if(huart->Instance==USART2)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a26      	ldr	r2, [pc, #152]	@ (8002e34 <HAL_UART_MspInit+0x160>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d13f      	bne.n	8002e1e <HAL_UART_MspInit+0x14a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002d9e:	2118      	movs	r1, #24
 8002da0:	187b      	adds	r3, r7, r1
 8002da2:	2202      	movs	r2, #2
 8002da4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002da6:	187b      	adds	r3, r7, r1
 8002da8:	2200      	movs	r2, #0
 8002daa:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dac:	187b      	adds	r3, r7, r1
 8002dae:	0018      	movs	r0, r3
 8002db0:	f001 ff78 	bl	8004ca4 <HAL_RCCEx_PeriphCLKConfig>
 8002db4:	1e03      	subs	r3, r0, #0
 8002db6:	d001      	beq.n	8002dbc <HAL_UART_MspInit+0xe8>
      Error_Handler();
 8002db8:	f7ff ff3e 	bl	8002c38 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002dbe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002dc2:	2180      	movs	r1, #128	@ 0x80
 8002dc4:	0289      	lsls	r1, r1, #10
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002dca:	4b18      	ldr	r3, [pc, #96]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002dcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002dce:	2380      	movs	r3, #128	@ 0x80
 8002dd0:	029b      	lsls	r3, r3, #10
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd8:	4b14      	ldr	r3, [pc, #80]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002dda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ddc:	4b13      	ldr	r3, [pc, #76]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002dde:	2101      	movs	r1, #1
 8002de0:	430a      	orrs	r2, r1
 8002de2:	635a      	str	r2, [r3, #52]	@ 0x34
 8002de4:	4b11      	ldr	r3, [pc, #68]	@ (8002e2c <HAL_UART_MspInit+0x158>)
 8002de6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002de8:	2201      	movs	r2, #1
 8002dea:	4013      	ands	r3, r2
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8002df0:	2164      	movs	r1, #100	@ 0x64
 8002df2:	187b      	adds	r3, r7, r1
 8002df4:	220c      	movs	r2, #12
 8002df6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df8:	187b      	adds	r3, r7, r1
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfe:	187b      	adds	r3, r7, r1
 8002e00:	2200      	movs	r2, #0
 8002e02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e04:	187b      	adds	r3, r7, r1
 8002e06:	2200      	movs	r2, #0
 8002e08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002e0a:	187b      	adds	r3, r7, r1
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e10:	187a      	adds	r2, r7, r1
 8002e12:	23a0      	movs	r3, #160	@ 0xa0
 8002e14:	05db      	lsls	r3, r3, #23
 8002e16:	0011      	movs	r1, r2
 8002e18:	0018      	movs	r0, r3
 8002e1a:	f001 f849 	bl	8003eb0 <HAL_GPIO_Init>
}
 8002e1e:	46c0      	nop			@ (mov r8, r8)
 8002e20:	46bd      	mov	sp, r7
 8002e22:	b01f      	add	sp, #124	@ 0x7c
 8002e24:	bd90      	pop	{r4, r7, pc}
 8002e26:	46c0      	nop			@ (mov r8, r8)
 8002e28:	40013800 	.word	0x40013800
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	50000800 	.word	0x50000800
 8002e34:	40004400 	.word	0x40004400

08002e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e3c:	46c0      	nop			@ (mov r8, r8)
 8002e3e:	e7fd      	b.n	8002e3c <NMI_Handler+0x4>

08002e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e44:	46c0      	nop			@ (mov r8, r8)
 8002e46:	e7fd      	b.n	8002e44 <HardFault_Handler+0x4>

08002e48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002e4c:	46c0      	nop			@ (mov r8, r8)
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e56:	46c0      	nop			@ (mov r8, r8)
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e60:	f000 f9ac 	bl	80031bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e64:	46c0      	nop			@ (mov r8, r8)
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  if (USART1->ISR & USART_ISR_RXNE_RXFNE)
 8002e72:	4b20      	ldr	r3, [pc, #128]	@ (8002ef4 <USART1_IRQHandler+0x88>)
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	2220      	movs	r2, #32
 8002e78:	4013      	ands	r3, r2
 8002e7a:	d031      	beq.n	8002ee0 <USART1_IRQHandler+0x74>
  {
    char c = USART1->RDR;
 8002e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef4 <USART1_IRQHandler+0x88>)
 8002e7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e80:	1dfb      	adds	r3, r7, #7
 8002e82:	701a      	strb	r2, [r3, #0]

    while (!(USART2->ISR & USART_ISR_TXE_TXFNF));
 8002e84:	46c0      	nop			@ (mov r8, r8)
 8002e86:	4b1c      	ldr	r3, [pc, #112]	@ (8002ef8 <USART1_IRQHandler+0x8c>)
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	2280      	movs	r2, #128	@ 0x80
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	d0fa      	beq.n	8002e86 <USART1_IRQHandler+0x1a>
    USART2->TDR = c;
 8002e90:	4b19      	ldr	r3, [pc, #100]	@ (8002ef8 <USART1_IRQHandler+0x8c>)
 8002e92:	1dfa      	adds	r2, r7, #7
 8002e94:	7812      	ldrb	r2, [r2, #0]
 8002e96:	629a      	str	r2, [r3, #40]	@ 0x28

    if (c == '\n')
 8002e98:	1dfb      	adds	r3, r7, #7
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b0a      	cmp	r3, #10
 8002e9e:	d10d      	bne.n	8002ebc <USART1_IRQHandler+0x50>
    {
      rx_buf[rx_idx] = '\0';
 8002ea0:	4b16      	ldr	r3, [pc, #88]	@ (8002efc <USART1_IRQHandler+0x90>)
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	001a      	movs	r2, r3
 8002ea8:	4b15      	ldr	r3, [pc, #84]	@ (8002f00 <USART1_IRQHandler+0x94>)
 8002eaa:	2100      	movs	r1, #0
 8002eac:	5499      	strb	r1, [r3, r2]
      rx_idx = 0;
 8002eae:	4b13      	ldr	r3, [pc, #76]	@ (8002efc <USART1_IRQHandler+0x90>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	701a      	strb	r2, [r3, #0]

      message_received = true;
 8002eb4:	4b13      	ldr	r3, [pc, #76]	@ (8002f04 <USART1_IRQHandler+0x98>)
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	701a      	strb	r2, [r3, #0]
    else if (rx_idx < RX_BUF_SIZE - 1)
    {
      rx_buf[rx_idx++] = c;
    }

    return;
 8002eba:	e016      	b.n	8002eea <USART1_IRQHandler+0x7e>
    else if (rx_idx < RX_BUF_SIZE - 1)
 8002ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8002efc <USART1_IRQHandler+0x90>)
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b3e      	cmp	r3, #62	@ 0x3e
 8002ec4:	d811      	bhi.n	8002eea <USART1_IRQHandler+0x7e>
      rx_buf[rx_idx++] = c;
 8002ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8002efc <USART1_IRQHandler+0x90>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	1c5a      	adds	r2, r3, #1
 8002ece:	b2d1      	uxtb	r1, r2
 8002ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8002efc <USART1_IRQHandler+0x90>)
 8002ed2:	7011      	strb	r1, [r2, #0]
 8002ed4:	0019      	movs	r1, r3
 8002ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8002f00 <USART1_IRQHandler+0x94>)
 8002ed8:	1dfa      	adds	r2, r7, #7
 8002eda:	7812      	ldrb	r2, [r2, #0]
 8002edc:	545a      	strb	r2, [r3, r1]
    return;
 8002ede:	e004      	b.n	8002eea <USART1_IRQHandler+0x7e>
  }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ee0:	4b09      	ldr	r3, [pc, #36]	@ (8002f08 <USART1_IRQHandler+0x9c>)
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	f002 f970 	bl	80051c8 <HAL_UART_IRQHandler>
 8002ee8:	e000      	b.n	8002eec <USART1_IRQHandler+0x80>
    return;
 8002eea:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002eec:	46bd      	mov	sp, r7
 8002eee:	b002      	add	sp, #8
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	46c0      	nop			@ (mov r8, r8)
 8002ef4:	40013800 	.word	0x40013800
 8002ef8:	40004400 	.word	0x40004400
 8002efc:	200003bc 	.word	0x200003bc
 8002f00:	2000037c 	.word	0x2000037c
 8002f04:	200003c8 	.word	0x200003c8
 8002f08:	20000254 	.word	0x20000254

08002f0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  return 1;
 8002f10:	2301      	movs	r3, #1
}
 8002f12:	0018      	movs	r0, r3
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <_kill>:

int _kill(int pid, int sig)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f22:	f004 fbb7 	bl	8007694 <__errno>
 8002f26:	0003      	movs	r3, r0
 8002f28:	2216      	movs	r2, #22
 8002f2a:	601a      	str	r2, [r3, #0]
  return -1;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	425b      	negs	r3, r3
}
 8002f30:	0018      	movs	r0, r3
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b002      	add	sp, #8
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <_exit>:

void _exit (int status)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f40:	2301      	movs	r3, #1
 8002f42:	425a      	negs	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	0011      	movs	r1, r2
 8002f48:	0018      	movs	r0, r3
 8002f4a:	f7ff ffe5 	bl	8002f18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f4e:	46c0      	nop			@ (mov r8, r8)
 8002f50:	e7fd      	b.n	8002f4e <_exit+0x16>

08002f52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b086      	sub	sp, #24
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	60f8      	str	r0, [r7, #12]
 8002f5a:	60b9      	str	r1, [r7, #8]
 8002f5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f5e:	2300      	movs	r3, #0
 8002f60:	617b      	str	r3, [r7, #20]
 8002f62:	e00a      	b.n	8002f7a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f64:	e000      	b.n	8002f68 <_read+0x16>
 8002f66:	bf00      	nop
 8002f68:	0001      	movs	r1, r0
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	1c5a      	adds	r2, r3, #1
 8002f6e:	60ba      	str	r2, [r7, #8]
 8002f70:	b2ca      	uxtb	r2, r1
 8002f72:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	3301      	adds	r3, #1
 8002f78:	617b      	str	r3, [r7, #20]
 8002f7a:	697a      	ldr	r2, [r7, #20]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	dbf0      	blt.n	8002f64 <_read+0x12>
  }

  return len;
 8002f82:	687b      	ldr	r3, [r7, #4]
}
 8002f84:	0018      	movs	r0, r3
 8002f86:	46bd      	mov	sp, r7
 8002f88:	b006      	add	sp, #24
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f98:	2300      	movs	r3, #0
 8002f9a:	617b      	str	r3, [r7, #20]
 8002f9c:	e009      	b.n	8002fb2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	1c5a      	adds	r2, r3, #1
 8002fa2:	60ba      	str	r2, [r7, #8]
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	e000      	b.n	8002fac <_write+0x20>
 8002faa:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	617b      	str	r3, [r7, #20]
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	dbf1      	blt.n	8002f9e <_write+0x12>
  }
  return len;
 8002fba:	687b      	ldr	r3, [r7, #4]
}
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	b006      	add	sp, #24
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <_close>:

int _close(int file)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	425b      	negs	r3, r3
}
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	b002      	add	sp, #8
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	2280      	movs	r2, #128	@ 0x80
 8002fe6:	0192      	lsls	r2, r2, #6
 8002fe8:	605a      	str	r2, [r3, #4]
  return 0;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	0018      	movs	r0, r3
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	b002      	add	sp, #8
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <_isatty>:

int _isatty(int file)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ffc:	2301      	movs	r3, #1
}
 8002ffe:	0018      	movs	r0, r3
 8003000:	46bd      	mov	sp, r7
 8003002:	b002      	add	sp, #8
 8003004:	bd80      	pop	{r7, pc}

08003006 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b084      	sub	sp, #16
 800300a:	af00      	add	r7, sp, #0
 800300c:	60f8      	str	r0, [r7, #12]
 800300e:	60b9      	str	r1, [r7, #8]
 8003010:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003012:	2300      	movs	r3, #0
}
 8003014:	0018      	movs	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	b004      	add	sp, #16
 800301a:	bd80      	pop	{r7, pc}

0800301c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003024:	4a14      	ldr	r2, [pc, #80]	@ (8003078 <_sbrk+0x5c>)
 8003026:	4b15      	ldr	r3, [pc, #84]	@ (800307c <_sbrk+0x60>)
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003030:	4b13      	ldr	r3, [pc, #76]	@ (8003080 <_sbrk+0x64>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d102      	bne.n	800303e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003038:	4b11      	ldr	r3, [pc, #68]	@ (8003080 <_sbrk+0x64>)
 800303a:	4a12      	ldr	r2, [pc, #72]	@ (8003084 <_sbrk+0x68>)
 800303c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800303e:	4b10      	ldr	r3, [pc, #64]	@ (8003080 <_sbrk+0x64>)
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	18d3      	adds	r3, r2, r3
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	429a      	cmp	r2, r3
 800304a:	d207      	bcs.n	800305c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800304c:	f004 fb22 	bl	8007694 <__errno>
 8003050:	0003      	movs	r3, r0
 8003052:	220c      	movs	r2, #12
 8003054:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003056:	2301      	movs	r3, #1
 8003058:	425b      	negs	r3, r3
 800305a:	e009      	b.n	8003070 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800305c:	4b08      	ldr	r3, [pc, #32]	@ (8003080 <_sbrk+0x64>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003062:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <_sbrk+0x64>)
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	18d2      	adds	r2, r2, r3
 800306a:	4b05      	ldr	r3, [pc, #20]	@ (8003080 <_sbrk+0x64>)
 800306c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800306e:	68fb      	ldr	r3, [r7, #12]
}
 8003070:	0018      	movs	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	b006      	add	sp, #24
 8003076:	bd80      	pop	{r7, pc}
 8003078:	20024000 	.word	0x20024000
 800307c:	00000400 	.word	0x00000400
 8003080:	200003cc 	.word	0x200003cc
 8003084:	20000520 	.word	0x20000520

08003088 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800308c:	46c0      	nop			@ (mov r8, r8)
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
	...

08003094 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003094:	480d      	ldr	r0, [pc, #52]	@ (80030cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003096:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003098:	f7ff fff6 	bl	8003088 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800309c:	480c      	ldr	r0, [pc, #48]	@ (80030d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800309e:	490d      	ldr	r1, [pc, #52]	@ (80030d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80030a0:	4a0d      	ldr	r2, [pc, #52]	@ (80030d8 <LoopForever+0xe>)
  movs r3, #0
 80030a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030a4:	e002      	b.n	80030ac <LoopCopyDataInit>

080030a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030aa:	3304      	adds	r3, #4

080030ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030b0:	d3f9      	bcc.n	80030a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030b2:	4a0a      	ldr	r2, [pc, #40]	@ (80030dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80030b4:	4c0a      	ldr	r4, [pc, #40]	@ (80030e0 <LoopForever+0x16>)
  movs r3, #0
 80030b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030b8:	e001      	b.n	80030be <LoopFillZerobss>

080030ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030bc:	3204      	adds	r2, #4

080030be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030c0:	d3fb      	bcc.n	80030ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80030c2:	f004 faed 	bl	80076a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80030c6:	f7ff fb93 	bl	80027f0 <main>

080030ca <LoopForever>:

LoopForever:
  b LoopForever
 80030ca:	e7fe      	b.n	80030ca <LoopForever>
  ldr   r0, =_estack
 80030cc:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80030d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030d4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80030d8:	0800bcac 	.word	0x0800bcac
  ldr r2, =_sbss
 80030dc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80030e0:	20000520 	.word	0x20000520

080030e4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030e4:	e7fe      	b.n	80030e4 <ADC1_COMP_IRQHandler>
	...

080030e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80030ee:	1dfb      	adds	r3, r7, #7
 80030f0:	2200      	movs	r2, #0
 80030f2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003124 <HAL_Init+0x3c>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003124 <HAL_Init+0x3c>)
 80030fa:	2180      	movs	r1, #128	@ 0x80
 80030fc:	0049      	lsls	r1, r1, #1
 80030fe:	430a      	orrs	r2, r1
 8003100:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003102:	2000      	movs	r0, #0
 8003104:	f000 f810 	bl	8003128 <HAL_InitTick>
 8003108:	1e03      	subs	r3, r0, #0
 800310a:	d003      	beq.n	8003114 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800310c:	1dfb      	adds	r3, r7, #7
 800310e:	2201      	movs	r2, #1
 8003110:	701a      	strb	r2, [r3, #0]
 8003112:	e001      	b.n	8003118 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003114:	f7ff fd96 	bl	8002c44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003118:	1dfb      	adds	r3, r7, #7
 800311a:	781b      	ldrb	r3, [r3, #0]
}
 800311c:	0018      	movs	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	b002      	add	sp, #8
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40022000 	.word	0x40022000

08003128 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003128:	b590      	push	{r4, r7, lr}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003130:	230f      	movs	r3, #15
 8003132:	18fb      	adds	r3, r7, r3
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003138:	4b1d      	ldr	r3, [pc, #116]	@ (80031b0 <HAL_InitTick+0x88>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d02b      	beq.n	8003198 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003140:	4b1c      	ldr	r3, [pc, #112]	@ (80031b4 <HAL_InitTick+0x8c>)
 8003142:	681c      	ldr	r4, [r3, #0]
 8003144:	4b1a      	ldr	r3, [pc, #104]	@ (80031b0 <HAL_InitTick+0x88>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	0019      	movs	r1, r3
 800314a:	23fa      	movs	r3, #250	@ 0xfa
 800314c:	0098      	lsls	r0, r3, #2
 800314e:	f7fc fff5 	bl	800013c <__udivsi3>
 8003152:	0003      	movs	r3, r0
 8003154:	0019      	movs	r1, r3
 8003156:	0020      	movs	r0, r4
 8003158:	f7fc fff0 	bl	800013c <__udivsi3>
 800315c:	0003      	movs	r3, r0
 800315e:	0018      	movs	r0, r3
 8003160:	f000 fdd1 	bl	8003d06 <HAL_SYSTICK_Config>
 8003164:	1e03      	subs	r3, r0, #0
 8003166:	d112      	bne.n	800318e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b03      	cmp	r3, #3
 800316c:	d80a      	bhi.n	8003184 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	2301      	movs	r3, #1
 8003172:	425b      	negs	r3, r3
 8003174:	2200      	movs	r2, #0
 8003176:	0018      	movs	r0, r3
 8003178:	f000 fda0 	bl	8003cbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800317c:	4b0e      	ldr	r3, [pc, #56]	@ (80031b8 <HAL_InitTick+0x90>)
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	601a      	str	r2, [r3, #0]
 8003182:	e00d      	b.n	80031a0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003184:	230f      	movs	r3, #15
 8003186:	18fb      	adds	r3, r7, r3
 8003188:	2201      	movs	r2, #1
 800318a:	701a      	strb	r2, [r3, #0]
 800318c:	e008      	b.n	80031a0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800318e:	230f      	movs	r3, #15
 8003190:	18fb      	adds	r3, r7, r3
 8003192:	2201      	movs	r2, #1
 8003194:	701a      	strb	r2, [r3, #0]
 8003196:	e003      	b.n	80031a0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003198:	230f      	movs	r3, #15
 800319a:	18fb      	adds	r3, r7, r3
 800319c:	2201      	movs	r2, #1
 800319e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80031a0:	230f      	movs	r3, #15
 80031a2:	18fb      	adds	r3, r7, r3
 80031a4:	781b      	ldrb	r3, [r3, #0]
}
 80031a6:	0018      	movs	r0, r3
 80031a8:	46bd      	mov	sp, r7
 80031aa:	b005      	add	sp, #20
 80031ac:	bd90      	pop	{r4, r7, pc}
 80031ae:	46c0      	nop			@ (mov r8, r8)
 80031b0:	20000008 	.word	0x20000008
 80031b4:	20000000 	.word	0x20000000
 80031b8:	20000004 	.word	0x20000004

080031bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80031c0:	4b05      	ldr	r3, [pc, #20]	@ (80031d8 <HAL_IncTick+0x1c>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	001a      	movs	r2, r3
 80031c6:	4b05      	ldr	r3, [pc, #20]	@ (80031dc <HAL_IncTick+0x20>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	18d2      	adds	r2, r2, r3
 80031cc:	4b03      	ldr	r3, [pc, #12]	@ (80031dc <HAL_IncTick+0x20>)
 80031ce:	601a      	str	r2, [r3, #0]
}
 80031d0:	46c0      	nop			@ (mov r8, r8)
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	46c0      	nop			@ (mov r8, r8)
 80031d8:	20000008 	.word	0x20000008
 80031dc:	200003d0 	.word	0x200003d0

080031e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  return uwTick;
 80031e4:	4b02      	ldr	r3, [pc, #8]	@ (80031f0 <HAL_GetTick+0x10>)
 80031e6:	681b      	ldr	r3, [r3, #0]
}
 80031e8:	0018      	movs	r0, r3
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	46c0      	nop			@ (mov r8, r8)
 80031f0:	200003d0 	.word	0x200003d0

080031f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031fc:	f7ff fff0 	bl	80031e0 <HAL_GetTick>
 8003200:	0003      	movs	r3, r0
 8003202:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	3301      	adds	r3, #1
 800320c:	d005      	beq.n	800321a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800320e:	4b0a      	ldr	r3, [pc, #40]	@ (8003238 <HAL_Delay+0x44>)
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	001a      	movs	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	189b      	adds	r3, r3, r2
 8003218:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800321a:	46c0      	nop			@ (mov r8, r8)
 800321c:	f7ff ffe0 	bl	80031e0 <HAL_GetTick>
 8003220:	0002      	movs	r2, r0
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	429a      	cmp	r2, r3
 800322a:	d8f7      	bhi.n	800321c <HAL_Delay+0x28>
  {
  }
}
 800322c:	46c0      	nop			@ (mov r8, r8)
 800322e:	46c0      	nop			@ (mov r8, r8)
 8003230:	46bd      	mov	sp, r7
 8003232:	b004      	add	sp, #16
 8003234:	bd80      	pop	{r7, pc}
 8003236:	46c0      	nop			@ (mov r8, r8)
 8003238:	20000008 	.word	0x20000008

0800323c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003244:	4b06      	ldr	r3, [pc, #24]	@ (8003260 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a06      	ldr	r2, [pc, #24]	@ (8003264 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800324a:	4013      	ands	r3, r2
 800324c:	0019      	movs	r1, r3
 800324e:	4b04      	ldr	r3, [pc, #16]	@ (8003260 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	430a      	orrs	r2, r1
 8003254:	601a      	str	r2, [r3, #0]
}
 8003256:	46c0      	nop			@ (mov r8, r8)
 8003258:	46bd      	mov	sp, r7
 800325a:	b002      	add	sp, #8
 800325c:	bd80      	pop	{r7, pc}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	40010000 	.word	0x40010000
 8003264:	fffff9ff 	.word	0xfffff9ff

08003268 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a05      	ldr	r2, [pc, #20]	@ (800328c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003278:	401a      	ands	r2, r3
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	431a      	orrs	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	601a      	str	r2, [r3, #0]
}
 8003282:	46c0      	nop			@ (mov r8, r8)
 8003284:	46bd      	mov	sp, r7
 8003286:	b002      	add	sp, #8
 8003288:	bd80      	pop	{r7, pc}
 800328a:	46c0      	nop			@ (mov r8, r8)
 800328c:	fe3fffff 	.word	0xfe3fffff

08003290 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	23e0      	movs	r3, #224	@ 0xe0
 800329e:	045b      	lsls	r3, r3, #17
 80032a0:	4013      	ands	r3, r2
}
 80032a2:	0018      	movs	r0, r3
 80032a4:	46bd      	mov	sp, r7
 80032a6:	b002      	add	sp, #8
 80032a8:	bd80      	pop	{r7, pc}

080032aa <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b084      	sub	sp, #16
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	60f8      	str	r0, [r7, #12]
 80032b2:	60b9      	str	r1, [r7, #8]
 80032b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	2104      	movs	r1, #4
 80032be:	400a      	ands	r2, r1
 80032c0:	2107      	movs	r1, #7
 80032c2:	4091      	lsls	r1, r2
 80032c4:	000a      	movs	r2, r1
 80032c6:	43d2      	mvns	r2, r2
 80032c8:	401a      	ands	r2, r3
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	2104      	movs	r1, #4
 80032ce:	400b      	ands	r3, r1
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4099      	lsls	r1, r3
 80032d4:	000b      	movs	r3, r1
 80032d6:	431a      	orrs	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80032dc:	46c0      	nop			@ (mov r8, r8)
 80032de:	46bd      	mov	sp, r7
 80032e0:	b004      	add	sp, #16
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	2104      	movs	r1, #4
 80032f6:	400a      	ands	r2, r1
 80032f8:	2107      	movs	r1, #7
 80032fa:	4091      	lsls	r1, r2
 80032fc:	000a      	movs	r2, r1
 80032fe:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	2104      	movs	r1, #4
 8003304:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003306:	40da      	lsrs	r2, r3
 8003308:	0013      	movs	r3, r2
}
 800330a:	0018      	movs	r0, r3
 800330c:	46bd      	mov	sp, r7
 800330e:	b002      	add	sp, #8
 8003310:	bd80      	pop	{r7, pc}

08003312 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b084      	sub	sp, #16
 8003316:	af00      	add	r7, sp, #0
 8003318:	60f8      	str	r0, [r7, #12]
 800331a:	60b9      	str	r1, [r7, #8]
 800331c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	211f      	movs	r1, #31
 8003326:	400a      	ands	r2, r1
 8003328:	210f      	movs	r1, #15
 800332a:	4091      	lsls	r1, r2
 800332c:	000a      	movs	r2, r1
 800332e:	43d2      	mvns	r2, r2
 8003330:	401a      	ands	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	0e9b      	lsrs	r3, r3, #26
 8003336:	210f      	movs	r1, #15
 8003338:	4019      	ands	r1, r3
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	201f      	movs	r0, #31
 800333e:	4003      	ands	r3, r0
 8003340:	4099      	lsls	r1, r3
 8003342:	000b      	movs	r3, r1
 8003344:	431a      	orrs	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800334a:	46c0      	nop			@ (mov r8, r8)
 800334c:	46bd      	mov	sp, r7
 800334e:	b004      	add	sp, #16
 8003350:	bd80      	pop	{r7, pc}

08003352 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
 800335a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	035b      	lsls	r3, r3, #13
 8003364:	0b5b      	lsrs	r3, r3, #13
 8003366:	431a      	orrs	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800336c:	46c0      	nop			@ (mov r8, r8)
 800336e:	46bd      	mov	sp, r7
 8003370:	b002      	add	sp, #8
 8003372:	bd80      	pop	{r7, pc}

08003374 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	0352      	lsls	r2, r2, #13
 8003386:	0b52      	lsrs	r2, r2, #13
 8003388:	43d2      	mvns	r2, r2
 800338a:	401a      	ands	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003390:	46c0      	nop			@ (mov r8, r8)
 8003392:	46bd      	mov	sp, r7
 8003394:	b002      	add	sp, #8
 8003396:	bd80      	pop	{r7, pc}

08003398 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	695b      	ldr	r3, [r3, #20]
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	0212      	lsls	r2, r2, #8
 80033ac:	43d2      	mvns	r2, r2
 80033ae:	401a      	ands	r2, r3
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	021b      	lsls	r3, r3, #8
 80033b4:	6879      	ldr	r1, [r7, #4]
 80033b6:	400b      	ands	r3, r1
 80033b8:	4904      	ldr	r1, [pc, #16]	@ (80033cc <LL_ADC_SetChannelSamplingTime+0x34>)
 80033ba:	400b      	ands	r3, r1
 80033bc:	431a      	orrs	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80033c2:	46c0      	nop			@ (mov r8, r8)
 80033c4:	46bd      	mov	sp, r7
 80033c6:	b004      	add	sp, #16
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	46c0      	nop			@ (mov r8, r8)
 80033cc:	07ffff00 	.word	0x07ffff00

080033d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	4a05      	ldr	r2, [pc, #20]	@ (80033f4 <LL_ADC_EnableInternalRegulator+0x24>)
 80033de:	4013      	ands	r3, r2
 80033e0:	2280      	movs	r2, #128	@ 0x80
 80033e2:	0552      	lsls	r2, r2, #21
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80033ea:	46c0      	nop			@ (mov r8, r8)
 80033ec:	46bd      	mov	sp, r7
 80033ee:	b002      	add	sp, #8
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	46c0      	nop			@ (mov r8, r8)
 80033f4:	6fffffe8 	.word	0x6fffffe8

080033f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	2380      	movs	r3, #128	@ 0x80
 8003406:	055b      	lsls	r3, r3, #21
 8003408:	401a      	ands	r2, r3
 800340a:	2380      	movs	r3, #128	@ 0x80
 800340c:	055b      	lsls	r3, r3, #21
 800340e:	429a      	cmp	r2, r3
 8003410:	d101      	bne.n	8003416 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003412:	2301      	movs	r3, #1
 8003414:	e000      	b.n	8003418 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8003416:	2300      	movs	r3, #0
}
 8003418:	0018      	movs	r0, r3
 800341a:	46bd      	mov	sp, r7
 800341c:	b002      	add	sp, #8
 800341e:	bd80      	pop	{r7, pc}

08003420 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	2201      	movs	r2, #1
 800342e:	4013      	ands	r3, r2
 8003430:	2b01      	cmp	r3, #1
 8003432:	d101      	bne.n	8003438 <LL_ADC_IsEnabled+0x18>
 8003434:	2301      	movs	r3, #1
 8003436:	e000      	b.n	800343a <LL_ADC_IsEnabled+0x1a>
 8003438:	2300      	movs	r3, #0
}
 800343a:	0018      	movs	r0, r3
 800343c:	46bd      	mov	sp, r7
 800343e:	b002      	add	sp, #8
 8003440:	bd80      	pop	{r7, pc}

08003442 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b082      	sub	sp, #8
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2204      	movs	r2, #4
 8003450:	4013      	ands	r3, r2
 8003452:	2b04      	cmp	r3, #4
 8003454:	d101      	bne.n	800345a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800345a:	2300      	movs	r3, #0
}
 800345c:	0018      	movs	r0, r3
 800345e:	46bd      	mov	sp, r7
 8003460:	b002      	add	sp, #8
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b088      	sub	sp, #32
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800346c:	231f      	movs	r3, #31
 800346e:	18fb      	adds	r3, r7, r3
 8003470:	2200      	movs	r2, #0
 8003472:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8003474:	2300      	movs	r3, #0
 8003476:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8003478:	2300      	movs	r3, #0
 800347a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800347c:	2300      	movs	r3, #0
 800347e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e17f      	b.n	800378a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10a      	bne.n	80034a8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	0018      	movs	r0, r3
 8003496:	f7ff fbfd 	bl	8002c94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2254      	movs	r2, #84	@ 0x54
 80034a4:	2100      	movs	r1, #0
 80034a6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	0018      	movs	r0, r3
 80034ae:	f7ff ffa3 	bl	80033f8 <LL_ADC_IsInternalRegulatorEnabled>
 80034b2:	1e03      	subs	r3, r0, #0
 80034b4:	d115      	bne.n	80034e2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	0018      	movs	r0, r3
 80034bc:	f7ff ff88 	bl	80033d0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034c0:	4bb4      	ldr	r3, [pc, #720]	@ (8003794 <HAL_ADC_Init+0x330>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	49b4      	ldr	r1, [pc, #720]	@ (8003798 <HAL_ADC_Init+0x334>)
 80034c6:	0018      	movs	r0, r3
 80034c8:	f7fc fe38 	bl	800013c <__udivsi3>
 80034cc:	0003      	movs	r3, r0
 80034ce:	3301      	adds	r3, #1
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80034d4:	e002      	b.n	80034dc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	3b01      	subs	r3, #1
 80034da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f9      	bne.n	80034d6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	0018      	movs	r0, r3
 80034e8:	f7ff ff86 	bl	80033f8 <LL_ADC_IsInternalRegulatorEnabled>
 80034ec:	1e03      	subs	r3, r0, #0
 80034ee:	d10f      	bne.n	8003510 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f4:	2210      	movs	r2, #16
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003500:	2201      	movs	r2, #1
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003508:	231f      	movs	r3, #31
 800350a:	18fb      	adds	r3, r7, r3
 800350c:	2201      	movs	r2, #1
 800350e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	0018      	movs	r0, r3
 8003516:	f7ff ff94 	bl	8003442 <LL_ADC_REG_IsConversionOngoing>
 800351a:	0003      	movs	r3, r0
 800351c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003522:	2210      	movs	r2, #16
 8003524:	4013      	ands	r3, r2
 8003526:	d000      	beq.n	800352a <HAL_ADC_Init+0xc6>
 8003528:	e122      	b.n	8003770 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d000      	beq.n	8003532 <HAL_ADC_Init+0xce>
 8003530:	e11e      	b.n	8003770 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003536:	4a99      	ldr	r2, [pc, #612]	@ (800379c <HAL_ADC_Init+0x338>)
 8003538:	4013      	ands	r3, r2
 800353a:	2202      	movs	r2, #2
 800353c:	431a      	orrs	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	0018      	movs	r0, r3
 8003548:	f7ff ff6a 	bl	8003420 <LL_ADC_IsEnabled>
 800354c:	1e03      	subs	r3, r0, #0
 800354e:	d000      	beq.n	8003552 <HAL_ADC_Init+0xee>
 8003550:	e0ad      	b.n	80036ae <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	7e1b      	ldrb	r3, [r3, #24]
 800355a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800355c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	7e5b      	ldrb	r3, [r3, #25]
 8003562:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003564:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	7e9b      	ldrb	r3, [r3, #26]
 800356a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800356c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003572:	2b00      	cmp	r3, #0
 8003574:	d002      	beq.n	800357c <HAL_ADC_Init+0x118>
 8003576:	2380      	movs	r3, #128	@ 0x80
 8003578:	015b      	lsls	r3, r3, #5
 800357a:	e000      	b.n	800357e <HAL_ADC_Init+0x11a>
 800357c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800357e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003584:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	2b00      	cmp	r3, #0
 800358c:	da04      	bge.n	8003598 <HAL_ADC_Init+0x134>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	085b      	lsrs	r3, r3, #1
 8003596:	e001      	b.n	800359c <HAL_ADC_Init+0x138>
 8003598:	2380      	movs	r3, #128	@ 0x80
 800359a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800359c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	212c      	movs	r1, #44	@ 0x2c
 80035a2:	5c5b      	ldrb	r3, [r3, r1]
 80035a4:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80035a6:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2220      	movs	r2, #32
 80035b2:	5c9b      	ldrb	r3, [r3, r2]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d115      	bne.n	80035e4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	7e9b      	ldrb	r3, [r3, #26]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d105      	bne.n	80035cc <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	2280      	movs	r2, #128	@ 0x80
 80035c4:	0252      	lsls	r2, r2, #9
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
 80035ca:	e00b      	b.n	80035e4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d0:	2220      	movs	r2, #32
 80035d2:	431a      	orrs	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035dc:	2201      	movs	r2, #1
 80035de:	431a      	orrs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00a      	beq.n	8003602 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035f0:	23e0      	movs	r3, #224	@ 0xe0
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80035fa:	4313      	orrs	r3, r2
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	4313      	orrs	r3, r2
 8003600:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	4a65      	ldr	r2, [pc, #404]	@ (80037a0 <HAL_ADC_Init+0x33c>)
 800360a:	4013      	ands	r3, r2
 800360c:	0019      	movs	r1, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	430a      	orrs	r2, r1
 8003616:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	0f9b      	lsrs	r3, r3, #30
 800361e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003624:	4313      	orrs	r3, r2
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	4313      	orrs	r3, r2
 800362a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	223c      	movs	r2, #60	@ 0x3c
 8003630:	5c9b      	ldrb	r3, [r3, r2]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d111      	bne.n	800365a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	0f9b      	lsrs	r3, r3, #30
 800363c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003642:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8003648:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800364e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	4313      	orrs	r3, r2
 8003654:	2201      	movs	r2, #1
 8003656:	4313      	orrs	r3, r2
 8003658:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	4a50      	ldr	r2, [pc, #320]	@ (80037a4 <HAL_ADC_Init+0x340>)
 8003662:	4013      	ands	r3, r2
 8003664:	0019      	movs	r1, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	430a      	orrs	r2, r1
 800366e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	23c0      	movs	r3, #192	@ 0xc0
 8003676:	061b      	lsls	r3, r3, #24
 8003678:	429a      	cmp	r2, r3
 800367a:	d018      	beq.n	80036ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003680:	2380      	movs	r3, #128	@ 0x80
 8003682:	05db      	lsls	r3, r3, #23
 8003684:	429a      	cmp	r2, r3
 8003686:	d012      	beq.n	80036ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800368c:	2380      	movs	r3, #128	@ 0x80
 800368e:	061b      	lsls	r3, r3, #24
 8003690:	429a      	cmp	r2, r3
 8003692:	d00c      	beq.n	80036ae <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8003694:	4b44      	ldr	r3, [pc, #272]	@ (80037a8 <HAL_ADC_Init+0x344>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a44      	ldr	r2, [pc, #272]	@ (80037ac <HAL_ADC_Init+0x348>)
 800369a:	4013      	ands	r3, r2
 800369c:	0019      	movs	r1, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	23f0      	movs	r3, #240	@ 0xf0
 80036a4:	039b      	lsls	r3, r3, #14
 80036a6:	401a      	ands	r2, r3
 80036a8:	4b3f      	ldr	r3, [pc, #252]	@ (80037a8 <HAL_ADC_Init+0x344>)
 80036aa:	430a      	orrs	r2, r1
 80036ac:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6818      	ldr	r0, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b6:	001a      	movs	r2, r3
 80036b8:	2100      	movs	r1, #0
 80036ba:	f7ff fdf6 	bl	80032aa <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6818      	ldr	r0, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c6:	493a      	ldr	r1, [pc, #232]	@ (80037b0 <HAL_ADC_Init+0x34c>)
 80036c8:	001a      	movs	r2, r3
 80036ca:	f7ff fdee 	bl	80032aa <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d109      	bne.n	80036ea <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2110      	movs	r1, #16
 80036e2:	4249      	negs	r1, r1
 80036e4:	430a      	orrs	r2, r1
 80036e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80036e8:	e018      	b.n	800371c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691a      	ldr	r2, [r3, #16]
 80036ee:	2380      	movs	r3, #128	@ 0x80
 80036f0:	039b      	lsls	r3, r3, #14
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d112      	bne.n	800371c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	69db      	ldr	r3, [r3, #28]
 8003700:	3b01      	subs	r3, #1
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	221c      	movs	r2, #28
 8003706:	4013      	ands	r3, r2
 8003708:	2210      	movs	r2, #16
 800370a:	4252      	negs	r2, r2
 800370c:	409a      	lsls	r2, r3
 800370e:	0011      	movs	r1, r2
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	430a      	orrs	r2, r1
 800371a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2100      	movs	r1, #0
 8003722:	0018      	movs	r0, r3
 8003724:	f7ff fdde 	bl	80032e4 <LL_ADC_GetSamplingTimeCommonChannels>
 8003728:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800372e:	429a      	cmp	r2, r3
 8003730:	d10b      	bne.n	800374a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373c:	2203      	movs	r2, #3
 800373e:	4393      	bics	r3, r2
 8003740:	2201      	movs	r2, #1
 8003742:	431a      	orrs	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003748:	e01c      	b.n	8003784 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800374e:	2212      	movs	r2, #18
 8003750:	4393      	bics	r3, r2
 8003752:	2210      	movs	r2, #16
 8003754:	431a      	orrs	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800375e:	2201      	movs	r2, #1
 8003760:	431a      	orrs	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003766:	231f      	movs	r3, #31
 8003768:	18fb      	adds	r3, r7, r3
 800376a:	2201      	movs	r2, #1
 800376c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800376e:	e009      	b.n	8003784 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003774:	2210      	movs	r2, #16
 8003776:	431a      	orrs	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800377c:	231f      	movs	r3, #31
 800377e:	18fb      	adds	r3, r7, r3
 8003780:	2201      	movs	r2, #1
 8003782:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003784:	231f      	movs	r3, #31
 8003786:	18fb      	adds	r3, r7, r3
 8003788:	781b      	ldrb	r3, [r3, #0]
}
 800378a:	0018      	movs	r0, r3
 800378c:	46bd      	mov	sp, r7
 800378e:	b008      	add	sp, #32
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			@ (mov r8, r8)
 8003794:	20000000 	.word	0x20000000
 8003798:	00030d40 	.word	0x00030d40
 800379c:	fffffefd 	.word	0xfffffefd
 80037a0:	ffde0201 	.word	0xffde0201
 80037a4:	1ffffc02 	.word	0x1ffffc02
 80037a8:	40012708 	.word	0x40012708
 80037ac:	ffc3ffff 	.word	0xffc3ffff
 80037b0:	07ffff04 	.word	0x07ffff04

080037b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037be:	2317      	movs	r3, #23
 80037c0:	18fb      	adds	r3, r7, r3
 80037c2:	2200      	movs	r2, #0
 80037c4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80037c6:	2300      	movs	r3, #0
 80037c8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2254      	movs	r2, #84	@ 0x54
 80037ce:	5c9b      	ldrb	r3, [r3, r2]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d101      	bne.n	80037d8 <HAL_ADC_ConfigChannel+0x24>
 80037d4:	2302      	movs	r3, #2
 80037d6:	e1c0      	b.n	8003b5a <HAL_ADC_ConfigChannel+0x3a6>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2254      	movs	r2, #84	@ 0x54
 80037dc:	2101      	movs	r1, #1
 80037de:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	0018      	movs	r0, r3
 80037e6:	f7ff fe2c 	bl	8003442 <LL_ADC_REG_IsConversionOngoing>
 80037ea:	1e03      	subs	r3, r0, #0
 80037ec:	d000      	beq.n	80037f0 <HAL_ADC_ConfigChannel+0x3c>
 80037ee:	e1a3      	b.n	8003b38 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d100      	bne.n	80037fa <HAL_ADC_ConfigChannel+0x46>
 80037f8:	e143      	b.n	8003a82 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	2380      	movs	r3, #128	@ 0x80
 8003800:	061b      	lsls	r3, r3, #24
 8003802:	429a      	cmp	r2, r3
 8003804:	d004      	beq.n	8003810 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800380a:	4ac1      	ldr	r2, [pc, #772]	@ (8003b10 <HAL_ADC_ConfigChannel+0x35c>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d108      	bne.n	8003822 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	0019      	movs	r1, r3
 800381a:	0010      	movs	r0, r2
 800381c:	f7ff fd99 	bl	8003352 <LL_ADC_REG_SetSequencerChAdd>
 8003820:	e0c9      	b.n	80039b6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	211f      	movs	r1, #31
 800382c:	400b      	ands	r3, r1
 800382e:	210f      	movs	r1, #15
 8003830:	4099      	lsls	r1, r3
 8003832:	000b      	movs	r3, r1
 8003834:	43db      	mvns	r3, r3
 8003836:	4013      	ands	r3, r2
 8003838:	0019      	movs	r1, r3
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	035b      	lsls	r3, r3, #13
 8003840:	0b5b      	lsrs	r3, r3, #13
 8003842:	d105      	bne.n	8003850 <HAL_ADC_ConfigChannel+0x9c>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	0e9b      	lsrs	r3, r3, #26
 800384a:	221f      	movs	r2, #31
 800384c:	4013      	ands	r3, r2
 800384e:	e098      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2201      	movs	r2, #1
 8003856:	4013      	ands	r3, r2
 8003858:	d000      	beq.n	800385c <HAL_ADC_ConfigChannel+0xa8>
 800385a:	e091      	b.n	8003980 <HAL_ADC_ConfigChannel+0x1cc>
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2202      	movs	r2, #2
 8003862:	4013      	ands	r3, r2
 8003864:	d000      	beq.n	8003868 <HAL_ADC_ConfigChannel+0xb4>
 8003866:	e089      	b.n	800397c <HAL_ADC_ConfigChannel+0x1c8>
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2204      	movs	r2, #4
 800386e:	4013      	ands	r3, r2
 8003870:	d000      	beq.n	8003874 <HAL_ADC_ConfigChannel+0xc0>
 8003872:	e081      	b.n	8003978 <HAL_ADC_ConfigChannel+0x1c4>
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2208      	movs	r2, #8
 800387a:	4013      	ands	r3, r2
 800387c:	d000      	beq.n	8003880 <HAL_ADC_ConfigChannel+0xcc>
 800387e:	e079      	b.n	8003974 <HAL_ADC_ConfigChannel+0x1c0>
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2210      	movs	r2, #16
 8003886:	4013      	ands	r3, r2
 8003888:	d000      	beq.n	800388c <HAL_ADC_ConfigChannel+0xd8>
 800388a:	e071      	b.n	8003970 <HAL_ADC_ConfigChannel+0x1bc>
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2220      	movs	r2, #32
 8003892:	4013      	ands	r3, r2
 8003894:	d000      	beq.n	8003898 <HAL_ADC_ConfigChannel+0xe4>
 8003896:	e069      	b.n	800396c <HAL_ADC_ConfigChannel+0x1b8>
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2240      	movs	r2, #64	@ 0x40
 800389e:	4013      	ands	r3, r2
 80038a0:	d000      	beq.n	80038a4 <HAL_ADC_ConfigChannel+0xf0>
 80038a2:	e061      	b.n	8003968 <HAL_ADC_ConfigChannel+0x1b4>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2280      	movs	r2, #128	@ 0x80
 80038aa:	4013      	ands	r3, r2
 80038ac:	d000      	beq.n	80038b0 <HAL_ADC_ConfigChannel+0xfc>
 80038ae:	e059      	b.n	8003964 <HAL_ADC_ConfigChannel+0x1b0>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	2380      	movs	r3, #128	@ 0x80
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	4013      	ands	r3, r2
 80038ba:	d151      	bne.n	8003960 <HAL_ADC_ConfigChannel+0x1ac>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	2380      	movs	r3, #128	@ 0x80
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4013      	ands	r3, r2
 80038c6:	d149      	bne.n	800395c <HAL_ADC_ConfigChannel+0x1a8>
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	2380      	movs	r3, #128	@ 0x80
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	4013      	ands	r3, r2
 80038d2:	d141      	bne.n	8003958 <HAL_ADC_ConfigChannel+0x1a4>
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	2380      	movs	r3, #128	@ 0x80
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	4013      	ands	r3, r2
 80038de:	d139      	bne.n	8003954 <HAL_ADC_ConfigChannel+0x1a0>
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	2380      	movs	r3, #128	@ 0x80
 80038e6:	015b      	lsls	r3, r3, #5
 80038e8:	4013      	ands	r3, r2
 80038ea:	d131      	bne.n	8003950 <HAL_ADC_ConfigChannel+0x19c>
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	2380      	movs	r3, #128	@ 0x80
 80038f2:	019b      	lsls	r3, r3, #6
 80038f4:	4013      	ands	r3, r2
 80038f6:	d129      	bne.n	800394c <HAL_ADC_ConfigChannel+0x198>
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	2380      	movs	r3, #128	@ 0x80
 80038fe:	01db      	lsls	r3, r3, #7
 8003900:	4013      	ands	r3, r2
 8003902:	d121      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x194>
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	2380      	movs	r3, #128	@ 0x80
 800390a:	021b      	lsls	r3, r3, #8
 800390c:	4013      	ands	r3, r2
 800390e:	d119      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x190>
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	2380      	movs	r3, #128	@ 0x80
 8003916:	025b      	lsls	r3, r3, #9
 8003918:	4013      	ands	r3, r2
 800391a:	d111      	bne.n	8003940 <HAL_ADC_ConfigChannel+0x18c>
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	2380      	movs	r3, #128	@ 0x80
 8003922:	029b      	lsls	r3, r3, #10
 8003924:	4013      	ands	r3, r2
 8003926:	d109      	bne.n	800393c <HAL_ADC_ConfigChannel+0x188>
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	2380      	movs	r3, #128	@ 0x80
 800392e:	02db      	lsls	r3, r3, #11
 8003930:	4013      	ands	r3, r2
 8003932:	d001      	beq.n	8003938 <HAL_ADC_ConfigChannel+0x184>
 8003934:	2312      	movs	r3, #18
 8003936:	e024      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003938:	2300      	movs	r3, #0
 800393a:	e022      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 800393c:	2311      	movs	r3, #17
 800393e:	e020      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003940:	2310      	movs	r3, #16
 8003942:	e01e      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003944:	230f      	movs	r3, #15
 8003946:	e01c      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003948:	230e      	movs	r3, #14
 800394a:	e01a      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 800394c:	230d      	movs	r3, #13
 800394e:	e018      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003950:	230c      	movs	r3, #12
 8003952:	e016      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003954:	230b      	movs	r3, #11
 8003956:	e014      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003958:	230a      	movs	r3, #10
 800395a:	e012      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 800395c:	2309      	movs	r3, #9
 800395e:	e010      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003960:	2308      	movs	r3, #8
 8003962:	e00e      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003964:	2307      	movs	r3, #7
 8003966:	e00c      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003968:	2306      	movs	r3, #6
 800396a:	e00a      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 800396c:	2305      	movs	r3, #5
 800396e:	e008      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003970:	2304      	movs	r3, #4
 8003972:	e006      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003974:	2303      	movs	r3, #3
 8003976:	e004      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003978:	2302      	movs	r3, #2
 800397a:	e002      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 800397c:	2301      	movs	r3, #1
 800397e:	e000      	b.n	8003982 <HAL_ADC_ConfigChannel+0x1ce>
 8003980:	2300      	movs	r3, #0
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	6852      	ldr	r2, [r2, #4]
 8003986:	201f      	movs	r0, #31
 8003988:	4002      	ands	r2, r0
 800398a:	4093      	lsls	r3, r2
 800398c:	000a      	movs	r2, r1
 800398e:	431a      	orrs	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	089b      	lsrs	r3, r3, #2
 800399a:	1c5a      	adds	r2, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	69db      	ldr	r3, [r3, #28]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d808      	bhi.n	80039b6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6818      	ldr	r0, [r3, #0]
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	6859      	ldr	r1, [r3, #4]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	001a      	movs	r2, r3
 80039b2:	f7ff fcae 	bl	8003312 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6818      	ldr	r0, [r3, #0]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	6819      	ldr	r1, [r3, #0]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	001a      	movs	r2, r3
 80039c4:	f7ff fce8 	bl	8003398 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	db00      	blt.n	80039d2 <HAL_ADC_ConfigChannel+0x21e>
 80039d0:	e0bc      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039d2:	4b50      	ldr	r3, [pc, #320]	@ (8003b14 <HAL_ADC_ConfigChannel+0x360>)
 80039d4:	0018      	movs	r0, r3
 80039d6:	f7ff fc5b 	bl	8003290 <LL_ADC_GetCommonPathInternalCh>
 80039da:	0003      	movs	r3, r0
 80039dc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a4d      	ldr	r2, [pc, #308]	@ (8003b18 <HAL_ADC_ConfigChannel+0x364>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d122      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	2380      	movs	r3, #128	@ 0x80
 80039ec:	041b      	lsls	r3, r3, #16
 80039ee:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80039f0:	d11d      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	2280      	movs	r2, #128	@ 0x80
 80039f6:	0412      	lsls	r2, r2, #16
 80039f8:	4313      	orrs	r3, r2
 80039fa:	4a46      	ldr	r2, [pc, #280]	@ (8003b14 <HAL_ADC_ConfigChannel+0x360>)
 80039fc:	0019      	movs	r1, r3
 80039fe:	0010      	movs	r0, r2
 8003a00:	f7ff fc32 	bl	8003268 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a04:	4b45      	ldr	r3, [pc, #276]	@ (8003b1c <HAL_ADC_ConfigChannel+0x368>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4945      	ldr	r1, [pc, #276]	@ (8003b20 <HAL_ADC_ConfigChannel+0x36c>)
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	f7fc fb96 	bl	800013c <__udivsi3>
 8003a10:	0003      	movs	r3, r0
 8003a12:	1c5a      	adds	r2, r3, #1
 8003a14:	0013      	movs	r3, r2
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	189b      	adds	r3, r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a1e:	e002      	b.n	8003a26 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	3b01      	subs	r3, #1
 8003a24:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1f9      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003a2c:	e08e      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a3c      	ldr	r2, [pc, #240]	@ (8003b24 <HAL_ADC_ConfigChannel+0x370>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d10e      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	2380      	movs	r3, #128	@ 0x80
 8003a3c:	045b      	lsls	r3, r3, #17
 8003a3e:	4013      	ands	r3, r2
 8003a40:	d109      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	2280      	movs	r2, #128	@ 0x80
 8003a46:	0452      	lsls	r2, r2, #17
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	4a32      	ldr	r2, [pc, #200]	@ (8003b14 <HAL_ADC_ConfigChannel+0x360>)
 8003a4c:	0019      	movs	r1, r3
 8003a4e:	0010      	movs	r0, r2
 8003a50:	f7ff fc0a 	bl	8003268 <LL_ADC_SetCommonPathInternalCh>
 8003a54:	e07a      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a33      	ldr	r2, [pc, #204]	@ (8003b28 <HAL_ADC_ConfigChannel+0x374>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d000      	beq.n	8003a62 <HAL_ADC_ConfigChannel+0x2ae>
 8003a60:	e074      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	2380      	movs	r3, #128	@ 0x80
 8003a66:	03db      	lsls	r3, r3, #15
 8003a68:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003a6a:	d000      	beq.n	8003a6e <HAL_ADC_ConfigChannel+0x2ba>
 8003a6c:	e06e      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	2280      	movs	r2, #128	@ 0x80
 8003a72:	03d2      	lsls	r2, r2, #15
 8003a74:	4313      	orrs	r3, r2
 8003a76:	4a27      	ldr	r2, [pc, #156]	@ (8003b14 <HAL_ADC_ConfigChannel+0x360>)
 8003a78:	0019      	movs	r1, r3
 8003a7a:	0010      	movs	r0, r2
 8003a7c:	f7ff fbf4 	bl	8003268 <LL_ADC_SetCommonPathInternalCh>
 8003a80:	e064      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	691a      	ldr	r2, [r3, #16]
 8003a86:	2380      	movs	r3, #128	@ 0x80
 8003a88:	061b      	lsls	r3, r3, #24
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d004      	beq.n	8003a98 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003a92:	4a1f      	ldr	r2, [pc, #124]	@ (8003b10 <HAL_ADC_ConfigChannel+0x35c>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d107      	bne.n	8003aa8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	0019      	movs	r1, r3
 8003aa2:	0010      	movs	r0, r2
 8003aa4:	f7ff fc66 	bl	8003374 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	da4d      	bge.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ab0:	4b18      	ldr	r3, [pc, #96]	@ (8003b14 <HAL_ADC_ConfigChannel+0x360>)
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	f7ff fbec 	bl	8003290 <LL_ADC_GetCommonPathInternalCh>
 8003ab8:	0003      	movs	r3, r0
 8003aba:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a15      	ldr	r2, [pc, #84]	@ (8003b18 <HAL_ADC_ConfigChannel+0x364>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d108      	bne.n	8003ad8 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	4a18      	ldr	r2, [pc, #96]	@ (8003b2c <HAL_ADC_ConfigChannel+0x378>)
 8003aca:	4013      	ands	r3, r2
 8003acc:	4a11      	ldr	r2, [pc, #68]	@ (8003b14 <HAL_ADC_ConfigChannel+0x360>)
 8003ace:	0019      	movs	r1, r3
 8003ad0:	0010      	movs	r0, r2
 8003ad2:	f7ff fbc9 	bl	8003268 <LL_ADC_SetCommonPathInternalCh>
 8003ad6:	e039      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a11      	ldr	r2, [pc, #68]	@ (8003b24 <HAL_ADC_ConfigChannel+0x370>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d108      	bne.n	8003af4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	4a12      	ldr	r2, [pc, #72]	@ (8003b30 <HAL_ADC_ConfigChannel+0x37c>)
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8003b14 <HAL_ADC_ConfigChannel+0x360>)
 8003aea:	0019      	movs	r1, r3
 8003aec:	0010      	movs	r0, r2
 8003aee:	f7ff fbbb 	bl	8003268 <LL_ADC_SetCommonPathInternalCh>
 8003af2:	e02b      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a0b      	ldr	r2, [pc, #44]	@ (8003b28 <HAL_ADC_ConfigChannel+0x374>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d126      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	4a0c      	ldr	r2, [pc, #48]	@ (8003b34 <HAL_ADC_ConfigChannel+0x380>)
 8003b02:	4013      	ands	r3, r2
 8003b04:	4a03      	ldr	r2, [pc, #12]	@ (8003b14 <HAL_ADC_ConfigChannel+0x360>)
 8003b06:	0019      	movs	r1, r3
 8003b08:	0010      	movs	r0, r2
 8003b0a:	f7ff fbad 	bl	8003268 <LL_ADC_SetCommonPathInternalCh>
 8003b0e:	e01d      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x398>
 8003b10:	80000004 	.word	0x80000004
 8003b14:	40012708 	.word	0x40012708
 8003b18:	b0001000 	.word	0xb0001000
 8003b1c:	20000000 	.word	0x20000000
 8003b20:	00030d40 	.word	0x00030d40
 8003b24:	b8004000 	.word	0xb8004000
 8003b28:	b4002000 	.word	0xb4002000
 8003b2c:	ff7fffff 	.word	0xff7fffff
 8003b30:	feffffff 	.word	0xfeffffff
 8003b34:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b3c:	2220      	movs	r2, #32
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003b44:	2317      	movs	r3, #23
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	2201      	movs	r2, #1
 8003b4a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2254      	movs	r2, #84	@ 0x54
 8003b50:	2100      	movs	r1, #0
 8003b52:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003b54:	2317      	movs	r3, #23
 8003b56:	18fb      	adds	r3, r7, r3
 8003b58:	781b      	ldrb	r3, [r3, #0]
}
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	b006      	add	sp, #24
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	46c0      	nop			@ (mov r8, r8)

08003b64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	0002      	movs	r2, r0
 8003b6c:	1dfb      	adds	r3, r7, #7
 8003b6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003b70:	1dfb      	adds	r3, r7, #7
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b76:	d809      	bhi.n	8003b8c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b78:	1dfb      	adds	r3, r7, #7
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	001a      	movs	r2, r3
 8003b7e:	231f      	movs	r3, #31
 8003b80:	401a      	ands	r2, r3
 8003b82:	4b04      	ldr	r3, [pc, #16]	@ (8003b94 <__NVIC_EnableIRQ+0x30>)
 8003b84:	2101      	movs	r1, #1
 8003b86:	4091      	lsls	r1, r2
 8003b88:	000a      	movs	r2, r1
 8003b8a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003b8c:	46c0      	nop			@ (mov r8, r8)
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	b002      	add	sp, #8
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	e000e100 	.word	0xe000e100

08003b98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b98:	b590      	push	{r4, r7, lr}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	0002      	movs	r2, r0
 8003ba0:	6039      	str	r1, [r7, #0]
 8003ba2:	1dfb      	adds	r3, r7, #7
 8003ba4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003ba6:	1dfb      	adds	r3, r7, #7
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	2b7f      	cmp	r3, #127	@ 0x7f
 8003bac:	d828      	bhi.n	8003c00 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bae:	4a2f      	ldr	r2, [pc, #188]	@ (8003c6c <__NVIC_SetPriority+0xd4>)
 8003bb0:	1dfb      	adds	r3, r7, #7
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	b25b      	sxtb	r3, r3
 8003bb6:	089b      	lsrs	r3, r3, #2
 8003bb8:	33c0      	adds	r3, #192	@ 0xc0
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	589b      	ldr	r3, [r3, r2]
 8003bbe:	1dfa      	adds	r2, r7, #7
 8003bc0:	7812      	ldrb	r2, [r2, #0]
 8003bc2:	0011      	movs	r1, r2
 8003bc4:	2203      	movs	r2, #3
 8003bc6:	400a      	ands	r2, r1
 8003bc8:	00d2      	lsls	r2, r2, #3
 8003bca:	21ff      	movs	r1, #255	@ 0xff
 8003bcc:	4091      	lsls	r1, r2
 8003bce:	000a      	movs	r2, r1
 8003bd0:	43d2      	mvns	r2, r2
 8003bd2:	401a      	ands	r2, r3
 8003bd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	019b      	lsls	r3, r3, #6
 8003bda:	22ff      	movs	r2, #255	@ 0xff
 8003bdc:	401a      	ands	r2, r3
 8003bde:	1dfb      	adds	r3, r7, #7
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	0018      	movs	r0, r3
 8003be4:	2303      	movs	r3, #3
 8003be6:	4003      	ands	r3, r0
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bec:	481f      	ldr	r0, [pc, #124]	@ (8003c6c <__NVIC_SetPriority+0xd4>)
 8003bee:	1dfb      	adds	r3, r7, #7
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	b25b      	sxtb	r3, r3
 8003bf4:	089b      	lsrs	r3, r3, #2
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	33c0      	adds	r3, #192	@ 0xc0
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003bfe:	e031      	b.n	8003c64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c00:	4a1b      	ldr	r2, [pc, #108]	@ (8003c70 <__NVIC_SetPriority+0xd8>)
 8003c02:	1dfb      	adds	r3, r7, #7
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	0019      	movs	r1, r3
 8003c08:	230f      	movs	r3, #15
 8003c0a:	400b      	ands	r3, r1
 8003c0c:	3b08      	subs	r3, #8
 8003c0e:	089b      	lsrs	r3, r3, #2
 8003c10:	3306      	adds	r3, #6
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	18d3      	adds	r3, r2, r3
 8003c16:	3304      	adds	r3, #4
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	1dfa      	adds	r2, r7, #7
 8003c1c:	7812      	ldrb	r2, [r2, #0]
 8003c1e:	0011      	movs	r1, r2
 8003c20:	2203      	movs	r2, #3
 8003c22:	400a      	ands	r2, r1
 8003c24:	00d2      	lsls	r2, r2, #3
 8003c26:	21ff      	movs	r1, #255	@ 0xff
 8003c28:	4091      	lsls	r1, r2
 8003c2a:	000a      	movs	r2, r1
 8003c2c:	43d2      	mvns	r2, r2
 8003c2e:	401a      	ands	r2, r3
 8003c30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	019b      	lsls	r3, r3, #6
 8003c36:	22ff      	movs	r2, #255	@ 0xff
 8003c38:	401a      	ands	r2, r3
 8003c3a:	1dfb      	adds	r3, r7, #7
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	0018      	movs	r0, r3
 8003c40:	2303      	movs	r3, #3
 8003c42:	4003      	ands	r3, r0
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c48:	4809      	ldr	r0, [pc, #36]	@ (8003c70 <__NVIC_SetPriority+0xd8>)
 8003c4a:	1dfb      	adds	r3, r7, #7
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	001c      	movs	r4, r3
 8003c50:	230f      	movs	r3, #15
 8003c52:	4023      	ands	r3, r4
 8003c54:	3b08      	subs	r3, #8
 8003c56:	089b      	lsrs	r3, r3, #2
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	3306      	adds	r3, #6
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	18c3      	adds	r3, r0, r3
 8003c60:	3304      	adds	r3, #4
 8003c62:	601a      	str	r2, [r3, #0]
}
 8003c64:	46c0      	nop			@ (mov r8, r8)
 8003c66:	46bd      	mov	sp, r7
 8003c68:	b003      	add	sp, #12
 8003c6a:	bd90      	pop	{r4, r7, pc}
 8003c6c:	e000e100 	.word	0xe000e100
 8003c70:	e000ed00 	.word	0xe000ed00

08003c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	1e5a      	subs	r2, r3, #1
 8003c80:	2380      	movs	r3, #128	@ 0x80
 8003c82:	045b      	lsls	r3, r3, #17
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d301      	bcc.n	8003c8c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e010      	b.n	8003cae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb8 <SysTick_Config+0x44>)
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	3a01      	subs	r2, #1
 8003c92:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c94:	2301      	movs	r3, #1
 8003c96:	425b      	negs	r3, r3
 8003c98:	2103      	movs	r1, #3
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	f7ff ff7c 	bl	8003b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ca0:	4b05      	ldr	r3, [pc, #20]	@ (8003cb8 <SysTick_Config+0x44>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ca6:	4b04      	ldr	r3, [pc, #16]	@ (8003cb8 <SysTick_Config+0x44>)
 8003ca8:	2207      	movs	r2, #7
 8003caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	0018      	movs	r0, r3
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	b002      	add	sp, #8
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	46c0      	nop			@ (mov r8, r8)
 8003cb8:	e000e010 	.word	0xe000e010

08003cbc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60b9      	str	r1, [r7, #8]
 8003cc4:	607a      	str	r2, [r7, #4]
 8003cc6:	210f      	movs	r1, #15
 8003cc8:	187b      	adds	r3, r7, r1
 8003cca:	1c02      	adds	r2, r0, #0
 8003ccc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	187b      	adds	r3, r7, r1
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	b25b      	sxtb	r3, r3
 8003cd6:	0011      	movs	r1, r2
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f7ff ff5d 	bl	8003b98 <__NVIC_SetPriority>
}
 8003cde:	46c0      	nop			@ (mov r8, r8)
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	b004      	add	sp, #16
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b082      	sub	sp, #8
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	0002      	movs	r2, r0
 8003cee:	1dfb      	adds	r3, r7, #7
 8003cf0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cf2:	1dfb      	adds	r3, r7, #7
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	b25b      	sxtb	r3, r3
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f7ff ff33 	bl	8003b64 <__NVIC_EnableIRQ>
}
 8003cfe:	46c0      	nop			@ (mov r8, r8)
 8003d00:	46bd      	mov	sp, r7
 8003d02:	b002      	add	sp, #8
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b082      	sub	sp, #8
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	0018      	movs	r0, r3
 8003d12:	f7ff ffaf 	bl	8003c74 <SysTick_Config>
 8003d16:	0003      	movs	r3, r0
}
 8003d18:	0018      	movs	r0, r3
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	b002      	add	sp, #8
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e04f      	b.n	8003dd2 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2225      	movs	r2, #37	@ 0x25
 8003d36:	5c9b      	ldrb	r3, [r3, r2]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d008      	beq.n	8003d50 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2204      	movs	r2, #4
 8003d42:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2224      	movs	r2, #36	@ 0x24
 8003d48:	2100      	movs	r1, #0
 8003d4a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e040      	b.n	8003dd2 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	210e      	movs	r1, #14
 8003d5c:	438a      	bics	r2, r1
 8003d5e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d6a:	491c      	ldr	r1, [pc, #112]	@ (8003ddc <HAL_DMA_Abort+0xbc>)
 8003d6c:	400a      	ands	r2, r1
 8003d6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	438a      	bics	r2, r1
 8003d7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d84:	221c      	movs	r2, #28
 8003d86:	401a      	ands	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	4091      	lsls	r1, r2
 8003d90:	000a      	movs	r2, r1
 8003d92:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d9c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00c      	beq.n	8003dc0 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db0:	490a      	ldr	r1, [pc, #40]	@ (8003ddc <HAL_DMA_Abort+0xbc>)
 8003db2:	400a      	ands	r2, r1
 8003db4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003dbe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2225      	movs	r2, #37	@ 0x25
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2224      	movs	r2, #36	@ 0x24
 8003dcc:	2100      	movs	r1, #0
 8003dce:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	b002      	add	sp, #8
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	fffffeff 	.word	0xfffffeff

08003de0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003de8:	210f      	movs	r1, #15
 8003dea:	187b      	adds	r3, r7, r1
 8003dec:	2200      	movs	r2, #0
 8003dee:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2225      	movs	r2, #37	@ 0x25
 8003df4:	5c9b      	ldrb	r3, [r3, r2]
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d006      	beq.n	8003e0a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2204      	movs	r2, #4
 8003e00:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003e02:	187b      	adds	r3, r7, r1
 8003e04:	2201      	movs	r2, #1
 8003e06:	701a      	strb	r2, [r3, #0]
 8003e08:	e048      	b.n	8003e9c <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	210e      	movs	r1, #14
 8003e16:	438a      	bics	r2, r1
 8003e18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2101      	movs	r1, #1
 8003e26:	438a      	bics	r2, r1
 8003e28:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e34:	491d      	ldr	r1, [pc, #116]	@ (8003eac <HAL_DMA_Abort_IT+0xcc>)
 8003e36:	400a      	ands	r2, r1
 8003e38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3e:	221c      	movs	r2, #28
 8003e40:	401a      	ands	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e46:	2101      	movs	r1, #1
 8003e48:	4091      	lsls	r1, r2
 8003e4a:	000a      	movs	r2, r1
 8003e4c:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e56:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00c      	beq.n	8003e7a <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e6a:	4910      	ldr	r1, [pc, #64]	@ (8003eac <HAL_DMA_Abort_IT+0xcc>)
 8003e6c:	400a      	ands	r2, r1
 8003e6e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e78:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2225      	movs	r2, #37	@ 0x25
 8003e7e:	2101      	movs	r1, #1
 8003e80:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2224      	movs	r2, #36	@ 0x24
 8003e86:	2100      	movs	r1, #0
 8003e88:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d004      	beq.n	8003e9c <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	0010      	movs	r0, r2
 8003e9a:	4798      	blx	r3
    }
  }
  return status;
 8003e9c:	230f      	movs	r3, #15
 8003e9e:	18fb      	adds	r3, r7, r3
 8003ea0:	781b      	ldrb	r3, [r3, #0]
}
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	b004      	add	sp, #16
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	46c0      	nop			@ (mov r8, r8)
 8003eac:	fffffeff 	.word	0xfffffeff

08003eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ebe:	e14d      	b.n	800415c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	4091      	lsls	r1, r2
 8003eca:	000a      	movs	r2, r1
 8003ecc:	4013      	ands	r3, r2
 8003ece:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d100      	bne.n	8003ed8 <HAL_GPIO_Init+0x28>
 8003ed6:	e13e      	b.n	8004156 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2203      	movs	r2, #3
 8003ede:	4013      	ands	r3, r2
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d005      	beq.n	8003ef0 <HAL_GPIO_Init+0x40>
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	2203      	movs	r2, #3
 8003eea:	4013      	ands	r3, r2
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d130      	bne.n	8003f52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	2203      	movs	r2, #3
 8003efc:	409a      	lsls	r2, r3
 8003efe:	0013      	movs	r3, r2
 8003f00:	43da      	mvns	r2, r3
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	4013      	ands	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	68da      	ldr	r2, [r3, #12]
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	005b      	lsls	r3, r3, #1
 8003f10:	409a      	lsls	r2, r3
 8003f12:	0013      	movs	r3, r2
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f26:	2201      	movs	r2, #1
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	409a      	lsls	r2, r3
 8003f2c:	0013      	movs	r3, r2
 8003f2e:	43da      	mvns	r2, r3
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	4013      	ands	r3, r2
 8003f34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	091b      	lsrs	r3, r3, #4
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	401a      	ands	r2, r3
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	409a      	lsls	r2, r3
 8003f44:	0013      	movs	r3, r2
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	2203      	movs	r2, #3
 8003f58:	4013      	ands	r3, r2
 8003f5a:	2b03      	cmp	r3, #3
 8003f5c:	d017      	beq.n	8003f8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	2203      	movs	r2, #3
 8003f6a:	409a      	lsls	r2, r3
 8003f6c:	0013      	movs	r3, r2
 8003f6e:	43da      	mvns	r2, r3
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	4013      	ands	r3, r2
 8003f74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	689a      	ldr	r2, [r3, #8]
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	409a      	lsls	r2, r3
 8003f80:	0013      	movs	r3, r2
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2203      	movs	r2, #3
 8003f94:	4013      	ands	r3, r2
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d123      	bne.n	8003fe2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	08da      	lsrs	r2, r3, #3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3208      	adds	r2, #8
 8003fa2:	0092      	lsls	r2, r2, #2
 8003fa4:	58d3      	ldr	r3, [r2, r3]
 8003fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	2207      	movs	r2, #7
 8003fac:	4013      	ands	r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	220f      	movs	r2, #15
 8003fb2:	409a      	lsls	r2, r3
 8003fb4:	0013      	movs	r3, r2
 8003fb6:	43da      	mvns	r2, r3
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	691a      	ldr	r2, [r3, #16]
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	2107      	movs	r1, #7
 8003fc6:	400b      	ands	r3, r1
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	409a      	lsls	r2, r3
 8003fcc:	0013      	movs	r3, r2
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	08da      	lsrs	r2, r3, #3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	3208      	adds	r2, #8
 8003fdc:	0092      	lsls	r2, r2, #2
 8003fde:	6939      	ldr	r1, [r7, #16]
 8003fe0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	2203      	movs	r2, #3
 8003fee:	409a      	lsls	r2, r3
 8003ff0:	0013      	movs	r3, r2
 8003ff2:	43da      	mvns	r2, r3
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2203      	movs	r2, #3
 8004000:	401a      	ands	r2, r3
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	409a      	lsls	r2, r3
 8004008:	0013      	movs	r3, r2
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	4313      	orrs	r3, r2
 800400e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	23c0      	movs	r3, #192	@ 0xc0
 800401c:	029b      	lsls	r3, r3, #10
 800401e:	4013      	ands	r3, r2
 8004020:	d100      	bne.n	8004024 <HAL_GPIO_Init+0x174>
 8004022:	e098      	b.n	8004156 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004024:	4a53      	ldr	r2, [pc, #332]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	089b      	lsrs	r3, r3, #2
 800402a:	3318      	adds	r3, #24
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	589b      	ldr	r3, [r3, r2]
 8004030:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	2203      	movs	r2, #3
 8004036:	4013      	ands	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	220f      	movs	r2, #15
 800403c:	409a      	lsls	r2, r3
 800403e:	0013      	movs	r3, r2
 8004040:	43da      	mvns	r2, r3
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	4013      	ands	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	23a0      	movs	r3, #160	@ 0xa0
 800404c:	05db      	lsls	r3, r3, #23
 800404e:	429a      	cmp	r2, r3
 8004050:	d019      	beq.n	8004086 <HAL_GPIO_Init+0x1d6>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a48      	ldr	r2, [pc, #288]	@ (8004178 <HAL_GPIO_Init+0x2c8>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d013      	beq.n	8004082 <HAL_GPIO_Init+0x1d2>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a47      	ldr	r2, [pc, #284]	@ (800417c <HAL_GPIO_Init+0x2cc>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d00d      	beq.n	800407e <HAL_GPIO_Init+0x1ce>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a46      	ldr	r2, [pc, #280]	@ (8004180 <HAL_GPIO_Init+0x2d0>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d007      	beq.n	800407a <HAL_GPIO_Init+0x1ca>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a45      	ldr	r2, [pc, #276]	@ (8004184 <HAL_GPIO_Init+0x2d4>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d101      	bne.n	8004076 <HAL_GPIO_Init+0x1c6>
 8004072:	2304      	movs	r3, #4
 8004074:	e008      	b.n	8004088 <HAL_GPIO_Init+0x1d8>
 8004076:	2305      	movs	r3, #5
 8004078:	e006      	b.n	8004088 <HAL_GPIO_Init+0x1d8>
 800407a:	2303      	movs	r3, #3
 800407c:	e004      	b.n	8004088 <HAL_GPIO_Init+0x1d8>
 800407e:	2302      	movs	r3, #2
 8004080:	e002      	b.n	8004088 <HAL_GPIO_Init+0x1d8>
 8004082:	2301      	movs	r3, #1
 8004084:	e000      	b.n	8004088 <HAL_GPIO_Init+0x1d8>
 8004086:	2300      	movs	r3, #0
 8004088:	697a      	ldr	r2, [r7, #20]
 800408a:	2103      	movs	r1, #3
 800408c:	400a      	ands	r2, r1
 800408e:	00d2      	lsls	r2, r2, #3
 8004090:	4093      	lsls	r3, r2
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	4313      	orrs	r3, r2
 8004096:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004098:	4936      	ldr	r1, [pc, #216]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	089b      	lsrs	r3, r3, #2
 800409e:	3318      	adds	r3, #24
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040a6:	4b33      	ldr	r3, [pc, #204]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	43da      	mvns	r2, r3
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	4013      	ands	r3, r2
 80040b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	2380      	movs	r3, #128	@ 0x80
 80040bc:	035b      	lsls	r3, r3, #13
 80040be:	4013      	ands	r3, r2
 80040c0:	d003      	beq.n	80040ca <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80040ca:	4b2a      	ldr	r3, [pc, #168]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80040d0:	4b28      	ldr	r3, [pc, #160]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	43da      	mvns	r2, r3
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	4013      	ands	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	2380      	movs	r3, #128	@ 0x80
 80040e6:	039b      	lsls	r3, r3, #14
 80040e8:	4013      	ands	r3, r2
 80040ea:	d003      	beq.n	80040f4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80040ec:	693a      	ldr	r2, [r7, #16]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80040f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80040fa:	4a1e      	ldr	r2, [pc, #120]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 80040fc:	2384      	movs	r3, #132	@ 0x84
 80040fe:	58d3      	ldr	r3, [r2, r3]
 8004100:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	43da      	mvns	r2, r3
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	4013      	ands	r3, r2
 800410a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	2380      	movs	r3, #128	@ 0x80
 8004112:	029b      	lsls	r3, r3, #10
 8004114:	4013      	ands	r3, r2
 8004116:	d003      	beq.n	8004120 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	4313      	orrs	r3, r2
 800411e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004120:	4914      	ldr	r1, [pc, #80]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 8004122:	2284      	movs	r2, #132	@ 0x84
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004128:	4a12      	ldr	r2, [pc, #72]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 800412a:	2380      	movs	r3, #128	@ 0x80
 800412c:	58d3      	ldr	r3, [r2, r3]
 800412e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	43da      	mvns	r2, r3
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	4013      	ands	r3, r2
 8004138:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	2380      	movs	r3, #128	@ 0x80
 8004140:	025b      	lsls	r3, r3, #9
 8004142:	4013      	ands	r3, r2
 8004144:	d003      	beq.n	800414e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004146:	693a      	ldr	r2, [r7, #16]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	4313      	orrs	r3, r2
 800414c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800414e:	4909      	ldr	r1, [pc, #36]	@ (8004174 <HAL_GPIO_Init+0x2c4>)
 8004150:	2280      	movs	r2, #128	@ 0x80
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	3301      	adds	r3, #1
 800415a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	40da      	lsrs	r2, r3
 8004164:	1e13      	subs	r3, r2, #0
 8004166:	d000      	beq.n	800416a <HAL_GPIO_Init+0x2ba>
 8004168:	e6aa      	b.n	8003ec0 <HAL_GPIO_Init+0x10>
  }
}
 800416a:	46c0      	nop			@ (mov r8, r8)
 800416c:	46c0      	nop			@ (mov r8, r8)
 800416e:	46bd      	mov	sp, r7
 8004170:	b006      	add	sp, #24
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40021800 	.word	0x40021800
 8004178:	50000400 	.word	0x50000400
 800417c:	50000800 	.word	0x50000800
 8004180:	50000c00 	.word	0x50000c00
 8004184:	50001000 	.word	0x50001000

08004188 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	0008      	movs	r0, r1
 8004192:	0011      	movs	r1, r2
 8004194:	1cbb      	adds	r3, r7, #2
 8004196:	1c02      	adds	r2, r0, #0
 8004198:	801a      	strh	r2, [r3, #0]
 800419a:	1c7b      	adds	r3, r7, #1
 800419c:	1c0a      	adds	r2, r1, #0
 800419e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041a0:	1c7b      	adds	r3, r7, #1
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d004      	beq.n	80041b2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041a8:	1cbb      	adds	r3, r7, #2
 80041aa:	881a      	ldrh	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80041b0:	e003      	b.n	80041ba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041b2:	1cbb      	adds	r3, r7, #2
 80041b4:	881a      	ldrh	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80041ba:	46c0      	nop			@ (mov r8, r8)
 80041bc:	46bd      	mov	sp, r7
 80041be:	b002      	add	sp, #8
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b084      	sub	sp, #16
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
 80041ca:	000a      	movs	r2, r1
 80041cc:	1cbb      	adds	r3, r7, #2
 80041ce:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	695b      	ldr	r3, [r3, #20]
 80041d4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80041d6:	1cbb      	adds	r3, r7, #2
 80041d8:	881b      	ldrh	r3, [r3, #0]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	4013      	ands	r3, r2
 80041de:	041a      	lsls	r2, r3, #16
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	43db      	mvns	r3, r3
 80041e4:	1cb9      	adds	r1, r7, #2
 80041e6:	8809      	ldrh	r1, [r1, #0]
 80041e8:	400b      	ands	r3, r1
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	619a      	str	r2, [r3, #24]
}
 80041f0:	46c0      	nop			@ (mov r8, r8)
 80041f2:	46bd      	mov	sp, r7
 80041f4:	b004      	add	sp, #16
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004200:	4b19      	ldr	r3, [pc, #100]	@ (8004268 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a19      	ldr	r2, [pc, #100]	@ (800426c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004206:	4013      	ands	r3, r2
 8004208:	0019      	movs	r1, r3
 800420a:	4b17      	ldr	r3, [pc, #92]	@ (8004268 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	430a      	orrs	r2, r1
 8004210:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	2380      	movs	r3, #128	@ 0x80
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	429a      	cmp	r2, r3
 800421a:	d11f      	bne.n	800425c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800421c:	4b14      	ldr	r3, [pc, #80]	@ (8004270 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	0013      	movs	r3, r2
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	189b      	adds	r3, r3, r2
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	4912      	ldr	r1, [pc, #72]	@ (8004274 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800422a:	0018      	movs	r0, r3
 800422c:	f7fb ff86 	bl	800013c <__udivsi3>
 8004230:	0003      	movs	r3, r0
 8004232:	3301      	adds	r3, #1
 8004234:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004236:	e008      	b.n	800424a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	3b01      	subs	r3, #1
 8004242:	60fb      	str	r3, [r7, #12]
 8004244:	e001      	b.n	800424a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e009      	b.n	800425e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800424a:	4b07      	ldr	r3, [pc, #28]	@ (8004268 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800424c:	695a      	ldr	r2, [r3, #20]
 800424e:	2380      	movs	r3, #128	@ 0x80
 8004250:	00db      	lsls	r3, r3, #3
 8004252:	401a      	ands	r2, r3
 8004254:	2380      	movs	r3, #128	@ 0x80
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	429a      	cmp	r2, r3
 800425a:	d0ed      	beq.n	8004238 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	0018      	movs	r0, r3
 8004260:	46bd      	mov	sp, r7
 8004262:	b004      	add	sp, #16
 8004264:	bd80      	pop	{r7, pc}
 8004266:	46c0      	nop			@ (mov r8, r8)
 8004268:	40007000 	.word	0x40007000
 800426c:	fffff9ff 	.word	0xfffff9ff
 8004270:	20000000 	.word	0x20000000
 8004274:	000f4240 	.word	0x000f4240

08004278 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800427c:	4b03      	ldr	r3, [pc, #12]	@ (800428c <LL_RCC_GetAPB1Prescaler+0x14>)
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	23e0      	movs	r3, #224	@ 0xe0
 8004282:	01db      	lsls	r3, r3, #7
 8004284:	4013      	ands	r3, r2
}
 8004286:	0018      	movs	r0, r3
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40021000 	.word	0x40021000

08004290 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b088      	sub	sp, #32
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d102      	bne.n	80042a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	f000 fb50 	bl	8004944 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2201      	movs	r2, #1
 80042aa:	4013      	ands	r3, r2
 80042ac:	d100      	bne.n	80042b0 <HAL_RCC_OscConfig+0x20>
 80042ae:	e07c      	b.n	80043aa <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042b0:	4bc3      	ldr	r3, [pc, #780]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	2238      	movs	r2, #56	@ 0x38
 80042b6:	4013      	ands	r3, r2
 80042b8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042ba:	4bc1      	ldr	r3, [pc, #772]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	2203      	movs	r2, #3
 80042c0:	4013      	ands	r3, r2
 80042c2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	2b10      	cmp	r3, #16
 80042c8:	d102      	bne.n	80042d0 <HAL_RCC_OscConfig+0x40>
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	2b03      	cmp	r3, #3
 80042ce:	d002      	beq.n	80042d6 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	2b08      	cmp	r3, #8
 80042d4:	d10b      	bne.n	80042ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d6:	4bba      	ldr	r3, [pc, #744]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	2380      	movs	r3, #128	@ 0x80
 80042dc:	029b      	lsls	r3, r3, #10
 80042de:	4013      	ands	r3, r2
 80042e0:	d062      	beq.n	80043a8 <HAL_RCC_OscConfig+0x118>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d15e      	bne.n	80043a8 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e32a      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	2380      	movs	r3, #128	@ 0x80
 80042f4:	025b      	lsls	r3, r3, #9
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d107      	bne.n	800430a <HAL_RCC_OscConfig+0x7a>
 80042fa:	4bb1      	ldr	r3, [pc, #708]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	4bb0      	ldr	r3, [pc, #704]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004300:	2180      	movs	r1, #128	@ 0x80
 8004302:	0249      	lsls	r1, r1, #9
 8004304:	430a      	orrs	r2, r1
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	e020      	b.n	800434c <HAL_RCC_OscConfig+0xbc>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685a      	ldr	r2, [r3, #4]
 800430e:	23a0      	movs	r3, #160	@ 0xa0
 8004310:	02db      	lsls	r3, r3, #11
 8004312:	429a      	cmp	r2, r3
 8004314:	d10e      	bne.n	8004334 <HAL_RCC_OscConfig+0xa4>
 8004316:	4baa      	ldr	r3, [pc, #680]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	4ba9      	ldr	r3, [pc, #676]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 800431c:	2180      	movs	r1, #128	@ 0x80
 800431e:	02c9      	lsls	r1, r1, #11
 8004320:	430a      	orrs	r2, r1
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	4ba6      	ldr	r3, [pc, #664]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	4ba5      	ldr	r3, [pc, #660]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 800432a:	2180      	movs	r1, #128	@ 0x80
 800432c:	0249      	lsls	r1, r1, #9
 800432e:	430a      	orrs	r2, r1
 8004330:	601a      	str	r2, [r3, #0]
 8004332:	e00b      	b.n	800434c <HAL_RCC_OscConfig+0xbc>
 8004334:	4ba2      	ldr	r3, [pc, #648]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	4ba1      	ldr	r3, [pc, #644]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 800433a:	49a2      	ldr	r1, [pc, #648]	@ (80045c4 <HAL_RCC_OscConfig+0x334>)
 800433c:	400a      	ands	r2, r1
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	4b9f      	ldr	r3, [pc, #636]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	4b9e      	ldr	r3, [pc, #632]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004346:	49a0      	ldr	r1, [pc, #640]	@ (80045c8 <HAL_RCC_OscConfig+0x338>)
 8004348:	400a      	ands	r2, r1
 800434a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d014      	beq.n	800437e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004354:	f7fe ff44 	bl	80031e0 <HAL_GetTick>
 8004358:	0003      	movs	r3, r0
 800435a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800435e:	f7fe ff3f 	bl	80031e0 <HAL_GetTick>
 8004362:	0002      	movs	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b64      	cmp	r3, #100	@ 0x64
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e2e9      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004370:	4b93      	ldr	r3, [pc, #588]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	2380      	movs	r3, #128	@ 0x80
 8004376:	029b      	lsls	r3, r3, #10
 8004378:	4013      	ands	r3, r2
 800437a:	d0f0      	beq.n	800435e <HAL_RCC_OscConfig+0xce>
 800437c:	e015      	b.n	80043aa <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437e:	f7fe ff2f 	bl	80031e0 <HAL_GetTick>
 8004382:	0003      	movs	r3, r0
 8004384:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004386:	e008      	b.n	800439a <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004388:	f7fe ff2a 	bl	80031e0 <HAL_GetTick>
 800438c:	0002      	movs	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b64      	cmp	r3, #100	@ 0x64
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e2d4      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800439a:	4b89      	ldr	r3, [pc, #548]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	2380      	movs	r3, #128	@ 0x80
 80043a0:	029b      	lsls	r3, r3, #10
 80043a2:	4013      	ands	r3, r2
 80043a4:	d1f0      	bne.n	8004388 <HAL_RCC_OscConfig+0xf8>
 80043a6:	e000      	b.n	80043aa <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2202      	movs	r2, #2
 80043b0:	4013      	ands	r3, r2
 80043b2:	d100      	bne.n	80043b6 <HAL_RCC_OscConfig+0x126>
 80043b4:	e099      	b.n	80044ea <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043b6:	4b82      	ldr	r3, [pc, #520]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	2238      	movs	r2, #56	@ 0x38
 80043bc:	4013      	ands	r3, r2
 80043be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043c0:	4b7f      	ldr	r3, [pc, #508]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	2203      	movs	r2, #3
 80043c6:	4013      	ands	r3, r2
 80043c8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	2b10      	cmp	r3, #16
 80043ce:	d102      	bne.n	80043d6 <HAL_RCC_OscConfig+0x146>
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d002      	beq.n	80043dc <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d135      	bne.n	8004448 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043dc:	4b78      	ldr	r3, [pc, #480]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	2380      	movs	r3, #128	@ 0x80
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	4013      	ands	r3, r2
 80043e6:	d005      	beq.n	80043f4 <HAL_RCC_OscConfig+0x164>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e2a7      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043f4:	4b72      	ldr	r3, [pc, #456]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	4a74      	ldr	r2, [pc, #464]	@ (80045cc <HAL_RCC_OscConfig+0x33c>)
 80043fa:	4013      	ands	r3, r2
 80043fc:	0019      	movs	r1, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	021a      	lsls	r2, r3, #8
 8004404:	4b6e      	ldr	r3, [pc, #440]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004406:	430a      	orrs	r2, r1
 8004408:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d112      	bne.n	8004436 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004410:	4b6b      	ldr	r3, [pc, #428]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a6e      	ldr	r2, [pc, #440]	@ (80045d0 <HAL_RCC_OscConfig+0x340>)
 8004416:	4013      	ands	r3, r2
 8004418:	0019      	movs	r1, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	691a      	ldr	r2, [r3, #16]
 800441e:	4b68      	ldr	r3, [pc, #416]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004420:	430a      	orrs	r2, r1
 8004422:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004424:	4b66      	ldr	r3, [pc, #408]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	0adb      	lsrs	r3, r3, #11
 800442a:	2207      	movs	r2, #7
 800442c:	4013      	ands	r3, r2
 800442e:	4a69      	ldr	r2, [pc, #420]	@ (80045d4 <HAL_RCC_OscConfig+0x344>)
 8004430:	40da      	lsrs	r2, r3
 8004432:	4b69      	ldr	r3, [pc, #420]	@ (80045d8 <HAL_RCC_OscConfig+0x348>)
 8004434:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004436:	4b69      	ldr	r3, [pc, #420]	@ (80045dc <HAL_RCC_OscConfig+0x34c>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	0018      	movs	r0, r3
 800443c:	f7fe fe74 	bl	8003128 <HAL_InitTick>
 8004440:	1e03      	subs	r3, r0, #0
 8004442:	d051      	beq.n	80044e8 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e27d      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d030      	beq.n	80044b2 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004450:	4b5b      	ldr	r3, [pc, #364]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a5e      	ldr	r2, [pc, #376]	@ (80045d0 <HAL_RCC_OscConfig+0x340>)
 8004456:	4013      	ands	r3, r2
 8004458:	0019      	movs	r1, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691a      	ldr	r2, [r3, #16]
 800445e:	4b58      	ldr	r3, [pc, #352]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004460:	430a      	orrs	r2, r1
 8004462:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004464:	4b56      	ldr	r3, [pc, #344]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	4b55      	ldr	r3, [pc, #340]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 800446a:	2180      	movs	r1, #128	@ 0x80
 800446c:	0049      	lsls	r1, r1, #1
 800446e:	430a      	orrs	r2, r1
 8004470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004472:	f7fe feb5 	bl	80031e0 <HAL_GetTick>
 8004476:	0003      	movs	r3, r0
 8004478:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800447c:	f7fe feb0 	bl	80031e0 <HAL_GetTick>
 8004480:	0002      	movs	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e25a      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800448e:	4b4c      	ldr	r3, [pc, #304]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	2380      	movs	r3, #128	@ 0x80
 8004494:	00db      	lsls	r3, r3, #3
 8004496:	4013      	ands	r3, r2
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800449a:	4b49      	ldr	r3, [pc, #292]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	4a4b      	ldr	r2, [pc, #300]	@ (80045cc <HAL_RCC_OscConfig+0x33c>)
 80044a0:	4013      	ands	r3, r2
 80044a2:	0019      	movs	r1, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	021a      	lsls	r2, r3, #8
 80044aa:	4b45      	ldr	r3, [pc, #276]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80044ac:	430a      	orrs	r2, r1
 80044ae:	605a      	str	r2, [r3, #4]
 80044b0:	e01b      	b.n	80044ea <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80044b2:	4b43      	ldr	r3, [pc, #268]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	4b42      	ldr	r3, [pc, #264]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80044b8:	4949      	ldr	r1, [pc, #292]	@ (80045e0 <HAL_RCC_OscConfig+0x350>)
 80044ba:	400a      	ands	r2, r1
 80044bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044be:	f7fe fe8f 	bl	80031e0 <HAL_GetTick>
 80044c2:	0003      	movs	r3, r0
 80044c4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044c6:	e008      	b.n	80044da <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044c8:	f7fe fe8a 	bl	80031e0 <HAL_GetTick>
 80044cc:	0002      	movs	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e234      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044da:	4b39      	ldr	r3, [pc, #228]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	2380      	movs	r3, #128	@ 0x80
 80044e0:	00db      	lsls	r3, r3, #3
 80044e2:	4013      	ands	r3, r2
 80044e4:	d1f0      	bne.n	80044c8 <HAL_RCC_OscConfig+0x238>
 80044e6:	e000      	b.n	80044ea <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044e8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2208      	movs	r2, #8
 80044f0:	4013      	ands	r3, r2
 80044f2:	d047      	beq.n	8004584 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80044f4:	4b32      	ldr	r3, [pc, #200]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	2238      	movs	r2, #56	@ 0x38
 80044fa:	4013      	ands	r3, r2
 80044fc:	2b18      	cmp	r3, #24
 80044fe:	d10a      	bne.n	8004516 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004500:	4b2f      	ldr	r3, [pc, #188]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004504:	2202      	movs	r2, #2
 8004506:	4013      	ands	r3, r2
 8004508:	d03c      	beq.n	8004584 <HAL_RCC_OscConfig+0x2f4>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d138      	bne.n	8004584 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e216      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d019      	beq.n	8004552 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800451e:	4b28      	ldr	r3, [pc, #160]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004520:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004522:	4b27      	ldr	r3, [pc, #156]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004524:	2101      	movs	r1, #1
 8004526:	430a      	orrs	r2, r1
 8004528:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452a:	f7fe fe59 	bl	80031e0 <HAL_GetTick>
 800452e:	0003      	movs	r3, r0
 8004530:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004534:	f7fe fe54 	bl	80031e0 <HAL_GetTick>
 8004538:	0002      	movs	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e1fe      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004546:	4b1e      	ldr	r3, [pc, #120]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800454a:	2202      	movs	r2, #2
 800454c:	4013      	ands	r3, r2
 800454e:	d0f1      	beq.n	8004534 <HAL_RCC_OscConfig+0x2a4>
 8004550:	e018      	b.n	8004584 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004552:	4b1b      	ldr	r3, [pc, #108]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004554:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004556:	4b1a      	ldr	r3, [pc, #104]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 8004558:	2101      	movs	r1, #1
 800455a:	438a      	bics	r2, r1
 800455c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800455e:	f7fe fe3f 	bl	80031e0 <HAL_GetTick>
 8004562:	0003      	movs	r3, r0
 8004564:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004566:	e008      	b.n	800457a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004568:	f7fe fe3a 	bl	80031e0 <HAL_GetTick>
 800456c:	0002      	movs	r2, r0
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e1e4      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800457a:	4b11      	ldr	r3, [pc, #68]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 800457c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800457e:	2202      	movs	r2, #2
 8004580:	4013      	ands	r3, r2
 8004582:	d1f1      	bne.n	8004568 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2204      	movs	r2, #4
 800458a:	4013      	ands	r3, r2
 800458c:	d100      	bne.n	8004590 <HAL_RCC_OscConfig+0x300>
 800458e:	e0c7      	b.n	8004720 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004590:	231f      	movs	r3, #31
 8004592:	18fb      	adds	r3, r7, r3
 8004594:	2200      	movs	r2, #0
 8004596:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004598:	4b09      	ldr	r3, [pc, #36]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	2238      	movs	r2, #56	@ 0x38
 800459e:	4013      	ands	r3, r2
 80045a0:	2b20      	cmp	r3, #32
 80045a2:	d11f      	bne.n	80045e4 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80045a4:	4b06      	ldr	r3, [pc, #24]	@ (80045c0 <HAL_RCC_OscConfig+0x330>)
 80045a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a8:	2202      	movs	r2, #2
 80045aa:	4013      	ands	r3, r2
 80045ac:	d100      	bne.n	80045b0 <HAL_RCC_OscConfig+0x320>
 80045ae:	e0b7      	b.n	8004720 <HAL_RCC_OscConfig+0x490>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d000      	beq.n	80045ba <HAL_RCC_OscConfig+0x32a>
 80045b8:	e0b2      	b.n	8004720 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e1c2      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
 80045be:	46c0      	nop			@ (mov r8, r8)
 80045c0:	40021000 	.word	0x40021000
 80045c4:	fffeffff 	.word	0xfffeffff
 80045c8:	fffbffff 	.word	0xfffbffff
 80045cc:	ffff80ff 	.word	0xffff80ff
 80045d0:	ffffc7ff 	.word	0xffffc7ff
 80045d4:	00f42400 	.word	0x00f42400
 80045d8:	20000000 	.word	0x20000000
 80045dc:	20000004 	.word	0x20000004
 80045e0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045e4:	4bb5      	ldr	r3, [pc, #724]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80045e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045e8:	2380      	movs	r3, #128	@ 0x80
 80045ea:	055b      	lsls	r3, r3, #21
 80045ec:	4013      	ands	r3, r2
 80045ee:	d101      	bne.n	80045f4 <HAL_RCC_OscConfig+0x364>
 80045f0:	2301      	movs	r3, #1
 80045f2:	e000      	b.n	80045f6 <HAL_RCC_OscConfig+0x366>
 80045f4:	2300      	movs	r3, #0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d011      	beq.n	800461e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80045fa:	4bb0      	ldr	r3, [pc, #704]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80045fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045fe:	4baf      	ldr	r3, [pc, #700]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004600:	2180      	movs	r1, #128	@ 0x80
 8004602:	0549      	lsls	r1, r1, #21
 8004604:	430a      	orrs	r2, r1
 8004606:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004608:	4bac      	ldr	r3, [pc, #688]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800460a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800460c:	2380      	movs	r3, #128	@ 0x80
 800460e:	055b      	lsls	r3, r3, #21
 8004610:	4013      	ands	r3, r2
 8004612:	60fb      	str	r3, [r7, #12]
 8004614:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004616:	231f      	movs	r3, #31
 8004618:	18fb      	adds	r3, r7, r3
 800461a:	2201      	movs	r2, #1
 800461c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800461e:	4ba8      	ldr	r3, [pc, #672]	@ (80048c0 <HAL_RCC_OscConfig+0x630>)
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	2380      	movs	r3, #128	@ 0x80
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	4013      	ands	r3, r2
 8004628:	d11a      	bne.n	8004660 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800462a:	4ba5      	ldr	r3, [pc, #660]	@ (80048c0 <HAL_RCC_OscConfig+0x630>)
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	4ba4      	ldr	r3, [pc, #656]	@ (80048c0 <HAL_RCC_OscConfig+0x630>)
 8004630:	2180      	movs	r1, #128	@ 0x80
 8004632:	0049      	lsls	r1, r1, #1
 8004634:	430a      	orrs	r2, r1
 8004636:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004638:	f7fe fdd2 	bl	80031e0 <HAL_GetTick>
 800463c:	0003      	movs	r3, r0
 800463e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004640:	e008      	b.n	8004654 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004642:	f7fe fdcd 	bl	80031e0 <HAL_GetTick>
 8004646:	0002      	movs	r2, r0
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	2b02      	cmp	r3, #2
 800464e:	d901      	bls.n	8004654 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e177      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004654:	4b9a      	ldr	r3, [pc, #616]	@ (80048c0 <HAL_RCC_OscConfig+0x630>)
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	2380      	movs	r3, #128	@ 0x80
 800465a:	005b      	lsls	r3, r3, #1
 800465c:	4013      	ands	r3, r2
 800465e:	d0f0      	beq.n	8004642 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d106      	bne.n	8004676 <HAL_RCC_OscConfig+0x3e6>
 8004668:	4b94      	ldr	r3, [pc, #592]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800466a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800466c:	4b93      	ldr	r3, [pc, #588]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800466e:	2101      	movs	r1, #1
 8004670:	430a      	orrs	r2, r1
 8004672:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004674:	e01c      	b.n	80046b0 <HAL_RCC_OscConfig+0x420>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	2b05      	cmp	r3, #5
 800467c:	d10c      	bne.n	8004698 <HAL_RCC_OscConfig+0x408>
 800467e:	4b8f      	ldr	r3, [pc, #572]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004680:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004682:	4b8e      	ldr	r3, [pc, #568]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004684:	2104      	movs	r1, #4
 8004686:	430a      	orrs	r2, r1
 8004688:	65da      	str	r2, [r3, #92]	@ 0x5c
 800468a:	4b8c      	ldr	r3, [pc, #560]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800468c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800468e:	4b8b      	ldr	r3, [pc, #556]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004690:	2101      	movs	r1, #1
 8004692:	430a      	orrs	r2, r1
 8004694:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004696:	e00b      	b.n	80046b0 <HAL_RCC_OscConfig+0x420>
 8004698:	4b88      	ldr	r3, [pc, #544]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800469a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800469c:	4b87      	ldr	r3, [pc, #540]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800469e:	2101      	movs	r1, #1
 80046a0:	438a      	bics	r2, r1
 80046a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80046a4:	4b85      	ldr	r3, [pc, #532]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80046a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80046a8:	4b84      	ldr	r3, [pc, #528]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80046aa:	2104      	movs	r1, #4
 80046ac:	438a      	bics	r2, r1
 80046ae:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d014      	beq.n	80046e2 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b8:	f7fe fd92 	bl	80031e0 <HAL_GetTick>
 80046bc:	0003      	movs	r3, r0
 80046be:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046c0:	e009      	b.n	80046d6 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c2:	f7fe fd8d 	bl	80031e0 <HAL_GetTick>
 80046c6:	0002      	movs	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	4a7d      	ldr	r2, [pc, #500]	@ (80048c4 <HAL_RCC_OscConfig+0x634>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e136      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046d6:	4b79      	ldr	r3, [pc, #484]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80046d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046da:	2202      	movs	r2, #2
 80046dc:	4013      	ands	r3, r2
 80046de:	d0f0      	beq.n	80046c2 <HAL_RCC_OscConfig+0x432>
 80046e0:	e013      	b.n	800470a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e2:	f7fe fd7d 	bl	80031e0 <HAL_GetTick>
 80046e6:	0003      	movs	r3, r0
 80046e8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046ea:	e009      	b.n	8004700 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ec:	f7fe fd78 	bl	80031e0 <HAL_GetTick>
 80046f0:	0002      	movs	r2, r0
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	4a73      	ldr	r2, [pc, #460]	@ (80048c4 <HAL_RCC_OscConfig+0x634>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d901      	bls.n	8004700 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e121      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004700:	4b6e      	ldr	r3, [pc, #440]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004704:	2202      	movs	r2, #2
 8004706:	4013      	ands	r3, r2
 8004708:	d1f0      	bne.n	80046ec <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800470a:	231f      	movs	r3, #31
 800470c:	18fb      	adds	r3, r7, r3
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d105      	bne.n	8004720 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004714:	4b69      	ldr	r3, [pc, #420]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004716:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004718:	4b68      	ldr	r3, [pc, #416]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800471a:	496b      	ldr	r1, [pc, #428]	@ (80048c8 <HAL_RCC_OscConfig+0x638>)
 800471c:	400a      	ands	r2, r1
 800471e:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2220      	movs	r2, #32
 8004726:	4013      	ands	r3, r2
 8004728:	d039      	beq.n	800479e <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	69db      	ldr	r3, [r3, #28]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d01b      	beq.n	800476a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004732:	4b62      	ldr	r3, [pc, #392]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	4b61      	ldr	r3, [pc, #388]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004738:	2180      	movs	r1, #128	@ 0x80
 800473a:	03c9      	lsls	r1, r1, #15
 800473c:	430a      	orrs	r2, r1
 800473e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004740:	f7fe fd4e 	bl	80031e0 <HAL_GetTick>
 8004744:	0003      	movs	r3, r0
 8004746:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004748:	e008      	b.n	800475c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800474a:	f7fe fd49 	bl	80031e0 <HAL_GetTick>
 800474e:	0002      	movs	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	2b02      	cmp	r3, #2
 8004756:	d901      	bls.n	800475c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e0f3      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800475c:	4b57      	ldr	r3, [pc, #348]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	2380      	movs	r3, #128	@ 0x80
 8004762:	041b      	lsls	r3, r3, #16
 8004764:	4013      	ands	r3, r2
 8004766:	d0f0      	beq.n	800474a <HAL_RCC_OscConfig+0x4ba>
 8004768:	e019      	b.n	800479e <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800476a:	4b54      	ldr	r3, [pc, #336]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	4b53      	ldr	r3, [pc, #332]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004770:	4956      	ldr	r1, [pc, #344]	@ (80048cc <HAL_RCC_OscConfig+0x63c>)
 8004772:	400a      	ands	r2, r1
 8004774:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004776:	f7fe fd33 	bl	80031e0 <HAL_GetTick>
 800477a:	0003      	movs	r3, r0
 800477c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800477e:	e008      	b.n	8004792 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004780:	f7fe fd2e 	bl	80031e0 <HAL_GetTick>
 8004784:	0002      	movs	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	2b02      	cmp	r3, #2
 800478c:	d901      	bls.n	8004792 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e0d8      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004792:	4b4a      	ldr	r3, [pc, #296]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	2380      	movs	r3, #128	@ 0x80
 8004798:	041b      	lsls	r3, r3, #16
 800479a:	4013      	ands	r3, r2
 800479c:	d1f0      	bne.n	8004780 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d100      	bne.n	80047a8 <HAL_RCC_OscConfig+0x518>
 80047a6:	e0cc      	b.n	8004942 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047a8:	4b44      	ldr	r3, [pc, #272]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	2238      	movs	r2, #56	@ 0x38
 80047ae:	4013      	ands	r3, r2
 80047b0:	2b10      	cmp	r3, #16
 80047b2:	d100      	bne.n	80047b6 <HAL_RCC_OscConfig+0x526>
 80047b4:	e07b      	b.n	80048ae <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a1b      	ldr	r3, [r3, #32]
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d156      	bne.n	800486c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047be:	4b3f      	ldr	r3, [pc, #252]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	4b3e      	ldr	r3, [pc, #248]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80047c4:	4942      	ldr	r1, [pc, #264]	@ (80048d0 <HAL_RCC_OscConfig+0x640>)
 80047c6:	400a      	ands	r2, r1
 80047c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ca:	f7fe fd09 	bl	80031e0 <HAL_GetTick>
 80047ce:	0003      	movs	r3, r0
 80047d0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047d2:	e008      	b.n	80047e6 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d4:	f7fe fd04 	bl	80031e0 <HAL_GetTick>
 80047d8:	0002      	movs	r2, r0
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e0ae      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047e6:	4b35      	ldr	r3, [pc, #212]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	2380      	movs	r3, #128	@ 0x80
 80047ec:	049b      	lsls	r3, r3, #18
 80047ee:	4013      	ands	r3, r2
 80047f0:	d1f0      	bne.n	80047d4 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047f2:	4b32      	ldr	r3, [pc, #200]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	4a37      	ldr	r2, [pc, #220]	@ (80048d4 <HAL_RCC_OscConfig+0x644>)
 80047f8:	4013      	ands	r3, r2
 80047fa:	0019      	movs	r1, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480a:	021b      	lsls	r3, r3, #8
 800480c:	431a      	orrs	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004812:	431a      	orrs	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004818:	431a      	orrs	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481e:	431a      	orrs	r2, r3
 8004820:	4b26      	ldr	r3, [pc, #152]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004822:	430a      	orrs	r2, r1
 8004824:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004826:	4b25      	ldr	r3, [pc, #148]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	4b24      	ldr	r3, [pc, #144]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800482c:	2180      	movs	r1, #128	@ 0x80
 800482e:	0449      	lsls	r1, r1, #17
 8004830:	430a      	orrs	r2, r1
 8004832:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004834:	4b21      	ldr	r3, [pc, #132]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004836:	68da      	ldr	r2, [r3, #12]
 8004838:	4b20      	ldr	r3, [pc, #128]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800483a:	2180      	movs	r1, #128	@ 0x80
 800483c:	0549      	lsls	r1, r1, #21
 800483e:	430a      	orrs	r2, r1
 8004840:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004842:	f7fe fccd 	bl	80031e0 <HAL_GetTick>
 8004846:	0003      	movs	r3, r0
 8004848:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800484c:	f7fe fcc8 	bl	80031e0 <HAL_GetTick>
 8004850:	0002      	movs	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b02      	cmp	r3, #2
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e072      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800485e:	4b17      	ldr	r3, [pc, #92]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	2380      	movs	r3, #128	@ 0x80
 8004864:	049b      	lsls	r3, r3, #18
 8004866:	4013      	ands	r3, r2
 8004868:	d0f0      	beq.n	800484c <HAL_RCC_OscConfig+0x5bc>
 800486a:	e06a      	b.n	8004942 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800486c:	4b13      	ldr	r3, [pc, #76]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	4b12      	ldr	r3, [pc, #72]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004872:	4917      	ldr	r1, [pc, #92]	@ (80048d0 <HAL_RCC_OscConfig+0x640>)
 8004874:	400a      	ands	r2, r1
 8004876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004878:	f7fe fcb2 	bl	80031e0 <HAL_GetTick>
 800487c:	0003      	movs	r3, r0
 800487e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004880:	e008      	b.n	8004894 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004882:	f7fe fcad 	bl	80031e0 <HAL_GetTick>
 8004886:	0002      	movs	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d901      	bls.n	8004894 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e057      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004894:	4b09      	ldr	r3, [pc, #36]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	2380      	movs	r3, #128	@ 0x80
 800489a:	049b      	lsls	r3, r3, #18
 800489c:	4013      	ands	r3, r2
 800489e:	d1f0      	bne.n	8004882 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80048a0:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80048a2:	68da      	ldr	r2, [r3, #12]
 80048a4:	4b05      	ldr	r3, [pc, #20]	@ (80048bc <HAL_RCC_OscConfig+0x62c>)
 80048a6:	490c      	ldr	r1, [pc, #48]	@ (80048d8 <HAL_RCC_OscConfig+0x648>)
 80048a8:	400a      	ands	r2, r1
 80048aa:	60da      	str	r2, [r3, #12]
 80048ac:	e049      	b.n	8004942 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d112      	bne.n	80048dc <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e044      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
 80048ba:	46c0      	nop			@ (mov r8, r8)
 80048bc:	40021000 	.word	0x40021000
 80048c0:	40007000 	.word	0x40007000
 80048c4:	00001388 	.word	0x00001388
 80048c8:	efffffff 	.word	0xefffffff
 80048cc:	ffbfffff 	.word	0xffbfffff
 80048d0:	feffffff 	.word	0xfeffffff
 80048d4:	11c1808c 	.word	0x11c1808c
 80048d8:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80048dc:	4b1b      	ldr	r3, [pc, #108]	@ (800494c <HAL_RCC_OscConfig+0x6bc>)
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	2203      	movs	r2, #3
 80048e6:	401a      	ands	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d126      	bne.n	800493e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	2270      	movs	r2, #112	@ 0x70
 80048f4:	401a      	ands	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d11f      	bne.n	800493e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	23fe      	movs	r3, #254	@ 0xfe
 8004902:	01db      	lsls	r3, r3, #7
 8004904:	401a      	ands	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800490a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800490c:	429a      	cmp	r2, r3
 800490e:	d116      	bne.n	800493e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004910:	697a      	ldr	r2, [r7, #20]
 8004912:	23f8      	movs	r3, #248	@ 0xf8
 8004914:	039b      	lsls	r3, r3, #14
 8004916:	401a      	ands	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800491c:	429a      	cmp	r2, r3
 800491e:	d10e      	bne.n	800493e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	23e0      	movs	r3, #224	@ 0xe0
 8004924:	051b      	lsls	r3, r3, #20
 8004926:	401a      	ands	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800492c:	429a      	cmp	r2, r3
 800492e:	d106      	bne.n	800493e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	0f5b      	lsrs	r3, r3, #29
 8004934:	075a      	lsls	r2, r3, #29
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800493a:	429a      	cmp	r2, r3
 800493c:	d001      	beq.n	8004942 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e000      	b.n	8004944 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	0018      	movs	r0, r3
 8004946:	46bd      	mov	sp, r7
 8004948:	b008      	add	sp, #32
 800494a:	bd80      	pop	{r7, pc}
 800494c:	40021000 	.word	0x40021000

08004950 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d101      	bne.n	8004964 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e0e9      	b.n	8004b38 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004964:	4b76      	ldr	r3, [pc, #472]	@ (8004b40 <HAL_RCC_ClockConfig+0x1f0>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2207      	movs	r2, #7
 800496a:	4013      	ands	r3, r2
 800496c:	683a      	ldr	r2, [r7, #0]
 800496e:	429a      	cmp	r2, r3
 8004970:	d91e      	bls.n	80049b0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004972:	4b73      	ldr	r3, [pc, #460]	@ (8004b40 <HAL_RCC_ClockConfig+0x1f0>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2207      	movs	r2, #7
 8004978:	4393      	bics	r3, r2
 800497a:	0019      	movs	r1, r3
 800497c:	4b70      	ldr	r3, [pc, #448]	@ (8004b40 <HAL_RCC_ClockConfig+0x1f0>)
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004984:	f7fe fc2c 	bl	80031e0 <HAL_GetTick>
 8004988:	0003      	movs	r3, r0
 800498a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800498c:	e009      	b.n	80049a2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800498e:	f7fe fc27 	bl	80031e0 <HAL_GetTick>
 8004992:	0002      	movs	r2, r0
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	4a6a      	ldr	r2, [pc, #424]	@ (8004b44 <HAL_RCC_ClockConfig+0x1f4>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e0ca      	b.n	8004b38 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80049a2:	4b67      	ldr	r3, [pc, #412]	@ (8004b40 <HAL_RCC_ClockConfig+0x1f0>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2207      	movs	r2, #7
 80049a8:	4013      	ands	r3, r2
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d1ee      	bne.n	800498e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2202      	movs	r2, #2
 80049b6:	4013      	ands	r3, r2
 80049b8:	d015      	beq.n	80049e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2204      	movs	r2, #4
 80049c0:	4013      	ands	r3, r2
 80049c2:	d006      	beq.n	80049d2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80049c4:	4b60      	ldr	r3, [pc, #384]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 80049c6:	689a      	ldr	r2, [r3, #8]
 80049c8:	4b5f      	ldr	r3, [pc, #380]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 80049ca:	21e0      	movs	r1, #224	@ 0xe0
 80049cc:	01c9      	lsls	r1, r1, #7
 80049ce:	430a      	orrs	r2, r1
 80049d0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049d2:	4b5d      	ldr	r3, [pc, #372]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	4a5d      	ldr	r2, [pc, #372]	@ (8004b4c <HAL_RCC_ClockConfig+0x1fc>)
 80049d8:	4013      	ands	r3, r2
 80049da:	0019      	movs	r1, r3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689a      	ldr	r2, [r3, #8]
 80049e0:	4b59      	ldr	r3, [pc, #356]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 80049e2:	430a      	orrs	r2, r1
 80049e4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2201      	movs	r2, #1
 80049ec:	4013      	ands	r3, r2
 80049ee:	d057      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d107      	bne.n	8004a08 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049f8:	4b53      	ldr	r3, [pc, #332]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	2380      	movs	r3, #128	@ 0x80
 80049fe:	029b      	lsls	r3, r3, #10
 8004a00:	4013      	ands	r3, r2
 8004a02:	d12b      	bne.n	8004a5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e097      	b.n	8004b38 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	d107      	bne.n	8004a20 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a10:	4b4d      	ldr	r3, [pc, #308]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	2380      	movs	r3, #128	@ 0x80
 8004a16:	049b      	lsls	r3, r3, #18
 8004a18:	4013      	ands	r3, r2
 8004a1a:	d11f      	bne.n	8004a5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e08b      	b.n	8004b38 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d107      	bne.n	8004a38 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a28:	4b47      	ldr	r3, [pc, #284]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	2380      	movs	r3, #128	@ 0x80
 8004a2e:	00db      	lsls	r3, r3, #3
 8004a30:	4013      	ands	r3, r2
 8004a32:	d113      	bne.n	8004a5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e07f      	b.n	8004b38 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d106      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a40:	4b41      	ldr	r3, [pc, #260]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004a42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a44:	2202      	movs	r2, #2
 8004a46:	4013      	ands	r3, r2
 8004a48:	d108      	bne.n	8004a5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e074      	b.n	8004b38 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a4e:	4b3e      	ldr	r3, [pc, #248]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004a50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a52:	2202      	movs	r2, #2
 8004a54:	4013      	ands	r3, r2
 8004a56:	d101      	bne.n	8004a5c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e06d      	b.n	8004b38 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a5c:	4b3a      	ldr	r3, [pc, #232]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	2207      	movs	r2, #7
 8004a62:	4393      	bics	r3, r2
 8004a64:	0019      	movs	r1, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	4b37      	ldr	r3, [pc, #220]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a70:	f7fe fbb6 	bl	80031e0 <HAL_GetTick>
 8004a74:	0003      	movs	r3, r0
 8004a76:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a78:	e009      	b.n	8004a8e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a7a:	f7fe fbb1 	bl	80031e0 <HAL_GetTick>
 8004a7e:	0002      	movs	r2, r0
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	4a2f      	ldr	r2, [pc, #188]	@ (8004b44 <HAL_RCC_ClockConfig+0x1f4>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e054      	b.n	8004b38 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	2238      	movs	r2, #56	@ 0x38
 8004a94:	401a      	ands	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d1ec      	bne.n	8004a7a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004aa0:	4b27      	ldr	r3, [pc, #156]	@ (8004b40 <HAL_RCC_ClockConfig+0x1f0>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2207      	movs	r2, #7
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d21e      	bcs.n	8004aec <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aae:	4b24      	ldr	r3, [pc, #144]	@ (8004b40 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2207      	movs	r2, #7
 8004ab4:	4393      	bics	r3, r2
 8004ab6:	0019      	movs	r1, r3
 8004ab8:	4b21      	ldr	r3, [pc, #132]	@ (8004b40 <HAL_RCC_ClockConfig+0x1f0>)
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	430a      	orrs	r2, r1
 8004abe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ac0:	f7fe fb8e 	bl	80031e0 <HAL_GetTick>
 8004ac4:	0003      	movs	r3, r0
 8004ac6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ac8:	e009      	b.n	8004ade <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aca:	f7fe fb89 	bl	80031e0 <HAL_GetTick>
 8004ace:	0002      	movs	r2, r0
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8004b44 <HAL_RCC_ClockConfig+0x1f4>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d901      	bls.n	8004ade <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e02c      	b.n	8004b38 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ade:	4b18      	ldr	r3, [pc, #96]	@ (8004b40 <HAL_RCC_ClockConfig+0x1f0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2207      	movs	r2, #7
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d1ee      	bne.n	8004aca <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2204      	movs	r2, #4
 8004af2:	4013      	ands	r3, r2
 8004af4:	d009      	beq.n	8004b0a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004af6:	4b14      	ldr	r3, [pc, #80]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	4a15      	ldr	r2, [pc, #84]	@ (8004b50 <HAL_RCC_ClockConfig+0x200>)
 8004afc:	4013      	ands	r3, r2
 8004afe:	0019      	movs	r1, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68da      	ldr	r2, [r3, #12]
 8004b04:	4b10      	ldr	r3, [pc, #64]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004b06:	430a      	orrs	r2, r1
 8004b08:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004b0a:	f000 f829 	bl	8004b60 <HAL_RCC_GetSysClockFreq>
 8004b0e:	0001      	movs	r1, r0
 8004b10:	4b0d      	ldr	r3, [pc, #52]	@ (8004b48 <HAL_RCC_ClockConfig+0x1f8>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	0a1b      	lsrs	r3, r3, #8
 8004b16:	220f      	movs	r2, #15
 8004b18:	401a      	ands	r2, r3
 8004b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8004b54 <HAL_RCC_ClockConfig+0x204>)
 8004b1c:	0092      	lsls	r2, r2, #2
 8004b1e:	58d3      	ldr	r3, [r2, r3]
 8004b20:	221f      	movs	r2, #31
 8004b22:	4013      	ands	r3, r2
 8004b24:	000a      	movs	r2, r1
 8004b26:	40da      	lsrs	r2, r3
 8004b28:	4b0b      	ldr	r3, [pc, #44]	@ (8004b58 <HAL_RCC_ClockConfig+0x208>)
 8004b2a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b5c <HAL_RCC_ClockConfig+0x20c>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	0018      	movs	r0, r3
 8004b32:	f7fe faf9 	bl	8003128 <HAL_InitTick>
 8004b36:	0003      	movs	r3, r0
}
 8004b38:	0018      	movs	r0, r3
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	b004      	add	sp, #16
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	40022000 	.word	0x40022000
 8004b44:	00001388 	.word	0x00001388
 8004b48:	40021000 	.word	0x40021000
 8004b4c:	fffff0ff 	.word	0xfffff0ff
 8004b50:	ffff8fff 	.word	0xffff8fff
 8004b54:	0800b7d4 	.word	0x0800b7d4
 8004b58:	20000000 	.word	0x20000000
 8004b5c:	20000004 	.word	0x20000004

08004b60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b66:	4b3c      	ldr	r3, [pc, #240]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	2238      	movs	r2, #56	@ 0x38
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	d10f      	bne.n	8004b90 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004b70:	4b39      	ldr	r3, [pc, #228]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	0adb      	lsrs	r3, r3, #11
 8004b76:	2207      	movs	r2, #7
 8004b78:	4013      	ands	r3, r2
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	409a      	lsls	r2, r3
 8004b7e:	0013      	movs	r3, r2
 8004b80:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004b82:	6839      	ldr	r1, [r7, #0]
 8004b84:	4835      	ldr	r0, [pc, #212]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004b86:	f7fb fad9 	bl	800013c <__udivsi3>
 8004b8a:	0003      	movs	r3, r0
 8004b8c:	613b      	str	r3, [r7, #16]
 8004b8e:	e05d      	b.n	8004c4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b90:	4b31      	ldr	r3, [pc, #196]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	2238      	movs	r2, #56	@ 0x38
 8004b96:	4013      	ands	r3, r2
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d102      	bne.n	8004ba2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b9c:	4b30      	ldr	r3, [pc, #192]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0x100>)
 8004b9e:	613b      	str	r3, [r7, #16]
 8004ba0:	e054      	b.n	8004c4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ba2:	4b2d      	ldr	r3, [pc, #180]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	2238      	movs	r2, #56	@ 0x38
 8004ba8:	4013      	ands	r3, r2
 8004baa:	2b10      	cmp	r3, #16
 8004bac:	d138      	bne.n	8004c20 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004bae:	4b2a      	ldr	r3, [pc, #168]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	2203      	movs	r2, #3
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bb8:	4b27      	ldr	r3, [pc, #156]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	091b      	lsrs	r3, r3, #4
 8004bbe:	2207      	movs	r2, #7
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2b03      	cmp	r3, #3
 8004bca:	d10d      	bne.n	8004be8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004bcc:	68b9      	ldr	r1, [r7, #8]
 8004bce:	4824      	ldr	r0, [pc, #144]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0x100>)
 8004bd0:	f7fb fab4 	bl	800013c <__udivsi3>
 8004bd4:	0003      	movs	r3, r0
 8004bd6:	0019      	movs	r1, r3
 8004bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	0a1b      	lsrs	r3, r3, #8
 8004bde:	227f      	movs	r2, #127	@ 0x7f
 8004be0:	4013      	ands	r3, r2
 8004be2:	434b      	muls	r3, r1
 8004be4:	617b      	str	r3, [r7, #20]
        break;
 8004be6:	e00d      	b.n	8004c04 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004be8:	68b9      	ldr	r1, [r7, #8]
 8004bea:	481c      	ldr	r0, [pc, #112]	@ (8004c5c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004bec:	f7fb faa6 	bl	800013c <__udivsi3>
 8004bf0:	0003      	movs	r3, r0
 8004bf2:	0019      	movs	r1, r3
 8004bf4:	4b18      	ldr	r3, [pc, #96]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	0a1b      	lsrs	r3, r3, #8
 8004bfa:	227f      	movs	r2, #127	@ 0x7f
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	434b      	muls	r3, r1
 8004c00:	617b      	str	r3, [r7, #20]
        break;
 8004c02:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004c04:	4b14      	ldr	r3, [pc, #80]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	0f5b      	lsrs	r3, r3, #29
 8004c0a:	2207      	movs	r2, #7
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	3301      	adds	r3, #1
 8004c10:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	6978      	ldr	r0, [r7, #20]
 8004c16:	f7fb fa91 	bl	800013c <__udivsi3>
 8004c1a:	0003      	movs	r3, r0
 8004c1c:	613b      	str	r3, [r7, #16]
 8004c1e:	e015      	b.n	8004c4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004c20:	4b0d      	ldr	r3, [pc, #52]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	2238      	movs	r2, #56	@ 0x38
 8004c26:	4013      	ands	r3, r2
 8004c28:	2b20      	cmp	r3, #32
 8004c2a:	d103      	bne.n	8004c34 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004c2c:	2380      	movs	r3, #128	@ 0x80
 8004c2e:	021b      	lsls	r3, r3, #8
 8004c30:	613b      	str	r3, [r7, #16]
 8004c32:	e00b      	b.n	8004c4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004c34:	4b08      	ldr	r3, [pc, #32]	@ (8004c58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2238      	movs	r2, #56	@ 0x38
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	2b18      	cmp	r3, #24
 8004c3e:	d103      	bne.n	8004c48 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004c40:	23fa      	movs	r3, #250	@ 0xfa
 8004c42:	01db      	lsls	r3, r3, #7
 8004c44:	613b      	str	r3, [r7, #16]
 8004c46:	e001      	b.n	8004c4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004c4c:	693b      	ldr	r3, [r7, #16]
}
 8004c4e:	0018      	movs	r0, r3
 8004c50:	46bd      	mov	sp, r7
 8004c52:	b006      	add	sp, #24
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	46c0      	nop			@ (mov r8, r8)
 8004c58:	40021000 	.word	0x40021000
 8004c5c:	00f42400 	.word	0x00f42400
 8004c60:	007a1200 	.word	0x007a1200

08004c64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c68:	4b02      	ldr	r3, [pc, #8]	@ (8004c74 <HAL_RCC_GetHCLKFreq+0x10>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
}
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	46c0      	nop			@ (mov r8, r8)
 8004c74:	20000000 	.word	0x20000000

08004c78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c78:	b5b0      	push	{r4, r5, r7, lr}
 8004c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004c7c:	f7ff fff2 	bl	8004c64 <HAL_RCC_GetHCLKFreq>
 8004c80:	0004      	movs	r4, r0
 8004c82:	f7ff faf9 	bl	8004278 <LL_RCC_GetAPB1Prescaler>
 8004c86:	0003      	movs	r3, r0
 8004c88:	0b1a      	lsrs	r2, r3, #12
 8004c8a:	4b05      	ldr	r3, [pc, #20]	@ (8004ca0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c8c:	0092      	lsls	r2, r2, #2
 8004c8e:	58d3      	ldr	r3, [r2, r3]
 8004c90:	221f      	movs	r2, #31
 8004c92:	4013      	ands	r3, r2
 8004c94:	40dc      	lsrs	r4, r3
 8004c96:	0023      	movs	r3, r4
}
 8004c98:	0018      	movs	r0, r3
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bdb0      	pop	{r4, r5, r7, pc}
 8004c9e:	46c0      	nop			@ (mov r8, r8)
 8004ca0:	0800b814 	.word	0x0800b814

08004ca4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004cac:	2313      	movs	r3, #19
 8004cae:	18fb      	adds	r3, r7, r3
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cb4:	2312      	movs	r3, #18
 8004cb6:	18fb      	adds	r3, r7, r3
 8004cb8:	2200      	movs	r2, #0
 8004cba:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	2380      	movs	r3, #128	@ 0x80
 8004cc2:	029b      	lsls	r3, r3, #10
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	d100      	bne.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004cc8:	e0ad      	b.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cca:	2011      	movs	r0, #17
 8004ccc:	183b      	adds	r3, r7, r0
 8004cce:	2200      	movs	r2, #0
 8004cd0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cd2:	4b47      	ldr	r3, [pc, #284]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004cd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cd6:	2380      	movs	r3, #128	@ 0x80
 8004cd8:	055b      	lsls	r3, r3, #21
 8004cda:	4013      	ands	r3, r2
 8004cdc:	d110      	bne.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cde:	4b44      	ldr	r3, [pc, #272]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ce0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ce2:	4b43      	ldr	r3, [pc, #268]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ce4:	2180      	movs	r1, #128	@ 0x80
 8004ce6:	0549      	lsls	r1, r1, #21
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004cec:	4b40      	ldr	r3, [pc, #256]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004cee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cf0:	2380      	movs	r3, #128	@ 0x80
 8004cf2:	055b      	lsls	r3, r3, #21
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	60bb      	str	r3, [r7, #8]
 8004cf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cfa:	183b      	adds	r3, r7, r0
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d00:	4b3c      	ldr	r3, [pc, #240]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	4b3b      	ldr	r3, [pc, #236]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004d06:	2180      	movs	r1, #128	@ 0x80
 8004d08:	0049      	lsls	r1, r1, #1
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d0e:	f7fe fa67 	bl	80031e0 <HAL_GetTick>
 8004d12:	0003      	movs	r3, r0
 8004d14:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d16:	e00b      	b.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d18:	f7fe fa62 	bl	80031e0 <HAL_GetTick>
 8004d1c:	0002      	movs	r2, r0
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d904      	bls.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004d26:	2313      	movs	r3, #19
 8004d28:	18fb      	adds	r3, r7, r3
 8004d2a:	2203      	movs	r2, #3
 8004d2c:	701a      	strb	r2, [r3, #0]
        break;
 8004d2e:	e005      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d30:	4b30      	ldr	r3, [pc, #192]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	2380      	movs	r3, #128	@ 0x80
 8004d36:	005b      	lsls	r3, r3, #1
 8004d38:	4013      	ands	r3, r2
 8004d3a:	d0ed      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004d3c:	2313      	movs	r3, #19
 8004d3e:	18fb      	adds	r3, r7, r3
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d15e      	bne.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d46:	4b2a      	ldr	r3, [pc, #168]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d4a:	23c0      	movs	r3, #192	@ 0xc0
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4013      	ands	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d019      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d014      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004d62:	4b23      	ldr	r3, [pc, #140]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d66:	4a24      	ldr	r2, [pc, #144]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004d68:	4013      	ands	r3, r2
 8004d6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d6c:	4b20      	ldr	r3, [pc, #128]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d70:	4b1f      	ldr	r3, [pc, #124]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d72:	2180      	movs	r1, #128	@ 0x80
 8004d74:	0249      	lsls	r1, r1, #9
 8004d76:	430a      	orrs	r2, r1
 8004d78:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d80:	491e      	ldr	r1, [pc, #120]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004d82:	400a      	ands	r2, r1
 8004d84:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004d86:	4b1a      	ldr	r3, [pc, #104]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d88:	697a      	ldr	r2, [r7, #20]
 8004d8a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	4013      	ands	r3, r2
 8004d92:	d016      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d94:	f7fe fa24 	bl	80031e0 <HAL_GetTick>
 8004d98:	0003      	movs	r3, r0
 8004d9a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d9c:	e00c      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d9e:	f7fe fa1f 	bl	80031e0 <HAL_GetTick>
 8004da2:	0002      	movs	r2, r0
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	4a15      	ldr	r2, [pc, #84]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d904      	bls.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004dae:	2313      	movs	r3, #19
 8004db0:	18fb      	adds	r3, r7, r3
 8004db2:	2203      	movs	r2, #3
 8004db4:	701a      	strb	r2, [r3, #0]
            break;
 8004db6:	e004      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004db8:	4b0d      	ldr	r3, [pc, #52]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dbc:	2202      	movs	r2, #2
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	d0ed      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004dc2:	2313      	movs	r3, #19
 8004dc4:	18fb      	adds	r3, r7, r3
 8004dc6:	781b      	ldrb	r3, [r3, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d10a      	bne.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dcc:	4b08      	ldr	r3, [pc, #32]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd0:	4a09      	ldr	r2, [pc, #36]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	0019      	movs	r1, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dda:	4b05      	ldr	r3, [pc, #20]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004de0:	e016      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004de2:	2312      	movs	r3, #18
 8004de4:	18fb      	adds	r3, r7, r3
 8004de6:	2213      	movs	r2, #19
 8004de8:	18ba      	adds	r2, r7, r2
 8004dea:	7812      	ldrb	r2, [r2, #0]
 8004dec:	701a      	strb	r2, [r3, #0]
 8004dee:	e00f      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004df0:	40021000 	.word	0x40021000
 8004df4:	40007000 	.word	0x40007000
 8004df8:	fffffcff 	.word	0xfffffcff
 8004dfc:	fffeffff 	.word	0xfffeffff
 8004e00:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e04:	2312      	movs	r3, #18
 8004e06:	18fb      	adds	r3, r7, r3
 8004e08:	2213      	movs	r2, #19
 8004e0a:	18ba      	adds	r2, r7, r2
 8004e0c:	7812      	ldrb	r2, [r2, #0]
 8004e0e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e10:	2311      	movs	r3, #17
 8004e12:	18fb      	adds	r3, r7, r3
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d105      	bne.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e1a:	4bb6      	ldr	r3, [pc, #728]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e1e:	4bb5      	ldr	r3, [pc, #724]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e20:	49b5      	ldr	r1, [pc, #724]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8004e22:	400a      	ands	r2, r1
 8004e24:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d009      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e30:	4bb0      	ldr	r3, [pc, #704]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e34:	2203      	movs	r2, #3
 8004e36:	4393      	bics	r3, r2
 8004e38:	0019      	movs	r1, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	4bad      	ldr	r3, [pc, #692]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e40:	430a      	orrs	r2, r1
 8004e42:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2202      	movs	r2, #2
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	d009      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e4e:	4ba9      	ldr	r3, [pc, #676]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e52:	220c      	movs	r2, #12
 8004e54:	4393      	bics	r3, r2
 8004e56:	0019      	movs	r1, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689a      	ldr	r2, [r3, #8]
 8004e5c:	4ba5      	ldr	r3, [pc, #660]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2204      	movs	r2, #4
 8004e68:	4013      	ands	r3, r2
 8004e6a:	d009      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e6c:	4ba1      	ldr	r3, [pc, #644]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e70:	2230      	movs	r2, #48	@ 0x30
 8004e72:	4393      	bics	r3, r2
 8004e74:	0019      	movs	r1, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68da      	ldr	r2, [r3, #12]
 8004e7a:	4b9e      	ldr	r3, [pc, #632]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2210      	movs	r2, #16
 8004e86:	4013      	ands	r3, r2
 8004e88:	d009      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e8a:	4b9a      	ldr	r3, [pc, #616]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e8e:	4a9b      	ldr	r2, [pc, #620]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004e90:	4013      	ands	r3, r2
 8004e92:	0019      	movs	r1, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	691a      	ldr	r2, [r3, #16]
 8004e98:	4b96      	ldr	r3, [pc, #600]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	2380      	movs	r3, #128	@ 0x80
 8004ea4:	015b      	lsls	r3, r3, #5
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	d009      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8004eaa:	4b92      	ldr	r3, [pc, #584]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eae:	4a94      	ldr	r2, [pc, #592]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	0019      	movs	r1, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	695a      	ldr	r2, [r3, #20]
 8004eb8:	4b8e      	ldr	r3, [pc, #568]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	2380      	movs	r3, #128	@ 0x80
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	d009      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004eca:	4b8a      	ldr	r3, [pc, #552]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ece:	4a8d      	ldr	r2, [pc, #564]	@ (8005104 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	0019      	movs	r1, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ed8:	4b86      	ldr	r3, [pc, #536]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eda:	430a      	orrs	r2, r1
 8004edc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	2380      	movs	r3, #128	@ 0x80
 8004ee4:	00db      	lsls	r3, r3, #3
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	d009      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004eea:	4b82      	ldr	r3, [pc, #520]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eee:	4a86      	ldr	r2, [pc, #536]	@ (8005108 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	0019      	movs	r1, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ef8:	4b7e      	ldr	r3, [pc, #504]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004efa:	430a      	orrs	r2, r1
 8004efc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2220      	movs	r2, #32
 8004f04:	4013      	ands	r3, r2
 8004f06:	d009      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f08:	4b7a      	ldr	r3, [pc, #488]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f0c:	4a7f      	ldr	r2, [pc, #508]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004f0e:	4013      	ands	r3, r2
 8004f10:	0019      	movs	r1, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699a      	ldr	r2, [r3, #24]
 8004f16:	4b77      	ldr	r3, [pc, #476]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2240      	movs	r2, #64	@ 0x40
 8004f22:	4013      	ands	r3, r2
 8004f24:	d009      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f26:	4b73      	ldr	r3, [pc, #460]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f2a:	4a79      	ldr	r2, [pc, #484]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	0019      	movs	r1, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	69da      	ldr	r2, [r3, #28]
 8004f34:	4b6f      	ldr	r3, [pc, #444]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f36:	430a      	orrs	r2, r1
 8004f38:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	2380      	movs	r3, #128	@ 0x80
 8004f40:	01db      	lsls	r3, r3, #7
 8004f42:	4013      	ands	r3, r2
 8004f44:	d015      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f46:	4b6b      	ldr	r3, [pc, #428]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	0899      	lsrs	r1, r3, #2
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f52:	4b68      	ldr	r3, [pc, #416]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f54:	430a      	orrs	r2, r1
 8004f56:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f5c:	2380      	movs	r3, #128	@ 0x80
 8004f5e:	05db      	lsls	r3, r3, #23
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d106      	bne.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004f64:	4b63      	ldr	r3, [pc, #396]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f66:	68da      	ldr	r2, [r3, #12]
 8004f68:	4b62      	ldr	r3, [pc, #392]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f6a:	2180      	movs	r1, #128	@ 0x80
 8004f6c:	0249      	lsls	r1, r1, #9
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	2380      	movs	r3, #128	@ 0x80
 8004f78:	031b      	lsls	r3, r3, #12
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	d009      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004f7e:	4b5d      	ldr	r3, [pc, #372]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f82:	2240      	movs	r2, #64	@ 0x40
 8004f84:	4393      	bics	r3, r2
 8004f86:	0019      	movs	r1, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f8c:	4b59      	ldr	r3, [pc, #356]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	2380      	movs	r3, #128	@ 0x80
 8004f98:	039b      	lsls	r3, r3, #14
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	d016      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004f9e:	4b55      	ldr	r3, [pc, #340]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa2:	4a5c      	ldr	r2, [pc, #368]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	0019      	movs	r1, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fac:	4b51      	ldr	r3, [pc, #324]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fb6:	2380      	movs	r3, #128	@ 0x80
 8004fb8:	03db      	lsls	r3, r3, #15
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d106      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004fbe:	4b4d      	ldr	r3, [pc, #308]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fc0:	68da      	ldr	r2, [r3, #12]
 8004fc2:	4b4c      	ldr	r3, [pc, #304]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fc4:	2180      	movs	r1, #128	@ 0x80
 8004fc6:	0449      	lsls	r1, r1, #17
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	2380      	movs	r3, #128	@ 0x80
 8004fd2:	03db      	lsls	r3, r3, #15
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	d016      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004fd8:	4b46      	ldr	r3, [pc, #280]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fdc:	4a4e      	ldr	r2, [pc, #312]	@ (8005118 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	0019      	movs	r1, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fe6:	4b43      	ldr	r3, [pc, #268]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ff0:	2380      	movs	r3, #128	@ 0x80
 8004ff2:	045b      	lsls	r3, r3, #17
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d106      	bne.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004ff8:	4b3e      	ldr	r3, [pc, #248]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ffa:	68da      	ldr	r2, [r3, #12]
 8004ffc:	4b3d      	ldr	r3, [pc, #244]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ffe:	2180      	movs	r1, #128	@ 0x80
 8005000:	0449      	lsls	r1, r1, #17
 8005002:	430a      	orrs	r2, r1
 8005004:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	2380      	movs	r3, #128	@ 0x80
 800500c:	011b      	lsls	r3, r3, #4
 800500e:	4013      	ands	r3, r2
 8005010:	d014      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005012:	4b38      	ldr	r3, [pc, #224]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005016:	2203      	movs	r2, #3
 8005018:	4393      	bics	r3, r2
 800501a:	0019      	movs	r1, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a1a      	ldr	r2, [r3, #32]
 8005020:	4b34      	ldr	r3, [pc, #208]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005022:	430a      	orrs	r2, r1
 8005024:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d106      	bne.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800502e:	4b31      	ldr	r3, [pc, #196]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005030:	68da      	ldr	r2, [r3, #12]
 8005032:	4b30      	ldr	r3, [pc, #192]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005034:	2180      	movs	r1, #128	@ 0x80
 8005036:	0249      	lsls	r1, r1, #9
 8005038:	430a      	orrs	r2, r1
 800503a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	2380      	movs	r3, #128	@ 0x80
 8005042:	019b      	lsls	r3, r3, #6
 8005044:	4013      	ands	r3, r2
 8005046:	d014      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005048:	4b2a      	ldr	r3, [pc, #168]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800504a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800504c:	220c      	movs	r2, #12
 800504e:	4393      	bics	r3, r2
 8005050:	0019      	movs	r1, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005056:	4b27      	ldr	r3, [pc, #156]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005058:	430a      	orrs	r2, r1
 800505a:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005060:	2b04      	cmp	r3, #4
 8005062:	d106      	bne.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005064:	4b23      	ldr	r3, [pc, #140]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005066:	68da      	ldr	r2, [r3, #12]
 8005068:	4b22      	ldr	r3, [pc, #136]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800506a:	2180      	movs	r1, #128	@ 0x80
 800506c:	0249      	lsls	r1, r1, #9
 800506e:	430a      	orrs	r2, r1
 8005070:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	2380      	movs	r3, #128	@ 0x80
 8005078:	045b      	lsls	r3, r3, #17
 800507a:	4013      	ands	r3, r2
 800507c:	d016      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800507e:	4b1d      	ldr	r3, [pc, #116]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005082:	4a22      	ldr	r2, [pc, #136]	@ (800510c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005084:	4013      	ands	r3, r2
 8005086:	0019      	movs	r1, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800508c:	4b19      	ldr	r3, [pc, #100]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800508e:	430a      	orrs	r2, r1
 8005090:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005096:	2380      	movs	r3, #128	@ 0x80
 8005098:	019b      	lsls	r3, r3, #6
 800509a:	429a      	cmp	r2, r3
 800509c:	d106      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800509e:	4b15      	ldr	r3, [pc, #84]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050a0:	68da      	ldr	r2, [r3, #12]
 80050a2:	4b14      	ldr	r3, [pc, #80]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050a4:	2180      	movs	r1, #128	@ 0x80
 80050a6:	0449      	lsls	r1, r1, #17
 80050a8:	430a      	orrs	r2, r1
 80050aa:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	2380      	movs	r3, #128	@ 0x80
 80050b2:	049b      	lsls	r3, r3, #18
 80050b4:	4013      	ands	r3, r2
 80050b6:	d016      	beq.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80050b8:	4b0e      	ldr	r3, [pc, #56]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050bc:	4a10      	ldr	r2, [pc, #64]	@ (8005100 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80050be:	4013      	ands	r3, r2
 80050c0:	0019      	movs	r1, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80050c6:	4b0b      	ldr	r3, [pc, #44]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050c8:	430a      	orrs	r2, r1
 80050ca:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80050d0:	2380      	movs	r3, #128	@ 0x80
 80050d2:	005b      	lsls	r3, r3, #1
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d106      	bne.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80050d8:	4b06      	ldr	r3, [pc, #24]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050da:	68da      	ldr	r2, [r3, #12]
 80050dc:	4b05      	ldr	r3, [pc, #20]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050de:	2180      	movs	r1, #128	@ 0x80
 80050e0:	0449      	lsls	r1, r1, #17
 80050e2:	430a      	orrs	r2, r1
 80050e4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80050e6:	2312      	movs	r3, #18
 80050e8:	18fb      	adds	r3, r7, r3
 80050ea:	781b      	ldrb	r3, [r3, #0]
}
 80050ec:	0018      	movs	r0, r3
 80050ee:	46bd      	mov	sp, r7
 80050f0:	b006      	add	sp, #24
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	40021000 	.word	0x40021000
 80050f8:	efffffff 	.word	0xefffffff
 80050fc:	fffff3ff 	.word	0xfffff3ff
 8005100:	fffffcff 	.word	0xfffffcff
 8005104:	fff3ffff 	.word	0xfff3ffff
 8005108:	ffcfffff 	.word	0xffcfffff
 800510c:	ffffcfff 	.word	0xffffcfff
 8005110:	ffff3fff 	.word	0xffff3fff
 8005114:	ffbfffff 	.word	0xffbfffff
 8005118:	feffffff 	.word	0xfeffffff

0800511c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b082      	sub	sp, #8
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e046      	b.n	80051bc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2288      	movs	r2, #136	@ 0x88
 8005132:	589b      	ldr	r3, [r3, r2]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d107      	bne.n	8005148 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2284      	movs	r2, #132	@ 0x84
 800513c:	2100      	movs	r1, #0
 800513e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	0018      	movs	r0, r3
 8005144:	f7fd fdc6 	bl	8002cd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2288      	movs	r2, #136	@ 0x88
 800514c:	2124      	movs	r1, #36	@ 0x24
 800514e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2101      	movs	r1, #1
 800515c:	438a      	bics	r2, r1
 800515e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005164:	2b00      	cmp	r3, #0
 8005166:	d003      	beq.n	8005170 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	0018      	movs	r0, r3
 800516c:	f000 fec4 	bl	8005ef8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	0018      	movs	r0, r3
 8005174:	f000 fb6a 	bl	800584c <UART_SetConfig>
 8005178:	0003      	movs	r3, r0
 800517a:	2b01      	cmp	r3, #1
 800517c:	d101      	bne.n	8005182 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e01c      	b.n	80051bc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	490d      	ldr	r1, [pc, #52]	@ (80051c4 <HAL_UART_Init+0xa8>)
 800518e:	400a      	ands	r2, r1
 8005190:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	689a      	ldr	r2, [r3, #8]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	212a      	movs	r1, #42	@ 0x2a
 800519e:	438a      	bics	r2, r1
 80051a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2101      	movs	r1, #1
 80051ae:	430a      	orrs	r2, r1
 80051b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	0018      	movs	r0, r3
 80051b6:	f000 ff53 	bl	8006060 <UART_CheckIdleState>
 80051ba:	0003      	movs	r3, r0
}
 80051bc:	0018      	movs	r0, r3
 80051be:	46bd      	mov	sp, r7
 80051c0:	b002      	add	sp, #8
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	ffffb7ff 	.word	0xffffb7ff

080051c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051c8:	b5b0      	push	{r4, r5, r7, lr}
 80051ca:	b0aa      	sub	sp, #168	@ 0xa8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	22a4      	movs	r2, #164	@ 0xa4
 80051d8:	18b9      	adds	r1, r7, r2
 80051da:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	20a0      	movs	r0, #160	@ 0xa0
 80051e4:	1839      	adds	r1, r7, r0
 80051e6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	249c      	movs	r4, #156	@ 0x9c
 80051f0:	1939      	adds	r1, r7, r4
 80051f2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80051f4:	0011      	movs	r1, r2
 80051f6:	18bb      	adds	r3, r7, r2
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4aa2      	ldr	r2, [pc, #648]	@ (8005484 <HAL_UART_IRQHandler+0x2bc>)
 80051fc:	4013      	ands	r3, r2
 80051fe:	2298      	movs	r2, #152	@ 0x98
 8005200:	18bd      	adds	r5, r7, r2
 8005202:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8005204:	18bb      	adds	r3, r7, r2
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d11a      	bne.n	8005242 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800520c:	187b      	adds	r3, r7, r1
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2220      	movs	r2, #32
 8005212:	4013      	ands	r3, r2
 8005214:	d015      	beq.n	8005242 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005216:	183b      	adds	r3, r7, r0
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2220      	movs	r2, #32
 800521c:	4013      	ands	r3, r2
 800521e:	d105      	bne.n	800522c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005220:	193b      	adds	r3, r7, r4
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	2380      	movs	r3, #128	@ 0x80
 8005226:	055b      	lsls	r3, r3, #21
 8005228:	4013      	ands	r3, r2
 800522a:	d00a      	beq.n	8005242 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005230:	2b00      	cmp	r3, #0
 8005232:	d100      	bne.n	8005236 <HAL_UART_IRQHandler+0x6e>
 8005234:	e2dc      	b.n	80057f0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	0010      	movs	r0, r2
 800523e:	4798      	blx	r3
      }
      return;
 8005240:	e2d6      	b.n	80057f0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005242:	2398      	movs	r3, #152	@ 0x98
 8005244:	18fb      	adds	r3, r7, r3
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d100      	bne.n	800524e <HAL_UART_IRQHandler+0x86>
 800524c:	e122      	b.n	8005494 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800524e:	239c      	movs	r3, #156	@ 0x9c
 8005250:	18fb      	adds	r3, r7, r3
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a8c      	ldr	r2, [pc, #560]	@ (8005488 <HAL_UART_IRQHandler+0x2c0>)
 8005256:	4013      	ands	r3, r2
 8005258:	d106      	bne.n	8005268 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800525a:	23a0      	movs	r3, #160	@ 0xa0
 800525c:	18fb      	adds	r3, r7, r3
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a8a      	ldr	r2, [pc, #552]	@ (800548c <HAL_UART_IRQHandler+0x2c4>)
 8005262:	4013      	ands	r3, r2
 8005264:	d100      	bne.n	8005268 <HAL_UART_IRQHandler+0xa0>
 8005266:	e115      	b.n	8005494 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005268:	23a4      	movs	r3, #164	@ 0xa4
 800526a:	18fb      	adds	r3, r7, r3
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2201      	movs	r2, #1
 8005270:	4013      	ands	r3, r2
 8005272:	d012      	beq.n	800529a <HAL_UART_IRQHandler+0xd2>
 8005274:	23a0      	movs	r3, #160	@ 0xa0
 8005276:	18fb      	adds	r3, r7, r3
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	2380      	movs	r3, #128	@ 0x80
 800527c:	005b      	lsls	r3, r3, #1
 800527e:	4013      	ands	r3, r2
 8005280:	d00b      	beq.n	800529a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2201      	movs	r2, #1
 8005288:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2290      	movs	r2, #144	@ 0x90
 800528e:	589b      	ldr	r3, [r3, r2]
 8005290:	2201      	movs	r2, #1
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2190      	movs	r1, #144	@ 0x90
 8005298:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800529a:	23a4      	movs	r3, #164	@ 0xa4
 800529c:	18fb      	adds	r3, r7, r3
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2202      	movs	r2, #2
 80052a2:	4013      	ands	r3, r2
 80052a4:	d011      	beq.n	80052ca <HAL_UART_IRQHandler+0x102>
 80052a6:	239c      	movs	r3, #156	@ 0x9c
 80052a8:	18fb      	adds	r3, r7, r3
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2201      	movs	r2, #1
 80052ae:	4013      	ands	r3, r2
 80052b0:	d00b      	beq.n	80052ca <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2202      	movs	r2, #2
 80052b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2290      	movs	r2, #144	@ 0x90
 80052be:	589b      	ldr	r3, [r3, r2]
 80052c0:	2204      	movs	r2, #4
 80052c2:	431a      	orrs	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2190      	movs	r1, #144	@ 0x90
 80052c8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052ca:	23a4      	movs	r3, #164	@ 0xa4
 80052cc:	18fb      	adds	r3, r7, r3
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2204      	movs	r2, #4
 80052d2:	4013      	ands	r3, r2
 80052d4:	d011      	beq.n	80052fa <HAL_UART_IRQHandler+0x132>
 80052d6:	239c      	movs	r3, #156	@ 0x9c
 80052d8:	18fb      	adds	r3, r7, r3
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2201      	movs	r2, #1
 80052de:	4013      	ands	r3, r2
 80052e0:	d00b      	beq.n	80052fa <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2204      	movs	r2, #4
 80052e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2290      	movs	r2, #144	@ 0x90
 80052ee:	589b      	ldr	r3, [r3, r2]
 80052f0:	2202      	movs	r2, #2
 80052f2:	431a      	orrs	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2190      	movs	r1, #144	@ 0x90
 80052f8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80052fa:	23a4      	movs	r3, #164	@ 0xa4
 80052fc:	18fb      	adds	r3, r7, r3
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2208      	movs	r2, #8
 8005302:	4013      	ands	r3, r2
 8005304:	d017      	beq.n	8005336 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005306:	23a0      	movs	r3, #160	@ 0xa0
 8005308:	18fb      	adds	r3, r7, r3
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2220      	movs	r2, #32
 800530e:	4013      	ands	r3, r2
 8005310:	d105      	bne.n	800531e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005312:	239c      	movs	r3, #156	@ 0x9c
 8005314:	18fb      	adds	r3, r7, r3
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a5b      	ldr	r2, [pc, #364]	@ (8005488 <HAL_UART_IRQHandler+0x2c0>)
 800531a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800531c:	d00b      	beq.n	8005336 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2208      	movs	r2, #8
 8005324:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2290      	movs	r2, #144	@ 0x90
 800532a:	589b      	ldr	r3, [r3, r2]
 800532c:	2208      	movs	r2, #8
 800532e:	431a      	orrs	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2190      	movs	r1, #144	@ 0x90
 8005334:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005336:	23a4      	movs	r3, #164	@ 0xa4
 8005338:	18fb      	adds	r3, r7, r3
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	2380      	movs	r3, #128	@ 0x80
 800533e:	011b      	lsls	r3, r3, #4
 8005340:	4013      	ands	r3, r2
 8005342:	d013      	beq.n	800536c <HAL_UART_IRQHandler+0x1a4>
 8005344:	23a0      	movs	r3, #160	@ 0xa0
 8005346:	18fb      	adds	r3, r7, r3
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	2380      	movs	r3, #128	@ 0x80
 800534c:	04db      	lsls	r3, r3, #19
 800534e:	4013      	ands	r3, r2
 8005350:	d00c      	beq.n	800536c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2280      	movs	r2, #128	@ 0x80
 8005358:	0112      	lsls	r2, r2, #4
 800535a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2290      	movs	r2, #144	@ 0x90
 8005360:	589b      	ldr	r3, [r3, r2]
 8005362:	2220      	movs	r2, #32
 8005364:	431a      	orrs	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2190      	movs	r1, #144	@ 0x90
 800536a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2290      	movs	r2, #144	@ 0x90
 8005370:	589b      	ldr	r3, [r3, r2]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d100      	bne.n	8005378 <HAL_UART_IRQHandler+0x1b0>
 8005376:	e23d      	b.n	80057f4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005378:	23a4      	movs	r3, #164	@ 0xa4
 800537a:	18fb      	adds	r3, r7, r3
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2220      	movs	r2, #32
 8005380:	4013      	ands	r3, r2
 8005382:	d015      	beq.n	80053b0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005384:	23a0      	movs	r3, #160	@ 0xa0
 8005386:	18fb      	adds	r3, r7, r3
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2220      	movs	r2, #32
 800538c:	4013      	ands	r3, r2
 800538e:	d106      	bne.n	800539e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005390:	239c      	movs	r3, #156	@ 0x9c
 8005392:	18fb      	adds	r3, r7, r3
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	2380      	movs	r3, #128	@ 0x80
 8005398:	055b      	lsls	r3, r3, #21
 800539a:	4013      	ands	r3, r2
 800539c:	d008      	beq.n	80053b0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d004      	beq.n	80053b0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	0010      	movs	r0, r2
 80053ae:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2290      	movs	r2, #144	@ 0x90
 80053b4:	589b      	ldr	r3, [r3, r2]
 80053b6:	2194      	movs	r1, #148	@ 0x94
 80053b8:	187a      	adds	r2, r7, r1
 80053ba:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	2240      	movs	r2, #64	@ 0x40
 80053c4:	4013      	ands	r3, r2
 80053c6:	2b40      	cmp	r3, #64	@ 0x40
 80053c8:	d004      	beq.n	80053d4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80053ca:	187b      	adds	r3, r7, r1
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2228      	movs	r2, #40	@ 0x28
 80053d0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053d2:	d04c      	beq.n	800546e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	0018      	movs	r0, r3
 80053d8:	f000 ff5c 	bl	8006294 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	2240      	movs	r2, #64	@ 0x40
 80053e4:	4013      	ands	r3, r2
 80053e6:	2b40      	cmp	r3, #64	@ 0x40
 80053e8:	d13c      	bne.n	8005464 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053ea:	f3ef 8310 	mrs	r3, PRIMASK
 80053ee:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80053f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053f2:	2090      	movs	r0, #144	@ 0x90
 80053f4:	183a      	adds	r2, r7, r0
 80053f6:	6013      	str	r3, [r2, #0]
 80053f8:	2301      	movs	r3, #1
 80053fa:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053fe:	f383 8810 	msr	PRIMASK, r3
}
 8005402:	46c0      	nop			@ (mov r8, r8)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	689a      	ldr	r2, [r3, #8]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2140      	movs	r1, #64	@ 0x40
 8005410:	438a      	bics	r2, r1
 8005412:	609a      	str	r2, [r3, #8]
 8005414:	183b      	adds	r3, r7, r0
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800541a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800541c:	f383 8810 	msr	PRIMASK, r3
}
 8005420:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2280      	movs	r2, #128	@ 0x80
 8005426:	589b      	ldr	r3, [r3, r2]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d016      	beq.n	800545a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2280      	movs	r2, #128	@ 0x80
 8005430:	589b      	ldr	r3, [r3, r2]
 8005432:	4a17      	ldr	r2, [pc, #92]	@ (8005490 <HAL_UART_IRQHandler+0x2c8>)
 8005434:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2280      	movs	r2, #128	@ 0x80
 800543a:	589b      	ldr	r3, [r3, r2]
 800543c:	0018      	movs	r0, r3
 800543e:	f7fe fccf 	bl	8003de0 <HAL_DMA_Abort_IT>
 8005442:	1e03      	subs	r3, r0, #0
 8005444:	d01c      	beq.n	8005480 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2280      	movs	r2, #128	@ 0x80
 800544a:	589b      	ldr	r3, [r3, r2]
 800544c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	2180      	movs	r1, #128	@ 0x80
 8005452:	5852      	ldr	r2, [r2, r1]
 8005454:	0010      	movs	r0, r2
 8005456:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005458:	e012      	b.n	8005480 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	0018      	movs	r0, r3
 800545e:	f000 f9e1 	bl	8005824 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005462:	e00d      	b.n	8005480 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	0018      	movs	r0, r3
 8005468:	f000 f9dc 	bl	8005824 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800546c:	e008      	b.n	8005480 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	0018      	movs	r0, r3
 8005472:	f000 f9d7 	bl	8005824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2290      	movs	r2, #144	@ 0x90
 800547a:	2100      	movs	r1, #0
 800547c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800547e:	e1b9      	b.n	80057f4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005480:	46c0      	nop			@ (mov r8, r8)
    return;
 8005482:	e1b7      	b.n	80057f4 <HAL_UART_IRQHandler+0x62c>
 8005484:	0000080f 	.word	0x0000080f
 8005488:	10000001 	.word	0x10000001
 800548c:	04000120 	.word	0x04000120
 8005490:	08006361 	.word	0x08006361

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005498:	2b01      	cmp	r3, #1
 800549a:	d000      	beq.n	800549e <HAL_UART_IRQHandler+0x2d6>
 800549c:	e13e      	b.n	800571c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800549e:	23a4      	movs	r3, #164	@ 0xa4
 80054a0:	18fb      	adds	r3, r7, r3
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2210      	movs	r2, #16
 80054a6:	4013      	ands	r3, r2
 80054a8:	d100      	bne.n	80054ac <HAL_UART_IRQHandler+0x2e4>
 80054aa:	e137      	b.n	800571c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80054ac:	23a0      	movs	r3, #160	@ 0xa0
 80054ae:	18fb      	adds	r3, r7, r3
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2210      	movs	r2, #16
 80054b4:	4013      	ands	r3, r2
 80054b6:	d100      	bne.n	80054ba <HAL_UART_IRQHandler+0x2f2>
 80054b8:	e130      	b.n	800571c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2210      	movs	r2, #16
 80054c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	2240      	movs	r2, #64	@ 0x40
 80054ca:	4013      	ands	r3, r2
 80054cc:	2b40      	cmp	r3, #64	@ 0x40
 80054ce:	d000      	beq.n	80054d2 <HAL_UART_IRQHandler+0x30a>
 80054d0:	e0a4      	b.n	800561c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2280      	movs	r2, #128	@ 0x80
 80054d6:	589b      	ldr	r3, [r3, r2]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	217e      	movs	r1, #126	@ 0x7e
 80054de:	187b      	adds	r3, r7, r1
 80054e0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80054e2:	187b      	adds	r3, r7, r1
 80054e4:	881b      	ldrh	r3, [r3, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d100      	bne.n	80054ec <HAL_UART_IRQHandler+0x324>
 80054ea:	e185      	b.n	80057f8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	225c      	movs	r2, #92	@ 0x5c
 80054f0:	5a9b      	ldrh	r3, [r3, r2]
 80054f2:	187a      	adds	r2, r7, r1
 80054f4:	8812      	ldrh	r2, [r2, #0]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d300      	bcc.n	80054fc <HAL_UART_IRQHandler+0x334>
 80054fa:	e17d      	b.n	80057f8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	187a      	adds	r2, r7, r1
 8005500:	215e      	movs	r1, #94	@ 0x5e
 8005502:	8812      	ldrh	r2, [r2, #0]
 8005504:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2280      	movs	r2, #128	@ 0x80
 800550a:	589b      	ldr	r3, [r3, r2]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2220      	movs	r2, #32
 8005512:	4013      	ands	r3, r2
 8005514:	d170      	bne.n	80055f8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005516:	f3ef 8310 	mrs	r3, PRIMASK
 800551a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800551c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800551e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005520:	2301      	movs	r3, #1
 8005522:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005526:	f383 8810 	msr	PRIMASK, r3
}
 800552a:	46c0      	nop			@ (mov r8, r8)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	49b4      	ldr	r1, [pc, #720]	@ (8005808 <HAL_UART_IRQHandler+0x640>)
 8005538:	400a      	ands	r2, r1
 800553a:	601a      	str	r2, [r3, #0]
 800553c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800553e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005542:	f383 8810 	msr	PRIMASK, r3
}
 8005546:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005548:	f3ef 8310 	mrs	r3, PRIMASK
 800554c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800554e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005550:	677b      	str	r3, [r7, #116]	@ 0x74
 8005552:	2301      	movs	r3, #1
 8005554:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005558:	f383 8810 	msr	PRIMASK, r3
}
 800555c:	46c0      	nop			@ (mov r8, r8)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2101      	movs	r1, #1
 800556a:	438a      	bics	r2, r1
 800556c:	609a      	str	r2, [r3, #8]
 800556e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005570:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005572:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005574:	f383 8810 	msr	PRIMASK, r3
}
 8005578:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800557a:	f3ef 8310 	mrs	r3, PRIMASK
 800557e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005580:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005582:	673b      	str	r3, [r7, #112]	@ 0x70
 8005584:	2301      	movs	r3, #1
 8005586:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005588:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800558a:	f383 8810 	msr	PRIMASK, r3
}
 800558e:	46c0      	nop			@ (mov r8, r8)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2140      	movs	r1, #64	@ 0x40
 800559c:	438a      	bics	r2, r1
 800559e:	609a      	str	r2, [r3, #8]
 80055a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055a2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055a6:	f383 8810 	msr	PRIMASK, r3
}
 80055aa:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	228c      	movs	r2, #140	@ 0x8c
 80055b0:	2120      	movs	r1, #32
 80055b2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055ba:	f3ef 8310 	mrs	r3, PRIMASK
 80055be:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80055c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055c4:	2301      	movs	r3, #1
 80055c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80055ca:	f383 8810 	msr	PRIMASK, r3
}
 80055ce:	46c0      	nop			@ (mov r8, r8)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2110      	movs	r1, #16
 80055dc:	438a      	bics	r2, r1
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055e6:	f383 8810 	msr	PRIMASK, r3
}
 80055ea:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2280      	movs	r2, #128	@ 0x80
 80055f0:	589b      	ldr	r3, [r3, r2]
 80055f2:	0018      	movs	r0, r3
 80055f4:	f7fe fb94 	bl	8003d20 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	225c      	movs	r2, #92	@ 0x5c
 8005602:	5a9a      	ldrh	r2, [r3, r2]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	215e      	movs	r1, #94	@ 0x5e
 8005608:	5a5b      	ldrh	r3, [r3, r1]
 800560a:	b29b      	uxth	r3, r3
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	b29a      	uxth	r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	0011      	movs	r1, r2
 8005614:	0018      	movs	r0, r3
 8005616:	f000 f90d 	bl	8005834 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800561a:	e0ed      	b.n	80057f8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	225c      	movs	r2, #92	@ 0x5c
 8005620:	5a99      	ldrh	r1, [r3, r2]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	225e      	movs	r2, #94	@ 0x5e
 8005626:	5a9b      	ldrh	r3, [r3, r2]
 8005628:	b29a      	uxth	r2, r3
 800562a:	208e      	movs	r0, #142	@ 0x8e
 800562c:	183b      	adds	r3, r7, r0
 800562e:	1a8a      	subs	r2, r1, r2
 8005630:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	225e      	movs	r2, #94	@ 0x5e
 8005636:	5a9b      	ldrh	r3, [r3, r2]
 8005638:	b29b      	uxth	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d100      	bne.n	8005640 <HAL_UART_IRQHandler+0x478>
 800563e:	e0dd      	b.n	80057fc <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005640:	183b      	adds	r3, r7, r0
 8005642:	881b      	ldrh	r3, [r3, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d100      	bne.n	800564a <HAL_UART_IRQHandler+0x482>
 8005648:	e0d8      	b.n	80057fc <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800564a:	f3ef 8310 	mrs	r3, PRIMASK
 800564e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005650:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005652:	2488      	movs	r4, #136	@ 0x88
 8005654:	193a      	adds	r2, r7, r4
 8005656:	6013      	str	r3, [r2, #0]
 8005658:	2301      	movs	r3, #1
 800565a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	f383 8810 	msr	PRIMASK, r3
}
 8005662:	46c0      	nop			@ (mov r8, r8)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4967      	ldr	r1, [pc, #412]	@ (800580c <HAL_UART_IRQHandler+0x644>)
 8005670:	400a      	ands	r2, r1
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	193b      	adds	r3, r7, r4
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f383 8810 	msr	PRIMASK, r3
}
 8005680:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005682:	f3ef 8310 	mrs	r3, PRIMASK
 8005686:	61bb      	str	r3, [r7, #24]
  return(result);
 8005688:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800568a:	2484      	movs	r4, #132	@ 0x84
 800568c:	193a      	adds	r2, r7, r4
 800568e:	6013      	str	r3, [r2, #0]
 8005690:	2301      	movs	r3, #1
 8005692:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	f383 8810 	msr	PRIMASK, r3
}
 800569a:	46c0      	nop			@ (mov r8, r8)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689a      	ldr	r2, [r3, #8]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	495a      	ldr	r1, [pc, #360]	@ (8005810 <HAL_UART_IRQHandler+0x648>)
 80056a8:	400a      	ands	r2, r1
 80056aa:	609a      	str	r2, [r3, #8]
 80056ac:	193b      	adds	r3, r7, r4
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	f383 8810 	msr	PRIMASK, r3
}
 80056b8:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	228c      	movs	r2, #140	@ 0x8c
 80056be:	2120      	movs	r1, #32
 80056c0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056ce:	f3ef 8310 	mrs	r3, PRIMASK
 80056d2:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80056d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056d6:	2480      	movs	r4, #128	@ 0x80
 80056d8:	193a      	adds	r2, r7, r4
 80056da:	6013      	str	r3, [r2, #0]
 80056dc:	2301      	movs	r3, #1
 80056de:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e2:	f383 8810 	msr	PRIMASK, r3
}
 80056e6:	46c0      	nop			@ (mov r8, r8)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2110      	movs	r1, #16
 80056f4:	438a      	bics	r2, r1
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	193b      	adds	r3, r7, r4
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005700:	f383 8810 	msr	PRIMASK, r3
}
 8005704:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2202      	movs	r2, #2
 800570a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800570c:	183b      	adds	r3, r7, r0
 800570e:	881a      	ldrh	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	0011      	movs	r1, r2
 8005714:	0018      	movs	r0, r3
 8005716:	f000 f88d 	bl	8005834 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800571a:	e06f      	b.n	80057fc <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800571c:	23a4      	movs	r3, #164	@ 0xa4
 800571e:	18fb      	adds	r3, r7, r3
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	2380      	movs	r3, #128	@ 0x80
 8005724:	035b      	lsls	r3, r3, #13
 8005726:	4013      	ands	r3, r2
 8005728:	d010      	beq.n	800574c <HAL_UART_IRQHandler+0x584>
 800572a:	239c      	movs	r3, #156	@ 0x9c
 800572c:	18fb      	adds	r3, r7, r3
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	2380      	movs	r3, #128	@ 0x80
 8005732:	03db      	lsls	r3, r3, #15
 8005734:	4013      	ands	r3, r2
 8005736:	d009      	beq.n	800574c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2280      	movs	r2, #128	@ 0x80
 800573e:	0352      	lsls	r2, r2, #13
 8005740:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	0018      	movs	r0, r3
 8005746:	f000 fe4e 	bl	80063e6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800574a:	e05a      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800574c:	23a4      	movs	r3, #164	@ 0xa4
 800574e:	18fb      	adds	r3, r7, r3
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2280      	movs	r2, #128	@ 0x80
 8005754:	4013      	ands	r3, r2
 8005756:	d016      	beq.n	8005786 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005758:	23a0      	movs	r3, #160	@ 0xa0
 800575a:	18fb      	adds	r3, r7, r3
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2280      	movs	r2, #128	@ 0x80
 8005760:	4013      	ands	r3, r2
 8005762:	d106      	bne.n	8005772 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005764:	239c      	movs	r3, #156	@ 0x9c
 8005766:	18fb      	adds	r3, r7, r3
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	2380      	movs	r3, #128	@ 0x80
 800576c:	041b      	lsls	r3, r3, #16
 800576e:	4013      	ands	r3, r2
 8005770:	d009      	beq.n	8005786 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005776:	2b00      	cmp	r3, #0
 8005778:	d042      	beq.n	8005800 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	0010      	movs	r0, r2
 8005782:	4798      	blx	r3
    }
    return;
 8005784:	e03c      	b.n	8005800 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005786:	23a4      	movs	r3, #164	@ 0xa4
 8005788:	18fb      	adds	r3, r7, r3
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	2240      	movs	r2, #64	@ 0x40
 800578e:	4013      	ands	r3, r2
 8005790:	d00a      	beq.n	80057a8 <HAL_UART_IRQHandler+0x5e0>
 8005792:	23a0      	movs	r3, #160	@ 0xa0
 8005794:	18fb      	adds	r3, r7, r3
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2240      	movs	r2, #64	@ 0x40
 800579a:	4013      	ands	r3, r2
 800579c:	d004      	beq.n	80057a8 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	0018      	movs	r0, r3
 80057a2:	f000 fdf4 	bl	800638e <UART_EndTransmit_IT>
    return;
 80057a6:	e02c      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80057a8:	23a4      	movs	r3, #164	@ 0xa4
 80057aa:	18fb      	adds	r3, r7, r3
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	2380      	movs	r3, #128	@ 0x80
 80057b0:	041b      	lsls	r3, r3, #16
 80057b2:	4013      	ands	r3, r2
 80057b4:	d00b      	beq.n	80057ce <HAL_UART_IRQHandler+0x606>
 80057b6:	23a0      	movs	r3, #160	@ 0xa0
 80057b8:	18fb      	adds	r3, r7, r3
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	2380      	movs	r3, #128	@ 0x80
 80057be:	05db      	lsls	r3, r3, #23
 80057c0:	4013      	ands	r3, r2
 80057c2:	d004      	beq.n	80057ce <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	0018      	movs	r0, r3
 80057c8:	f000 fe1d 	bl	8006406 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057cc:	e019      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80057ce:	23a4      	movs	r3, #164	@ 0xa4
 80057d0:	18fb      	adds	r3, r7, r3
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	2380      	movs	r3, #128	@ 0x80
 80057d6:	045b      	lsls	r3, r3, #17
 80057d8:	4013      	ands	r3, r2
 80057da:	d012      	beq.n	8005802 <HAL_UART_IRQHandler+0x63a>
 80057dc:	23a0      	movs	r3, #160	@ 0xa0
 80057de:	18fb      	adds	r3, r7, r3
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	da0d      	bge.n	8005802 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	0018      	movs	r0, r3
 80057ea:	f000 fe04 	bl	80063f6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057ee:	e008      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
      return;
 80057f0:	46c0      	nop			@ (mov r8, r8)
 80057f2:	e006      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
    return;
 80057f4:	46c0      	nop			@ (mov r8, r8)
 80057f6:	e004      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
      return;
 80057f8:	46c0      	nop			@ (mov r8, r8)
 80057fa:	e002      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
      return;
 80057fc:	46c0      	nop			@ (mov r8, r8)
 80057fe:	e000      	b.n	8005802 <HAL_UART_IRQHandler+0x63a>
    return;
 8005800:	46c0      	nop			@ (mov r8, r8)
  }
}
 8005802:	46bd      	mov	sp, r7
 8005804:	b02a      	add	sp, #168	@ 0xa8
 8005806:	bdb0      	pop	{r4, r5, r7, pc}
 8005808:	fffffeff 	.word	0xfffffeff
 800580c:	fffffedf 	.word	0xfffffedf
 8005810:	effffffe 	.word	0xeffffffe

08005814 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800581c:	46c0      	nop			@ (mov r8, r8)
 800581e:	46bd      	mov	sp, r7
 8005820:	b002      	add	sp, #8
 8005822:	bd80      	pop	{r7, pc}

08005824 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800582c:	46c0      	nop			@ (mov r8, r8)
 800582e:	46bd      	mov	sp, r7
 8005830:	b002      	add	sp, #8
 8005832:	bd80      	pop	{r7, pc}

08005834 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	000a      	movs	r2, r1
 800583e:	1cbb      	adds	r3, r7, #2
 8005840:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005842:	46c0      	nop			@ (mov r8, r8)
 8005844:	46bd      	mov	sp, r7
 8005846:	b002      	add	sp, #8
 8005848:	bd80      	pop	{r7, pc}
	...

0800584c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800584c:	b5b0      	push	{r4, r5, r7, lr}
 800584e:	b090      	sub	sp, #64	@ 0x40
 8005850:	af00      	add	r7, sp, #0
 8005852:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005854:	231a      	movs	r3, #26
 8005856:	2220      	movs	r2, #32
 8005858:	189b      	adds	r3, r3, r2
 800585a:	19db      	adds	r3, r3, r7
 800585c:	2200      	movs	r2, #0
 800585e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	431a      	orrs	r2, r3
 800586a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	431a      	orrs	r2, r3
 8005870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	4313      	orrs	r3, r2
 8005876:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4ac1      	ldr	r2, [pc, #772]	@ (8005b84 <UART_SetConfig+0x338>)
 8005880:	4013      	ands	r3, r2
 8005882:	0019      	movs	r1, r3
 8005884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800588a:	430b      	orrs	r3, r1
 800588c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800588e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	4abc      	ldr	r2, [pc, #752]	@ (8005b88 <UART_SetConfig+0x33c>)
 8005896:	4013      	ands	r3, r2
 8005898:	0018      	movs	r0, r3
 800589a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589c:	68d9      	ldr	r1, [r3, #12]
 800589e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	0003      	movs	r3, r0
 80058a4:	430b      	orrs	r3, r1
 80058a6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80058ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4ab6      	ldr	r2, [pc, #728]	@ (8005b8c <UART_SetConfig+0x340>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d009      	beq.n	80058cc <UART_SetConfig+0x80>
 80058b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4ab4      	ldr	r2, [pc, #720]	@ (8005b90 <UART_SetConfig+0x344>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d004      	beq.n	80058cc <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058c8:	4313      	orrs	r3, r2
 80058ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	4ab0      	ldr	r2, [pc, #704]	@ (8005b94 <UART_SetConfig+0x348>)
 80058d4:	4013      	ands	r3, r2
 80058d6:	0019      	movs	r1, r3
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058de:	430b      	orrs	r3, r1
 80058e0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80058e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e8:	220f      	movs	r2, #15
 80058ea:	4393      	bics	r3, r2
 80058ec:	0018      	movs	r0, r3
 80058ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80058f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	0003      	movs	r3, r0
 80058f8:	430b      	orrs	r3, r1
 80058fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80058fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4aa5      	ldr	r2, [pc, #660]	@ (8005b98 <UART_SetConfig+0x34c>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d131      	bne.n	800596a <UART_SetConfig+0x11e>
 8005906:	4ba5      	ldr	r3, [pc, #660]	@ (8005b9c <UART_SetConfig+0x350>)
 8005908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800590a:	2203      	movs	r2, #3
 800590c:	4013      	ands	r3, r2
 800590e:	2b03      	cmp	r3, #3
 8005910:	d01d      	beq.n	800594e <UART_SetConfig+0x102>
 8005912:	d823      	bhi.n	800595c <UART_SetConfig+0x110>
 8005914:	2b02      	cmp	r3, #2
 8005916:	d00c      	beq.n	8005932 <UART_SetConfig+0xe6>
 8005918:	d820      	bhi.n	800595c <UART_SetConfig+0x110>
 800591a:	2b00      	cmp	r3, #0
 800591c:	d002      	beq.n	8005924 <UART_SetConfig+0xd8>
 800591e:	2b01      	cmp	r3, #1
 8005920:	d00e      	beq.n	8005940 <UART_SetConfig+0xf4>
 8005922:	e01b      	b.n	800595c <UART_SetConfig+0x110>
 8005924:	231b      	movs	r3, #27
 8005926:	2220      	movs	r2, #32
 8005928:	189b      	adds	r3, r3, r2
 800592a:	19db      	adds	r3, r3, r7
 800592c:	2200      	movs	r2, #0
 800592e:	701a      	strb	r2, [r3, #0]
 8005930:	e154      	b.n	8005bdc <UART_SetConfig+0x390>
 8005932:	231b      	movs	r3, #27
 8005934:	2220      	movs	r2, #32
 8005936:	189b      	adds	r3, r3, r2
 8005938:	19db      	adds	r3, r3, r7
 800593a:	2202      	movs	r2, #2
 800593c:	701a      	strb	r2, [r3, #0]
 800593e:	e14d      	b.n	8005bdc <UART_SetConfig+0x390>
 8005940:	231b      	movs	r3, #27
 8005942:	2220      	movs	r2, #32
 8005944:	189b      	adds	r3, r3, r2
 8005946:	19db      	adds	r3, r3, r7
 8005948:	2204      	movs	r2, #4
 800594a:	701a      	strb	r2, [r3, #0]
 800594c:	e146      	b.n	8005bdc <UART_SetConfig+0x390>
 800594e:	231b      	movs	r3, #27
 8005950:	2220      	movs	r2, #32
 8005952:	189b      	adds	r3, r3, r2
 8005954:	19db      	adds	r3, r3, r7
 8005956:	2208      	movs	r2, #8
 8005958:	701a      	strb	r2, [r3, #0]
 800595a:	e13f      	b.n	8005bdc <UART_SetConfig+0x390>
 800595c:	231b      	movs	r3, #27
 800595e:	2220      	movs	r2, #32
 8005960:	189b      	adds	r3, r3, r2
 8005962:	19db      	adds	r3, r3, r7
 8005964:	2210      	movs	r2, #16
 8005966:	701a      	strb	r2, [r3, #0]
 8005968:	e138      	b.n	8005bdc <UART_SetConfig+0x390>
 800596a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a8c      	ldr	r2, [pc, #560]	@ (8005ba0 <UART_SetConfig+0x354>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d131      	bne.n	80059d8 <UART_SetConfig+0x18c>
 8005974:	4b89      	ldr	r3, [pc, #548]	@ (8005b9c <UART_SetConfig+0x350>)
 8005976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005978:	220c      	movs	r2, #12
 800597a:	4013      	ands	r3, r2
 800597c:	2b0c      	cmp	r3, #12
 800597e:	d01d      	beq.n	80059bc <UART_SetConfig+0x170>
 8005980:	d823      	bhi.n	80059ca <UART_SetConfig+0x17e>
 8005982:	2b08      	cmp	r3, #8
 8005984:	d00c      	beq.n	80059a0 <UART_SetConfig+0x154>
 8005986:	d820      	bhi.n	80059ca <UART_SetConfig+0x17e>
 8005988:	2b00      	cmp	r3, #0
 800598a:	d002      	beq.n	8005992 <UART_SetConfig+0x146>
 800598c:	2b04      	cmp	r3, #4
 800598e:	d00e      	beq.n	80059ae <UART_SetConfig+0x162>
 8005990:	e01b      	b.n	80059ca <UART_SetConfig+0x17e>
 8005992:	231b      	movs	r3, #27
 8005994:	2220      	movs	r2, #32
 8005996:	189b      	adds	r3, r3, r2
 8005998:	19db      	adds	r3, r3, r7
 800599a:	2200      	movs	r2, #0
 800599c:	701a      	strb	r2, [r3, #0]
 800599e:	e11d      	b.n	8005bdc <UART_SetConfig+0x390>
 80059a0:	231b      	movs	r3, #27
 80059a2:	2220      	movs	r2, #32
 80059a4:	189b      	adds	r3, r3, r2
 80059a6:	19db      	adds	r3, r3, r7
 80059a8:	2202      	movs	r2, #2
 80059aa:	701a      	strb	r2, [r3, #0]
 80059ac:	e116      	b.n	8005bdc <UART_SetConfig+0x390>
 80059ae:	231b      	movs	r3, #27
 80059b0:	2220      	movs	r2, #32
 80059b2:	189b      	adds	r3, r3, r2
 80059b4:	19db      	adds	r3, r3, r7
 80059b6:	2204      	movs	r2, #4
 80059b8:	701a      	strb	r2, [r3, #0]
 80059ba:	e10f      	b.n	8005bdc <UART_SetConfig+0x390>
 80059bc:	231b      	movs	r3, #27
 80059be:	2220      	movs	r2, #32
 80059c0:	189b      	adds	r3, r3, r2
 80059c2:	19db      	adds	r3, r3, r7
 80059c4:	2208      	movs	r2, #8
 80059c6:	701a      	strb	r2, [r3, #0]
 80059c8:	e108      	b.n	8005bdc <UART_SetConfig+0x390>
 80059ca:	231b      	movs	r3, #27
 80059cc:	2220      	movs	r2, #32
 80059ce:	189b      	adds	r3, r3, r2
 80059d0:	19db      	adds	r3, r3, r7
 80059d2:	2210      	movs	r2, #16
 80059d4:	701a      	strb	r2, [r3, #0]
 80059d6:	e101      	b.n	8005bdc <UART_SetConfig+0x390>
 80059d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a71      	ldr	r2, [pc, #452]	@ (8005ba4 <UART_SetConfig+0x358>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d131      	bne.n	8005a46 <UART_SetConfig+0x1fa>
 80059e2:	4b6e      	ldr	r3, [pc, #440]	@ (8005b9c <UART_SetConfig+0x350>)
 80059e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059e6:	2230      	movs	r2, #48	@ 0x30
 80059e8:	4013      	ands	r3, r2
 80059ea:	2b30      	cmp	r3, #48	@ 0x30
 80059ec:	d01d      	beq.n	8005a2a <UART_SetConfig+0x1de>
 80059ee:	d823      	bhi.n	8005a38 <UART_SetConfig+0x1ec>
 80059f0:	2b20      	cmp	r3, #32
 80059f2:	d00c      	beq.n	8005a0e <UART_SetConfig+0x1c2>
 80059f4:	d820      	bhi.n	8005a38 <UART_SetConfig+0x1ec>
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <UART_SetConfig+0x1b4>
 80059fa:	2b10      	cmp	r3, #16
 80059fc:	d00e      	beq.n	8005a1c <UART_SetConfig+0x1d0>
 80059fe:	e01b      	b.n	8005a38 <UART_SetConfig+0x1ec>
 8005a00:	231b      	movs	r3, #27
 8005a02:	2220      	movs	r2, #32
 8005a04:	189b      	adds	r3, r3, r2
 8005a06:	19db      	adds	r3, r3, r7
 8005a08:	2200      	movs	r2, #0
 8005a0a:	701a      	strb	r2, [r3, #0]
 8005a0c:	e0e6      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a0e:	231b      	movs	r3, #27
 8005a10:	2220      	movs	r2, #32
 8005a12:	189b      	adds	r3, r3, r2
 8005a14:	19db      	adds	r3, r3, r7
 8005a16:	2202      	movs	r2, #2
 8005a18:	701a      	strb	r2, [r3, #0]
 8005a1a:	e0df      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a1c:	231b      	movs	r3, #27
 8005a1e:	2220      	movs	r2, #32
 8005a20:	189b      	adds	r3, r3, r2
 8005a22:	19db      	adds	r3, r3, r7
 8005a24:	2204      	movs	r2, #4
 8005a26:	701a      	strb	r2, [r3, #0]
 8005a28:	e0d8      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a2a:	231b      	movs	r3, #27
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	189b      	adds	r3, r3, r2
 8005a30:	19db      	adds	r3, r3, r7
 8005a32:	2208      	movs	r2, #8
 8005a34:	701a      	strb	r2, [r3, #0]
 8005a36:	e0d1      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a38:	231b      	movs	r3, #27
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	189b      	adds	r3, r3, r2
 8005a3e:	19db      	adds	r3, r3, r7
 8005a40:	2210      	movs	r2, #16
 8005a42:	701a      	strb	r2, [r3, #0]
 8005a44:	e0ca      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a57      	ldr	r2, [pc, #348]	@ (8005ba8 <UART_SetConfig+0x35c>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d106      	bne.n	8005a5e <UART_SetConfig+0x212>
 8005a50:	231b      	movs	r3, #27
 8005a52:	2220      	movs	r2, #32
 8005a54:	189b      	adds	r3, r3, r2
 8005a56:	19db      	adds	r3, r3, r7
 8005a58:	2200      	movs	r2, #0
 8005a5a:	701a      	strb	r2, [r3, #0]
 8005a5c:	e0be      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a52      	ldr	r2, [pc, #328]	@ (8005bac <UART_SetConfig+0x360>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d106      	bne.n	8005a76 <UART_SetConfig+0x22a>
 8005a68:	231b      	movs	r3, #27
 8005a6a:	2220      	movs	r2, #32
 8005a6c:	189b      	adds	r3, r3, r2
 8005a6e:	19db      	adds	r3, r3, r7
 8005a70:	2200      	movs	r2, #0
 8005a72:	701a      	strb	r2, [r3, #0]
 8005a74:	e0b2      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a4d      	ldr	r2, [pc, #308]	@ (8005bb0 <UART_SetConfig+0x364>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d106      	bne.n	8005a8e <UART_SetConfig+0x242>
 8005a80:	231b      	movs	r3, #27
 8005a82:	2220      	movs	r2, #32
 8005a84:	189b      	adds	r3, r3, r2
 8005a86:	19db      	adds	r3, r3, r7
 8005a88:	2200      	movs	r2, #0
 8005a8a:	701a      	strb	r2, [r3, #0]
 8005a8c:	e0a6      	b.n	8005bdc <UART_SetConfig+0x390>
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a3e      	ldr	r2, [pc, #248]	@ (8005b8c <UART_SetConfig+0x340>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d13e      	bne.n	8005b16 <UART_SetConfig+0x2ca>
 8005a98:	4b40      	ldr	r3, [pc, #256]	@ (8005b9c <UART_SetConfig+0x350>)
 8005a9a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a9c:	23c0      	movs	r3, #192	@ 0xc0
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	22c0      	movs	r2, #192	@ 0xc0
 8005aa4:	0112      	lsls	r2, r2, #4
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d027      	beq.n	8005afa <UART_SetConfig+0x2ae>
 8005aaa:	22c0      	movs	r2, #192	@ 0xc0
 8005aac:	0112      	lsls	r2, r2, #4
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d82a      	bhi.n	8005b08 <UART_SetConfig+0x2bc>
 8005ab2:	2280      	movs	r2, #128	@ 0x80
 8005ab4:	0112      	lsls	r2, r2, #4
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d011      	beq.n	8005ade <UART_SetConfig+0x292>
 8005aba:	2280      	movs	r2, #128	@ 0x80
 8005abc:	0112      	lsls	r2, r2, #4
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d822      	bhi.n	8005b08 <UART_SetConfig+0x2bc>
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d004      	beq.n	8005ad0 <UART_SetConfig+0x284>
 8005ac6:	2280      	movs	r2, #128	@ 0x80
 8005ac8:	00d2      	lsls	r2, r2, #3
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d00e      	beq.n	8005aec <UART_SetConfig+0x2a0>
 8005ace:	e01b      	b.n	8005b08 <UART_SetConfig+0x2bc>
 8005ad0:	231b      	movs	r3, #27
 8005ad2:	2220      	movs	r2, #32
 8005ad4:	189b      	adds	r3, r3, r2
 8005ad6:	19db      	adds	r3, r3, r7
 8005ad8:	2200      	movs	r2, #0
 8005ada:	701a      	strb	r2, [r3, #0]
 8005adc:	e07e      	b.n	8005bdc <UART_SetConfig+0x390>
 8005ade:	231b      	movs	r3, #27
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	189b      	adds	r3, r3, r2
 8005ae4:	19db      	adds	r3, r3, r7
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	701a      	strb	r2, [r3, #0]
 8005aea:	e077      	b.n	8005bdc <UART_SetConfig+0x390>
 8005aec:	231b      	movs	r3, #27
 8005aee:	2220      	movs	r2, #32
 8005af0:	189b      	adds	r3, r3, r2
 8005af2:	19db      	adds	r3, r3, r7
 8005af4:	2204      	movs	r2, #4
 8005af6:	701a      	strb	r2, [r3, #0]
 8005af8:	e070      	b.n	8005bdc <UART_SetConfig+0x390>
 8005afa:	231b      	movs	r3, #27
 8005afc:	2220      	movs	r2, #32
 8005afe:	189b      	adds	r3, r3, r2
 8005b00:	19db      	adds	r3, r3, r7
 8005b02:	2208      	movs	r2, #8
 8005b04:	701a      	strb	r2, [r3, #0]
 8005b06:	e069      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b08:	231b      	movs	r3, #27
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	189b      	adds	r3, r3, r2
 8005b0e:	19db      	adds	r3, r3, r7
 8005b10:	2210      	movs	r2, #16
 8005b12:	701a      	strb	r2, [r3, #0]
 8005b14:	e062      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a1d      	ldr	r2, [pc, #116]	@ (8005b90 <UART_SetConfig+0x344>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d157      	bne.n	8005bd0 <UART_SetConfig+0x384>
 8005b20:	4b1e      	ldr	r3, [pc, #120]	@ (8005b9c <UART_SetConfig+0x350>)
 8005b22:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b24:	23c0      	movs	r3, #192	@ 0xc0
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4013      	ands	r3, r2
 8005b2a:	22c0      	movs	r2, #192	@ 0xc0
 8005b2c:	0092      	lsls	r2, r2, #2
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d040      	beq.n	8005bb4 <UART_SetConfig+0x368>
 8005b32:	22c0      	movs	r2, #192	@ 0xc0
 8005b34:	0092      	lsls	r2, r2, #2
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d843      	bhi.n	8005bc2 <UART_SetConfig+0x376>
 8005b3a:	2280      	movs	r2, #128	@ 0x80
 8005b3c:	0092      	lsls	r2, r2, #2
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d011      	beq.n	8005b66 <UART_SetConfig+0x31a>
 8005b42:	2280      	movs	r2, #128	@ 0x80
 8005b44:	0092      	lsls	r2, r2, #2
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d83b      	bhi.n	8005bc2 <UART_SetConfig+0x376>
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d004      	beq.n	8005b58 <UART_SetConfig+0x30c>
 8005b4e:	2280      	movs	r2, #128	@ 0x80
 8005b50:	0052      	lsls	r2, r2, #1
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d00e      	beq.n	8005b74 <UART_SetConfig+0x328>
 8005b56:	e034      	b.n	8005bc2 <UART_SetConfig+0x376>
 8005b58:	231b      	movs	r3, #27
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	189b      	adds	r3, r3, r2
 8005b5e:	19db      	adds	r3, r3, r7
 8005b60:	2200      	movs	r2, #0
 8005b62:	701a      	strb	r2, [r3, #0]
 8005b64:	e03a      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b66:	231b      	movs	r3, #27
 8005b68:	2220      	movs	r2, #32
 8005b6a:	189b      	adds	r3, r3, r2
 8005b6c:	19db      	adds	r3, r3, r7
 8005b6e:	2202      	movs	r2, #2
 8005b70:	701a      	strb	r2, [r3, #0]
 8005b72:	e033      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b74:	231b      	movs	r3, #27
 8005b76:	2220      	movs	r2, #32
 8005b78:	189b      	adds	r3, r3, r2
 8005b7a:	19db      	adds	r3, r3, r7
 8005b7c:	2204      	movs	r2, #4
 8005b7e:	701a      	strb	r2, [r3, #0]
 8005b80:	e02c      	b.n	8005bdc <UART_SetConfig+0x390>
 8005b82:	46c0      	nop			@ (mov r8, r8)
 8005b84:	cfff69f3 	.word	0xcfff69f3
 8005b88:	ffffcfff 	.word	0xffffcfff
 8005b8c:	40008000 	.word	0x40008000
 8005b90:	40008400 	.word	0x40008400
 8005b94:	11fff4ff 	.word	0x11fff4ff
 8005b98:	40013800 	.word	0x40013800
 8005b9c:	40021000 	.word	0x40021000
 8005ba0:	40004400 	.word	0x40004400
 8005ba4:	40004800 	.word	0x40004800
 8005ba8:	40004c00 	.word	0x40004c00
 8005bac:	40005000 	.word	0x40005000
 8005bb0:	40013c00 	.word	0x40013c00
 8005bb4:	231b      	movs	r3, #27
 8005bb6:	2220      	movs	r2, #32
 8005bb8:	189b      	adds	r3, r3, r2
 8005bba:	19db      	adds	r3, r3, r7
 8005bbc:	2208      	movs	r2, #8
 8005bbe:	701a      	strb	r2, [r3, #0]
 8005bc0:	e00c      	b.n	8005bdc <UART_SetConfig+0x390>
 8005bc2:	231b      	movs	r3, #27
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	189b      	adds	r3, r3, r2
 8005bc8:	19db      	adds	r3, r3, r7
 8005bca:	2210      	movs	r2, #16
 8005bcc:	701a      	strb	r2, [r3, #0]
 8005bce:	e005      	b.n	8005bdc <UART_SetConfig+0x390>
 8005bd0:	231b      	movs	r3, #27
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	189b      	adds	r3, r3, r2
 8005bd6:	19db      	adds	r3, r3, r7
 8005bd8:	2210      	movs	r2, #16
 8005bda:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4ac1      	ldr	r2, [pc, #772]	@ (8005ee8 <UART_SetConfig+0x69c>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d005      	beq.n	8005bf2 <UART_SetConfig+0x3a6>
 8005be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4ac0      	ldr	r2, [pc, #768]	@ (8005eec <UART_SetConfig+0x6a0>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d000      	beq.n	8005bf2 <UART_SetConfig+0x3a6>
 8005bf0:	e093      	b.n	8005d1a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005bf2:	231b      	movs	r3, #27
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	189b      	adds	r3, r3, r2
 8005bf8:	19db      	adds	r3, r3, r7
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	d015      	beq.n	8005c2c <UART_SetConfig+0x3e0>
 8005c00:	dc18      	bgt.n	8005c34 <UART_SetConfig+0x3e8>
 8005c02:	2b04      	cmp	r3, #4
 8005c04:	d00d      	beq.n	8005c22 <UART_SetConfig+0x3d6>
 8005c06:	dc15      	bgt.n	8005c34 <UART_SetConfig+0x3e8>
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d002      	beq.n	8005c12 <UART_SetConfig+0x3c6>
 8005c0c:	2b02      	cmp	r3, #2
 8005c0e:	d005      	beq.n	8005c1c <UART_SetConfig+0x3d0>
 8005c10:	e010      	b.n	8005c34 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c12:	f7ff f831 	bl	8004c78 <HAL_RCC_GetPCLK1Freq>
 8005c16:	0003      	movs	r3, r0
 8005c18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c1a:	e014      	b.n	8005c46 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c1c:	4bb4      	ldr	r3, [pc, #720]	@ (8005ef0 <UART_SetConfig+0x6a4>)
 8005c1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c20:	e011      	b.n	8005c46 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c22:	f7fe ff9d 	bl	8004b60 <HAL_RCC_GetSysClockFreq>
 8005c26:	0003      	movs	r3, r0
 8005c28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c2a:	e00c      	b.n	8005c46 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c2c:	2380      	movs	r3, #128	@ 0x80
 8005c2e:	021b      	lsls	r3, r3, #8
 8005c30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c32:	e008      	b.n	8005c46 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005c38:	231a      	movs	r3, #26
 8005c3a:	2220      	movs	r2, #32
 8005c3c:	189b      	adds	r3, r3, r2
 8005c3e:	19db      	adds	r3, r3, r7
 8005c40:	2201      	movs	r2, #1
 8005c42:	701a      	strb	r2, [r3, #0]
        break;
 8005c44:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d100      	bne.n	8005c4e <UART_SetConfig+0x402>
 8005c4c:	e135      	b.n	8005eba <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c52:	4ba8      	ldr	r3, [pc, #672]	@ (8005ef4 <UART_SetConfig+0x6a8>)
 8005c54:	0052      	lsls	r2, r2, #1
 8005c56:	5ad3      	ldrh	r3, [r2, r3]
 8005c58:	0019      	movs	r1, r3
 8005c5a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005c5c:	f7fa fa6e 	bl	800013c <__udivsi3>
 8005c60:	0003      	movs	r3, r0
 8005c62:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c66:	685a      	ldr	r2, [r3, #4]
 8005c68:	0013      	movs	r3, r2
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	189b      	adds	r3, r3, r2
 8005c6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d305      	bcc.n	8005c80 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d906      	bls.n	8005c8e <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8005c80:	231a      	movs	r3, #26
 8005c82:	2220      	movs	r2, #32
 8005c84:	189b      	adds	r3, r3, r2
 8005c86:	19db      	adds	r3, r3, r7
 8005c88:	2201      	movs	r2, #1
 8005c8a:	701a      	strb	r2, [r3, #0]
 8005c8c:	e044      	b.n	8005d18 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c90:	61bb      	str	r3, [r7, #24]
 8005c92:	2300      	movs	r3, #0
 8005c94:	61fb      	str	r3, [r7, #28]
 8005c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c9a:	4b96      	ldr	r3, [pc, #600]	@ (8005ef4 <UART_SetConfig+0x6a8>)
 8005c9c:	0052      	lsls	r2, r2, #1
 8005c9e:	5ad3      	ldrh	r3, [r2, r3]
 8005ca0:	613b      	str	r3, [r7, #16]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	617b      	str	r3, [r7, #20]
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	69b8      	ldr	r0, [r7, #24]
 8005cac:	69f9      	ldr	r1, [r7, #28]
 8005cae:	f7fa fbf9 	bl	80004a4 <__aeabi_uldivmod>
 8005cb2:	0002      	movs	r2, r0
 8005cb4:	000b      	movs	r3, r1
 8005cb6:	0e11      	lsrs	r1, r2, #24
 8005cb8:	021d      	lsls	r5, r3, #8
 8005cba:	430d      	orrs	r5, r1
 8005cbc:	0214      	lsls	r4, r2, #8
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	085b      	lsrs	r3, r3, #1
 8005cc4:	60bb      	str	r3, [r7, #8]
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60fb      	str	r3, [r7, #12]
 8005cca:	68b8      	ldr	r0, [r7, #8]
 8005ccc:	68f9      	ldr	r1, [r7, #12]
 8005cce:	1900      	adds	r0, r0, r4
 8005cd0:	4169      	adcs	r1, r5
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	603b      	str	r3, [r7, #0]
 8005cd8:	2300      	movs	r3, #0
 8005cda:	607b      	str	r3, [r7, #4]
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f7fa fbe0 	bl	80004a4 <__aeabi_uldivmod>
 8005ce4:	0002      	movs	r2, r0
 8005ce6:	000b      	movs	r3, r1
 8005ce8:	0013      	movs	r3, r2
 8005cea:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cee:	23c0      	movs	r3, #192	@ 0xc0
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d309      	bcc.n	8005d0a <UART_SetConfig+0x4be>
 8005cf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cf8:	2380      	movs	r3, #128	@ 0x80
 8005cfa:	035b      	lsls	r3, r3, #13
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d204      	bcs.n	8005d0a <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8005d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d06:	60da      	str	r2, [r3, #12]
 8005d08:	e006      	b.n	8005d18 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005d0a:	231a      	movs	r3, #26
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	189b      	adds	r3, r3, r2
 8005d10:	19db      	adds	r3, r3, r7
 8005d12:	2201      	movs	r2, #1
 8005d14:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8005d16:	e0d0      	b.n	8005eba <UART_SetConfig+0x66e>
 8005d18:	e0cf      	b.n	8005eba <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	69da      	ldr	r2, [r3, #28]
 8005d1e:	2380      	movs	r3, #128	@ 0x80
 8005d20:	021b      	lsls	r3, r3, #8
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d000      	beq.n	8005d28 <UART_SetConfig+0x4dc>
 8005d26:	e070      	b.n	8005e0a <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8005d28:	231b      	movs	r3, #27
 8005d2a:	2220      	movs	r2, #32
 8005d2c:	189b      	adds	r3, r3, r2
 8005d2e:	19db      	adds	r3, r3, r7
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	2b08      	cmp	r3, #8
 8005d34:	d015      	beq.n	8005d62 <UART_SetConfig+0x516>
 8005d36:	dc18      	bgt.n	8005d6a <UART_SetConfig+0x51e>
 8005d38:	2b04      	cmp	r3, #4
 8005d3a:	d00d      	beq.n	8005d58 <UART_SetConfig+0x50c>
 8005d3c:	dc15      	bgt.n	8005d6a <UART_SetConfig+0x51e>
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d002      	beq.n	8005d48 <UART_SetConfig+0x4fc>
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d005      	beq.n	8005d52 <UART_SetConfig+0x506>
 8005d46:	e010      	b.n	8005d6a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d48:	f7fe ff96 	bl	8004c78 <HAL_RCC_GetPCLK1Freq>
 8005d4c:	0003      	movs	r3, r0
 8005d4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d50:	e014      	b.n	8005d7c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d52:	4b67      	ldr	r3, [pc, #412]	@ (8005ef0 <UART_SetConfig+0x6a4>)
 8005d54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d56:	e011      	b.n	8005d7c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d58:	f7fe ff02 	bl	8004b60 <HAL_RCC_GetSysClockFreq>
 8005d5c:	0003      	movs	r3, r0
 8005d5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d60:	e00c      	b.n	8005d7c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d62:	2380      	movs	r3, #128	@ 0x80
 8005d64:	021b      	lsls	r3, r3, #8
 8005d66:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d68:	e008      	b.n	8005d7c <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005d6e:	231a      	movs	r3, #26
 8005d70:	2220      	movs	r2, #32
 8005d72:	189b      	adds	r3, r3, r2
 8005d74:	19db      	adds	r3, r3, r7
 8005d76:	2201      	movs	r2, #1
 8005d78:	701a      	strb	r2, [r3, #0]
        break;
 8005d7a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d100      	bne.n	8005d84 <UART_SetConfig+0x538>
 8005d82:	e09a      	b.n	8005eba <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d88:	4b5a      	ldr	r3, [pc, #360]	@ (8005ef4 <UART_SetConfig+0x6a8>)
 8005d8a:	0052      	lsls	r2, r2, #1
 8005d8c:	5ad3      	ldrh	r3, [r2, r3]
 8005d8e:	0019      	movs	r1, r3
 8005d90:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005d92:	f7fa f9d3 	bl	800013c <__udivsi3>
 8005d96:	0003      	movs	r3, r0
 8005d98:	005a      	lsls	r2, r3, #1
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	085b      	lsrs	r3, r3, #1
 8005da0:	18d2      	adds	r2, r2, r3
 8005da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	0019      	movs	r1, r3
 8005da8:	0010      	movs	r0, r2
 8005daa:	f7fa f9c7 	bl	800013c <__udivsi3>
 8005dae:	0003      	movs	r3, r0
 8005db0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db4:	2b0f      	cmp	r3, #15
 8005db6:	d921      	bls.n	8005dfc <UART_SetConfig+0x5b0>
 8005db8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dba:	2380      	movs	r3, #128	@ 0x80
 8005dbc:	025b      	lsls	r3, r3, #9
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d21c      	bcs.n	8005dfc <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc4:	b29a      	uxth	r2, r3
 8005dc6:	200e      	movs	r0, #14
 8005dc8:	2420      	movs	r4, #32
 8005dca:	1903      	adds	r3, r0, r4
 8005dcc:	19db      	adds	r3, r3, r7
 8005dce:	210f      	movs	r1, #15
 8005dd0:	438a      	bics	r2, r1
 8005dd2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd6:	085b      	lsrs	r3, r3, #1
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	2207      	movs	r2, #7
 8005ddc:	4013      	ands	r3, r2
 8005dde:	b299      	uxth	r1, r3
 8005de0:	1903      	adds	r3, r0, r4
 8005de2:	19db      	adds	r3, r3, r7
 8005de4:	1902      	adds	r2, r0, r4
 8005de6:	19d2      	adds	r2, r2, r7
 8005de8:	8812      	ldrh	r2, [r2, #0]
 8005dea:	430a      	orrs	r2, r1
 8005dec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	1902      	adds	r2, r0, r4
 8005df4:	19d2      	adds	r2, r2, r7
 8005df6:	8812      	ldrh	r2, [r2, #0]
 8005df8:	60da      	str	r2, [r3, #12]
 8005dfa:	e05e      	b.n	8005eba <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8005dfc:	231a      	movs	r3, #26
 8005dfe:	2220      	movs	r2, #32
 8005e00:	189b      	adds	r3, r3, r2
 8005e02:	19db      	adds	r3, r3, r7
 8005e04:	2201      	movs	r2, #1
 8005e06:	701a      	strb	r2, [r3, #0]
 8005e08:	e057      	b.n	8005eba <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e0a:	231b      	movs	r3, #27
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	189b      	adds	r3, r3, r2
 8005e10:	19db      	adds	r3, r3, r7
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	2b08      	cmp	r3, #8
 8005e16:	d015      	beq.n	8005e44 <UART_SetConfig+0x5f8>
 8005e18:	dc18      	bgt.n	8005e4c <UART_SetConfig+0x600>
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d00d      	beq.n	8005e3a <UART_SetConfig+0x5ee>
 8005e1e:	dc15      	bgt.n	8005e4c <UART_SetConfig+0x600>
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d002      	beq.n	8005e2a <UART_SetConfig+0x5de>
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d005      	beq.n	8005e34 <UART_SetConfig+0x5e8>
 8005e28:	e010      	b.n	8005e4c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e2a:	f7fe ff25 	bl	8004c78 <HAL_RCC_GetPCLK1Freq>
 8005e2e:	0003      	movs	r3, r0
 8005e30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e32:	e014      	b.n	8005e5e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e34:	4b2e      	ldr	r3, [pc, #184]	@ (8005ef0 <UART_SetConfig+0x6a4>)
 8005e36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e38:	e011      	b.n	8005e5e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e3a:	f7fe fe91 	bl	8004b60 <HAL_RCC_GetSysClockFreq>
 8005e3e:	0003      	movs	r3, r0
 8005e40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e42:	e00c      	b.n	8005e5e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e44:	2380      	movs	r3, #128	@ 0x80
 8005e46:	021b      	lsls	r3, r3, #8
 8005e48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e4a:	e008      	b.n	8005e5e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005e50:	231a      	movs	r3, #26
 8005e52:	2220      	movs	r2, #32
 8005e54:	189b      	adds	r3, r3, r2
 8005e56:	19db      	adds	r3, r3, r7
 8005e58:	2201      	movs	r2, #1
 8005e5a:	701a      	strb	r2, [r3, #0]
        break;
 8005e5c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d02a      	beq.n	8005eba <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e68:	4b22      	ldr	r3, [pc, #136]	@ (8005ef4 <UART_SetConfig+0x6a8>)
 8005e6a:	0052      	lsls	r2, r2, #1
 8005e6c:	5ad3      	ldrh	r3, [r2, r3]
 8005e6e:	0019      	movs	r1, r3
 8005e70:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005e72:	f7fa f963 	bl	800013c <__udivsi3>
 8005e76:	0003      	movs	r3, r0
 8005e78:	001a      	movs	r2, r3
 8005e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	085b      	lsrs	r3, r3, #1
 8005e80:	18d2      	adds	r2, r2, r3
 8005e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	0019      	movs	r1, r3
 8005e88:	0010      	movs	r0, r2
 8005e8a:	f7fa f957 	bl	800013c <__udivsi3>
 8005e8e:	0003      	movs	r3, r0
 8005e90:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e94:	2b0f      	cmp	r3, #15
 8005e96:	d90a      	bls.n	8005eae <UART_SetConfig+0x662>
 8005e98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e9a:	2380      	movs	r3, #128	@ 0x80
 8005e9c:	025b      	lsls	r3, r3, #9
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d205      	bcs.n	8005eae <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea4:	b29a      	uxth	r2, r3
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	60da      	str	r2, [r3, #12]
 8005eac:	e005      	b.n	8005eba <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8005eae:	231a      	movs	r3, #26
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	189b      	adds	r3, r3, r2
 8005eb4:	19db      	adds	r3, r3, r7
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	226a      	movs	r2, #106	@ 0x6a
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec4:	2268      	movs	r2, #104	@ 0x68
 8005ec6:	2101      	movs	r1, #1
 8005ec8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ecc:	2200      	movs	r2, #0
 8005ece:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005ed6:	231a      	movs	r3, #26
 8005ed8:	2220      	movs	r2, #32
 8005eda:	189b      	adds	r3, r3, r2
 8005edc:	19db      	adds	r3, r3, r7
 8005ede:	781b      	ldrb	r3, [r3, #0]
}
 8005ee0:	0018      	movs	r0, r3
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	b010      	add	sp, #64	@ 0x40
 8005ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8005ee8:	40008000 	.word	0x40008000
 8005eec:	40008400 	.word	0x40008400
 8005ef0:	00f42400 	.word	0x00f42400
 8005ef4:	0800b834 	.word	0x0800b834

08005ef8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f04:	2208      	movs	r2, #8
 8005f06:	4013      	ands	r3, r2
 8005f08:	d00b      	beq.n	8005f22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	4a4a      	ldr	r2, [pc, #296]	@ (800603c <UART_AdvFeatureConfig+0x144>)
 8005f12:	4013      	ands	r3, r2
 8005f14:	0019      	movs	r1, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f26:	2201      	movs	r2, #1
 8005f28:	4013      	ands	r3, r2
 8005f2a:	d00b      	beq.n	8005f44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	4a43      	ldr	r2, [pc, #268]	@ (8006040 <UART_AdvFeatureConfig+0x148>)
 8005f34:	4013      	ands	r3, r2
 8005f36:	0019      	movs	r1, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	430a      	orrs	r2, r1
 8005f42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f48:	2202      	movs	r2, #2
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	d00b      	beq.n	8005f66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	4a3b      	ldr	r2, [pc, #236]	@ (8006044 <UART_AdvFeatureConfig+0x14c>)
 8005f56:	4013      	ands	r3, r2
 8005f58:	0019      	movs	r1, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	430a      	orrs	r2, r1
 8005f64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f6a:	2204      	movs	r2, #4
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	d00b      	beq.n	8005f88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	4a34      	ldr	r2, [pc, #208]	@ (8006048 <UART_AdvFeatureConfig+0x150>)
 8005f78:	4013      	ands	r3, r2
 8005f7a:	0019      	movs	r1, r3
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	430a      	orrs	r2, r1
 8005f86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8c:	2210      	movs	r2, #16
 8005f8e:	4013      	ands	r3, r2
 8005f90:	d00b      	beq.n	8005faa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	4a2c      	ldr	r2, [pc, #176]	@ (800604c <UART_AdvFeatureConfig+0x154>)
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	0019      	movs	r1, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fae:	2220      	movs	r2, #32
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	d00b      	beq.n	8005fcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	4a25      	ldr	r2, [pc, #148]	@ (8006050 <UART_AdvFeatureConfig+0x158>)
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	0019      	movs	r1, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd0:	2240      	movs	r2, #64	@ 0x40
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	d01d      	beq.n	8006012 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	4a1d      	ldr	r2, [pc, #116]	@ (8006054 <UART_AdvFeatureConfig+0x15c>)
 8005fde:	4013      	ands	r3, r2
 8005fe0:	0019      	movs	r1, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	430a      	orrs	r2, r1
 8005fec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ff2:	2380      	movs	r3, #128	@ 0x80
 8005ff4:	035b      	lsls	r3, r3, #13
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d10b      	bne.n	8006012 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	4a15      	ldr	r2, [pc, #84]	@ (8006058 <UART_AdvFeatureConfig+0x160>)
 8006002:	4013      	ands	r3, r2
 8006004:	0019      	movs	r1, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006016:	2280      	movs	r2, #128	@ 0x80
 8006018:	4013      	ands	r3, r2
 800601a:	d00b      	beq.n	8006034 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	4a0e      	ldr	r2, [pc, #56]	@ (800605c <UART_AdvFeatureConfig+0x164>)
 8006024:	4013      	ands	r3, r2
 8006026:	0019      	movs	r1, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	430a      	orrs	r2, r1
 8006032:	605a      	str	r2, [r3, #4]
  }
}
 8006034:	46c0      	nop			@ (mov r8, r8)
 8006036:	46bd      	mov	sp, r7
 8006038:	b002      	add	sp, #8
 800603a:	bd80      	pop	{r7, pc}
 800603c:	ffff7fff 	.word	0xffff7fff
 8006040:	fffdffff 	.word	0xfffdffff
 8006044:	fffeffff 	.word	0xfffeffff
 8006048:	fffbffff 	.word	0xfffbffff
 800604c:	ffffefff 	.word	0xffffefff
 8006050:	ffffdfff 	.word	0xffffdfff
 8006054:	ffefffff 	.word	0xffefffff
 8006058:	ff9fffff 	.word	0xff9fffff
 800605c:	fff7ffff 	.word	0xfff7ffff

08006060 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b092      	sub	sp, #72	@ 0x48
 8006064:	af02      	add	r7, sp, #8
 8006066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2290      	movs	r2, #144	@ 0x90
 800606c:	2100      	movs	r1, #0
 800606e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006070:	f7fd f8b6 	bl	80031e0 <HAL_GetTick>
 8006074:	0003      	movs	r3, r0
 8006076:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2208      	movs	r2, #8
 8006080:	4013      	ands	r3, r2
 8006082:	2b08      	cmp	r3, #8
 8006084:	d12d      	bne.n	80060e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006088:	2280      	movs	r2, #128	@ 0x80
 800608a:	0391      	lsls	r1, r2, #14
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	4a47      	ldr	r2, [pc, #284]	@ (80061ac <UART_CheckIdleState+0x14c>)
 8006090:	9200      	str	r2, [sp, #0]
 8006092:	2200      	movs	r2, #0
 8006094:	f000 f88e 	bl	80061b4 <UART_WaitOnFlagUntilTimeout>
 8006098:	1e03      	subs	r3, r0, #0
 800609a:	d022      	beq.n	80060e2 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800609c:	f3ef 8310 	mrs	r3, PRIMASK
 80060a0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80060a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80060a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060a6:	2301      	movs	r3, #1
 80060a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ac:	f383 8810 	msr	PRIMASK, r3
}
 80060b0:	46c0      	nop			@ (mov r8, r8)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2180      	movs	r1, #128	@ 0x80
 80060be:	438a      	bics	r2, r1
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c8:	f383 8810 	msr	PRIMASK, r3
}
 80060cc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2288      	movs	r2, #136	@ 0x88
 80060d2:	2120      	movs	r1, #32
 80060d4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2284      	movs	r2, #132	@ 0x84
 80060da:	2100      	movs	r1, #0
 80060dc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e060      	b.n	80061a4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2204      	movs	r2, #4
 80060ea:	4013      	ands	r3, r2
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d146      	bne.n	800617e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060f2:	2280      	movs	r2, #128	@ 0x80
 80060f4:	03d1      	lsls	r1, r2, #15
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	4a2c      	ldr	r2, [pc, #176]	@ (80061ac <UART_CheckIdleState+0x14c>)
 80060fa:	9200      	str	r2, [sp, #0]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f000 f859 	bl	80061b4 <UART_WaitOnFlagUntilTimeout>
 8006102:	1e03      	subs	r3, r0, #0
 8006104:	d03b      	beq.n	800617e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006106:	f3ef 8310 	mrs	r3, PRIMASK
 800610a:	60fb      	str	r3, [r7, #12]
  return(result);
 800610c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800610e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006110:	2301      	movs	r3, #1
 8006112:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	f383 8810 	msr	PRIMASK, r3
}
 800611a:	46c0      	nop			@ (mov r8, r8)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4922      	ldr	r1, [pc, #136]	@ (80061b0 <UART_CheckIdleState+0x150>)
 8006128:	400a      	ands	r2, r1
 800612a:	601a      	str	r2, [r3, #0]
 800612c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800612e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f383 8810 	msr	PRIMASK, r3
}
 8006136:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006138:	f3ef 8310 	mrs	r3, PRIMASK
 800613c:	61bb      	str	r3, [r7, #24]
  return(result);
 800613e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006140:	633b      	str	r3, [r7, #48]	@ 0x30
 8006142:	2301      	movs	r3, #1
 8006144:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	f383 8810 	msr	PRIMASK, r3
}
 800614c:	46c0      	nop			@ (mov r8, r8)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	689a      	ldr	r2, [r3, #8]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2101      	movs	r1, #1
 800615a:	438a      	bics	r2, r1
 800615c:	609a      	str	r2, [r3, #8]
 800615e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006160:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006162:	6a3b      	ldr	r3, [r7, #32]
 8006164:	f383 8810 	msr	PRIMASK, r3
}
 8006168:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	228c      	movs	r2, #140	@ 0x8c
 800616e:	2120      	movs	r1, #32
 8006170:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2284      	movs	r2, #132	@ 0x84
 8006176:	2100      	movs	r1, #0
 8006178:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e012      	b.n	80061a4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2288      	movs	r2, #136	@ 0x88
 8006182:	2120      	movs	r1, #32
 8006184:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	228c      	movs	r2, #140	@ 0x8c
 800618a:	2120      	movs	r1, #32
 800618c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2284      	movs	r2, #132	@ 0x84
 800619e:	2100      	movs	r1, #0
 80061a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	0018      	movs	r0, r3
 80061a6:	46bd      	mov	sp, r7
 80061a8:	b010      	add	sp, #64	@ 0x40
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	01ffffff 	.word	0x01ffffff
 80061b0:	fffffedf 	.word	0xfffffedf

080061b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	603b      	str	r3, [r7, #0]
 80061c0:	1dfb      	adds	r3, r7, #7
 80061c2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061c4:	e051      	b.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	3301      	adds	r3, #1
 80061ca:	d04e      	beq.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061cc:	f7fd f808 	bl	80031e0 <HAL_GetTick>
 80061d0:	0002      	movs	r2, r0
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d302      	bcc.n	80061e2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d101      	bne.n	80061e6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e051      	b.n	800628a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2204      	movs	r2, #4
 80061ee:	4013      	ands	r3, r2
 80061f0:	d03b      	beq.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	2b80      	cmp	r3, #128	@ 0x80
 80061f6:	d038      	beq.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	2b40      	cmp	r3, #64	@ 0x40
 80061fc:	d035      	beq.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	2208      	movs	r2, #8
 8006206:	4013      	ands	r3, r2
 8006208:	2b08      	cmp	r3, #8
 800620a:	d111      	bne.n	8006230 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2208      	movs	r2, #8
 8006212:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	0018      	movs	r0, r3
 8006218:	f000 f83c 	bl	8006294 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2290      	movs	r2, #144	@ 0x90
 8006220:	2108      	movs	r1, #8
 8006222:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2284      	movs	r2, #132	@ 0x84
 8006228:	2100      	movs	r1, #0
 800622a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e02c      	b.n	800628a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	69da      	ldr	r2, [r3, #28]
 8006236:	2380      	movs	r3, #128	@ 0x80
 8006238:	011b      	lsls	r3, r3, #4
 800623a:	401a      	ands	r2, r3
 800623c:	2380      	movs	r3, #128	@ 0x80
 800623e:	011b      	lsls	r3, r3, #4
 8006240:	429a      	cmp	r2, r3
 8006242:	d112      	bne.n	800626a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2280      	movs	r2, #128	@ 0x80
 800624a:	0112      	lsls	r2, r2, #4
 800624c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	0018      	movs	r0, r3
 8006252:	f000 f81f 	bl	8006294 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2290      	movs	r2, #144	@ 0x90
 800625a:	2120      	movs	r1, #32
 800625c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2284      	movs	r2, #132	@ 0x84
 8006262:	2100      	movs	r1, #0
 8006264:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e00f      	b.n	800628a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	69db      	ldr	r3, [r3, #28]
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	4013      	ands	r3, r2
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	425a      	negs	r2, r3
 800627a:	4153      	adcs	r3, r2
 800627c:	b2db      	uxtb	r3, r3
 800627e:	001a      	movs	r2, r3
 8006280:	1dfb      	adds	r3, r7, #7
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	429a      	cmp	r2, r3
 8006286:	d09e      	beq.n	80061c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	0018      	movs	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	b004      	add	sp, #16
 8006290:	bd80      	pop	{r7, pc}
	...

08006294 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b08e      	sub	sp, #56	@ 0x38
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800629c:	f3ef 8310 	mrs	r3, PRIMASK
 80062a0:	617b      	str	r3, [r7, #20]
  return(result);
 80062a2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80062a6:	2301      	movs	r3, #1
 80062a8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	f383 8810 	msr	PRIMASK, r3
}
 80062b0:	46c0      	nop			@ (mov r8, r8)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4926      	ldr	r1, [pc, #152]	@ (8006358 <UART_EndRxTransfer+0xc4>)
 80062be:	400a      	ands	r2, r1
 80062c0:	601a      	str	r2, [r3, #0]
 80062c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	f383 8810 	msr	PRIMASK, r3
}
 80062cc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062ce:	f3ef 8310 	mrs	r3, PRIMASK
 80062d2:	623b      	str	r3, [r7, #32]
  return(result);
 80062d4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80062d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80062d8:	2301      	movs	r3, #1
 80062da:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062de:	f383 8810 	msr	PRIMASK, r3
}
 80062e2:	46c0      	nop			@ (mov r8, r8)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	689a      	ldr	r2, [r3, #8]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	491b      	ldr	r1, [pc, #108]	@ (800635c <UART_EndRxTransfer+0xc8>)
 80062f0:	400a      	ands	r2, r1
 80062f2:	609a      	str	r2, [r3, #8]
 80062f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fa:	f383 8810 	msr	PRIMASK, r3
}
 80062fe:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006304:	2b01      	cmp	r3, #1
 8006306:	d118      	bne.n	800633a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006308:	f3ef 8310 	mrs	r3, PRIMASK
 800630c:	60bb      	str	r3, [r7, #8]
  return(result);
 800630e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006310:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006312:	2301      	movs	r3, #1
 8006314:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f383 8810 	msr	PRIMASK, r3
}
 800631c:	46c0      	nop			@ (mov r8, r8)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2110      	movs	r1, #16
 800632a:	438a      	bics	r2, r1
 800632c:	601a      	str	r2, [r3, #0]
 800632e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006330:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	f383 8810 	msr	PRIMASK, r3
}
 8006338:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	228c      	movs	r2, #140	@ 0x8c
 800633e:	2120      	movs	r1, #32
 8006340:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800634e:	46c0      	nop			@ (mov r8, r8)
 8006350:	46bd      	mov	sp, r7
 8006352:	b00e      	add	sp, #56	@ 0x38
 8006354:	bd80      	pop	{r7, pc}
 8006356:	46c0      	nop			@ (mov r8, r8)
 8006358:	fffffedf 	.word	0xfffffedf
 800635c:	effffffe 	.word	0xeffffffe

08006360 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800636c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	225e      	movs	r2, #94	@ 0x5e
 8006372:	2100      	movs	r1, #0
 8006374:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2256      	movs	r2, #86	@ 0x56
 800637a:	2100      	movs	r1, #0
 800637c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	0018      	movs	r0, r3
 8006382:	f7ff fa4f 	bl	8005824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006386:	46c0      	nop			@ (mov r8, r8)
 8006388:	46bd      	mov	sp, r7
 800638a:	b004      	add	sp, #16
 800638c:	bd80      	pop	{r7, pc}

0800638e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800638e:	b580      	push	{r7, lr}
 8006390:	b086      	sub	sp, #24
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006396:	f3ef 8310 	mrs	r3, PRIMASK
 800639a:	60bb      	str	r3, [r7, #8]
  return(result);
 800639c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800639e:	617b      	str	r3, [r7, #20]
 80063a0:	2301      	movs	r3, #1
 80063a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f383 8810 	msr	PRIMASK, r3
}
 80063aa:	46c0      	nop			@ (mov r8, r8)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2140      	movs	r1, #64	@ 0x40
 80063b8:	438a      	bics	r2, r1
 80063ba:	601a      	str	r2, [r3, #0]
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	f383 8810 	msr	PRIMASK, r3
}
 80063c6:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2288      	movs	r2, #136	@ 0x88
 80063cc:	2120      	movs	r1, #32
 80063ce:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	0018      	movs	r0, r3
 80063da:	f7ff fa1b 	bl	8005814 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063de:	46c0      	nop			@ (mov r8, r8)
 80063e0:	46bd      	mov	sp, r7
 80063e2:	b006      	add	sp, #24
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b082      	sub	sp, #8
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80063ee:	46c0      	nop			@ (mov r8, r8)
 80063f0:	46bd      	mov	sp, r7
 80063f2:	b002      	add	sp, #8
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80063f6:	b580      	push	{r7, lr}
 80063f8:	b082      	sub	sp, #8
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80063fe:	46c0      	nop			@ (mov r8, r8)
 8006400:	46bd      	mov	sp, r7
 8006402:	b002      	add	sp, #8
 8006404:	bd80      	pop	{r7, pc}

08006406 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006406:	b580      	push	{r7, lr}
 8006408:	b082      	sub	sp, #8
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800640e:	46c0      	nop			@ (mov r8, r8)
 8006410:	46bd      	mov	sp, r7
 8006412:	b002      	add	sp, #8
 8006414:	bd80      	pop	{r7, pc}
	...

08006418 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2284      	movs	r2, #132	@ 0x84
 8006424:	5c9b      	ldrb	r3, [r3, r2]
 8006426:	2b01      	cmp	r3, #1
 8006428:	d101      	bne.n	800642e <HAL_UARTEx_DisableFifoMode+0x16>
 800642a:	2302      	movs	r3, #2
 800642c:	e027      	b.n	800647e <HAL_UARTEx_DisableFifoMode+0x66>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2284      	movs	r2, #132	@ 0x84
 8006432:	2101      	movs	r1, #1
 8006434:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2288      	movs	r2, #136	@ 0x88
 800643a:	2124      	movs	r1, #36	@ 0x24
 800643c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2101      	movs	r1, #1
 8006452:	438a      	bics	r2, r1
 8006454:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	4a0b      	ldr	r2, [pc, #44]	@ (8006488 <HAL_UARTEx_DisableFifoMode+0x70>)
 800645a:	4013      	ands	r3, r2
 800645c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2288      	movs	r2, #136	@ 0x88
 8006470:	2120      	movs	r1, #32
 8006472:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2284      	movs	r2, #132	@ 0x84
 8006478:	2100      	movs	r1, #0
 800647a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	0018      	movs	r0, r3
 8006480:	46bd      	mov	sp, r7
 8006482:	b004      	add	sp, #16
 8006484:	bd80      	pop	{r7, pc}
 8006486:	46c0      	nop			@ (mov r8, r8)
 8006488:	dfffffff 	.word	0xdfffffff

0800648c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b084      	sub	sp, #16
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2284      	movs	r2, #132	@ 0x84
 800649a:	5c9b      	ldrb	r3, [r3, r2]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d101      	bne.n	80064a4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80064a0:	2302      	movs	r3, #2
 80064a2:	e02e      	b.n	8006502 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2284      	movs	r2, #132	@ 0x84
 80064a8:	2101      	movs	r1, #1
 80064aa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2288      	movs	r2, #136	@ 0x88
 80064b0:	2124      	movs	r1, #36	@ 0x24
 80064b2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2101      	movs	r1, #1
 80064c8:	438a      	bics	r2, r1
 80064ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	00db      	lsls	r3, r3, #3
 80064d4:	08d9      	lsrs	r1, r3, #3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	683a      	ldr	r2, [r7, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	0018      	movs	r0, r3
 80064e4:	f000 f854 	bl	8006590 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2288      	movs	r2, #136	@ 0x88
 80064f4:	2120      	movs	r1, #32
 80064f6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2284      	movs	r2, #132	@ 0x84
 80064fc:	2100      	movs	r1, #0
 80064fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	0018      	movs	r0, r3
 8006504:	46bd      	mov	sp, r7
 8006506:	b004      	add	sp, #16
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2284      	movs	r2, #132	@ 0x84
 800651a:	5c9b      	ldrb	r3, [r3, r2]
 800651c:	2b01      	cmp	r3, #1
 800651e:	d101      	bne.n	8006524 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006520:	2302      	movs	r3, #2
 8006522:	e02f      	b.n	8006584 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2284      	movs	r2, #132	@ 0x84
 8006528:	2101      	movs	r1, #1
 800652a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2288      	movs	r2, #136	@ 0x88
 8006530:	2124      	movs	r1, #36	@ 0x24
 8006532:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2101      	movs	r1, #1
 8006548:	438a      	bics	r2, r1
 800654a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	4a0e      	ldr	r2, [pc, #56]	@ (800658c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006554:	4013      	ands	r3, r2
 8006556:	0019      	movs	r1, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	0018      	movs	r0, r3
 8006566:	f000 f813 	bl	8006590 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2288      	movs	r2, #136	@ 0x88
 8006576:	2120      	movs	r1, #32
 8006578:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2284      	movs	r2, #132	@ 0x84
 800657e:	2100      	movs	r1, #0
 8006580:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006582:	2300      	movs	r3, #0
}
 8006584:	0018      	movs	r0, r3
 8006586:	46bd      	mov	sp, r7
 8006588:	b004      	add	sp, #16
 800658a:	bd80      	pop	{r7, pc}
 800658c:	f1ffffff 	.word	0xf1ffffff

08006590 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800659c:	2b00      	cmp	r3, #0
 800659e:	d108      	bne.n	80065b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	226a      	movs	r2, #106	@ 0x6a
 80065a4:	2101      	movs	r1, #1
 80065a6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2268      	movs	r2, #104	@ 0x68
 80065ac:	2101      	movs	r1, #1
 80065ae:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80065b0:	e043      	b.n	800663a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80065b2:	260f      	movs	r6, #15
 80065b4:	19bb      	adds	r3, r7, r6
 80065b6:	2208      	movs	r2, #8
 80065b8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80065ba:	200e      	movs	r0, #14
 80065bc:	183b      	adds	r3, r7, r0
 80065be:	2208      	movs	r2, #8
 80065c0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	0e5b      	lsrs	r3, r3, #25
 80065ca:	b2da      	uxtb	r2, r3
 80065cc:	240d      	movs	r4, #13
 80065ce:	193b      	adds	r3, r7, r4
 80065d0:	2107      	movs	r1, #7
 80065d2:	400a      	ands	r2, r1
 80065d4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	0f5b      	lsrs	r3, r3, #29
 80065de:	b2da      	uxtb	r2, r3
 80065e0:	250c      	movs	r5, #12
 80065e2:	197b      	adds	r3, r7, r5
 80065e4:	2107      	movs	r1, #7
 80065e6:	400a      	ands	r2, r1
 80065e8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80065ea:	183b      	adds	r3, r7, r0
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	197a      	adds	r2, r7, r5
 80065f0:	7812      	ldrb	r2, [r2, #0]
 80065f2:	4914      	ldr	r1, [pc, #80]	@ (8006644 <UARTEx_SetNbDataToProcess+0xb4>)
 80065f4:	5c8a      	ldrb	r2, [r1, r2]
 80065f6:	435a      	muls	r2, r3
 80065f8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80065fa:	197b      	adds	r3, r7, r5
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	4a12      	ldr	r2, [pc, #72]	@ (8006648 <UARTEx_SetNbDataToProcess+0xb8>)
 8006600:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006602:	0019      	movs	r1, r3
 8006604:	f7f9 fe24 	bl	8000250 <__divsi3>
 8006608:	0003      	movs	r3, r0
 800660a:	b299      	uxth	r1, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	226a      	movs	r2, #106	@ 0x6a
 8006610:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006612:	19bb      	adds	r3, r7, r6
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	193a      	adds	r2, r7, r4
 8006618:	7812      	ldrb	r2, [r2, #0]
 800661a:	490a      	ldr	r1, [pc, #40]	@ (8006644 <UARTEx_SetNbDataToProcess+0xb4>)
 800661c:	5c8a      	ldrb	r2, [r1, r2]
 800661e:	435a      	muls	r2, r3
 8006620:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006622:	193b      	adds	r3, r7, r4
 8006624:	781b      	ldrb	r3, [r3, #0]
 8006626:	4a08      	ldr	r2, [pc, #32]	@ (8006648 <UARTEx_SetNbDataToProcess+0xb8>)
 8006628:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800662a:	0019      	movs	r1, r3
 800662c:	f7f9 fe10 	bl	8000250 <__divsi3>
 8006630:	0003      	movs	r3, r0
 8006632:	b299      	uxth	r1, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2268      	movs	r2, #104	@ 0x68
 8006638:	5299      	strh	r1, [r3, r2]
}
 800663a:	46c0      	nop			@ (mov r8, r8)
 800663c:	46bd      	mov	sp, r7
 800663e:	b005      	add	sp, #20
 8006640:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006642:	46c0      	nop			@ (mov r8, r8)
 8006644:	0800b84c 	.word	0x0800b84c
 8006648:	0800b854 	.word	0x0800b854

0800664c <__cvt>:
 800664c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800664e:	001f      	movs	r7, r3
 8006650:	2300      	movs	r3, #0
 8006652:	0016      	movs	r6, r2
 8006654:	b08b      	sub	sp, #44	@ 0x2c
 8006656:	429f      	cmp	r7, r3
 8006658:	da04      	bge.n	8006664 <__cvt+0x18>
 800665a:	2180      	movs	r1, #128	@ 0x80
 800665c:	0609      	lsls	r1, r1, #24
 800665e:	187b      	adds	r3, r7, r1
 8006660:	001f      	movs	r7, r3
 8006662:	232d      	movs	r3, #45	@ 0x2d
 8006664:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006666:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006668:	7013      	strb	r3, [r2, #0]
 800666a:	2320      	movs	r3, #32
 800666c:	2203      	movs	r2, #3
 800666e:	439d      	bics	r5, r3
 8006670:	2d46      	cmp	r5, #70	@ 0x46
 8006672:	d007      	beq.n	8006684 <__cvt+0x38>
 8006674:	002b      	movs	r3, r5
 8006676:	3b45      	subs	r3, #69	@ 0x45
 8006678:	4259      	negs	r1, r3
 800667a:	414b      	adcs	r3, r1
 800667c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800667e:	3a01      	subs	r2, #1
 8006680:	18cb      	adds	r3, r1, r3
 8006682:	9310      	str	r3, [sp, #64]	@ 0x40
 8006684:	ab09      	add	r3, sp, #36	@ 0x24
 8006686:	9304      	str	r3, [sp, #16]
 8006688:	ab08      	add	r3, sp, #32
 800668a:	9303      	str	r3, [sp, #12]
 800668c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800668e:	9200      	str	r2, [sp, #0]
 8006690:	9302      	str	r3, [sp, #8]
 8006692:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006694:	0032      	movs	r2, r6
 8006696:	9301      	str	r3, [sp, #4]
 8006698:	003b      	movs	r3, r7
 800669a:	f001 f8bd 	bl	8007818 <_dtoa_r>
 800669e:	0004      	movs	r4, r0
 80066a0:	2d47      	cmp	r5, #71	@ 0x47
 80066a2:	d11b      	bne.n	80066dc <__cvt+0x90>
 80066a4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80066a6:	07db      	lsls	r3, r3, #31
 80066a8:	d511      	bpl.n	80066ce <__cvt+0x82>
 80066aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80066ac:	18c3      	adds	r3, r0, r3
 80066ae:	9307      	str	r3, [sp, #28]
 80066b0:	2200      	movs	r2, #0
 80066b2:	2300      	movs	r3, #0
 80066b4:	0030      	movs	r0, r6
 80066b6:	0039      	movs	r1, r7
 80066b8:	f7f9 fec6 	bl	8000448 <__aeabi_dcmpeq>
 80066bc:	2800      	cmp	r0, #0
 80066be:	d001      	beq.n	80066c4 <__cvt+0x78>
 80066c0:	9b07      	ldr	r3, [sp, #28]
 80066c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80066c4:	2230      	movs	r2, #48	@ 0x30
 80066c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c8:	9907      	ldr	r1, [sp, #28]
 80066ca:	428b      	cmp	r3, r1
 80066cc:	d320      	bcc.n	8006710 <__cvt+0xc4>
 80066ce:	0020      	movs	r0, r4
 80066d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066d2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80066d4:	1b1b      	subs	r3, r3, r4
 80066d6:	6013      	str	r3, [r2, #0]
 80066d8:	b00b      	add	sp, #44	@ 0x2c
 80066da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80066de:	18c3      	adds	r3, r0, r3
 80066e0:	9307      	str	r3, [sp, #28]
 80066e2:	2d46      	cmp	r5, #70	@ 0x46
 80066e4:	d1e4      	bne.n	80066b0 <__cvt+0x64>
 80066e6:	7803      	ldrb	r3, [r0, #0]
 80066e8:	2b30      	cmp	r3, #48	@ 0x30
 80066ea:	d10c      	bne.n	8006706 <__cvt+0xba>
 80066ec:	2200      	movs	r2, #0
 80066ee:	2300      	movs	r3, #0
 80066f0:	0030      	movs	r0, r6
 80066f2:	0039      	movs	r1, r7
 80066f4:	f7f9 fea8 	bl	8000448 <__aeabi_dcmpeq>
 80066f8:	2800      	cmp	r0, #0
 80066fa:	d104      	bne.n	8006706 <__cvt+0xba>
 80066fc:	2301      	movs	r3, #1
 80066fe:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006700:	1a9b      	subs	r3, r3, r2
 8006702:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006704:	6013      	str	r3, [r2, #0]
 8006706:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006708:	9a07      	ldr	r2, [sp, #28]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	18d3      	adds	r3, r2, r3
 800670e:	e7ce      	b.n	80066ae <__cvt+0x62>
 8006710:	1c59      	adds	r1, r3, #1
 8006712:	9109      	str	r1, [sp, #36]	@ 0x24
 8006714:	701a      	strb	r2, [r3, #0]
 8006716:	e7d6      	b.n	80066c6 <__cvt+0x7a>

08006718 <__exponent>:
 8006718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800671a:	232b      	movs	r3, #43	@ 0x2b
 800671c:	b085      	sub	sp, #20
 800671e:	0005      	movs	r5, r0
 8006720:	1e0c      	subs	r4, r1, #0
 8006722:	7002      	strb	r2, [r0, #0]
 8006724:	da01      	bge.n	800672a <__exponent+0x12>
 8006726:	424c      	negs	r4, r1
 8006728:	3302      	adds	r3, #2
 800672a:	706b      	strb	r3, [r5, #1]
 800672c:	2c09      	cmp	r4, #9
 800672e:	dd2c      	ble.n	800678a <__exponent+0x72>
 8006730:	ab02      	add	r3, sp, #8
 8006732:	1dde      	adds	r6, r3, #7
 8006734:	0020      	movs	r0, r4
 8006736:	210a      	movs	r1, #10
 8006738:	f7f9 fe70 	bl	800041c <__aeabi_idivmod>
 800673c:	0037      	movs	r7, r6
 800673e:	3130      	adds	r1, #48	@ 0x30
 8006740:	3e01      	subs	r6, #1
 8006742:	0020      	movs	r0, r4
 8006744:	7031      	strb	r1, [r6, #0]
 8006746:	210a      	movs	r1, #10
 8006748:	9401      	str	r4, [sp, #4]
 800674a:	f7f9 fd81 	bl	8000250 <__divsi3>
 800674e:	9b01      	ldr	r3, [sp, #4]
 8006750:	0004      	movs	r4, r0
 8006752:	2b63      	cmp	r3, #99	@ 0x63
 8006754:	dcee      	bgt.n	8006734 <__exponent+0x1c>
 8006756:	1eba      	subs	r2, r7, #2
 8006758:	1ca8      	adds	r0, r5, #2
 800675a:	0001      	movs	r1, r0
 800675c:	0013      	movs	r3, r2
 800675e:	3430      	adds	r4, #48	@ 0x30
 8006760:	7014      	strb	r4, [r2, #0]
 8006762:	ac02      	add	r4, sp, #8
 8006764:	3407      	adds	r4, #7
 8006766:	429c      	cmp	r4, r3
 8006768:	d80a      	bhi.n	8006780 <__exponent+0x68>
 800676a:	2300      	movs	r3, #0
 800676c:	4294      	cmp	r4, r2
 800676e:	d303      	bcc.n	8006778 <__exponent+0x60>
 8006770:	3309      	adds	r3, #9
 8006772:	aa02      	add	r2, sp, #8
 8006774:	189b      	adds	r3, r3, r2
 8006776:	1bdb      	subs	r3, r3, r7
 8006778:	18c0      	adds	r0, r0, r3
 800677a:	1b40      	subs	r0, r0, r5
 800677c:	b005      	add	sp, #20
 800677e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006780:	781c      	ldrb	r4, [r3, #0]
 8006782:	3301      	adds	r3, #1
 8006784:	700c      	strb	r4, [r1, #0]
 8006786:	3101      	adds	r1, #1
 8006788:	e7eb      	b.n	8006762 <__exponent+0x4a>
 800678a:	2330      	movs	r3, #48	@ 0x30
 800678c:	18e4      	adds	r4, r4, r3
 800678e:	70ab      	strb	r3, [r5, #2]
 8006790:	1d28      	adds	r0, r5, #4
 8006792:	70ec      	strb	r4, [r5, #3]
 8006794:	e7f1      	b.n	800677a <__exponent+0x62>
	...

08006798 <_printf_float>:
 8006798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800679a:	b097      	sub	sp, #92	@ 0x5c
 800679c:	000d      	movs	r5, r1
 800679e:	920a      	str	r2, [sp, #40]	@ 0x28
 80067a0:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80067a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067a4:	9009      	str	r0, [sp, #36]	@ 0x24
 80067a6:	f000 ff23 	bl	80075f0 <_localeconv_r>
 80067aa:	6803      	ldr	r3, [r0, #0]
 80067ac:	0018      	movs	r0, r3
 80067ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80067b0:	f7f9 fca8 	bl	8000104 <strlen>
 80067b4:	2300      	movs	r3, #0
 80067b6:	900f      	str	r0, [sp, #60]	@ 0x3c
 80067b8:	9314      	str	r3, [sp, #80]	@ 0x50
 80067ba:	7e2b      	ldrb	r3, [r5, #24]
 80067bc:	2207      	movs	r2, #7
 80067be:	930c      	str	r3, [sp, #48]	@ 0x30
 80067c0:	682b      	ldr	r3, [r5, #0]
 80067c2:	930e      	str	r3, [sp, #56]	@ 0x38
 80067c4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80067c6:	6823      	ldr	r3, [r4, #0]
 80067c8:	05c9      	lsls	r1, r1, #23
 80067ca:	d545      	bpl.n	8006858 <_printf_float+0xc0>
 80067cc:	189b      	adds	r3, r3, r2
 80067ce:	4393      	bics	r3, r2
 80067d0:	001a      	movs	r2, r3
 80067d2:	3208      	adds	r2, #8
 80067d4:	6022      	str	r2, [r4, #0]
 80067d6:	2201      	movs	r2, #1
 80067d8:	681e      	ldr	r6, [r3, #0]
 80067da:	685f      	ldr	r7, [r3, #4]
 80067dc:	007b      	lsls	r3, r7, #1
 80067de:	085b      	lsrs	r3, r3, #1
 80067e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80067e2:	9610      	str	r6, [sp, #64]	@ 0x40
 80067e4:	64ae      	str	r6, [r5, #72]	@ 0x48
 80067e6:	64ef      	str	r7, [r5, #76]	@ 0x4c
 80067e8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80067ea:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80067ec:	4ba7      	ldr	r3, [pc, #668]	@ (8006a8c <_printf_float+0x2f4>)
 80067ee:	4252      	negs	r2, r2
 80067f0:	f7fb fea2 	bl	8002538 <__aeabi_dcmpun>
 80067f4:	2800      	cmp	r0, #0
 80067f6:	d131      	bne.n	800685c <_printf_float+0xc4>
 80067f8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80067fa:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80067fc:	2201      	movs	r2, #1
 80067fe:	4ba3      	ldr	r3, [pc, #652]	@ (8006a8c <_printf_float+0x2f4>)
 8006800:	4252      	negs	r2, r2
 8006802:	f7f9 fe31 	bl	8000468 <__aeabi_dcmple>
 8006806:	2800      	cmp	r0, #0
 8006808:	d128      	bne.n	800685c <_printf_float+0xc4>
 800680a:	2200      	movs	r2, #0
 800680c:	2300      	movs	r3, #0
 800680e:	0030      	movs	r0, r6
 8006810:	0039      	movs	r1, r7
 8006812:	f7f9 fe1f 	bl	8000454 <__aeabi_dcmplt>
 8006816:	2800      	cmp	r0, #0
 8006818:	d003      	beq.n	8006822 <_printf_float+0x8a>
 800681a:	002b      	movs	r3, r5
 800681c:	222d      	movs	r2, #45	@ 0x2d
 800681e:	3343      	adds	r3, #67	@ 0x43
 8006820:	701a      	strb	r2, [r3, #0]
 8006822:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006824:	4f9a      	ldr	r7, [pc, #616]	@ (8006a90 <_printf_float+0x2f8>)
 8006826:	2b47      	cmp	r3, #71	@ 0x47
 8006828:	d800      	bhi.n	800682c <_printf_float+0x94>
 800682a:	4f9a      	ldr	r7, [pc, #616]	@ (8006a94 <_printf_float+0x2fc>)
 800682c:	2303      	movs	r3, #3
 800682e:	2400      	movs	r4, #0
 8006830:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006832:	612b      	str	r3, [r5, #16]
 8006834:	3301      	adds	r3, #1
 8006836:	439a      	bics	r2, r3
 8006838:	602a      	str	r2, [r5, #0]
 800683a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800683c:	0029      	movs	r1, r5
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006842:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006844:	aa15      	add	r2, sp, #84	@ 0x54
 8006846:	f000 f9e5 	bl	8006c14 <_printf_common>
 800684a:	3001      	adds	r0, #1
 800684c:	d000      	beq.n	8006850 <_printf_float+0xb8>
 800684e:	e09e      	b.n	800698e <_printf_float+0x1f6>
 8006850:	2001      	movs	r0, #1
 8006852:	4240      	negs	r0, r0
 8006854:	b017      	add	sp, #92	@ 0x5c
 8006856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006858:	3307      	adds	r3, #7
 800685a:	e7b8      	b.n	80067ce <_printf_float+0x36>
 800685c:	0032      	movs	r2, r6
 800685e:	003b      	movs	r3, r7
 8006860:	0030      	movs	r0, r6
 8006862:	0039      	movs	r1, r7
 8006864:	f7fb fe68 	bl	8002538 <__aeabi_dcmpun>
 8006868:	2800      	cmp	r0, #0
 800686a:	d00b      	beq.n	8006884 <_printf_float+0xec>
 800686c:	2f00      	cmp	r7, #0
 800686e:	da03      	bge.n	8006878 <_printf_float+0xe0>
 8006870:	002b      	movs	r3, r5
 8006872:	222d      	movs	r2, #45	@ 0x2d
 8006874:	3343      	adds	r3, #67	@ 0x43
 8006876:	701a      	strb	r2, [r3, #0]
 8006878:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800687a:	4f87      	ldr	r7, [pc, #540]	@ (8006a98 <_printf_float+0x300>)
 800687c:	2b47      	cmp	r3, #71	@ 0x47
 800687e:	d8d5      	bhi.n	800682c <_printf_float+0x94>
 8006880:	4f86      	ldr	r7, [pc, #536]	@ (8006a9c <_printf_float+0x304>)
 8006882:	e7d3      	b.n	800682c <_printf_float+0x94>
 8006884:	2220      	movs	r2, #32
 8006886:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006888:	686b      	ldr	r3, [r5, #4]
 800688a:	4394      	bics	r4, r2
 800688c:	1c5a      	adds	r2, r3, #1
 800688e:	d146      	bne.n	800691e <_printf_float+0x186>
 8006890:	3307      	adds	r3, #7
 8006892:	606b      	str	r3, [r5, #4]
 8006894:	2380      	movs	r3, #128	@ 0x80
 8006896:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006898:	00db      	lsls	r3, r3, #3
 800689a:	4313      	orrs	r3, r2
 800689c:	2200      	movs	r2, #0
 800689e:	602b      	str	r3, [r5, #0]
 80068a0:	9206      	str	r2, [sp, #24]
 80068a2:	aa14      	add	r2, sp, #80	@ 0x50
 80068a4:	9205      	str	r2, [sp, #20]
 80068a6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80068a8:	a90a      	add	r1, sp, #40	@ 0x28
 80068aa:	9204      	str	r2, [sp, #16]
 80068ac:	aa13      	add	r2, sp, #76	@ 0x4c
 80068ae:	9203      	str	r2, [sp, #12]
 80068b0:	2223      	movs	r2, #35	@ 0x23
 80068b2:	1852      	adds	r2, r2, r1
 80068b4:	9202      	str	r2, [sp, #8]
 80068b6:	9301      	str	r3, [sp, #4]
 80068b8:	686b      	ldr	r3, [r5, #4]
 80068ba:	0032      	movs	r2, r6
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068c0:	003b      	movs	r3, r7
 80068c2:	f7ff fec3 	bl	800664c <__cvt>
 80068c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80068c8:	0007      	movs	r7, r0
 80068ca:	2c47      	cmp	r4, #71	@ 0x47
 80068cc:	d12d      	bne.n	800692a <_printf_float+0x192>
 80068ce:	1cd3      	adds	r3, r2, #3
 80068d0:	db02      	blt.n	80068d8 <_printf_float+0x140>
 80068d2:	686b      	ldr	r3, [r5, #4]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	dd47      	ble.n	8006968 <_printf_float+0x1d0>
 80068d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068da:	3b02      	subs	r3, #2
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	930c      	str	r3, [sp, #48]	@ 0x30
 80068e0:	0028      	movs	r0, r5
 80068e2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80068e4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80068e6:	3901      	subs	r1, #1
 80068e8:	3050      	adds	r0, #80	@ 0x50
 80068ea:	9113      	str	r1, [sp, #76]	@ 0x4c
 80068ec:	f7ff ff14 	bl	8006718 <__exponent>
 80068f0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80068f2:	0004      	movs	r4, r0
 80068f4:	1813      	adds	r3, r2, r0
 80068f6:	612b      	str	r3, [r5, #16]
 80068f8:	2a01      	cmp	r2, #1
 80068fa:	dc02      	bgt.n	8006902 <_printf_float+0x16a>
 80068fc:	682a      	ldr	r2, [r5, #0]
 80068fe:	07d2      	lsls	r2, r2, #31
 8006900:	d501      	bpl.n	8006906 <_printf_float+0x16e>
 8006902:	3301      	adds	r3, #1
 8006904:	612b      	str	r3, [r5, #16]
 8006906:	2323      	movs	r3, #35	@ 0x23
 8006908:	aa0a      	add	r2, sp, #40	@ 0x28
 800690a:	189b      	adds	r3, r3, r2
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d100      	bne.n	8006914 <_printf_float+0x17c>
 8006912:	e792      	b.n	800683a <_printf_float+0xa2>
 8006914:	002b      	movs	r3, r5
 8006916:	222d      	movs	r2, #45	@ 0x2d
 8006918:	3343      	adds	r3, #67	@ 0x43
 800691a:	701a      	strb	r2, [r3, #0]
 800691c:	e78d      	b.n	800683a <_printf_float+0xa2>
 800691e:	2c47      	cmp	r4, #71	@ 0x47
 8006920:	d1b8      	bne.n	8006894 <_printf_float+0xfc>
 8006922:	2b00      	cmp	r3, #0
 8006924:	d1b6      	bne.n	8006894 <_printf_float+0xfc>
 8006926:	3301      	adds	r3, #1
 8006928:	e7b3      	b.n	8006892 <_printf_float+0xfa>
 800692a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800692c:	2b65      	cmp	r3, #101	@ 0x65
 800692e:	d9d7      	bls.n	80068e0 <_printf_float+0x148>
 8006930:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006932:	2b66      	cmp	r3, #102	@ 0x66
 8006934:	d11a      	bne.n	800696c <_printf_float+0x1d4>
 8006936:	686b      	ldr	r3, [r5, #4]
 8006938:	2a00      	cmp	r2, #0
 800693a:	dd09      	ble.n	8006950 <_printf_float+0x1b8>
 800693c:	612a      	str	r2, [r5, #16]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d102      	bne.n	8006948 <_printf_float+0x1b0>
 8006942:	6829      	ldr	r1, [r5, #0]
 8006944:	07c9      	lsls	r1, r1, #31
 8006946:	d50b      	bpl.n	8006960 <_printf_float+0x1c8>
 8006948:	3301      	adds	r3, #1
 800694a:	189b      	adds	r3, r3, r2
 800694c:	612b      	str	r3, [r5, #16]
 800694e:	e007      	b.n	8006960 <_printf_float+0x1c8>
 8006950:	2b00      	cmp	r3, #0
 8006952:	d103      	bne.n	800695c <_printf_float+0x1c4>
 8006954:	2201      	movs	r2, #1
 8006956:	6829      	ldr	r1, [r5, #0]
 8006958:	4211      	tst	r1, r2
 800695a:	d000      	beq.n	800695e <_printf_float+0x1c6>
 800695c:	1c9a      	adds	r2, r3, #2
 800695e:	612a      	str	r2, [r5, #16]
 8006960:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006962:	2400      	movs	r4, #0
 8006964:	65ab      	str	r3, [r5, #88]	@ 0x58
 8006966:	e7ce      	b.n	8006906 <_printf_float+0x16e>
 8006968:	2367      	movs	r3, #103	@ 0x67
 800696a:	930c      	str	r3, [sp, #48]	@ 0x30
 800696c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800696e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006970:	4299      	cmp	r1, r3
 8006972:	db06      	blt.n	8006982 <_printf_float+0x1ea>
 8006974:	682b      	ldr	r3, [r5, #0]
 8006976:	6129      	str	r1, [r5, #16]
 8006978:	07db      	lsls	r3, r3, #31
 800697a:	d5f1      	bpl.n	8006960 <_printf_float+0x1c8>
 800697c:	3101      	adds	r1, #1
 800697e:	6129      	str	r1, [r5, #16]
 8006980:	e7ee      	b.n	8006960 <_printf_float+0x1c8>
 8006982:	2201      	movs	r2, #1
 8006984:	2900      	cmp	r1, #0
 8006986:	dce0      	bgt.n	800694a <_printf_float+0x1b2>
 8006988:	1892      	adds	r2, r2, r2
 800698a:	1a52      	subs	r2, r2, r1
 800698c:	e7dd      	b.n	800694a <_printf_float+0x1b2>
 800698e:	682a      	ldr	r2, [r5, #0]
 8006990:	0553      	lsls	r3, r2, #21
 8006992:	d408      	bmi.n	80069a6 <_printf_float+0x20e>
 8006994:	692b      	ldr	r3, [r5, #16]
 8006996:	003a      	movs	r2, r7
 8006998:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800699a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800699c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800699e:	47a0      	blx	r4
 80069a0:	3001      	adds	r0, #1
 80069a2:	d129      	bne.n	80069f8 <_printf_float+0x260>
 80069a4:	e754      	b.n	8006850 <_printf_float+0xb8>
 80069a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069a8:	2b65      	cmp	r3, #101	@ 0x65
 80069aa:	d800      	bhi.n	80069ae <_printf_float+0x216>
 80069ac:	e0db      	b.n	8006b66 <_printf_float+0x3ce>
 80069ae:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80069b0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80069b2:	2200      	movs	r2, #0
 80069b4:	2300      	movs	r3, #0
 80069b6:	f7f9 fd47 	bl	8000448 <__aeabi_dcmpeq>
 80069ba:	2800      	cmp	r0, #0
 80069bc:	d033      	beq.n	8006a26 <_printf_float+0x28e>
 80069be:	2301      	movs	r3, #1
 80069c0:	4a37      	ldr	r2, [pc, #220]	@ (8006aa0 <_printf_float+0x308>)
 80069c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069c6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80069c8:	47a0      	blx	r4
 80069ca:	3001      	adds	r0, #1
 80069cc:	d100      	bne.n	80069d0 <_printf_float+0x238>
 80069ce:	e73f      	b.n	8006850 <_printf_float+0xb8>
 80069d0:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80069d2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80069d4:	42b3      	cmp	r3, r6
 80069d6:	db02      	blt.n	80069de <_printf_float+0x246>
 80069d8:	682b      	ldr	r3, [r5, #0]
 80069da:	07db      	lsls	r3, r3, #31
 80069dc:	d50c      	bpl.n	80069f8 <_printf_float+0x260>
 80069de:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80069e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069e2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80069e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069e8:	47a0      	blx	r4
 80069ea:	2400      	movs	r4, #0
 80069ec:	3001      	adds	r0, #1
 80069ee:	d100      	bne.n	80069f2 <_printf_float+0x25a>
 80069f0:	e72e      	b.n	8006850 <_printf_float+0xb8>
 80069f2:	1e73      	subs	r3, r6, #1
 80069f4:	42a3      	cmp	r3, r4
 80069f6:	dc0a      	bgt.n	8006a0e <_printf_float+0x276>
 80069f8:	682b      	ldr	r3, [r5, #0]
 80069fa:	079b      	lsls	r3, r3, #30
 80069fc:	d500      	bpl.n	8006a00 <_printf_float+0x268>
 80069fe:	e106      	b.n	8006c0e <_printf_float+0x476>
 8006a00:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006a02:	68e8      	ldr	r0, [r5, #12]
 8006a04:	4298      	cmp	r0, r3
 8006a06:	db00      	blt.n	8006a0a <_printf_float+0x272>
 8006a08:	e724      	b.n	8006854 <_printf_float+0xbc>
 8006a0a:	0018      	movs	r0, r3
 8006a0c:	e722      	b.n	8006854 <_printf_float+0xbc>
 8006a0e:	002a      	movs	r2, r5
 8006a10:	2301      	movs	r3, #1
 8006a12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a14:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a16:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006a18:	321a      	adds	r2, #26
 8006a1a:	47b8      	blx	r7
 8006a1c:	3001      	adds	r0, #1
 8006a1e:	d100      	bne.n	8006a22 <_printf_float+0x28a>
 8006a20:	e716      	b.n	8006850 <_printf_float+0xb8>
 8006a22:	3401      	adds	r4, #1
 8006a24:	e7e5      	b.n	80069f2 <_printf_float+0x25a>
 8006a26:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	dc3b      	bgt.n	8006aa4 <_printf_float+0x30c>
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8006aa0 <_printf_float+0x308>)
 8006a30:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a34:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006a36:	47a0      	blx	r4
 8006a38:	3001      	adds	r0, #1
 8006a3a:	d100      	bne.n	8006a3e <_printf_float+0x2a6>
 8006a3c:	e708      	b.n	8006850 <_printf_float+0xb8>
 8006a3e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006a40:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006a42:	4333      	orrs	r3, r6
 8006a44:	d102      	bne.n	8006a4c <_printf_float+0x2b4>
 8006a46:	682b      	ldr	r3, [r5, #0]
 8006a48:	07db      	lsls	r3, r3, #31
 8006a4a:	d5d5      	bpl.n	80069f8 <_printf_float+0x260>
 8006a4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a4e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006a50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a54:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006a56:	47a0      	blx	r4
 8006a58:	2300      	movs	r3, #0
 8006a5a:	3001      	adds	r0, #1
 8006a5c:	d100      	bne.n	8006a60 <_printf_float+0x2c8>
 8006a5e:	e6f7      	b.n	8006850 <_printf_float+0xb8>
 8006a60:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a62:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006a64:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006a66:	425b      	negs	r3, r3
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	dc01      	bgt.n	8006a70 <_printf_float+0x2d8>
 8006a6c:	0033      	movs	r3, r6
 8006a6e:	e792      	b.n	8006996 <_printf_float+0x1fe>
 8006a70:	002a      	movs	r2, r5
 8006a72:	2301      	movs	r3, #1
 8006a74:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a78:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006a7a:	321a      	adds	r2, #26
 8006a7c:	47a0      	blx	r4
 8006a7e:	3001      	adds	r0, #1
 8006a80:	d100      	bne.n	8006a84 <_printf_float+0x2ec>
 8006a82:	e6e5      	b.n	8006850 <_printf_float+0xb8>
 8006a84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a86:	3301      	adds	r3, #1
 8006a88:	e7ea      	b.n	8006a60 <_printf_float+0x2c8>
 8006a8a:	46c0      	nop			@ (mov r8, r8)
 8006a8c:	7fefffff 	.word	0x7fefffff
 8006a90:	0800b860 	.word	0x0800b860
 8006a94:	0800b85c 	.word	0x0800b85c
 8006a98:	0800b868 	.word	0x0800b868
 8006a9c:	0800b864 	.word	0x0800b864
 8006aa0:	0800b9a2 	.word	0x0800b9a2
 8006aa4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006aa6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006aa8:	930c      	str	r3, [sp, #48]	@ 0x30
 8006aaa:	429e      	cmp	r6, r3
 8006aac:	dd00      	ble.n	8006ab0 <_printf_float+0x318>
 8006aae:	001e      	movs	r6, r3
 8006ab0:	2e00      	cmp	r6, #0
 8006ab2:	dc31      	bgt.n	8006b18 <_printf_float+0x380>
 8006ab4:	43f3      	mvns	r3, r6
 8006ab6:	2400      	movs	r4, #0
 8006ab8:	17db      	asrs	r3, r3, #31
 8006aba:	4033      	ands	r3, r6
 8006abc:	930e      	str	r3, [sp, #56]	@ 0x38
 8006abe:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006ac0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ac2:	1af3      	subs	r3, r6, r3
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	dc30      	bgt.n	8006b2a <_printf_float+0x392>
 8006ac8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006aca:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006acc:	429a      	cmp	r2, r3
 8006ace:	dc38      	bgt.n	8006b42 <_printf_float+0x3aa>
 8006ad0:	682b      	ldr	r3, [r5, #0]
 8006ad2:	07db      	lsls	r3, r3, #31
 8006ad4:	d435      	bmi.n	8006b42 <_printf_float+0x3aa>
 8006ad6:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006ad8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ada:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006adc:	1b9b      	subs	r3, r3, r6
 8006ade:	1b14      	subs	r4, r2, r4
 8006ae0:	429c      	cmp	r4, r3
 8006ae2:	dd00      	ble.n	8006ae6 <_printf_float+0x34e>
 8006ae4:	001c      	movs	r4, r3
 8006ae6:	2c00      	cmp	r4, #0
 8006ae8:	dc34      	bgt.n	8006b54 <_printf_float+0x3bc>
 8006aea:	43e3      	mvns	r3, r4
 8006aec:	2600      	movs	r6, #0
 8006aee:	17db      	asrs	r3, r3, #31
 8006af0:	401c      	ands	r4, r3
 8006af2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006af4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	1b1b      	subs	r3, r3, r4
 8006afa:	42b3      	cmp	r3, r6
 8006afc:	dc00      	bgt.n	8006b00 <_printf_float+0x368>
 8006afe:	e77b      	b.n	80069f8 <_printf_float+0x260>
 8006b00:	002a      	movs	r2, r5
 8006b02:	2301      	movs	r3, #1
 8006b04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b08:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006b0a:	321a      	adds	r2, #26
 8006b0c:	47b8      	blx	r7
 8006b0e:	3001      	adds	r0, #1
 8006b10:	d100      	bne.n	8006b14 <_printf_float+0x37c>
 8006b12:	e69d      	b.n	8006850 <_printf_float+0xb8>
 8006b14:	3601      	adds	r6, #1
 8006b16:	e7ec      	b.n	8006af2 <_printf_float+0x35a>
 8006b18:	0033      	movs	r3, r6
 8006b1a:	003a      	movs	r2, r7
 8006b1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b20:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006b22:	47a0      	blx	r4
 8006b24:	3001      	adds	r0, #1
 8006b26:	d1c5      	bne.n	8006ab4 <_printf_float+0x31c>
 8006b28:	e692      	b.n	8006850 <_printf_float+0xb8>
 8006b2a:	002a      	movs	r2, r5
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b30:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b32:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006b34:	321a      	adds	r2, #26
 8006b36:	47b0      	blx	r6
 8006b38:	3001      	adds	r0, #1
 8006b3a:	d100      	bne.n	8006b3e <_printf_float+0x3a6>
 8006b3c:	e688      	b.n	8006850 <_printf_float+0xb8>
 8006b3e:	3401      	adds	r4, #1
 8006b40:	e7bd      	b.n	8006abe <_printf_float+0x326>
 8006b42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006b46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b48:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b4a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006b4c:	47a0      	blx	r4
 8006b4e:	3001      	adds	r0, #1
 8006b50:	d1c1      	bne.n	8006ad6 <_printf_float+0x33e>
 8006b52:	e67d      	b.n	8006850 <_printf_float+0xb8>
 8006b54:	19ba      	adds	r2, r7, r6
 8006b56:	0023      	movs	r3, r4
 8006b58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b5c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006b5e:	47b0      	blx	r6
 8006b60:	3001      	adds	r0, #1
 8006b62:	d1c2      	bne.n	8006aea <_printf_float+0x352>
 8006b64:	e674      	b.n	8006850 <_printf_float+0xb8>
 8006b66:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b68:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	dc02      	bgt.n	8006b74 <_printf_float+0x3dc>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	421a      	tst	r2, r3
 8006b72:	d039      	beq.n	8006be8 <_printf_float+0x450>
 8006b74:	2301      	movs	r3, #1
 8006b76:	003a      	movs	r2, r7
 8006b78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b7c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006b7e:	47b0      	blx	r6
 8006b80:	3001      	adds	r0, #1
 8006b82:	d100      	bne.n	8006b86 <_printf_float+0x3ee>
 8006b84:	e664      	b.n	8006850 <_printf_float+0xb8>
 8006b86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006b8a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b8c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b8e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006b90:	47b0      	blx	r6
 8006b92:	3001      	adds	r0, #1
 8006b94:	d100      	bne.n	8006b98 <_printf_float+0x400>
 8006b96:	e65b      	b.n	8006850 <_printf_float+0xb8>
 8006b98:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006b9a:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006b9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	f7f9 fc4f 	bl	8000448 <__aeabi_dcmpeq>
 8006baa:	2800      	cmp	r0, #0
 8006bac:	d11a      	bne.n	8006be4 <_printf_float+0x44c>
 8006bae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bb0:	1c7a      	adds	r2, r7, #1
 8006bb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006bb4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bb6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006bb8:	47b0      	blx	r6
 8006bba:	3001      	adds	r0, #1
 8006bbc:	d10e      	bne.n	8006bdc <_printf_float+0x444>
 8006bbe:	e647      	b.n	8006850 <_printf_float+0xb8>
 8006bc0:	002a      	movs	r2, r5
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006bc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bc8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006bca:	321a      	adds	r2, #26
 8006bcc:	47b8      	blx	r7
 8006bce:	3001      	adds	r0, #1
 8006bd0:	d100      	bne.n	8006bd4 <_printf_float+0x43c>
 8006bd2:	e63d      	b.n	8006850 <_printf_float+0xb8>
 8006bd4:	3601      	adds	r6, #1
 8006bd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bd8:	429e      	cmp	r6, r3
 8006bda:	dbf1      	blt.n	8006bc0 <_printf_float+0x428>
 8006bdc:	002a      	movs	r2, r5
 8006bde:	0023      	movs	r3, r4
 8006be0:	3250      	adds	r2, #80	@ 0x50
 8006be2:	e6d9      	b.n	8006998 <_printf_float+0x200>
 8006be4:	2600      	movs	r6, #0
 8006be6:	e7f6      	b.n	8006bd6 <_printf_float+0x43e>
 8006be8:	003a      	movs	r2, r7
 8006bea:	e7e2      	b.n	8006bb2 <_printf_float+0x41a>
 8006bec:	002a      	movs	r2, r5
 8006bee:	2301      	movs	r3, #1
 8006bf0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006bf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bf4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006bf6:	3219      	adds	r2, #25
 8006bf8:	47b0      	blx	r6
 8006bfa:	3001      	adds	r0, #1
 8006bfc:	d100      	bne.n	8006c00 <_printf_float+0x468>
 8006bfe:	e627      	b.n	8006850 <_printf_float+0xb8>
 8006c00:	3401      	adds	r4, #1
 8006c02:	68eb      	ldr	r3, [r5, #12]
 8006c04:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006c06:	1a9b      	subs	r3, r3, r2
 8006c08:	42a3      	cmp	r3, r4
 8006c0a:	dcef      	bgt.n	8006bec <_printf_float+0x454>
 8006c0c:	e6f8      	b.n	8006a00 <_printf_float+0x268>
 8006c0e:	2400      	movs	r4, #0
 8006c10:	e7f7      	b.n	8006c02 <_printf_float+0x46a>
 8006c12:	46c0      	nop			@ (mov r8, r8)

08006c14 <_printf_common>:
 8006c14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c16:	0016      	movs	r6, r2
 8006c18:	9301      	str	r3, [sp, #4]
 8006c1a:	688a      	ldr	r2, [r1, #8]
 8006c1c:	690b      	ldr	r3, [r1, #16]
 8006c1e:	000c      	movs	r4, r1
 8006c20:	9000      	str	r0, [sp, #0]
 8006c22:	4293      	cmp	r3, r2
 8006c24:	da00      	bge.n	8006c28 <_printf_common+0x14>
 8006c26:	0013      	movs	r3, r2
 8006c28:	0022      	movs	r2, r4
 8006c2a:	6033      	str	r3, [r6, #0]
 8006c2c:	3243      	adds	r2, #67	@ 0x43
 8006c2e:	7812      	ldrb	r2, [r2, #0]
 8006c30:	2a00      	cmp	r2, #0
 8006c32:	d001      	beq.n	8006c38 <_printf_common+0x24>
 8006c34:	3301      	adds	r3, #1
 8006c36:	6033      	str	r3, [r6, #0]
 8006c38:	6823      	ldr	r3, [r4, #0]
 8006c3a:	069b      	lsls	r3, r3, #26
 8006c3c:	d502      	bpl.n	8006c44 <_printf_common+0x30>
 8006c3e:	6833      	ldr	r3, [r6, #0]
 8006c40:	3302      	adds	r3, #2
 8006c42:	6033      	str	r3, [r6, #0]
 8006c44:	6822      	ldr	r2, [r4, #0]
 8006c46:	2306      	movs	r3, #6
 8006c48:	0015      	movs	r5, r2
 8006c4a:	401d      	ands	r5, r3
 8006c4c:	421a      	tst	r2, r3
 8006c4e:	d027      	beq.n	8006ca0 <_printf_common+0x8c>
 8006c50:	0023      	movs	r3, r4
 8006c52:	3343      	adds	r3, #67	@ 0x43
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	1e5a      	subs	r2, r3, #1
 8006c58:	4193      	sbcs	r3, r2
 8006c5a:	6822      	ldr	r2, [r4, #0]
 8006c5c:	0692      	lsls	r2, r2, #26
 8006c5e:	d430      	bmi.n	8006cc2 <_printf_common+0xae>
 8006c60:	0022      	movs	r2, r4
 8006c62:	9901      	ldr	r1, [sp, #4]
 8006c64:	9800      	ldr	r0, [sp, #0]
 8006c66:	9d08      	ldr	r5, [sp, #32]
 8006c68:	3243      	adds	r2, #67	@ 0x43
 8006c6a:	47a8      	blx	r5
 8006c6c:	3001      	adds	r0, #1
 8006c6e:	d025      	beq.n	8006cbc <_printf_common+0xa8>
 8006c70:	2206      	movs	r2, #6
 8006c72:	6823      	ldr	r3, [r4, #0]
 8006c74:	2500      	movs	r5, #0
 8006c76:	4013      	ands	r3, r2
 8006c78:	2b04      	cmp	r3, #4
 8006c7a:	d105      	bne.n	8006c88 <_printf_common+0x74>
 8006c7c:	6833      	ldr	r3, [r6, #0]
 8006c7e:	68e5      	ldr	r5, [r4, #12]
 8006c80:	1aed      	subs	r5, r5, r3
 8006c82:	43eb      	mvns	r3, r5
 8006c84:	17db      	asrs	r3, r3, #31
 8006c86:	401d      	ands	r5, r3
 8006c88:	68a3      	ldr	r3, [r4, #8]
 8006c8a:	6922      	ldr	r2, [r4, #16]
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	dd01      	ble.n	8006c94 <_printf_common+0x80>
 8006c90:	1a9b      	subs	r3, r3, r2
 8006c92:	18ed      	adds	r5, r5, r3
 8006c94:	2600      	movs	r6, #0
 8006c96:	42b5      	cmp	r5, r6
 8006c98:	d120      	bne.n	8006cdc <_printf_common+0xc8>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	e010      	b.n	8006cc0 <_printf_common+0xac>
 8006c9e:	3501      	adds	r5, #1
 8006ca0:	68e3      	ldr	r3, [r4, #12]
 8006ca2:	6832      	ldr	r2, [r6, #0]
 8006ca4:	1a9b      	subs	r3, r3, r2
 8006ca6:	42ab      	cmp	r3, r5
 8006ca8:	ddd2      	ble.n	8006c50 <_printf_common+0x3c>
 8006caa:	0022      	movs	r2, r4
 8006cac:	2301      	movs	r3, #1
 8006cae:	9901      	ldr	r1, [sp, #4]
 8006cb0:	9800      	ldr	r0, [sp, #0]
 8006cb2:	9f08      	ldr	r7, [sp, #32]
 8006cb4:	3219      	adds	r2, #25
 8006cb6:	47b8      	blx	r7
 8006cb8:	3001      	adds	r0, #1
 8006cba:	d1f0      	bne.n	8006c9e <_printf_common+0x8a>
 8006cbc:	2001      	movs	r0, #1
 8006cbe:	4240      	negs	r0, r0
 8006cc0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006cc2:	2030      	movs	r0, #48	@ 0x30
 8006cc4:	18e1      	adds	r1, r4, r3
 8006cc6:	3143      	adds	r1, #67	@ 0x43
 8006cc8:	7008      	strb	r0, [r1, #0]
 8006cca:	0021      	movs	r1, r4
 8006ccc:	1c5a      	adds	r2, r3, #1
 8006cce:	3145      	adds	r1, #69	@ 0x45
 8006cd0:	7809      	ldrb	r1, [r1, #0]
 8006cd2:	18a2      	adds	r2, r4, r2
 8006cd4:	3243      	adds	r2, #67	@ 0x43
 8006cd6:	3302      	adds	r3, #2
 8006cd8:	7011      	strb	r1, [r2, #0]
 8006cda:	e7c1      	b.n	8006c60 <_printf_common+0x4c>
 8006cdc:	0022      	movs	r2, r4
 8006cde:	2301      	movs	r3, #1
 8006ce0:	9901      	ldr	r1, [sp, #4]
 8006ce2:	9800      	ldr	r0, [sp, #0]
 8006ce4:	9f08      	ldr	r7, [sp, #32]
 8006ce6:	321a      	adds	r2, #26
 8006ce8:	47b8      	blx	r7
 8006cea:	3001      	adds	r0, #1
 8006cec:	d0e6      	beq.n	8006cbc <_printf_common+0xa8>
 8006cee:	3601      	adds	r6, #1
 8006cf0:	e7d1      	b.n	8006c96 <_printf_common+0x82>
	...

08006cf4 <_printf_i>:
 8006cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cf6:	b08b      	sub	sp, #44	@ 0x2c
 8006cf8:	9206      	str	r2, [sp, #24]
 8006cfa:	000a      	movs	r2, r1
 8006cfc:	3243      	adds	r2, #67	@ 0x43
 8006cfe:	9307      	str	r3, [sp, #28]
 8006d00:	9005      	str	r0, [sp, #20]
 8006d02:	9203      	str	r2, [sp, #12]
 8006d04:	7e0a      	ldrb	r2, [r1, #24]
 8006d06:	000c      	movs	r4, r1
 8006d08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d0a:	2a78      	cmp	r2, #120	@ 0x78
 8006d0c:	d809      	bhi.n	8006d22 <_printf_i+0x2e>
 8006d0e:	2a62      	cmp	r2, #98	@ 0x62
 8006d10:	d80b      	bhi.n	8006d2a <_printf_i+0x36>
 8006d12:	2a00      	cmp	r2, #0
 8006d14:	d100      	bne.n	8006d18 <_printf_i+0x24>
 8006d16:	e0ba      	b.n	8006e8e <_printf_i+0x19a>
 8006d18:	497a      	ldr	r1, [pc, #488]	@ (8006f04 <_printf_i+0x210>)
 8006d1a:	9104      	str	r1, [sp, #16]
 8006d1c:	2a58      	cmp	r2, #88	@ 0x58
 8006d1e:	d100      	bne.n	8006d22 <_printf_i+0x2e>
 8006d20:	e08e      	b.n	8006e40 <_printf_i+0x14c>
 8006d22:	0025      	movs	r5, r4
 8006d24:	3542      	adds	r5, #66	@ 0x42
 8006d26:	702a      	strb	r2, [r5, #0]
 8006d28:	e022      	b.n	8006d70 <_printf_i+0x7c>
 8006d2a:	0010      	movs	r0, r2
 8006d2c:	3863      	subs	r0, #99	@ 0x63
 8006d2e:	2815      	cmp	r0, #21
 8006d30:	d8f7      	bhi.n	8006d22 <_printf_i+0x2e>
 8006d32:	f7f9 f9f9 	bl	8000128 <__gnu_thumb1_case_shi>
 8006d36:	0016      	.short	0x0016
 8006d38:	fff6001f 	.word	0xfff6001f
 8006d3c:	fff6fff6 	.word	0xfff6fff6
 8006d40:	001ffff6 	.word	0x001ffff6
 8006d44:	fff6fff6 	.word	0xfff6fff6
 8006d48:	fff6fff6 	.word	0xfff6fff6
 8006d4c:	0036009f 	.word	0x0036009f
 8006d50:	fff6007e 	.word	0xfff6007e
 8006d54:	00b0fff6 	.word	0x00b0fff6
 8006d58:	0036fff6 	.word	0x0036fff6
 8006d5c:	fff6fff6 	.word	0xfff6fff6
 8006d60:	0082      	.short	0x0082
 8006d62:	0025      	movs	r5, r4
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	3542      	adds	r5, #66	@ 0x42
 8006d68:	1d11      	adds	r1, r2, #4
 8006d6a:	6019      	str	r1, [r3, #0]
 8006d6c:	6813      	ldr	r3, [r2, #0]
 8006d6e:	702b      	strb	r3, [r5, #0]
 8006d70:	2301      	movs	r3, #1
 8006d72:	e09e      	b.n	8006eb2 <_printf_i+0x1be>
 8006d74:	6818      	ldr	r0, [r3, #0]
 8006d76:	6809      	ldr	r1, [r1, #0]
 8006d78:	1d02      	adds	r2, r0, #4
 8006d7a:	060d      	lsls	r5, r1, #24
 8006d7c:	d50b      	bpl.n	8006d96 <_printf_i+0xa2>
 8006d7e:	6806      	ldr	r6, [r0, #0]
 8006d80:	601a      	str	r2, [r3, #0]
 8006d82:	2e00      	cmp	r6, #0
 8006d84:	da03      	bge.n	8006d8e <_printf_i+0x9a>
 8006d86:	232d      	movs	r3, #45	@ 0x2d
 8006d88:	9a03      	ldr	r2, [sp, #12]
 8006d8a:	4276      	negs	r6, r6
 8006d8c:	7013      	strb	r3, [r2, #0]
 8006d8e:	4b5d      	ldr	r3, [pc, #372]	@ (8006f04 <_printf_i+0x210>)
 8006d90:	270a      	movs	r7, #10
 8006d92:	9304      	str	r3, [sp, #16]
 8006d94:	e018      	b.n	8006dc8 <_printf_i+0xd4>
 8006d96:	6806      	ldr	r6, [r0, #0]
 8006d98:	601a      	str	r2, [r3, #0]
 8006d9a:	0649      	lsls	r1, r1, #25
 8006d9c:	d5f1      	bpl.n	8006d82 <_printf_i+0x8e>
 8006d9e:	b236      	sxth	r6, r6
 8006da0:	e7ef      	b.n	8006d82 <_printf_i+0x8e>
 8006da2:	6808      	ldr	r0, [r1, #0]
 8006da4:	6819      	ldr	r1, [r3, #0]
 8006da6:	c940      	ldmia	r1!, {r6}
 8006da8:	0605      	lsls	r5, r0, #24
 8006daa:	d402      	bmi.n	8006db2 <_printf_i+0xbe>
 8006dac:	0640      	lsls	r0, r0, #25
 8006dae:	d500      	bpl.n	8006db2 <_printf_i+0xbe>
 8006db0:	b2b6      	uxth	r6, r6
 8006db2:	6019      	str	r1, [r3, #0]
 8006db4:	4b53      	ldr	r3, [pc, #332]	@ (8006f04 <_printf_i+0x210>)
 8006db6:	270a      	movs	r7, #10
 8006db8:	9304      	str	r3, [sp, #16]
 8006dba:	2a6f      	cmp	r2, #111	@ 0x6f
 8006dbc:	d100      	bne.n	8006dc0 <_printf_i+0xcc>
 8006dbe:	3f02      	subs	r7, #2
 8006dc0:	0023      	movs	r3, r4
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	3343      	adds	r3, #67	@ 0x43
 8006dc6:	701a      	strb	r2, [r3, #0]
 8006dc8:	6863      	ldr	r3, [r4, #4]
 8006dca:	60a3      	str	r3, [r4, #8]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	db06      	blt.n	8006dde <_printf_i+0xea>
 8006dd0:	2104      	movs	r1, #4
 8006dd2:	6822      	ldr	r2, [r4, #0]
 8006dd4:	9d03      	ldr	r5, [sp, #12]
 8006dd6:	438a      	bics	r2, r1
 8006dd8:	6022      	str	r2, [r4, #0]
 8006dda:	4333      	orrs	r3, r6
 8006ddc:	d00c      	beq.n	8006df8 <_printf_i+0x104>
 8006dde:	9d03      	ldr	r5, [sp, #12]
 8006de0:	0030      	movs	r0, r6
 8006de2:	0039      	movs	r1, r7
 8006de4:	f7f9 fa30 	bl	8000248 <__aeabi_uidivmod>
 8006de8:	9b04      	ldr	r3, [sp, #16]
 8006dea:	3d01      	subs	r5, #1
 8006dec:	5c5b      	ldrb	r3, [r3, r1]
 8006dee:	702b      	strb	r3, [r5, #0]
 8006df0:	0033      	movs	r3, r6
 8006df2:	0006      	movs	r6, r0
 8006df4:	429f      	cmp	r7, r3
 8006df6:	d9f3      	bls.n	8006de0 <_printf_i+0xec>
 8006df8:	2f08      	cmp	r7, #8
 8006dfa:	d109      	bne.n	8006e10 <_printf_i+0x11c>
 8006dfc:	6823      	ldr	r3, [r4, #0]
 8006dfe:	07db      	lsls	r3, r3, #31
 8006e00:	d506      	bpl.n	8006e10 <_printf_i+0x11c>
 8006e02:	6862      	ldr	r2, [r4, #4]
 8006e04:	6923      	ldr	r3, [r4, #16]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	dc02      	bgt.n	8006e10 <_printf_i+0x11c>
 8006e0a:	2330      	movs	r3, #48	@ 0x30
 8006e0c:	3d01      	subs	r5, #1
 8006e0e:	702b      	strb	r3, [r5, #0]
 8006e10:	9b03      	ldr	r3, [sp, #12]
 8006e12:	1b5b      	subs	r3, r3, r5
 8006e14:	6123      	str	r3, [r4, #16]
 8006e16:	9b07      	ldr	r3, [sp, #28]
 8006e18:	0021      	movs	r1, r4
 8006e1a:	9300      	str	r3, [sp, #0]
 8006e1c:	9805      	ldr	r0, [sp, #20]
 8006e1e:	9b06      	ldr	r3, [sp, #24]
 8006e20:	aa09      	add	r2, sp, #36	@ 0x24
 8006e22:	f7ff fef7 	bl	8006c14 <_printf_common>
 8006e26:	3001      	adds	r0, #1
 8006e28:	d148      	bne.n	8006ebc <_printf_i+0x1c8>
 8006e2a:	2001      	movs	r0, #1
 8006e2c:	4240      	negs	r0, r0
 8006e2e:	b00b      	add	sp, #44	@ 0x2c
 8006e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e32:	2220      	movs	r2, #32
 8006e34:	6809      	ldr	r1, [r1, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	6022      	str	r2, [r4, #0]
 8006e3a:	2278      	movs	r2, #120	@ 0x78
 8006e3c:	4932      	ldr	r1, [pc, #200]	@ (8006f08 <_printf_i+0x214>)
 8006e3e:	9104      	str	r1, [sp, #16]
 8006e40:	0021      	movs	r1, r4
 8006e42:	3145      	adds	r1, #69	@ 0x45
 8006e44:	700a      	strb	r2, [r1, #0]
 8006e46:	6819      	ldr	r1, [r3, #0]
 8006e48:	6822      	ldr	r2, [r4, #0]
 8006e4a:	c940      	ldmia	r1!, {r6}
 8006e4c:	0610      	lsls	r0, r2, #24
 8006e4e:	d402      	bmi.n	8006e56 <_printf_i+0x162>
 8006e50:	0650      	lsls	r0, r2, #25
 8006e52:	d500      	bpl.n	8006e56 <_printf_i+0x162>
 8006e54:	b2b6      	uxth	r6, r6
 8006e56:	6019      	str	r1, [r3, #0]
 8006e58:	07d3      	lsls	r3, r2, #31
 8006e5a:	d502      	bpl.n	8006e62 <_printf_i+0x16e>
 8006e5c:	2320      	movs	r3, #32
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	6023      	str	r3, [r4, #0]
 8006e62:	2e00      	cmp	r6, #0
 8006e64:	d001      	beq.n	8006e6a <_printf_i+0x176>
 8006e66:	2710      	movs	r7, #16
 8006e68:	e7aa      	b.n	8006dc0 <_printf_i+0xcc>
 8006e6a:	2220      	movs	r2, #32
 8006e6c:	6823      	ldr	r3, [r4, #0]
 8006e6e:	4393      	bics	r3, r2
 8006e70:	6023      	str	r3, [r4, #0]
 8006e72:	e7f8      	b.n	8006e66 <_printf_i+0x172>
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	680d      	ldr	r5, [r1, #0]
 8006e78:	1d10      	adds	r0, r2, #4
 8006e7a:	6949      	ldr	r1, [r1, #20]
 8006e7c:	6018      	str	r0, [r3, #0]
 8006e7e:	6813      	ldr	r3, [r2, #0]
 8006e80:	062e      	lsls	r6, r5, #24
 8006e82:	d501      	bpl.n	8006e88 <_printf_i+0x194>
 8006e84:	6019      	str	r1, [r3, #0]
 8006e86:	e002      	b.n	8006e8e <_printf_i+0x19a>
 8006e88:	066d      	lsls	r5, r5, #25
 8006e8a:	d5fb      	bpl.n	8006e84 <_printf_i+0x190>
 8006e8c:	8019      	strh	r1, [r3, #0]
 8006e8e:	2300      	movs	r3, #0
 8006e90:	9d03      	ldr	r5, [sp, #12]
 8006e92:	6123      	str	r3, [r4, #16]
 8006e94:	e7bf      	b.n	8006e16 <_printf_i+0x122>
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	1d11      	adds	r1, r2, #4
 8006e9a:	6019      	str	r1, [r3, #0]
 8006e9c:	6815      	ldr	r5, [r2, #0]
 8006e9e:	2100      	movs	r1, #0
 8006ea0:	0028      	movs	r0, r5
 8006ea2:	6862      	ldr	r2, [r4, #4]
 8006ea4:	f000 fc23 	bl	80076ee <memchr>
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	d001      	beq.n	8006eb0 <_printf_i+0x1bc>
 8006eac:	1b40      	subs	r0, r0, r5
 8006eae:	6060      	str	r0, [r4, #4]
 8006eb0:	6863      	ldr	r3, [r4, #4]
 8006eb2:	6123      	str	r3, [r4, #16]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	9a03      	ldr	r2, [sp, #12]
 8006eb8:	7013      	strb	r3, [r2, #0]
 8006eba:	e7ac      	b.n	8006e16 <_printf_i+0x122>
 8006ebc:	002a      	movs	r2, r5
 8006ebe:	6923      	ldr	r3, [r4, #16]
 8006ec0:	9906      	ldr	r1, [sp, #24]
 8006ec2:	9805      	ldr	r0, [sp, #20]
 8006ec4:	9d07      	ldr	r5, [sp, #28]
 8006ec6:	47a8      	blx	r5
 8006ec8:	3001      	adds	r0, #1
 8006eca:	d0ae      	beq.n	8006e2a <_printf_i+0x136>
 8006ecc:	6823      	ldr	r3, [r4, #0]
 8006ece:	079b      	lsls	r3, r3, #30
 8006ed0:	d415      	bmi.n	8006efe <_printf_i+0x20a>
 8006ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed4:	68e0      	ldr	r0, [r4, #12]
 8006ed6:	4298      	cmp	r0, r3
 8006ed8:	daa9      	bge.n	8006e2e <_printf_i+0x13a>
 8006eda:	0018      	movs	r0, r3
 8006edc:	e7a7      	b.n	8006e2e <_printf_i+0x13a>
 8006ede:	0022      	movs	r2, r4
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	9906      	ldr	r1, [sp, #24]
 8006ee4:	9805      	ldr	r0, [sp, #20]
 8006ee6:	9e07      	ldr	r6, [sp, #28]
 8006ee8:	3219      	adds	r2, #25
 8006eea:	47b0      	blx	r6
 8006eec:	3001      	adds	r0, #1
 8006eee:	d09c      	beq.n	8006e2a <_printf_i+0x136>
 8006ef0:	3501      	adds	r5, #1
 8006ef2:	68e3      	ldr	r3, [r4, #12]
 8006ef4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ef6:	1a9b      	subs	r3, r3, r2
 8006ef8:	42ab      	cmp	r3, r5
 8006efa:	dcf0      	bgt.n	8006ede <_printf_i+0x1ea>
 8006efc:	e7e9      	b.n	8006ed2 <_printf_i+0x1de>
 8006efe:	2500      	movs	r5, #0
 8006f00:	e7f7      	b.n	8006ef2 <_printf_i+0x1fe>
 8006f02:	46c0      	nop			@ (mov r8, r8)
 8006f04:	0800b86c 	.word	0x0800b86c
 8006f08:	0800b87d 	.word	0x0800b87d

08006f0c <_scanf_float>:
 8006f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f0e:	b08b      	sub	sp, #44	@ 0x2c
 8006f10:	0016      	movs	r6, r2
 8006f12:	9003      	str	r0, [sp, #12]
 8006f14:	22ae      	movs	r2, #174	@ 0xae
 8006f16:	2000      	movs	r0, #0
 8006f18:	9307      	str	r3, [sp, #28]
 8006f1a:	688b      	ldr	r3, [r1, #8]
 8006f1c:	000c      	movs	r4, r1
 8006f1e:	1e59      	subs	r1, r3, #1
 8006f20:	0052      	lsls	r2, r2, #1
 8006f22:	9006      	str	r0, [sp, #24]
 8006f24:	4291      	cmp	r1, r2
 8006f26:	d905      	bls.n	8006f34 <_scanf_float+0x28>
 8006f28:	3b5e      	subs	r3, #94	@ 0x5e
 8006f2a:	3bff      	subs	r3, #255	@ 0xff
 8006f2c:	9306      	str	r3, [sp, #24]
 8006f2e:	235e      	movs	r3, #94	@ 0x5e
 8006f30:	33ff      	adds	r3, #255	@ 0xff
 8006f32:	60a3      	str	r3, [r4, #8]
 8006f34:	23f0      	movs	r3, #240	@ 0xf0
 8006f36:	6822      	ldr	r2, [r4, #0]
 8006f38:	00db      	lsls	r3, r3, #3
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	6023      	str	r3, [r4, #0]
 8006f3e:	0023      	movs	r3, r4
 8006f40:	2500      	movs	r5, #0
 8006f42:	331c      	adds	r3, #28
 8006f44:	001f      	movs	r7, r3
 8006f46:	9304      	str	r3, [sp, #16]
 8006f48:	9502      	str	r5, [sp, #8]
 8006f4a:	9509      	str	r5, [sp, #36]	@ 0x24
 8006f4c:	9508      	str	r5, [sp, #32]
 8006f4e:	9501      	str	r5, [sp, #4]
 8006f50:	9505      	str	r5, [sp, #20]
 8006f52:	68a2      	ldr	r2, [r4, #8]
 8006f54:	2a00      	cmp	r2, #0
 8006f56:	d00a      	beq.n	8006f6e <_scanf_float+0x62>
 8006f58:	6833      	ldr	r3, [r6, #0]
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	2b4e      	cmp	r3, #78	@ 0x4e
 8006f5e:	d844      	bhi.n	8006fea <_scanf_float+0xde>
 8006f60:	0018      	movs	r0, r3
 8006f62:	2b40      	cmp	r3, #64	@ 0x40
 8006f64:	d82c      	bhi.n	8006fc0 <_scanf_float+0xb4>
 8006f66:	382b      	subs	r0, #43	@ 0x2b
 8006f68:	b2c1      	uxtb	r1, r0
 8006f6a:	290e      	cmp	r1, #14
 8006f6c:	d92a      	bls.n	8006fc4 <_scanf_float+0xb8>
 8006f6e:	9b01      	ldr	r3, [sp, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d003      	beq.n	8006f7c <_scanf_float+0x70>
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	4aa6      	ldr	r2, [pc, #664]	@ (8007210 <_scanf_float+0x304>)
 8006f78:	4013      	ands	r3, r2
 8006f7a:	6023      	str	r3, [r4, #0]
 8006f7c:	9b02      	ldr	r3, [sp, #8]
 8006f7e:	3b01      	subs	r3, #1
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d900      	bls.n	8006f86 <_scanf_float+0x7a>
 8006f84:	e0fe      	b.n	8007184 <_scanf_float+0x278>
 8006f86:	25be      	movs	r5, #190	@ 0xbe
 8006f88:	006d      	lsls	r5, r5, #1
 8006f8a:	9b04      	ldr	r3, [sp, #16]
 8006f8c:	429f      	cmp	r7, r3
 8006f8e:	d900      	bls.n	8006f92 <_scanf_float+0x86>
 8006f90:	e0ee      	b.n	8007170 <_scanf_float+0x264>
 8006f92:	2001      	movs	r0, #1
 8006f94:	b00b      	add	sp, #44	@ 0x2c
 8006f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f98:	0018      	movs	r0, r3
 8006f9a:	3861      	subs	r0, #97	@ 0x61
 8006f9c:	280d      	cmp	r0, #13
 8006f9e:	d8e6      	bhi.n	8006f6e <_scanf_float+0x62>
 8006fa0:	f7f9 f8c2 	bl	8000128 <__gnu_thumb1_case_shi>
 8006fa4:	ffe50089 	.word	0xffe50089
 8006fa8:	ffe5ffe5 	.word	0xffe5ffe5
 8006fac:	00a700bb 	.word	0x00a700bb
 8006fb0:	ffe5ffe5 	.word	0xffe5ffe5
 8006fb4:	ffe5008f 	.word	0xffe5008f
 8006fb8:	ffe5ffe5 	.word	0xffe5ffe5
 8006fbc:	006bffe5 	.word	0x006bffe5
 8006fc0:	3841      	subs	r0, #65	@ 0x41
 8006fc2:	e7eb      	b.n	8006f9c <_scanf_float+0x90>
 8006fc4:	280e      	cmp	r0, #14
 8006fc6:	d8d2      	bhi.n	8006f6e <_scanf_float+0x62>
 8006fc8:	f7f9 f8ae 	bl	8000128 <__gnu_thumb1_case_shi>
 8006fcc:	ffd1004f 	.word	0xffd1004f
 8006fd0:	009d004f 	.word	0x009d004f
 8006fd4:	0021ffd1 	.word	0x0021ffd1
 8006fd8:	00410041 	.word	0x00410041
 8006fdc:	00410041 	.word	0x00410041
 8006fe0:	00410041 	.word	0x00410041
 8006fe4:	00410041 	.word	0x00410041
 8006fe8:	0041      	.short	0x0041
 8006fea:	2b6e      	cmp	r3, #110	@ 0x6e
 8006fec:	d80a      	bhi.n	8007004 <_scanf_float+0xf8>
 8006fee:	2b60      	cmp	r3, #96	@ 0x60
 8006ff0:	d8d2      	bhi.n	8006f98 <_scanf_float+0x8c>
 8006ff2:	2b54      	cmp	r3, #84	@ 0x54
 8006ff4:	d100      	bne.n	8006ff8 <_scanf_float+0xec>
 8006ff6:	e081      	b.n	80070fc <_scanf_float+0x1f0>
 8006ff8:	2b59      	cmp	r3, #89	@ 0x59
 8006ffa:	d1b8      	bne.n	8006f6e <_scanf_float+0x62>
 8006ffc:	2d07      	cmp	r5, #7
 8006ffe:	d1b6      	bne.n	8006f6e <_scanf_float+0x62>
 8007000:	2508      	movs	r5, #8
 8007002:	e02f      	b.n	8007064 <_scanf_float+0x158>
 8007004:	2b74      	cmp	r3, #116	@ 0x74
 8007006:	d079      	beq.n	80070fc <_scanf_float+0x1f0>
 8007008:	2b79      	cmp	r3, #121	@ 0x79
 800700a:	d0f7      	beq.n	8006ffc <_scanf_float+0xf0>
 800700c:	e7af      	b.n	8006f6e <_scanf_float+0x62>
 800700e:	6821      	ldr	r1, [r4, #0]
 8007010:	05c8      	lsls	r0, r1, #23
 8007012:	d51c      	bpl.n	800704e <_scanf_float+0x142>
 8007014:	2380      	movs	r3, #128	@ 0x80
 8007016:	4399      	bics	r1, r3
 8007018:	9b01      	ldr	r3, [sp, #4]
 800701a:	6021      	str	r1, [r4, #0]
 800701c:	3301      	adds	r3, #1
 800701e:	9301      	str	r3, [sp, #4]
 8007020:	9b06      	ldr	r3, [sp, #24]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d003      	beq.n	800702e <_scanf_float+0x122>
 8007026:	3b01      	subs	r3, #1
 8007028:	3201      	adds	r2, #1
 800702a:	9306      	str	r3, [sp, #24]
 800702c:	60a2      	str	r2, [r4, #8]
 800702e:	68a3      	ldr	r3, [r4, #8]
 8007030:	3b01      	subs	r3, #1
 8007032:	60a3      	str	r3, [r4, #8]
 8007034:	6923      	ldr	r3, [r4, #16]
 8007036:	3301      	adds	r3, #1
 8007038:	6123      	str	r3, [r4, #16]
 800703a:	6873      	ldr	r3, [r6, #4]
 800703c:	3b01      	subs	r3, #1
 800703e:	6073      	str	r3, [r6, #4]
 8007040:	2b00      	cmp	r3, #0
 8007042:	dc00      	bgt.n	8007046 <_scanf_float+0x13a>
 8007044:	e08a      	b.n	800715c <_scanf_float+0x250>
 8007046:	6833      	ldr	r3, [r6, #0]
 8007048:	3301      	adds	r3, #1
 800704a:	6033      	str	r3, [r6, #0]
 800704c:	e781      	b.n	8006f52 <_scanf_float+0x46>
 800704e:	9a02      	ldr	r2, [sp, #8]
 8007050:	1951      	adds	r1, r2, r5
 8007052:	2900      	cmp	r1, #0
 8007054:	d000      	beq.n	8007058 <_scanf_float+0x14c>
 8007056:	e78a      	b.n	8006f6e <_scanf_float+0x62>
 8007058:	000d      	movs	r5, r1
 800705a:	6822      	ldr	r2, [r4, #0]
 800705c:	486d      	ldr	r0, [pc, #436]	@ (8007214 <_scanf_float+0x308>)
 800705e:	9102      	str	r1, [sp, #8]
 8007060:	4002      	ands	r2, r0
 8007062:	6022      	str	r2, [r4, #0]
 8007064:	703b      	strb	r3, [r7, #0]
 8007066:	3701      	adds	r7, #1
 8007068:	e7e1      	b.n	800702e <_scanf_float+0x122>
 800706a:	2180      	movs	r1, #128	@ 0x80
 800706c:	6822      	ldr	r2, [r4, #0]
 800706e:	420a      	tst	r2, r1
 8007070:	d100      	bne.n	8007074 <_scanf_float+0x168>
 8007072:	e77c      	b.n	8006f6e <_scanf_float+0x62>
 8007074:	438a      	bics	r2, r1
 8007076:	6022      	str	r2, [r4, #0]
 8007078:	e7f4      	b.n	8007064 <_scanf_float+0x158>
 800707a:	9a02      	ldr	r2, [sp, #8]
 800707c:	2a00      	cmp	r2, #0
 800707e:	d10f      	bne.n	80070a0 <_scanf_float+0x194>
 8007080:	9a01      	ldr	r2, [sp, #4]
 8007082:	2a00      	cmp	r2, #0
 8007084:	d10f      	bne.n	80070a6 <_scanf_float+0x19a>
 8007086:	6822      	ldr	r2, [r4, #0]
 8007088:	21e0      	movs	r1, #224	@ 0xe0
 800708a:	0010      	movs	r0, r2
 800708c:	00c9      	lsls	r1, r1, #3
 800708e:	4008      	ands	r0, r1
 8007090:	4288      	cmp	r0, r1
 8007092:	d108      	bne.n	80070a6 <_scanf_float+0x19a>
 8007094:	4960      	ldr	r1, [pc, #384]	@ (8007218 <_scanf_float+0x30c>)
 8007096:	400a      	ands	r2, r1
 8007098:	6022      	str	r2, [r4, #0]
 800709a:	2201      	movs	r2, #1
 800709c:	9202      	str	r2, [sp, #8]
 800709e:	e7e1      	b.n	8007064 <_scanf_float+0x158>
 80070a0:	9a02      	ldr	r2, [sp, #8]
 80070a2:	2a02      	cmp	r2, #2
 80070a4:	d058      	beq.n	8007158 <_scanf_float+0x24c>
 80070a6:	2d01      	cmp	r5, #1
 80070a8:	d002      	beq.n	80070b0 <_scanf_float+0x1a4>
 80070aa:	2d04      	cmp	r5, #4
 80070ac:	d000      	beq.n	80070b0 <_scanf_float+0x1a4>
 80070ae:	e75e      	b.n	8006f6e <_scanf_float+0x62>
 80070b0:	3501      	adds	r5, #1
 80070b2:	b2ed      	uxtb	r5, r5
 80070b4:	e7d6      	b.n	8007064 <_scanf_float+0x158>
 80070b6:	9a02      	ldr	r2, [sp, #8]
 80070b8:	2a01      	cmp	r2, #1
 80070ba:	d000      	beq.n	80070be <_scanf_float+0x1b2>
 80070bc:	e757      	b.n	8006f6e <_scanf_float+0x62>
 80070be:	2202      	movs	r2, #2
 80070c0:	e7ec      	b.n	800709c <_scanf_float+0x190>
 80070c2:	2d00      	cmp	r5, #0
 80070c4:	d110      	bne.n	80070e8 <_scanf_float+0x1dc>
 80070c6:	9a01      	ldr	r2, [sp, #4]
 80070c8:	2a00      	cmp	r2, #0
 80070ca:	d000      	beq.n	80070ce <_scanf_float+0x1c2>
 80070cc:	e752      	b.n	8006f74 <_scanf_float+0x68>
 80070ce:	6822      	ldr	r2, [r4, #0]
 80070d0:	21e0      	movs	r1, #224	@ 0xe0
 80070d2:	0010      	movs	r0, r2
 80070d4:	00c9      	lsls	r1, r1, #3
 80070d6:	4008      	ands	r0, r1
 80070d8:	4288      	cmp	r0, r1
 80070da:	d000      	beq.n	80070de <_scanf_float+0x1d2>
 80070dc:	e11b      	b.n	8007316 <_scanf_float+0x40a>
 80070de:	494e      	ldr	r1, [pc, #312]	@ (8007218 <_scanf_float+0x30c>)
 80070e0:	3501      	adds	r5, #1
 80070e2:	400a      	ands	r2, r1
 80070e4:	6022      	str	r2, [r4, #0]
 80070e6:	e7bd      	b.n	8007064 <_scanf_float+0x158>
 80070e8:	21fd      	movs	r1, #253	@ 0xfd
 80070ea:	1eea      	subs	r2, r5, #3
 80070ec:	420a      	tst	r2, r1
 80070ee:	d0df      	beq.n	80070b0 <_scanf_float+0x1a4>
 80070f0:	e73d      	b.n	8006f6e <_scanf_float+0x62>
 80070f2:	2d02      	cmp	r5, #2
 80070f4:	d000      	beq.n	80070f8 <_scanf_float+0x1ec>
 80070f6:	e73a      	b.n	8006f6e <_scanf_float+0x62>
 80070f8:	2503      	movs	r5, #3
 80070fa:	e7b3      	b.n	8007064 <_scanf_float+0x158>
 80070fc:	2d06      	cmp	r5, #6
 80070fe:	d000      	beq.n	8007102 <_scanf_float+0x1f6>
 8007100:	e735      	b.n	8006f6e <_scanf_float+0x62>
 8007102:	2507      	movs	r5, #7
 8007104:	e7ae      	b.n	8007064 <_scanf_float+0x158>
 8007106:	6822      	ldr	r2, [r4, #0]
 8007108:	0591      	lsls	r1, r2, #22
 800710a:	d400      	bmi.n	800710e <_scanf_float+0x202>
 800710c:	e72f      	b.n	8006f6e <_scanf_float+0x62>
 800710e:	4943      	ldr	r1, [pc, #268]	@ (800721c <_scanf_float+0x310>)
 8007110:	400a      	ands	r2, r1
 8007112:	6022      	str	r2, [r4, #0]
 8007114:	9a01      	ldr	r2, [sp, #4]
 8007116:	9205      	str	r2, [sp, #20]
 8007118:	e7a4      	b.n	8007064 <_scanf_float+0x158>
 800711a:	21a0      	movs	r1, #160	@ 0xa0
 800711c:	2080      	movs	r0, #128	@ 0x80
 800711e:	6822      	ldr	r2, [r4, #0]
 8007120:	00c9      	lsls	r1, r1, #3
 8007122:	4011      	ands	r1, r2
 8007124:	00c0      	lsls	r0, r0, #3
 8007126:	4281      	cmp	r1, r0
 8007128:	d006      	beq.n	8007138 <_scanf_float+0x22c>
 800712a:	4202      	tst	r2, r0
 800712c:	d100      	bne.n	8007130 <_scanf_float+0x224>
 800712e:	e71e      	b.n	8006f6e <_scanf_float+0x62>
 8007130:	9901      	ldr	r1, [sp, #4]
 8007132:	2900      	cmp	r1, #0
 8007134:	d100      	bne.n	8007138 <_scanf_float+0x22c>
 8007136:	e0ee      	b.n	8007316 <_scanf_float+0x40a>
 8007138:	0591      	lsls	r1, r2, #22
 800713a:	d404      	bmi.n	8007146 <_scanf_float+0x23a>
 800713c:	9901      	ldr	r1, [sp, #4]
 800713e:	9805      	ldr	r0, [sp, #20]
 8007140:	9709      	str	r7, [sp, #36]	@ 0x24
 8007142:	1a09      	subs	r1, r1, r0
 8007144:	9108      	str	r1, [sp, #32]
 8007146:	4934      	ldr	r1, [pc, #208]	@ (8007218 <_scanf_float+0x30c>)
 8007148:	400a      	ands	r2, r1
 800714a:	21c0      	movs	r1, #192	@ 0xc0
 800714c:	0049      	lsls	r1, r1, #1
 800714e:	430a      	orrs	r2, r1
 8007150:	6022      	str	r2, [r4, #0]
 8007152:	2200      	movs	r2, #0
 8007154:	9201      	str	r2, [sp, #4]
 8007156:	e785      	b.n	8007064 <_scanf_float+0x158>
 8007158:	2203      	movs	r2, #3
 800715a:	e79f      	b.n	800709c <_scanf_float+0x190>
 800715c:	23c0      	movs	r3, #192	@ 0xc0
 800715e:	005b      	lsls	r3, r3, #1
 8007160:	0031      	movs	r1, r6
 8007162:	58e3      	ldr	r3, [r4, r3]
 8007164:	9803      	ldr	r0, [sp, #12]
 8007166:	4798      	blx	r3
 8007168:	2800      	cmp	r0, #0
 800716a:	d100      	bne.n	800716e <_scanf_float+0x262>
 800716c:	e6f1      	b.n	8006f52 <_scanf_float+0x46>
 800716e:	e6fe      	b.n	8006f6e <_scanf_float+0x62>
 8007170:	3f01      	subs	r7, #1
 8007172:	5963      	ldr	r3, [r4, r5]
 8007174:	0032      	movs	r2, r6
 8007176:	7839      	ldrb	r1, [r7, #0]
 8007178:	9803      	ldr	r0, [sp, #12]
 800717a:	4798      	blx	r3
 800717c:	6923      	ldr	r3, [r4, #16]
 800717e:	3b01      	subs	r3, #1
 8007180:	6123      	str	r3, [r4, #16]
 8007182:	e702      	b.n	8006f8a <_scanf_float+0x7e>
 8007184:	1e6b      	subs	r3, r5, #1
 8007186:	2b06      	cmp	r3, #6
 8007188:	d80e      	bhi.n	80071a8 <_scanf_float+0x29c>
 800718a:	9702      	str	r7, [sp, #8]
 800718c:	2d02      	cmp	r5, #2
 800718e:	d920      	bls.n	80071d2 <_scanf_float+0x2c6>
 8007190:	1beb      	subs	r3, r5, r7
 8007192:	b2db      	uxtb	r3, r3
 8007194:	9306      	str	r3, [sp, #24]
 8007196:	9b02      	ldr	r3, [sp, #8]
 8007198:	9a06      	ldr	r2, [sp, #24]
 800719a:	189b      	adds	r3, r3, r2
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b03      	cmp	r3, #3
 80071a0:	d127      	bne.n	80071f2 <_scanf_float+0x2e6>
 80071a2:	3d03      	subs	r5, #3
 80071a4:	b2ed      	uxtb	r5, r5
 80071a6:	1b7f      	subs	r7, r7, r5
 80071a8:	6823      	ldr	r3, [r4, #0]
 80071aa:	05da      	lsls	r2, r3, #23
 80071ac:	d553      	bpl.n	8007256 <_scanf_float+0x34a>
 80071ae:	055b      	lsls	r3, r3, #21
 80071b0:	d536      	bpl.n	8007220 <_scanf_float+0x314>
 80071b2:	25be      	movs	r5, #190	@ 0xbe
 80071b4:	006d      	lsls	r5, r5, #1
 80071b6:	9b04      	ldr	r3, [sp, #16]
 80071b8:	429f      	cmp	r7, r3
 80071ba:	d800      	bhi.n	80071be <_scanf_float+0x2b2>
 80071bc:	e6e9      	b.n	8006f92 <_scanf_float+0x86>
 80071be:	3f01      	subs	r7, #1
 80071c0:	5963      	ldr	r3, [r4, r5]
 80071c2:	0032      	movs	r2, r6
 80071c4:	7839      	ldrb	r1, [r7, #0]
 80071c6:	9803      	ldr	r0, [sp, #12]
 80071c8:	4798      	blx	r3
 80071ca:	6923      	ldr	r3, [r4, #16]
 80071cc:	3b01      	subs	r3, #1
 80071ce:	6123      	str	r3, [r4, #16]
 80071d0:	e7f1      	b.n	80071b6 <_scanf_float+0x2aa>
 80071d2:	25be      	movs	r5, #190	@ 0xbe
 80071d4:	006d      	lsls	r5, r5, #1
 80071d6:	9b04      	ldr	r3, [sp, #16]
 80071d8:	429f      	cmp	r7, r3
 80071da:	d800      	bhi.n	80071de <_scanf_float+0x2d2>
 80071dc:	e6d9      	b.n	8006f92 <_scanf_float+0x86>
 80071de:	3f01      	subs	r7, #1
 80071e0:	5963      	ldr	r3, [r4, r5]
 80071e2:	0032      	movs	r2, r6
 80071e4:	7839      	ldrb	r1, [r7, #0]
 80071e6:	9803      	ldr	r0, [sp, #12]
 80071e8:	4798      	blx	r3
 80071ea:	6923      	ldr	r3, [r4, #16]
 80071ec:	3b01      	subs	r3, #1
 80071ee:	6123      	str	r3, [r4, #16]
 80071f0:	e7f1      	b.n	80071d6 <_scanf_float+0x2ca>
 80071f2:	9b02      	ldr	r3, [sp, #8]
 80071f4:	0032      	movs	r2, r6
 80071f6:	3b01      	subs	r3, #1
 80071f8:	7819      	ldrb	r1, [r3, #0]
 80071fa:	9302      	str	r3, [sp, #8]
 80071fc:	23be      	movs	r3, #190	@ 0xbe
 80071fe:	005b      	lsls	r3, r3, #1
 8007200:	58e3      	ldr	r3, [r4, r3]
 8007202:	9803      	ldr	r0, [sp, #12]
 8007204:	4798      	blx	r3
 8007206:	6923      	ldr	r3, [r4, #16]
 8007208:	3b01      	subs	r3, #1
 800720a:	6123      	str	r3, [r4, #16]
 800720c:	e7c3      	b.n	8007196 <_scanf_float+0x28a>
 800720e:	46c0      	nop			@ (mov r8, r8)
 8007210:	fffffeff 	.word	0xfffffeff
 8007214:	fffffe7f 	.word	0xfffffe7f
 8007218:	fffff87f 	.word	0xfffff87f
 800721c:	fffffd7f 	.word	0xfffffd7f
 8007220:	6923      	ldr	r3, [r4, #16]
 8007222:	1e7d      	subs	r5, r7, #1
 8007224:	7829      	ldrb	r1, [r5, #0]
 8007226:	3b01      	subs	r3, #1
 8007228:	6123      	str	r3, [r4, #16]
 800722a:	2965      	cmp	r1, #101	@ 0x65
 800722c:	d00c      	beq.n	8007248 <_scanf_float+0x33c>
 800722e:	2945      	cmp	r1, #69	@ 0x45
 8007230:	d00a      	beq.n	8007248 <_scanf_float+0x33c>
 8007232:	23be      	movs	r3, #190	@ 0xbe
 8007234:	005b      	lsls	r3, r3, #1
 8007236:	58e3      	ldr	r3, [r4, r3]
 8007238:	0032      	movs	r2, r6
 800723a:	9803      	ldr	r0, [sp, #12]
 800723c:	4798      	blx	r3
 800723e:	6923      	ldr	r3, [r4, #16]
 8007240:	1ebd      	subs	r5, r7, #2
 8007242:	3b01      	subs	r3, #1
 8007244:	7829      	ldrb	r1, [r5, #0]
 8007246:	6123      	str	r3, [r4, #16]
 8007248:	23be      	movs	r3, #190	@ 0xbe
 800724a:	005b      	lsls	r3, r3, #1
 800724c:	0032      	movs	r2, r6
 800724e:	58e3      	ldr	r3, [r4, r3]
 8007250:	9803      	ldr	r0, [sp, #12]
 8007252:	4798      	blx	r3
 8007254:	002f      	movs	r7, r5
 8007256:	6821      	ldr	r1, [r4, #0]
 8007258:	2310      	movs	r3, #16
 800725a:	000a      	movs	r2, r1
 800725c:	401a      	ands	r2, r3
 800725e:	4219      	tst	r1, r3
 8007260:	d001      	beq.n	8007266 <_scanf_float+0x35a>
 8007262:	2000      	movs	r0, #0
 8007264:	e696      	b.n	8006f94 <_scanf_float+0x88>
 8007266:	21c0      	movs	r1, #192	@ 0xc0
 8007268:	703a      	strb	r2, [r7, #0]
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	00c9      	lsls	r1, r1, #3
 800726e:	400b      	ands	r3, r1
 8007270:	2180      	movs	r1, #128	@ 0x80
 8007272:	00c9      	lsls	r1, r1, #3
 8007274:	428b      	cmp	r3, r1
 8007276:	d126      	bne.n	80072c6 <_scanf_float+0x3ba>
 8007278:	9b05      	ldr	r3, [sp, #20]
 800727a:	9a01      	ldr	r2, [sp, #4]
 800727c:	4293      	cmp	r3, r2
 800727e:	d00c      	beq.n	800729a <_scanf_float+0x38e>
 8007280:	1a9a      	subs	r2, r3, r2
 8007282:	0023      	movs	r3, r4
 8007284:	3370      	adds	r3, #112	@ 0x70
 8007286:	33ff      	adds	r3, #255	@ 0xff
 8007288:	429f      	cmp	r7, r3
 800728a:	d302      	bcc.n	8007292 <_scanf_float+0x386>
 800728c:	0027      	movs	r7, r4
 800728e:	376f      	adds	r7, #111	@ 0x6f
 8007290:	37ff      	adds	r7, #255	@ 0xff
 8007292:	0038      	movs	r0, r7
 8007294:	4921      	ldr	r1, [pc, #132]	@ (800731c <_scanf_float+0x410>)
 8007296:	f000 f909 	bl	80074ac <siprintf>
 800729a:	2200      	movs	r2, #0
 800729c:	9904      	ldr	r1, [sp, #16]
 800729e:	9803      	ldr	r0, [sp, #12]
 80072a0:	f002 fc88 	bl	8009bb4 <_strtod_r>
 80072a4:	9b07      	ldr	r3, [sp, #28]
 80072a6:	6822      	ldr	r2, [r4, #0]
 80072a8:	0006      	movs	r6, r0
 80072aa:	000f      	movs	r7, r1
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	0791      	lsls	r1, r2, #30
 80072b0:	d516      	bpl.n	80072e0 <_scanf_float+0x3d4>
 80072b2:	9907      	ldr	r1, [sp, #28]
 80072b4:	1d1a      	adds	r2, r3, #4
 80072b6:	600a      	str	r2, [r1, #0]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	601e      	str	r6, [r3, #0]
 80072bc:	605f      	str	r7, [r3, #4]
 80072be:	68e3      	ldr	r3, [r4, #12]
 80072c0:	3301      	adds	r3, #1
 80072c2:	60e3      	str	r3, [r4, #12]
 80072c4:	e7cd      	b.n	8007262 <_scanf_float+0x356>
 80072c6:	9b08      	ldr	r3, [sp, #32]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0e6      	beq.n	800729a <_scanf_float+0x38e>
 80072cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ce:	9803      	ldr	r0, [sp, #12]
 80072d0:	1c59      	adds	r1, r3, #1
 80072d2:	230a      	movs	r3, #10
 80072d4:	f002 fd00 	bl	8009cd8 <_strtol_r>
 80072d8:	9b08      	ldr	r3, [sp, #32]
 80072da:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 80072dc:	1ac2      	subs	r2, r0, r3
 80072de:	e7d0      	b.n	8007282 <_scanf_float+0x376>
 80072e0:	1d19      	adds	r1, r3, #4
 80072e2:	0752      	lsls	r2, r2, #29
 80072e4:	d502      	bpl.n	80072ec <_scanf_float+0x3e0>
 80072e6:	9a07      	ldr	r2, [sp, #28]
 80072e8:	6011      	str	r1, [r2, #0]
 80072ea:	e7e5      	b.n	80072b8 <_scanf_float+0x3ac>
 80072ec:	9a07      	ldr	r2, [sp, #28]
 80072ee:	0030      	movs	r0, r6
 80072f0:	6011      	str	r1, [r2, #0]
 80072f2:	681d      	ldr	r5, [r3, #0]
 80072f4:	0032      	movs	r2, r6
 80072f6:	003b      	movs	r3, r7
 80072f8:	0039      	movs	r1, r7
 80072fa:	f7fb f91d 	bl	8002538 <__aeabi_dcmpun>
 80072fe:	2800      	cmp	r0, #0
 8007300:	d004      	beq.n	800730c <_scanf_float+0x400>
 8007302:	4807      	ldr	r0, [pc, #28]	@ (8007320 <_scanf_float+0x414>)
 8007304:	f000 f9fe 	bl	8007704 <nanf>
 8007308:	6028      	str	r0, [r5, #0]
 800730a:	e7d8      	b.n	80072be <_scanf_float+0x3b2>
 800730c:	0030      	movs	r0, r6
 800730e:	0039      	movs	r1, r7
 8007310:	f7fb f9c2 	bl	8002698 <__aeabi_d2f>
 8007314:	e7f8      	b.n	8007308 <_scanf_float+0x3fc>
 8007316:	2300      	movs	r3, #0
 8007318:	9301      	str	r3, [sp, #4]
 800731a:	e62f      	b.n	8006f7c <_scanf_float+0x70>
 800731c:	0800b88e 	.word	0x0800b88e
 8007320:	0800b9ea 	.word	0x0800b9ea

08007324 <std>:
 8007324:	2300      	movs	r3, #0
 8007326:	b510      	push	{r4, lr}
 8007328:	0004      	movs	r4, r0
 800732a:	6003      	str	r3, [r0, #0]
 800732c:	6043      	str	r3, [r0, #4]
 800732e:	6083      	str	r3, [r0, #8]
 8007330:	8181      	strh	r1, [r0, #12]
 8007332:	6643      	str	r3, [r0, #100]	@ 0x64
 8007334:	81c2      	strh	r2, [r0, #14]
 8007336:	6103      	str	r3, [r0, #16]
 8007338:	6143      	str	r3, [r0, #20]
 800733a:	6183      	str	r3, [r0, #24]
 800733c:	0019      	movs	r1, r3
 800733e:	2208      	movs	r2, #8
 8007340:	305c      	adds	r0, #92	@ 0x5c
 8007342:	f000 f94d 	bl	80075e0 <memset>
 8007346:	4b0b      	ldr	r3, [pc, #44]	@ (8007374 <std+0x50>)
 8007348:	6224      	str	r4, [r4, #32]
 800734a:	6263      	str	r3, [r4, #36]	@ 0x24
 800734c:	4b0a      	ldr	r3, [pc, #40]	@ (8007378 <std+0x54>)
 800734e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007350:	4b0a      	ldr	r3, [pc, #40]	@ (800737c <std+0x58>)
 8007352:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007354:	4b0a      	ldr	r3, [pc, #40]	@ (8007380 <std+0x5c>)
 8007356:	6323      	str	r3, [r4, #48]	@ 0x30
 8007358:	4b0a      	ldr	r3, [pc, #40]	@ (8007384 <std+0x60>)
 800735a:	429c      	cmp	r4, r3
 800735c:	d005      	beq.n	800736a <std+0x46>
 800735e:	4b0a      	ldr	r3, [pc, #40]	@ (8007388 <std+0x64>)
 8007360:	429c      	cmp	r4, r3
 8007362:	d002      	beq.n	800736a <std+0x46>
 8007364:	4b09      	ldr	r3, [pc, #36]	@ (800738c <std+0x68>)
 8007366:	429c      	cmp	r4, r3
 8007368:	d103      	bne.n	8007372 <std+0x4e>
 800736a:	0020      	movs	r0, r4
 800736c:	3058      	adds	r0, #88	@ 0x58
 800736e:	f000 f9bb 	bl	80076e8 <__retarget_lock_init_recursive>
 8007372:	bd10      	pop	{r4, pc}
 8007374:	08007545 	.word	0x08007545
 8007378:	08007571 	.word	0x08007571
 800737c:	080075a9 	.word	0x080075a9
 8007380:	080075d5 	.word	0x080075d5
 8007384:	200003d4 	.word	0x200003d4
 8007388:	2000043c 	.word	0x2000043c
 800738c:	200004a4 	.word	0x200004a4

08007390 <stdio_exit_handler>:
 8007390:	b510      	push	{r4, lr}
 8007392:	4a03      	ldr	r2, [pc, #12]	@ (80073a0 <stdio_exit_handler+0x10>)
 8007394:	4903      	ldr	r1, [pc, #12]	@ (80073a4 <stdio_exit_handler+0x14>)
 8007396:	4804      	ldr	r0, [pc, #16]	@ (80073a8 <stdio_exit_handler+0x18>)
 8007398:	f000 f86c 	bl	8007474 <_fwalk_sglue>
 800739c:	bd10      	pop	{r4, pc}
 800739e:	46c0      	nop			@ (mov r8, r8)
 80073a0:	2000000c 	.word	0x2000000c
 80073a4:	0800a6e9 	.word	0x0800a6e9
 80073a8:	2000001c 	.word	0x2000001c

080073ac <cleanup_stdio>:
 80073ac:	6841      	ldr	r1, [r0, #4]
 80073ae:	4b0b      	ldr	r3, [pc, #44]	@ (80073dc <cleanup_stdio+0x30>)
 80073b0:	b510      	push	{r4, lr}
 80073b2:	0004      	movs	r4, r0
 80073b4:	4299      	cmp	r1, r3
 80073b6:	d001      	beq.n	80073bc <cleanup_stdio+0x10>
 80073b8:	f003 f996 	bl	800a6e8 <_fflush_r>
 80073bc:	68a1      	ldr	r1, [r4, #8]
 80073be:	4b08      	ldr	r3, [pc, #32]	@ (80073e0 <cleanup_stdio+0x34>)
 80073c0:	4299      	cmp	r1, r3
 80073c2:	d002      	beq.n	80073ca <cleanup_stdio+0x1e>
 80073c4:	0020      	movs	r0, r4
 80073c6:	f003 f98f 	bl	800a6e8 <_fflush_r>
 80073ca:	68e1      	ldr	r1, [r4, #12]
 80073cc:	4b05      	ldr	r3, [pc, #20]	@ (80073e4 <cleanup_stdio+0x38>)
 80073ce:	4299      	cmp	r1, r3
 80073d0:	d002      	beq.n	80073d8 <cleanup_stdio+0x2c>
 80073d2:	0020      	movs	r0, r4
 80073d4:	f003 f988 	bl	800a6e8 <_fflush_r>
 80073d8:	bd10      	pop	{r4, pc}
 80073da:	46c0      	nop			@ (mov r8, r8)
 80073dc:	200003d4 	.word	0x200003d4
 80073e0:	2000043c 	.word	0x2000043c
 80073e4:	200004a4 	.word	0x200004a4

080073e8 <global_stdio_init.part.0>:
 80073e8:	b510      	push	{r4, lr}
 80073ea:	4b09      	ldr	r3, [pc, #36]	@ (8007410 <global_stdio_init.part.0+0x28>)
 80073ec:	4a09      	ldr	r2, [pc, #36]	@ (8007414 <global_stdio_init.part.0+0x2c>)
 80073ee:	2104      	movs	r1, #4
 80073f0:	601a      	str	r2, [r3, #0]
 80073f2:	4809      	ldr	r0, [pc, #36]	@ (8007418 <global_stdio_init.part.0+0x30>)
 80073f4:	2200      	movs	r2, #0
 80073f6:	f7ff ff95 	bl	8007324 <std>
 80073fa:	2201      	movs	r2, #1
 80073fc:	2109      	movs	r1, #9
 80073fe:	4807      	ldr	r0, [pc, #28]	@ (800741c <global_stdio_init.part.0+0x34>)
 8007400:	f7ff ff90 	bl	8007324 <std>
 8007404:	2202      	movs	r2, #2
 8007406:	2112      	movs	r1, #18
 8007408:	4805      	ldr	r0, [pc, #20]	@ (8007420 <global_stdio_init.part.0+0x38>)
 800740a:	f7ff ff8b 	bl	8007324 <std>
 800740e:	bd10      	pop	{r4, pc}
 8007410:	2000050c 	.word	0x2000050c
 8007414:	08007391 	.word	0x08007391
 8007418:	200003d4 	.word	0x200003d4
 800741c:	2000043c 	.word	0x2000043c
 8007420:	200004a4 	.word	0x200004a4

08007424 <__sfp_lock_acquire>:
 8007424:	b510      	push	{r4, lr}
 8007426:	4802      	ldr	r0, [pc, #8]	@ (8007430 <__sfp_lock_acquire+0xc>)
 8007428:	f000 f95f 	bl	80076ea <__retarget_lock_acquire_recursive>
 800742c:	bd10      	pop	{r4, pc}
 800742e:	46c0      	nop			@ (mov r8, r8)
 8007430:	20000515 	.word	0x20000515

08007434 <__sfp_lock_release>:
 8007434:	b510      	push	{r4, lr}
 8007436:	4802      	ldr	r0, [pc, #8]	@ (8007440 <__sfp_lock_release+0xc>)
 8007438:	f000 f958 	bl	80076ec <__retarget_lock_release_recursive>
 800743c:	bd10      	pop	{r4, pc}
 800743e:	46c0      	nop			@ (mov r8, r8)
 8007440:	20000515 	.word	0x20000515

08007444 <__sinit>:
 8007444:	b510      	push	{r4, lr}
 8007446:	0004      	movs	r4, r0
 8007448:	f7ff ffec 	bl	8007424 <__sfp_lock_acquire>
 800744c:	6a23      	ldr	r3, [r4, #32]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d002      	beq.n	8007458 <__sinit+0x14>
 8007452:	f7ff ffef 	bl	8007434 <__sfp_lock_release>
 8007456:	bd10      	pop	{r4, pc}
 8007458:	4b04      	ldr	r3, [pc, #16]	@ (800746c <__sinit+0x28>)
 800745a:	6223      	str	r3, [r4, #32]
 800745c:	4b04      	ldr	r3, [pc, #16]	@ (8007470 <__sinit+0x2c>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d1f6      	bne.n	8007452 <__sinit+0xe>
 8007464:	f7ff ffc0 	bl	80073e8 <global_stdio_init.part.0>
 8007468:	e7f3      	b.n	8007452 <__sinit+0xe>
 800746a:	46c0      	nop			@ (mov r8, r8)
 800746c:	080073ad 	.word	0x080073ad
 8007470:	2000050c 	.word	0x2000050c

08007474 <_fwalk_sglue>:
 8007474:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007476:	0014      	movs	r4, r2
 8007478:	2600      	movs	r6, #0
 800747a:	9000      	str	r0, [sp, #0]
 800747c:	9101      	str	r1, [sp, #4]
 800747e:	68a5      	ldr	r5, [r4, #8]
 8007480:	6867      	ldr	r7, [r4, #4]
 8007482:	3f01      	subs	r7, #1
 8007484:	d504      	bpl.n	8007490 <_fwalk_sglue+0x1c>
 8007486:	6824      	ldr	r4, [r4, #0]
 8007488:	2c00      	cmp	r4, #0
 800748a:	d1f8      	bne.n	800747e <_fwalk_sglue+0xa>
 800748c:	0030      	movs	r0, r6
 800748e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007490:	89ab      	ldrh	r3, [r5, #12]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d908      	bls.n	80074a8 <_fwalk_sglue+0x34>
 8007496:	220e      	movs	r2, #14
 8007498:	5eab      	ldrsh	r3, [r5, r2]
 800749a:	3301      	adds	r3, #1
 800749c:	d004      	beq.n	80074a8 <_fwalk_sglue+0x34>
 800749e:	0029      	movs	r1, r5
 80074a0:	9800      	ldr	r0, [sp, #0]
 80074a2:	9b01      	ldr	r3, [sp, #4]
 80074a4:	4798      	blx	r3
 80074a6:	4306      	orrs	r6, r0
 80074a8:	3568      	adds	r5, #104	@ 0x68
 80074aa:	e7ea      	b.n	8007482 <_fwalk_sglue+0xe>

080074ac <siprintf>:
 80074ac:	b40e      	push	{r1, r2, r3}
 80074ae:	b510      	push	{r4, lr}
 80074b0:	2400      	movs	r4, #0
 80074b2:	490c      	ldr	r1, [pc, #48]	@ (80074e4 <siprintf+0x38>)
 80074b4:	b09d      	sub	sp, #116	@ 0x74
 80074b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80074b8:	9002      	str	r0, [sp, #8]
 80074ba:	9006      	str	r0, [sp, #24]
 80074bc:	9107      	str	r1, [sp, #28]
 80074be:	9104      	str	r1, [sp, #16]
 80074c0:	4809      	ldr	r0, [pc, #36]	@ (80074e8 <siprintf+0x3c>)
 80074c2:	490a      	ldr	r1, [pc, #40]	@ (80074ec <siprintf+0x40>)
 80074c4:	cb04      	ldmia	r3!, {r2}
 80074c6:	9105      	str	r1, [sp, #20]
 80074c8:	6800      	ldr	r0, [r0, #0]
 80074ca:	a902      	add	r1, sp, #8
 80074cc:	9301      	str	r3, [sp, #4]
 80074ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80074d0:	f002 fc66 	bl	8009da0 <_svfiprintf_r>
 80074d4:	9b02      	ldr	r3, [sp, #8]
 80074d6:	701c      	strb	r4, [r3, #0]
 80074d8:	b01d      	add	sp, #116	@ 0x74
 80074da:	bc10      	pop	{r4}
 80074dc:	bc08      	pop	{r3}
 80074de:	b003      	add	sp, #12
 80074e0:	4718      	bx	r3
 80074e2:	46c0      	nop			@ (mov r8, r8)
 80074e4:	7fffffff 	.word	0x7fffffff
 80074e8:	20000018 	.word	0x20000018
 80074ec:	ffff0208 	.word	0xffff0208

080074f0 <siscanf>:
 80074f0:	b40e      	push	{r1, r2, r3}
 80074f2:	b570      	push	{r4, r5, r6, lr}
 80074f4:	2381      	movs	r3, #129	@ 0x81
 80074f6:	b09d      	sub	sp, #116	@ 0x74
 80074f8:	466a      	mov	r2, sp
 80074fa:	2500      	movs	r5, #0
 80074fc:	ac21      	add	r4, sp, #132	@ 0x84
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	cc40      	ldmia	r4!, {r6}
 8007502:	8293      	strh	r3, [r2, #20]
 8007504:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007506:	9002      	str	r0, [sp, #8]
 8007508:	9006      	str	r0, [sp, #24]
 800750a:	f7f8 fdfb 	bl	8000104 <strlen>
 800750e:	4b0b      	ldr	r3, [pc, #44]	@ (800753c <siscanf+0x4c>)
 8007510:	466a      	mov	r2, sp
 8007512:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007514:	2301      	movs	r3, #1
 8007516:	9003      	str	r0, [sp, #12]
 8007518:	9007      	str	r0, [sp, #28]
 800751a:	4809      	ldr	r0, [pc, #36]	@ (8007540 <siscanf+0x50>)
 800751c:	425b      	negs	r3, r3
 800751e:	82d3      	strh	r3, [r2, #22]
 8007520:	a902      	add	r1, sp, #8
 8007522:	0023      	movs	r3, r4
 8007524:	0032      	movs	r2, r6
 8007526:	6800      	ldr	r0, [r0, #0]
 8007528:	950f      	str	r5, [sp, #60]	@ 0x3c
 800752a:	9514      	str	r5, [sp, #80]	@ 0x50
 800752c:	9401      	str	r4, [sp, #4]
 800752e:	f002 fd91 	bl	800a054 <__ssvfiscanf_r>
 8007532:	b01d      	add	sp, #116	@ 0x74
 8007534:	bc70      	pop	{r4, r5, r6}
 8007536:	bc08      	pop	{r3}
 8007538:	b003      	add	sp, #12
 800753a:	4718      	bx	r3
 800753c:	0800756d 	.word	0x0800756d
 8007540:	20000018 	.word	0x20000018

08007544 <__sread>:
 8007544:	b570      	push	{r4, r5, r6, lr}
 8007546:	000c      	movs	r4, r1
 8007548:	250e      	movs	r5, #14
 800754a:	5f49      	ldrsh	r1, [r1, r5]
 800754c:	f000 f87a 	bl	8007644 <_read_r>
 8007550:	2800      	cmp	r0, #0
 8007552:	db03      	blt.n	800755c <__sread+0x18>
 8007554:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007556:	181b      	adds	r3, r3, r0
 8007558:	6563      	str	r3, [r4, #84]	@ 0x54
 800755a:	bd70      	pop	{r4, r5, r6, pc}
 800755c:	89a3      	ldrh	r3, [r4, #12]
 800755e:	4a02      	ldr	r2, [pc, #8]	@ (8007568 <__sread+0x24>)
 8007560:	4013      	ands	r3, r2
 8007562:	81a3      	strh	r3, [r4, #12]
 8007564:	e7f9      	b.n	800755a <__sread+0x16>
 8007566:	46c0      	nop			@ (mov r8, r8)
 8007568:	ffffefff 	.word	0xffffefff

0800756c <__seofread>:
 800756c:	2000      	movs	r0, #0
 800756e:	4770      	bx	lr

08007570 <__swrite>:
 8007570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007572:	001f      	movs	r7, r3
 8007574:	898b      	ldrh	r3, [r1, #12]
 8007576:	0005      	movs	r5, r0
 8007578:	000c      	movs	r4, r1
 800757a:	0016      	movs	r6, r2
 800757c:	05db      	lsls	r3, r3, #23
 800757e:	d505      	bpl.n	800758c <__swrite+0x1c>
 8007580:	230e      	movs	r3, #14
 8007582:	5ec9      	ldrsh	r1, [r1, r3]
 8007584:	2200      	movs	r2, #0
 8007586:	2302      	movs	r3, #2
 8007588:	f000 f848 	bl	800761c <_lseek_r>
 800758c:	89a3      	ldrh	r3, [r4, #12]
 800758e:	4a05      	ldr	r2, [pc, #20]	@ (80075a4 <__swrite+0x34>)
 8007590:	0028      	movs	r0, r5
 8007592:	4013      	ands	r3, r2
 8007594:	81a3      	strh	r3, [r4, #12]
 8007596:	0032      	movs	r2, r6
 8007598:	230e      	movs	r3, #14
 800759a:	5ee1      	ldrsh	r1, [r4, r3]
 800759c:	003b      	movs	r3, r7
 800759e:	f000 f865 	bl	800766c <_write_r>
 80075a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075a4:	ffffefff 	.word	0xffffefff

080075a8 <__sseek>:
 80075a8:	b570      	push	{r4, r5, r6, lr}
 80075aa:	000c      	movs	r4, r1
 80075ac:	250e      	movs	r5, #14
 80075ae:	5f49      	ldrsh	r1, [r1, r5]
 80075b0:	f000 f834 	bl	800761c <_lseek_r>
 80075b4:	89a3      	ldrh	r3, [r4, #12]
 80075b6:	1c42      	adds	r2, r0, #1
 80075b8:	d103      	bne.n	80075c2 <__sseek+0x1a>
 80075ba:	4a05      	ldr	r2, [pc, #20]	@ (80075d0 <__sseek+0x28>)
 80075bc:	4013      	ands	r3, r2
 80075be:	81a3      	strh	r3, [r4, #12]
 80075c0:	bd70      	pop	{r4, r5, r6, pc}
 80075c2:	2280      	movs	r2, #128	@ 0x80
 80075c4:	0152      	lsls	r2, r2, #5
 80075c6:	4313      	orrs	r3, r2
 80075c8:	81a3      	strh	r3, [r4, #12]
 80075ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80075cc:	e7f8      	b.n	80075c0 <__sseek+0x18>
 80075ce:	46c0      	nop			@ (mov r8, r8)
 80075d0:	ffffefff 	.word	0xffffefff

080075d4 <__sclose>:
 80075d4:	b510      	push	{r4, lr}
 80075d6:	230e      	movs	r3, #14
 80075d8:	5ec9      	ldrsh	r1, [r1, r3]
 80075da:	f000 f80d 	bl	80075f8 <_close_r>
 80075de:	bd10      	pop	{r4, pc}

080075e0 <memset>:
 80075e0:	0003      	movs	r3, r0
 80075e2:	1882      	adds	r2, r0, r2
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d100      	bne.n	80075ea <memset+0xa>
 80075e8:	4770      	bx	lr
 80075ea:	7019      	strb	r1, [r3, #0]
 80075ec:	3301      	adds	r3, #1
 80075ee:	e7f9      	b.n	80075e4 <memset+0x4>

080075f0 <_localeconv_r>:
 80075f0:	4800      	ldr	r0, [pc, #0]	@ (80075f4 <_localeconv_r+0x4>)
 80075f2:	4770      	bx	lr
 80075f4:	20000158 	.word	0x20000158

080075f8 <_close_r>:
 80075f8:	2300      	movs	r3, #0
 80075fa:	b570      	push	{r4, r5, r6, lr}
 80075fc:	4d06      	ldr	r5, [pc, #24]	@ (8007618 <_close_r+0x20>)
 80075fe:	0004      	movs	r4, r0
 8007600:	0008      	movs	r0, r1
 8007602:	602b      	str	r3, [r5, #0]
 8007604:	f7fb fcde 	bl	8002fc4 <_close>
 8007608:	1c43      	adds	r3, r0, #1
 800760a:	d103      	bne.n	8007614 <_close_r+0x1c>
 800760c:	682b      	ldr	r3, [r5, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d000      	beq.n	8007614 <_close_r+0x1c>
 8007612:	6023      	str	r3, [r4, #0]
 8007614:	bd70      	pop	{r4, r5, r6, pc}
 8007616:	46c0      	nop			@ (mov r8, r8)
 8007618:	20000510 	.word	0x20000510

0800761c <_lseek_r>:
 800761c:	b570      	push	{r4, r5, r6, lr}
 800761e:	0004      	movs	r4, r0
 8007620:	0008      	movs	r0, r1
 8007622:	0011      	movs	r1, r2
 8007624:	001a      	movs	r2, r3
 8007626:	2300      	movs	r3, #0
 8007628:	4d05      	ldr	r5, [pc, #20]	@ (8007640 <_lseek_r+0x24>)
 800762a:	602b      	str	r3, [r5, #0]
 800762c:	f7fb fceb 	bl	8003006 <_lseek>
 8007630:	1c43      	adds	r3, r0, #1
 8007632:	d103      	bne.n	800763c <_lseek_r+0x20>
 8007634:	682b      	ldr	r3, [r5, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d000      	beq.n	800763c <_lseek_r+0x20>
 800763a:	6023      	str	r3, [r4, #0]
 800763c:	bd70      	pop	{r4, r5, r6, pc}
 800763e:	46c0      	nop			@ (mov r8, r8)
 8007640:	20000510 	.word	0x20000510

08007644 <_read_r>:
 8007644:	b570      	push	{r4, r5, r6, lr}
 8007646:	0004      	movs	r4, r0
 8007648:	0008      	movs	r0, r1
 800764a:	0011      	movs	r1, r2
 800764c:	001a      	movs	r2, r3
 800764e:	2300      	movs	r3, #0
 8007650:	4d05      	ldr	r5, [pc, #20]	@ (8007668 <_read_r+0x24>)
 8007652:	602b      	str	r3, [r5, #0]
 8007654:	f7fb fc7d 	bl	8002f52 <_read>
 8007658:	1c43      	adds	r3, r0, #1
 800765a:	d103      	bne.n	8007664 <_read_r+0x20>
 800765c:	682b      	ldr	r3, [r5, #0]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d000      	beq.n	8007664 <_read_r+0x20>
 8007662:	6023      	str	r3, [r4, #0]
 8007664:	bd70      	pop	{r4, r5, r6, pc}
 8007666:	46c0      	nop			@ (mov r8, r8)
 8007668:	20000510 	.word	0x20000510

0800766c <_write_r>:
 800766c:	b570      	push	{r4, r5, r6, lr}
 800766e:	0004      	movs	r4, r0
 8007670:	0008      	movs	r0, r1
 8007672:	0011      	movs	r1, r2
 8007674:	001a      	movs	r2, r3
 8007676:	2300      	movs	r3, #0
 8007678:	4d05      	ldr	r5, [pc, #20]	@ (8007690 <_write_r+0x24>)
 800767a:	602b      	str	r3, [r5, #0]
 800767c:	f7fb fc86 	bl	8002f8c <_write>
 8007680:	1c43      	adds	r3, r0, #1
 8007682:	d103      	bne.n	800768c <_write_r+0x20>
 8007684:	682b      	ldr	r3, [r5, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d000      	beq.n	800768c <_write_r+0x20>
 800768a:	6023      	str	r3, [r4, #0]
 800768c:	bd70      	pop	{r4, r5, r6, pc}
 800768e:	46c0      	nop			@ (mov r8, r8)
 8007690:	20000510 	.word	0x20000510

08007694 <__errno>:
 8007694:	4b01      	ldr	r3, [pc, #4]	@ (800769c <__errno+0x8>)
 8007696:	6818      	ldr	r0, [r3, #0]
 8007698:	4770      	bx	lr
 800769a:	46c0      	nop			@ (mov r8, r8)
 800769c:	20000018 	.word	0x20000018

080076a0 <__libc_init_array>:
 80076a0:	b570      	push	{r4, r5, r6, lr}
 80076a2:	2600      	movs	r6, #0
 80076a4:	4c0c      	ldr	r4, [pc, #48]	@ (80076d8 <__libc_init_array+0x38>)
 80076a6:	4d0d      	ldr	r5, [pc, #52]	@ (80076dc <__libc_init_array+0x3c>)
 80076a8:	1b64      	subs	r4, r4, r5
 80076aa:	10a4      	asrs	r4, r4, #2
 80076ac:	42a6      	cmp	r6, r4
 80076ae:	d109      	bne.n	80076c4 <__libc_init_array+0x24>
 80076b0:	2600      	movs	r6, #0
 80076b2:	f004 f859 	bl	800b768 <_init>
 80076b6:	4c0a      	ldr	r4, [pc, #40]	@ (80076e0 <__libc_init_array+0x40>)
 80076b8:	4d0a      	ldr	r5, [pc, #40]	@ (80076e4 <__libc_init_array+0x44>)
 80076ba:	1b64      	subs	r4, r4, r5
 80076bc:	10a4      	asrs	r4, r4, #2
 80076be:	42a6      	cmp	r6, r4
 80076c0:	d105      	bne.n	80076ce <__libc_init_array+0x2e>
 80076c2:	bd70      	pop	{r4, r5, r6, pc}
 80076c4:	00b3      	lsls	r3, r6, #2
 80076c6:	58eb      	ldr	r3, [r5, r3]
 80076c8:	4798      	blx	r3
 80076ca:	3601      	adds	r6, #1
 80076cc:	e7ee      	b.n	80076ac <__libc_init_array+0xc>
 80076ce:	00b3      	lsls	r3, r6, #2
 80076d0:	58eb      	ldr	r3, [r5, r3]
 80076d2:	4798      	blx	r3
 80076d4:	3601      	adds	r6, #1
 80076d6:	e7f2      	b.n	80076be <__libc_init_array+0x1e>
 80076d8:	0800bca4 	.word	0x0800bca4
 80076dc:	0800bca4 	.word	0x0800bca4
 80076e0:	0800bca8 	.word	0x0800bca8
 80076e4:	0800bca4 	.word	0x0800bca4

080076e8 <__retarget_lock_init_recursive>:
 80076e8:	4770      	bx	lr

080076ea <__retarget_lock_acquire_recursive>:
 80076ea:	4770      	bx	lr

080076ec <__retarget_lock_release_recursive>:
 80076ec:	4770      	bx	lr

080076ee <memchr>:
 80076ee:	b2c9      	uxtb	r1, r1
 80076f0:	1882      	adds	r2, r0, r2
 80076f2:	4290      	cmp	r0, r2
 80076f4:	d101      	bne.n	80076fa <memchr+0xc>
 80076f6:	2000      	movs	r0, #0
 80076f8:	4770      	bx	lr
 80076fa:	7803      	ldrb	r3, [r0, #0]
 80076fc:	428b      	cmp	r3, r1
 80076fe:	d0fb      	beq.n	80076f8 <memchr+0xa>
 8007700:	3001      	adds	r0, #1
 8007702:	e7f6      	b.n	80076f2 <memchr+0x4>

08007704 <nanf>:
 8007704:	4800      	ldr	r0, [pc, #0]	@ (8007708 <nanf+0x4>)
 8007706:	4770      	bx	lr
 8007708:	7fc00000 	.word	0x7fc00000

0800770c <quorem>:
 800770c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800770e:	6903      	ldr	r3, [r0, #16]
 8007710:	690c      	ldr	r4, [r1, #16]
 8007712:	b089      	sub	sp, #36	@ 0x24
 8007714:	9003      	str	r0, [sp, #12]
 8007716:	9106      	str	r1, [sp, #24]
 8007718:	2000      	movs	r0, #0
 800771a:	42a3      	cmp	r3, r4
 800771c:	db63      	blt.n	80077e6 <quorem+0xda>
 800771e:	000b      	movs	r3, r1
 8007720:	3c01      	subs	r4, #1
 8007722:	3314      	adds	r3, #20
 8007724:	00a5      	lsls	r5, r4, #2
 8007726:	9304      	str	r3, [sp, #16]
 8007728:	195b      	adds	r3, r3, r5
 800772a:	9305      	str	r3, [sp, #20]
 800772c:	9b03      	ldr	r3, [sp, #12]
 800772e:	3314      	adds	r3, #20
 8007730:	9301      	str	r3, [sp, #4]
 8007732:	195d      	adds	r5, r3, r5
 8007734:	9b05      	ldr	r3, [sp, #20]
 8007736:	682f      	ldr	r7, [r5, #0]
 8007738:	681e      	ldr	r6, [r3, #0]
 800773a:	0038      	movs	r0, r7
 800773c:	3601      	adds	r6, #1
 800773e:	0031      	movs	r1, r6
 8007740:	f7f8 fcfc 	bl	800013c <__udivsi3>
 8007744:	9002      	str	r0, [sp, #8]
 8007746:	42b7      	cmp	r7, r6
 8007748:	d327      	bcc.n	800779a <quorem+0x8e>
 800774a:	9b04      	ldr	r3, [sp, #16]
 800774c:	2700      	movs	r7, #0
 800774e:	469c      	mov	ip, r3
 8007750:	9e01      	ldr	r6, [sp, #4]
 8007752:	9707      	str	r7, [sp, #28]
 8007754:	4662      	mov	r2, ip
 8007756:	ca08      	ldmia	r2!, {r3}
 8007758:	6830      	ldr	r0, [r6, #0]
 800775a:	4694      	mov	ip, r2
 800775c:	9a02      	ldr	r2, [sp, #8]
 800775e:	b299      	uxth	r1, r3
 8007760:	4351      	muls	r1, r2
 8007762:	0c1b      	lsrs	r3, r3, #16
 8007764:	4353      	muls	r3, r2
 8007766:	19c9      	adds	r1, r1, r7
 8007768:	0c0a      	lsrs	r2, r1, #16
 800776a:	189b      	adds	r3, r3, r2
 800776c:	b289      	uxth	r1, r1
 800776e:	b282      	uxth	r2, r0
 8007770:	1a52      	subs	r2, r2, r1
 8007772:	9907      	ldr	r1, [sp, #28]
 8007774:	0c1f      	lsrs	r7, r3, #16
 8007776:	1852      	adds	r2, r2, r1
 8007778:	0c00      	lsrs	r0, r0, #16
 800777a:	b29b      	uxth	r3, r3
 800777c:	1411      	asrs	r1, r2, #16
 800777e:	1ac3      	subs	r3, r0, r3
 8007780:	185b      	adds	r3, r3, r1
 8007782:	1419      	asrs	r1, r3, #16
 8007784:	b292      	uxth	r2, r2
 8007786:	041b      	lsls	r3, r3, #16
 8007788:	431a      	orrs	r2, r3
 800778a:	9b05      	ldr	r3, [sp, #20]
 800778c:	9107      	str	r1, [sp, #28]
 800778e:	c604      	stmia	r6!, {r2}
 8007790:	4563      	cmp	r3, ip
 8007792:	d2df      	bcs.n	8007754 <quorem+0x48>
 8007794:	682b      	ldr	r3, [r5, #0]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d02b      	beq.n	80077f2 <quorem+0xe6>
 800779a:	9906      	ldr	r1, [sp, #24]
 800779c:	9803      	ldr	r0, [sp, #12]
 800779e:	f001 fa03 	bl	8008ba8 <__mcmp>
 80077a2:	2800      	cmp	r0, #0
 80077a4:	db1e      	blt.n	80077e4 <quorem+0xd8>
 80077a6:	2600      	movs	r6, #0
 80077a8:	9d01      	ldr	r5, [sp, #4]
 80077aa:	9904      	ldr	r1, [sp, #16]
 80077ac:	c901      	ldmia	r1!, {r0}
 80077ae:	682b      	ldr	r3, [r5, #0]
 80077b0:	b287      	uxth	r7, r0
 80077b2:	b29a      	uxth	r2, r3
 80077b4:	1bd2      	subs	r2, r2, r7
 80077b6:	1992      	adds	r2, r2, r6
 80077b8:	0c00      	lsrs	r0, r0, #16
 80077ba:	0c1b      	lsrs	r3, r3, #16
 80077bc:	1a1b      	subs	r3, r3, r0
 80077be:	1410      	asrs	r0, r2, #16
 80077c0:	181b      	adds	r3, r3, r0
 80077c2:	141e      	asrs	r6, r3, #16
 80077c4:	b292      	uxth	r2, r2
 80077c6:	041b      	lsls	r3, r3, #16
 80077c8:	431a      	orrs	r2, r3
 80077ca:	9b05      	ldr	r3, [sp, #20]
 80077cc:	c504      	stmia	r5!, {r2}
 80077ce:	428b      	cmp	r3, r1
 80077d0:	d2ec      	bcs.n	80077ac <quorem+0xa0>
 80077d2:	9a01      	ldr	r2, [sp, #4]
 80077d4:	00a3      	lsls	r3, r4, #2
 80077d6:	18d3      	adds	r3, r2, r3
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	2a00      	cmp	r2, #0
 80077dc:	d014      	beq.n	8007808 <quorem+0xfc>
 80077de:	9b02      	ldr	r3, [sp, #8]
 80077e0:	3301      	adds	r3, #1
 80077e2:	9302      	str	r3, [sp, #8]
 80077e4:	9802      	ldr	r0, [sp, #8]
 80077e6:	b009      	add	sp, #36	@ 0x24
 80077e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077ea:	682b      	ldr	r3, [r5, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d104      	bne.n	80077fa <quorem+0xee>
 80077f0:	3c01      	subs	r4, #1
 80077f2:	9b01      	ldr	r3, [sp, #4]
 80077f4:	3d04      	subs	r5, #4
 80077f6:	42ab      	cmp	r3, r5
 80077f8:	d3f7      	bcc.n	80077ea <quorem+0xde>
 80077fa:	9b03      	ldr	r3, [sp, #12]
 80077fc:	611c      	str	r4, [r3, #16]
 80077fe:	e7cc      	b.n	800779a <quorem+0x8e>
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	2a00      	cmp	r2, #0
 8007804:	d104      	bne.n	8007810 <quorem+0x104>
 8007806:	3c01      	subs	r4, #1
 8007808:	9a01      	ldr	r2, [sp, #4]
 800780a:	3b04      	subs	r3, #4
 800780c:	429a      	cmp	r2, r3
 800780e:	d3f7      	bcc.n	8007800 <quorem+0xf4>
 8007810:	9b03      	ldr	r3, [sp, #12]
 8007812:	611c      	str	r4, [r3, #16]
 8007814:	e7e3      	b.n	80077de <quorem+0xd2>
	...

08007818 <_dtoa_r>:
 8007818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800781a:	0014      	movs	r4, r2
 800781c:	001d      	movs	r5, r3
 800781e:	69c6      	ldr	r6, [r0, #28]
 8007820:	b09d      	sub	sp, #116	@ 0x74
 8007822:	940a      	str	r4, [sp, #40]	@ 0x28
 8007824:	950b      	str	r5, [sp, #44]	@ 0x2c
 8007826:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8007828:	9003      	str	r0, [sp, #12]
 800782a:	2e00      	cmp	r6, #0
 800782c:	d10f      	bne.n	800784e <_dtoa_r+0x36>
 800782e:	2010      	movs	r0, #16
 8007830:	f000 fe2c 	bl	800848c <malloc>
 8007834:	9b03      	ldr	r3, [sp, #12]
 8007836:	1e02      	subs	r2, r0, #0
 8007838:	61d8      	str	r0, [r3, #28]
 800783a:	d104      	bne.n	8007846 <_dtoa_r+0x2e>
 800783c:	21ef      	movs	r1, #239	@ 0xef
 800783e:	4bc7      	ldr	r3, [pc, #796]	@ (8007b5c <_dtoa_r+0x344>)
 8007840:	48c7      	ldr	r0, [pc, #796]	@ (8007b60 <_dtoa_r+0x348>)
 8007842:	f003 f839 	bl	800a8b8 <__assert_func>
 8007846:	6046      	str	r6, [r0, #4]
 8007848:	6086      	str	r6, [r0, #8]
 800784a:	6006      	str	r6, [r0, #0]
 800784c:	60c6      	str	r6, [r0, #12]
 800784e:	9b03      	ldr	r3, [sp, #12]
 8007850:	69db      	ldr	r3, [r3, #28]
 8007852:	6819      	ldr	r1, [r3, #0]
 8007854:	2900      	cmp	r1, #0
 8007856:	d00b      	beq.n	8007870 <_dtoa_r+0x58>
 8007858:	685a      	ldr	r2, [r3, #4]
 800785a:	2301      	movs	r3, #1
 800785c:	4093      	lsls	r3, r2
 800785e:	604a      	str	r2, [r1, #4]
 8007860:	608b      	str	r3, [r1, #8]
 8007862:	9803      	ldr	r0, [sp, #12]
 8007864:	f000 ff12 	bl	800868c <_Bfree>
 8007868:	2200      	movs	r2, #0
 800786a:	9b03      	ldr	r3, [sp, #12]
 800786c:	69db      	ldr	r3, [r3, #28]
 800786e:	601a      	str	r2, [r3, #0]
 8007870:	2d00      	cmp	r5, #0
 8007872:	da1e      	bge.n	80078b2 <_dtoa_r+0x9a>
 8007874:	2301      	movs	r3, #1
 8007876:	603b      	str	r3, [r7, #0]
 8007878:	006b      	lsls	r3, r5, #1
 800787a:	085b      	lsrs	r3, r3, #1
 800787c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800787e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007880:	4bb8      	ldr	r3, [pc, #736]	@ (8007b64 <_dtoa_r+0x34c>)
 8007882:	4ab8      	ldr	r2, [pc, #736]	@ (8007b64 <_dtoa_r+0x34c>)
 8007884:	403b      	ands	r3, r7
 8007886:	4293      	cmp	r3, r2
 8007888:	d116      	bne.n	80078b8 <_dtoa_r+0xa0>
 800788a:	4bb7      	ldr	r3, [pc, #732]	@ (8007b68 <_dtoa_r+0x350>)
 800788c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800788e:	6013      	str	r3, [r2, #0]
 8007890:	033b      	lsls	r3, r7, #12
 8007892:	0b1b      	lsrs	r3, r3, #12
 8007894:	4323      	orrs	r3, r4
 8007896:	d101      	bne.n	800789c <_dtoa_r+0x84>
 8007898:	f000 fd80 	bl	800839c <_dtoa_r+0xb84>
 800789c:	4bb3      	ldr	r3, [pc, #716]	@ (8007b6c <_dtoa_r+0x354>)
 800789e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80078a0:	9308      	str	r3, [sp, #32]
 80078a2:	2a00      	cmp	r2, #0
 80078a4:	d002      	beq.n	80078ac <_dtoa_r+0x94>
 80078a6:	4bb2      	ldr	r3, [pc, #712]	@ (8007b70 <_dtoa_r+0x358>)
 80078a8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80078aa:	6013      	str	r3, [r2, #0]
 80078ac:	9808      	ldr	r0, [sp, #32]
 80078ae:	b01d      	add	sp, #116	@ 0x74
 80078b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078b2:	2300      	movs	r3, #0
 80078b4:	603b      	str	r3, [r7, #0]
 80078b6:	e7e2      	b.n	800787e <_dtoa_r+0x66>
 80078b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078bc:	9212      	str	r2, [sp, #72]	@ 0x48
 80078be:	9313      	str	r3, [sp, #76]	@ 0x4c
 80078c0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80078c2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80078c4:	2200      	movs	r2, #0
 80078c6:	2300      	movs	r3, #0
 80078c8:	f7f8 fdbe 	bl	8000448 <__aeabi_dcmpeq>
 80078cc:	1e06      	subs	r6, r0, #0
 80078ce:	d00b      	beq.n	80078e8 <_dtoa_r+0xd0>
 80078d0:	2301      	movs	r3, #1
 80078d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80078d4:	6013      	str	r3, [r2, #0]
 80078d6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d002      	beq.n	80078e2 <_dtoa_r+0xca>
 80078dc:	4ba5      	ldr	r3, [pc, #660]	@ (8007b74 <_dtoa_r+0x35c>)
 80078de:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80078e0:	6013      	str	r3, [r2, #0]
 80078e2:	4ba5      	ldr	r3, [pc, #660]	@ (8007b78 <_dtoa_r+0x360>)
 80078e4:	9308      	str	r3, [sp, #32]
 80078e6:	e7e1      	b.n	80078ac <_dtoa_r+0x94>
 80078e8:	ab1a      	add	r3, sp, #104	@ 0x68
 80078ea:	9301      	str	r3, [sp, #4]
 80078ec:	ab1b      	add	r3, sp, #108	@ 0x6c
 80078ee:	9300      	str	r3, [sp, #0]
 80078f0:	9803      	ldr	r0, [sp, #12]
 80078f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80078f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80078f6:	f001 fa79 	bl	8008dec <__d2b>
 80078fa:	007a      	lsls	r2, r7, #1
 80078fc:	9005      	str	r0, [sp, #20]
 80078fe:	0d52      	lsrs	r2, r2, #21
 8007900:	d100      	bne.n	8007904 <_dtoa_r+0xec>
 8007902:	e07b      	b.n	80079fc <_dtoa_r+0x1e4>
 8007904:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007906:	9618      	str	r6, [sp, #96]	@ 0x60
 8007908:	0319      	lsls	r1, r3, #12
 800790a:	4b9c      	ldr	r3, [pc, #624]	@ (8007b7c <_dtoa_r+0x364>)
 800790c:	0b09      	lsrs	r1, r1, #12
 800790e:	430b      	orrs	r3, r1
 8007910:	499b      	ldr	r1, [pc, #620]	@ (8007b80 <_dtoa_r+0x368>)
 8007912:	1857      	adds	r7, r2, r1
 8007914:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007916:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007918:	0019      	movs	r1, r3
 800791a:	2200      	movs	r2, #0
 800791c:	4b99      	ldr	r3, [pc, #612]	@ (8007b84 <_dtoa_r+0x36c>)
 800791e:	f7fa fa01 	bl	8001d24 <__aeabi_dsub>
 8007922:	4a99      	ldr	r2, [pc, #612]	@ (8007b88 <_dtoa_r+0x370>)
 8007924:	4b99      	ldr	r3, [pc, #612]	@ (8007b8c <_dtoa_r+0x374>)
 8007926:	f7f9 ff17 	bl	8001758 <__aeabi_dmul>
 800792a:	4a99      	ldr	r2, [pc, #612]	@ (8007b90 <_dtoa_r+0x378>)
 800792c:	4b99      	ldr	r3, [pc, #612]	@ (8007b94 <_dtoa_r+0x37c>)
 800792e:	f7f8 ff13 	bl	8000758 <__aeabi_dadd>
 8007932:	0004      	movs	r4, r0
 8007934:	0038      	movs	r0, r7
 8007936:	000d      	movs	r5, r1
 8007938:	f7fa fe5c 	bl	80025f4 <__aeabi_i2d>
 800793c:	4a96      	ldr	r2, [pc, #600]	@ (8007b98 <_dtoa_r+0x380>)
 800793e:	4b97      	ldr	r3, [pc, #604]	@ (8007b9c <_dtoa_r+0x384>)
 8007940:	f7f9 ff0a 	bl	8001758 <__aeabi_dmul>
 8007944:	0002      	movs	r2, r0
 8007946:	000b      	movs	r3, r1
 8007948:	0020      	movs	r0, r4
 800794a:	0029      	movs	r1, r5
 800794c:	f7f8 ff04 	bl	8000758 <__aeabi_dadd>
 8007950:	0004      	movs	r4, r0
 8007952:	000d      	movs	r5, r1
 8007954:	f7fa fe12 	bl	800257c <__aeabi_d2iz>
 8007958:	2200      	movs	r2, #0
 800795a:	9004      	str	r0, [sp, #16]
 800795c:	2300      	movs	r3, #0
 800795e:	0020      	movs	r0, r4
 8007960:	0029      	movs	r1, r5
 8007962:	f7f8 fd77 	bl	8000454 <__aeabi_dcmplt>
 8007966:	2800      	cmp	r0, #0
 8007968:	d00b      	beq.n	8007982 <_dtoa_r+0x16a>
 800796a:	9804      	ldr	r0, [sp, #16]
 800796c:	f7fa fe42 	bl	80025f4 <__aeabi_i2d>
 8007970:	002b      	movs	r3, r5
 8007972:	0022      	movs	r2, r4
 8007974:	f7f8 fd68 	bl	8000448 <__aeabi_dcmpeq>
 8007978:	4243      	negs	r3, r0
 800797a:	4158      	adcs	r0, r3
 800797c:	9b04      	ldr	r3, [sp, #16]
 800797e:	1a1b      	subs	r3, r3, r0
 8007980:	9304      	str	r3, [sp, #16]
 8007982:	2301      	movs	r3, #1
 8007984:	9315      	str	r3, [sp, #84]	@ 0x54
 8007986:	9b04      	ldr	r3, [sp, #16]
 8007988:	2b16      	cmp	r3, #22
 800798a:	d810      	bhi.n	80079ae <_dtoa_r+0x196>
 800798c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800798e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007990:	9a04      	ldr	r2, [sp, #16]
 8007992:	4b83      	ldr	r3, [pc, #524]	@ (8007ba0 <_dtoa_r+0x388>)
 8007994:	00d2      	lsls	r2, r2, #3
 8007996:	189b      	adds	r3, r3, r2
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	f7f8 fd5a 	bl	8000454 <__aeabi_dcmplt>
 80079a0:	2800      	cmp	r0, #0
 80079a2:	d047      	beq.n	8007a34 <_dtoa_r+0x21c>
 80079a4:	9b04      	ldr	r3, [sp, #16]
 80079a6:	3b01      	subs	r3, #1
 80079a8:	9304      	str	r3, [sp, #16]
 80079aa:	2300      	movs	r3, #0
 80079ac:	9315      	str	r3, [sp, #84]	@ 0x54
 80079ae:	2200      	movs	r2, #0
 80079b0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80079b2:	9206      	str	r2, [sp, #24]
 80079b4:	1bdb      	subs	r3, r3, r7
 80079b6:	1e5a      	subs	r2, r3, #1
 80079b8:	d53e      	bpl.n	8007a38 <_dtoa_r+0x220>
 80079ba:	2201      	movs	r2, #1
 80079bc:	1ad3      	subs	r3, r2, r3
 80079be:	9306      	str	r3, [sp, #24]
 80079c0:	2300      	movs	r3, #0
 80079c2:	930d      	str	r3, [sp, #52]	@ 0x34
 80079c4:	9b04      	ldr	r3, [sp, #16]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	db38      	blt.n	8007a3c <_dtoa_r+0x224>
 80079ca:	9a04      	ldr	r2, [sp, #16]
 80079cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079ce:	4694      	mov	ip, r2
 80079d0:	4463      	add	r3, ip
 80079d2:	930d      	str	r3, [sp, #52]	@ 0x34
 80079d4:	2300      	movs	r3, #0
 80079d6:	9214      	str	r2, [sp, #80]	@ 0x50
 80079d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80079da:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80079dc:	2401      	movs	r4, #1
 80079de:	2b09      	cmp	r3, #9
 80079e0:	d862      	bhi.n	8007aa8 <_dtoa_r+0x290>
 80079e2:	2b05      	cmp	r3, #5
 80079e4:	dd02      	ble.n	80079ec <_dtoa_r+0x1d4>
 80079e6:	2400      	movs	r4, #0
 80079e8:	3b04      	subs	r3, #4
 80079ea:	9322      	str	r3, [sp, #136]	@ 0x88
 80079ec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80079ee:	1e98      	subs	r0, r3, #2
 80079f0:	2803      	cmp	r0, #3
 80079f2:	d863      	bhi.n	8007abc <_dtoa_r+0x2a4>
 80079f4:	f7f8 fb8e 	bl	8000114 <__gnu_thumb1_case_uqi>
 80079f8:	2b385654 	.word	0x2b385654
 80079fc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80079fe:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8007a00:	18f6      	adds	r6, r6, r3
 8007a02:	4b68      	ldr	r3, [pc, #416]	@ (8007ba4 <_dtoa_r+0x38c>)
 8007a04:	18f2      	adds	r2, r6, r3
 8007a06:	2a20      	cmp	r2, #32
 8007a08:	dd0f      	ble.n	8007a2a <_dtoa_r+0x212>
 8007a0a:	2340      	movs	r3, #64	@ 0x40
 8007a0c:	1a9b      	subs	r3, r3, r2
 8007a0e:	409f      	lsls	r7, r3
 8007a10:	4b65      	ldr	r3, [pc, #404]	@ (8007ba8 <_dtoa_r+0x390>)
 8007a12:	0038      	movs	r0, r7
 8007a14:	18f3      	adds	r3, r6, r3
 8007a16:	40dc      	lsrs	r4, r3
 8007a18:	4320      	orrs	r0, r4
 8007a1a:	f7fa fe19 	bl	8002650 <__aeabi_ui2d>
 8007a1e:	2201      	movs	r2, #1
 8007a20:	4b62      	ldr	r3, [pc, #392]	@ (8007bac <_dtoa_r+0x394>)
 8007a22:	1e77      	subs	r7, r6, #1
 8007a24:	18cb      	adds	r3, r1, r3
 8007a26:	9218      	str	r2, [sp, #96]	@ 0x60
 8007a28:	e776      	b.n	8007918 <_dtoa_r+0x100>
 8007a2a:	2320      	movs	r3, #32
 8007a2c:	0020      	movs	r0, r4
 8007a2e:	1a9b      	subs	r3, r3, r2
 8007a30:	4098      	lsls	r0, r3
 8007a32:	e7f2      	b.n	8007a1a <_dtoa_r+0x202>
 8007a34:	9015      	str	r0, [sp, #84]	@ 0x54
 8007a36:	e7ba      	b.n	80079ae <_dtoa_r+0x196>
 8007a38:	920d      	str	r2, [sp, #52]	@ 0x34
 8007a3a:	e7c3      	b.n	80079c4 <_dtoa_r+0x1ac>
 8007a3c:	9b06      	ldr	r3, [sp, #24]
 8007a3e:	9a04      	ldr	r2, [sp, #16]
 8007a40:	1a9b      	subs	r3, r3, r2
 8007a42:	9306      	str	r3, [sp, #24]
 8007a44:	4253      	negs	r3, r2
 8007a46:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a48:	2300      	movs	r3, #0
 8007a4a:	9314      	str	r3, [sp, #80]	@ 0x50
 8007a4c:	e7c5      	b.n	80079da <_dtoa_r+0x1c2>
 8007a4e:	2301      	movs	r3, #1
 8007a50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007a52:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a54:	4694      	mov	ip, r2
 8007a56:	9b04      	ldr	r3, [sp, #16]
 8007a58:	4463      	add	r3, ip
 8007a5a:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a5c:	3301      	adds	r3, #1
 8007a5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	dc08      	bgt.n	8007a76 <_dtoa_r+0x25e>
 8007a64:	2301      	movs	r3, #1
 8007a66:	e006      	b.n	8007a76 <_dtoa_r+0x25e>
 8007a68:	2301      	movs	r3, #1
 8007a6a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a6c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	dd28      	ble.n	8007ac4 <_dtoa_r+0x2ac>
 8007a72:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a76:	9a03      	ldr	r2, [sp, #12]
 8007a78:	2100      	movs	r1, #0
 8007a7a:	69d0      	ldr	r0, [r2, #28]
 8007a7c:	2204      	movs	r2, #4
 8007a7e:	0015      	movs	r5, r2
 8007a80:	3514      	adds	r5, #20
 8007a82:	429d      	cmp	r5, r3
 8007a84:	d923      	bls.n	8007ace <_dtoa_r+0x2b6>
 8007a86:	6041      	str	r1, [r0, #4]
 8007a88:	9803      	ldr	r0, [sp, #12]
 8007a8a:	f000 fdbb 	bl	8008604 <_Balloc>
 8007a8e:	9008      	str	r0, [sp, #32]
 8007a90:	2800      	cmp	r0, #0
 8007a92:	d11f      	bne.n	8007ad4 <_dtoa_r+0x2bc>
 8007a94:	21b0      	movs	r1, #176	@ 0xb0
 8007a96:	4b46      	ldr	r3, [pc, #280]	@ (8007bb0 <_dtoa_r+0x398>)
 8007a98:	4831      	ldr	r0, [pc, #196]	@ (8007b60 <_dtoa_r+0x348>)
 8007a9a:	9a08      	ldr	r2, [sp, #32]
 8007a9c:	31ff      	adds	r1, #255	@ 0xff
 8007a9e:	e6d0      	b.n	8007842 <_dtoa_r+0x2a>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	e7e2      	b.n	8007a6a <_dtoa_r+0x252>
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	e7d3      	b.n	8007a50 <_dtoa_r+0x238>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	9410      	str	r4, [sp, #64]	@ 0x40
 8007aac:	9322      	str	r3, [sp, #136]	@ 0x88
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	930e      	str	r3, [sp, #56]	@ 0x38
 8007ab4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ab6:	3313      	adds	r3, #19
 8007ab8:	9223      	str	r2, [sp, #140]	@ 0x8c
 8007aba:	e7dc      	b.n	8007a76 <_dtoa_r+0x25e>
 8007abc:	2301      	movs	r3, #1
 8007abe:	9310      	str	r3, [sp, #64]	@ 0x40
 8007ac0:	3b02      	subs	r3, #2
 8007ac2:	e7f5      	b.n	8007ab0 <_dtoa_r+0x298>
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	001a      	movs	r2, r3
 8007ac8:	930e      	str	r3, [sp, #56]	@ 0x38
 8007aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8007acc:	e7f4      	b.n	8007ab8 <_dtoa_r+0x2a0>
 8007ace:	3101      	adds	r1, #1
 8007ad0:	0052      	lsls	r2, r2, #1
 8007ad2:	e7d4      	b.n	8007a7e <_dtoa_r+0x266>
 8007ad4:	9b03      	ldr	r3, [sp, #12]
 8007ad6:	9a08      	ldr	r2, [sp, #32]
 8007ad8:	69db      	ldr	r3, [r3, #28]
 8007ada:	601a      	str	r2, [r3, #0]
 8007adc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ade:	2b0e      	cmp	r3, #14
 8007ae0:	d900      	bls.n	8007ae4 <_dtoa_r+0x2cc>
 8007ae2:	e0d6      	b.n	8007c92 <_dtoa_r+0x47a>
 8007ae4:	2c00      	cmp	r4, #0
 8007ae6:	d100      	bne.n	8007aea <_dtoa_r+0x2d2>
 8007ae8:	e0d3      	b.n	8007c92 <_dtoa_r+0x47a>
 8007aea:	9b04      	ldr	r3, [sp, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	dd63      	ble.n	8007bb8 <_dtoa_r+0x3a0>
 8007af0:	210f      	movs	r1, #15
 8007af2:	9a04      	ldr	r2, [sp, #16]
 8007af4:	4b2a      	ldr	r3, [pc, #168]	@ (8007ba0 <_dtoa_r+0x388>)
 8007af6:	400a      	ands	r2, r1
 8007af8:	00d2      	lsls	r2, r2, #3
 8007afa:	189b      	adds	r3, r3, r2
 8007afc:	681e      	ldr	r6, [r3, #0]
 8007afe:	685f      	ldr	r7, [r3, #4]
 8007b00:	9b04      	ldr	r3, [sp, #16]
 8007b02:	2402      	movs	r4, #2
 8007b04:	111d      	asrs	r5, r3, #4
 8007b06:	05db      	lsls	r3, r3, #23
 8007b08:	d50a      	bpl.n	8007b20 <_dtoa_r+0x308>
 8007b0a:	4b2a      	ldr	r3, [pc, #168]	@ (8007bb4 <_dtoa_r+0x39c>)
 8007b0c:	400d      	ands	r5, r1
 8007b0e:	6a1a      	ldr	r2, [r3, #32]
 8007b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b12:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007b14:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007b16:	f7f9 f9e5 	bl	8000ee4 <__aeabi_ddiv>
 8007b1a:	900a      	str	r0, [sp, #40]	@ 0x28
 8007b1c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007b1e:	3401      	adds	r4, #1
 8007b20:	4b24      	ldr	r3, [pc, #144]	@ (8007bb4 <_dtoa_r+0x39c>)
 8007b22:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b24:	2d00      	cmp	r5, #0
 8007b26:	d108      	bne.n	8007b3a <_dtoa_r+0x322>
 8007b28:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007b2a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b2c:	0032      	movs	r2, r6
 8007b2e:	003b      	movs	r3, r7
 8007b30:	f7f9 f9d8 	bl	8000ee4 <__aeabi_ddiv>
 8007b34:	900a      	str	r0, [sp, #40]	@ 0x28
 8007b36:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007b38:	e059      	b.n	8007bee <_dtoa_r+0x3d6>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	421d      	tst	r5, r3
 8007b3e:	d009      	beq.n	8007b54 <_dtoa_r+0x33c>
 8007b40:	18e4      	adds	r4, r4, r3
 8007b42:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b44:	0030      	movs	r0, r6
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	0039      	movs	r1, r7
 8007b4c:	f7f9 fe04 	bl	8001758 <__aeabi_dmul>
 8007b50:	0006      	movs	r6, r0
 8007b52:	000f      	movs	r7, r1
 8007b54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b56:	106d      	asrs	r5, r5, #1
 8007b58:	3308      	adds	r3, #8
 8007b5a:	e7e2      	b.n	8007b22 <_dtoa_r+0x30a>
 8007b5c:	0800b8a0 	.word	0x0800b8a0
 8007b60:	0800b8b7 	.word	0x0800b8b7
 8007b64:	7ff00000 	.word	0x7ff00000
 8007b68:	0000270f 	.word	0x0000270f
 8007b6c:	0800b89c 	.word	0x0800b89c
 8007b70:	0800b89f 	.word	0x0800b89f
 8007b74:	0800b9a3 	.word	0x0800b9a3
 8007b78:	0800b9a2 	.word	0x0800b9a2
 8007b7c:	3ff00000 	.word	0x3ff00000
 8007b80:	fffffc01 	.word	0xfffffc01
 8007b84:	3ff80000 	.word	0x3ff80000
 8007b88:	636f4361 	.word	0x636f4361
 8007b8c:	3fd287a7 	.word	0x3fd287a7
 8007b90:	8b60c8b3 	.word	0x8b60c8b3
 8007b94:	3fc68a28 	.word	0x3fc68a28
 8007b98:	509f79fb 	.word	0x509f79fb
 8007b9c:	3fd34413 	.word	0x3fd34413
 8007ba0:	0800ba80 	.word	0x0800ba80
 8007ba4:	00000432 	.word	0x00000432
 8007ba8:	00000412 	.word	0x00000412
 8007bac:	fe100000 	.word	0xfe100000
 8007bb0:	0800b90f 	.word	0x0800b90f
 8007bb4:	0800ba58 	.word	0x0800ba58
 8007bb8:	9b04      	ldr	r3, [sp, #16]
 8007bba:	2402      	movs	r4, #2
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d016      	beq.n	8007bee <_dtoa_r+0x3d6>
 8007bc0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007bc2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007bc4:	220f      	movs	r2, #15
 8007bc6:	425d      	negs	r5, r3
 8007bc8:	402a      	ands	r2, r5
 8007bca:	4bd5      	ldr	r3, [pc, #852]	@ (8007f20 <_dtoa_r+0x708>)
 8007bcc:	00d2      	lsls	r2, r2, #3
 8007bce:	189b      	adds	r3, r3, r2
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	f7f9 fdc0 	bl	8001758 <__aeabi_dmul>
 8007bd8:	2701      	movs	r7, #1
 8007bda:	2300      	movs	r3, #0
 8007bdc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007bde:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007be0:	4ed0      	ldr	r6, [pc, #832]	@ (8007f24 <_dtoa_r+0x70c>)
 8007be2:	112d      	asrs	r5, r5, #4
 8007be4:	2d00      	cmp	r5, #0
 8007be6:	d000      	beq.n	8007bea <_dtoa_r+0x3d2>
 8007be8:	e095      	b.n	8007d16 <_dtoa_r+0x4fe>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1a2      	bne.n	8007b34 <_dtoa_r+0x31c>
 8007bee:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007bf0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007bf2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d100      	bne.n	8007bfa <_dtoa_r+0x3e2>
 8007bf8:	e098      	b.n	8007d2c <_dtoa_r+0x514>
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	0030      	movs	r0, r6
 8007bfe:	0039      	movs	r1, r7
 8007c00:	4bc9      	ldr	r3, [pc, #804]	@ (8007f28 <_dtoa_r+0x710>)
 8007c02:	f7f8 fc27 	bl	8000454 <__aeabi_dcmplt>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	d100      	bne.n	8007c0c <_dtoa_r+0x3f4>
 8007c0a:	e08f      	b.n	8007d2c <_dtoa_r+0x514>
 8007c0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d100      	bne.n	8007c14 <_dtoa_r+0x3fc>
 8007c12:	e08b      	b.n	8007d2c <_dtoa_r+0x514>
 8007c14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	dd37      	ble.n	8007c8a <_dtoa_r+0x472>
 8007c1a:	9b04      	ldr	r3, [sp, #16]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	930c      	str	r3, [sp, #48]	@ 0x30
 8007c22:	0030      	movs	r0, r6
 8007c24:	4bc1      	ldr	r3, [pc, #772]	@ (8007f2c <_dtoa_r+0x714>)
 8007c26:	0039      	movs	r1, r7
 8007c28:	f7f9 fd96 	bl	8001758 <__aeabi_dmul>
 8007c2c:	900a      	str	r0, [sp, #40]	@ 0x28
 8007c2e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007c30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c32:	3401      	adds	r4, #1
 8007c34:	0020      	movs	r0, r4
 8007c36:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c38:	f7fa fcdc 	bl	80025f4 <__aeabi_i2d>
 8007c3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c40:	f7f9 fd8a 	bl	8001758 <__aeabi_dmul>
 8007c44:	4bba      	ldr	r3, [pc, #744]	@ (8007f30 <_dtoa_r+0x718>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	f7f8 fd86 	bl	8000758 <__aeabi_dadd>
 8007c4c:	4bb9      	ldr	r3, [pc, #740]	@ (8007f34 <_dtoa_r+0x71c>)
 8007c4e:	0006      	movs	r6, r0
 8007c50:	18cf      	adds	r7, r1, r3
 8007c52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d16d      	bne.n	8007d34 <_dtoa_r+0x51c>
 8007c58:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c5a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	4bb6      	ldr	r3, [pc, #728]	@ (8007f38 <_dtoa_r+0x720>)
 8007c60:	f7fa f860 	bl	8001d24 <__aeabi_dsub>
 8007c64:	0032      	movs	r2, r6
 8007c66:	003b      	movs	r3, r7
 8007c68:	0004      	movs	r4, r0
 8007c6a:	000d      	movs	r5, r1
 8007c6c:	f7f8 fc06 	bl	800047c <__aeabi_dcmpgt>
 8007c70:	2800      	cmp	r0, #0
 8007c72:	d000      	beq.n	8007c76 <_dtoa_r+0x45e>
 8007c74:	e2b6      	b.n	80081e4 <_dtoa_r+0x9cc>
 8007c76:	2180      	movs	r1, #128	@ 0x80
 8007c78:	0609      	lsls	r1, r1, #24
 8007c7a:	187b      	adds	r3, r7, r1
 8007c7c:	0032      	movs	r2, r6
 8007c7e:	0020      	movs	r0, r4
 8007c80:	0029      	movs	r1, r5
 8007c82:	f7f8 fbe7 	bl	8000454 <__aeabi_dcmplt>
 8007c86:	2800      	cmp	r0, #0
 8007c88:	d128      	bne.n	8007cdc <_dtoa_r+0x4c4>
 8007c8a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c8c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007c8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c90:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007c92:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	da00      	bge.n	8007c9a <_dtoa_r+0x482>
 8007c98:	e174      	b.n	8007f84 <_dtoa_r+0x76c>
 8007c9a:	9a04      	ldr	r2, [sp, #16]
 8007c9c:	2a0e      	cmp	r2, #14
 8007c9e:	dd00      	ble.n	8007ca2 <_dtoa_r+0x48a>
 8007ca0:	e170      	b.n	8007f84 <_dtoa_r+0x76c>
 8007ca2:	4b9f      	ldr	r3, [pc, #636]	@ (8007f20 <_dtoa_r+0x708>)
 8007ca4:	00d2      	lsls	r2, r2, #3
 8007ca6:	189b      	adds	r3, r3, r2
 8007ca8:	685c      	ldr	r4, [r3, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	9306      	str	r3, [sp, #24]
 8007cae:	9407      	str	r4, [sp, #28]
 8007cb0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	db00      	blt.n	8007cb8 <_dtoa_r+0x4a0>
 8007cb6:	e0e7      	b.n	8007e88 <_dtoa_r+0x670>
 8007cb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	dd00      	ble.n	8007cc0 <_dtoa_r+0x4a8>
 8007cbe:	e0e3      	b.n	8007e88 <_dtoa_r+0x670>
 8007cc0:	d10c      	bne.n	8007cdc <_dtoa_r+0x4c4>
 8007cc2:	9806      	ldr	r0, [sp, #24]
 8007cc4:	9907      	ldr	r1, [sp, #28]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	4b9b      	ldr	r3, [pc, #620]	@ (8007f38 <_dtoa_r+0x720>)
 8007cca:	f7f9 fd45 	bl	8001758 <__aeabi_dmul>
 8007cce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cd2:	f7f8 fbdd 	bl	8000490 <__aeabi_dcmpge>
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	d100      	bne.n	8007cdc <_dtoa_r+0x4c4>
 8007cda:	e286      	b.n	80081ea <_dtoa_r+0x9d2>
 8007cdc:	2600      	movs	r6, #0
 8007cde:	0037      	movs	r7, r6
 8007ce0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ce2:	9c08      	ldr	r4, [sp, #32]
 8007ce4:	43db      	mvns	r3, r3
 8007ce6:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ce8:	9704      	str	r7, [sp, #16]
 8007cea:	2700      	movs	r7, #0
 8007cec:	0031      	movs	r1, r6
 8007cee:	9803      	ldr	r0, [sp, #12]
 8007cf0:	f000 fccc 	bl	800868c <_Bfree>
 8007cf4:	9b04      	ldr	r3, [sp, #16]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d100      	bne.n	8007cfc <_dtoa_r+0x4e4>
 8007cfa:	e0bb      	b.n	8007e74 <_dtoa_r+0x65c>
 8007cfc:	2f00      	cmp	r7, #0
 8007cfe:	d005      	beq.n	8007d0c <_dtoa_r+0x4f4>
 8007d00:	429f      	cmp	r7, r3
 8007d02:	d003      	beq.n	8007d0c <_dtoa_r+0x4f4>
 8007d04:	0039      	movs	r1, r7
 8007d06:	9803      	ldr	r0, [sp, #12]
 8007d08:	f000 fcc0 	bl	800868c <_Bfree>
 8007d0c:	9904      	ldr	r1, [sp, #16]
 8007d0e:	9803      	ldr	r0, [sp, #12]
 8007d10:	f000 fcbc 	bl	800868c <_Bfree>
 8007d14:	e0ae      	b.n	8007e74 <_dtoa_r+0x65c>
 8007d16:	423d      	tst	r5, r7
 8007d18:	d005      	beq.n	8007d26 <_dtoa_r+0x50e>
 8007d1a:	6832      	ldr	r2, [r6, #0]
 8007d1c:	6873      	ldr	r3, [r6, #4]
 8007d1e:	f7f9 fd1b 	bl	8001758 <__aeabi_dmul>
 8007d22:	003b      	movs	r3, r7
 8007d24:	3401      	adds	r4, #1
 8007d26:	106d      	asrs	r5, r5, #1
 8007d28:	3608      	adds	r6, #8
 8007d2a:	e75b      	b.n	8007be4 <_dtoa_r+0x3cc>
 8007d2c:	9b04      	ldr	r3, [sp, #16]
 8007d2e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d32:	e77f      	b.n	8007c34 <_dtoa_r+0x41c>
 8007d34:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d36:	4b7a      	ldr	r3, [pc, #488]	@ (8007f20 <_dtoa_r+0x708>)
 8007d38:	3a01      	subs	r2, #1
 8007d3a:	00d2      	lsls	r2, r2, #3
 8007d3c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007d3e:	189b      	adds	r3, r3, r2
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	2900      	cmp	r1, #0
 8007d46:	d04c      	beq.n	8007de2 <_dtoa_r+0x5ca>
 8007d48:	2000      	movs	r0, #0
 8007d4a:	497c      	ldr	r1, [pc, #496]	@ (8007f3c <_dtoa_r+0x724>)
 8007d4c:	f7f9 f8ca 	bl	8000ee4 <__aeabi_ddiv>
 8007d50:	0032      	movs	r2, r6
 8007d52:	003b      	movs	r3, r7
 8007d54:	f7f9 ffe6 	bl	8001d24 <__aeabi_dsub>
 8007d58:	9a08      	ldr	r2, [sp, #32]
 8007d5a:	0006      	movs	r6, r0
 8007d5c:	4694      	mov	ip, r2
 8007d5e:	000f      	movs	r7, r1
 8007d60:	9b08      	ldr	r3, [sp, #32]
 8007d62:	9316      	str	r3, [sp, #88]	@ 0x58
 8007d64:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007d66:	4463      	add	r3, ip
 8007d68:	9311      	str	r3, [sp, #68]	@ 0x44
 8007d6a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d6e:	f7fa fc05 	bl	800257c <__aeabi_d2iz>
 8007d72:	0005      	movs	r5, r0
 8007d74:	f7fa fc3e 	bl	80025f4 <__aeabi_i2d>
 8007d78:	0002      	movs	r2, r0
 8007d7a:	000b      	movs	r3, r1
 8007d7c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d7e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d80:	f7f9 ffd0 	bl	8001d24 <__aeabi_dsub>
 8007d84:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007d86:	3530      	adds	r5, #48	@ 0x30
 8007d88:	1c5c      	adds	r4, r3, #1
 8007d8a:	701d      	strb	r5, [r3, #0]
 8007d8c:	0032      	movs	r2, r6
 8007d8e:	003b      	movs	r3, r7
 8007d90:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d92:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007d94:	f7f8 fb5e 	bl	8000454 <__aeabi_dcmplt>
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	d16b      	bne.n	8007e74 <_dtoa_r+0x65c>
 8007d9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007da0:	2000      	movs	r0, #0
 8007da2:	4961      	ldr	r1, [pc, #388]	@ (8007f28 <_dtoa_r+0x710>)
 8007da4:	f7f9 ffbe 	bl	8001d24 <__aeabi_dsub>
 8007da8:	0032      	movs	r2, r6
 8007daa:	003b      	movs	r3, r7
 8007dac:	f7f8 fb52 	bl	8000454 <__aeabi_dcmplt>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	d000      	beq.n	8007db6 <_dtoa_r+0x59e>
 8007db4:	e0c6      	b.n	8007f44 <_dtoa_r+0x72c>
 8007db6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007db8:	42a3      	cmp	r3, r4
 8007dba:	d100      	bne.n	8007dbe <_dtoa_r+0x5a6>
 8007dbc:	e765      	b.n	8007c8a <_dtoa_r+0x472>
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	0030      	movs	r0, r6
 8007dc2:	0039      	movs	r1, r7
 8007dc4:	4b59      	ldr	r3, [pc, #356]	@ (8007f2c <_dtoa_r+0x714>)
 8007dc6:	f7f9 fcc7 	bl	8001758 <__aeabi_dmul>
 8007dca:	2200      	movs	r2, #0
 8007dcc:	0006      	movs	r6, r0
 8007dce:	000f      	movs	r7, r1
 8007dd0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007dd2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dd4:	4b55      	ldr	r3, [pc, #340]	@ (8007f2c <_dtoa_r+0x714>)
 8007dd6:	f7f9 fcbf 	bl	8001758 <__aeabi_dmul>
 8007dda:	9416      	str	r4, [sp, #88]	@ 0x58
 8007ddc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007dde:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007de0:	e7c3      	b.n	8007d6a <_dtoa_r+0x552>
 8007de2:	0030      	movs	r0, r6
 8007de4:	0039      	movs	r1, r7
 8007de6:	f7f9 fcb7 	bl	8001758 <__aeabi_dmul>
 8007dea:	9d08      	ldr	r5, [sp, #32]
 8007dec:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007dee:	002b      	movs	r3, r5
 8007df0:	4694      	mov	ip, r2
 8007df2:	9016      	str	r0, [sp, #88]	@ 0x58
 8007df4:	9117      	str	r1, [sp, #92]	@ 0x5c
 8007df6:	4463      	add	r3, ip
 8007df8:	9319      	str	r3, [sp, #100]	@ 0x64
 8007dfa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007dfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dfe:	f7fa fbbd 	bl	800257c <__aeabi_d2iz>
 8007e02:	0004      	movs	r4, r0
 8007e04:	f7fa fbf6 	bl	80025f4 <__aeabi_i2d>
 8007e08:	000b      	movs	r3, r1
 8007e0a:	0002      	movs	r2, r0
 8007e0c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007e0e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007e10:	f7f9 ff88 	bl	8001d24 <__aeabi_dsub>
 8007e14:	3430      	adds	r4, #48	@ 0x30
 8007e16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e18:	702c      	strb	r4, [r5, #0]
 8007e1a:	3501      	adds	r5, #1
 8007e1c:	0006      	movs	r6, r0
 8007e1e:	000f      	movs	r7, r1
 8007e20:	42ab      	cmp	r3, r5
 8007e22:	d12a      	bne.n	8007e7a <_dtoa_r+0x662>
 8007e24:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8007e26:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8007e28:	9b08      	ldr	r3, [sp, #32]
 8007e2a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8007e2c:	469c      	mov	ip, r3
 8007e2e:	2200      	movs	r2, #0
 8007e30:	4b42      	ldr	r3, [pc, #264]	@ (8007f3c <_dtoa_r+0x724>)
 8007e32:	4464      	add	r4, ip
 8007e34:	f7f8 fc90 	bl	8000758 <__aeabi_dadd>
 8007e38:	0002      	movs	r2, r0
 8007e3a:	000b      	movs	r3, r1
 8007e3c:	0030      	movs	r0, r6
 8007e3e:	0039      	movs	r1, r7
 8007e40:	f7f8 fb1c 	bl	800047c <__aeabi_dcmpgt>
 8007e44:	2800      	cmp	r0, #0
 8007e46:	d000      	beq.n	8007e4a <_dtoa_r+0x632>
 8007e48:	e07c      	b.n	8007f44 <_dtoa_r+0x72c>
 8007e4a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007e4c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007e4e:	2000      	movs	r0, #0
 8007e50:	493a      	ldr	r1, [pc, #232]	@ (8007f3c <_dtoa_r+0x724>)
 8007e52:	f7f9 ff67 	bl	8001d24 <__aeabi_dsub>
 8007e56:	0002      	movs	r2, r0
 8007e58:	000b      	movs	r3, r1
 8007e5a:	0030      	movs	r0, r6
 8007e5c:	0039      	movs	r1, r7
 8007e5e:	f7f8 faf9 	bl	8000454 <__aeabi_dcmplt>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	d100      	bne.n	8007e68 <_dtoa_r+0x650>
 8007e66:	e710      	b.n	8007c8a <_dtoa_r+0x472>
 8007e68:	0023      	movs	r3, r4
 8007e6a:	3c01      	subs	r4, #1
 8007e6c:	7822      	ldrb	r2, [r4, #0]
 8007e6e:	2a30      	cmp	r2, #48	@ 0x30
 8007e70:	d0fa      	beq.n	8007e68 <_dtoa_r+0x650>
 8007e72:	001c      	movs	r4, r3
 8007e74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e76:	9304      	str	r3, [sp, #16]
 8007e78:	e042      	b.n	8007f00 <_dtoa_r+0x6e8>
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8007f2c <_dtoa_r+0x714>)
 8007e7e:	f7f9 fc6b 	bl	8001758 <__aeabi_dmul>
 8007e82:	900a      	str	r0, [sp, #40]	@ 0x28
 8007e84:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007e86:	e7b8      	b.n	8007dfa <_dtoa_r+0x5e2>
 8007e88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e8a:	9d08      	ldr	r5, [sp, #32]
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	195b      	adds	r3, r3, r5
 8007e90:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007e92:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007e94:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e96:	9a06      	ldr	r2, [sp, #24]
 8007e98:	9b07      	ldr	r3, [sp, #28]
 8007e9a:	0030      	movs	r0, r6
 8007e9c:	0039      	movs	r1, r7
 8007e9e:	f7f9 f821 	bl	8000ee4 <__aeabi_ddiv>
 8007ea2:	f7fa fb6b 	bl	800257c <__aeabi_d2iz>
 8007ea6:	9009      	str	r0, [sp, #36]	@ 0x24
 8007ea8:	f7fa fba4 	bl	80025f4 <__aeabi_i2d>
 8007eac:	9a06      	ldr	r2, [sp, #24]
 8007eae:	9b07      	ldr	r3, [sp, #28]
 8007eb0:	f7f9 fc52 	bl	8001758 <__aeabi_dmul>
 8007eb4:	0002      	movs	r2, r0
 8007eb6:	000b      	movs	r3, r1
 8007eb8:	0030      	movs	r0, r6
 8007eba:	0039      	movs	r1, r7
 8007ebc:	f7f9 ff32 	bl	8001d24 <__aeabi_dsub>
 8007ec0:	002b      	movs	r3, r5
 8007ec2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ec4:	3501      	adds	r5, #1
 8007ec6:	3230      	adds	r2, #48	@ 0x30
 8007ec8:	701a      	strb	r2, [r3, #0]
 8007eca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ecc:	002c      	movs	r4, r5
 8007ece:	429a      	cmp	r2, r3
 8007ed0:	d14b      	bne.n	8007f6a <_dtoa_r+0x752>
 8007ed2:	0002      	movs	r2, r0
 8007ed4:	000b      	movs	r3, r1
 8007ed6:	f7f8 fc3f 	bl	8000758 <__aeabi_dadd>
 8007eda:	9a06      	ldr	r2, [sp, #24]
 8007edc:	9b07      	ldr	r3, [sp, #28]
 8007ede:	0006      	movs	r6, r0
 8007ee0:	000f      	movs	r7, r1
 8007ee2:	f7f8 facb 	bl	800047c <__aeabi_dcmpgt>
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	d12a      	bne.n	8007f40 <_dtoa_r+0x728>
 8007eea:	9a06      	ldr	r2, [sp, #24]
 8007eec:	9b07      	ldr	r3, [sp, #28]
 8007eee:	0030      	movs	r0, r6
 8007ef0:	0039      	movs	r1, r7
 8007ef2:	f7f8 faa9 	bl	8000448 <__aeabi_dcmpeq>
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	d002      	beq.n	8007f00 <_dtoa_r+0x6e8>
 8007efa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007efc:	07dd      	lsls	r5, r3, #31
 8007efe:	d41f      	bmi.n	8007f40 <_dtoa_r+0x728>
 8007f00:	9905      	ldr	r1, [sp, #20]
 8007f02:	9803      	ldr	r0, [sp, #12]
 8007f04:	f000 fbc2 	bl	800868c <_Bfree>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	7023      	strb	r3, [r4, #0]
 8007f0c:	9b04      	ldr	r3, [sp, #16]
 8007f0e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007f10:	3301      	adds	r3, #1
 8007f12:	6013      	str	r3, [r2, #0]
 8007f14:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d100      	bne.n	8007f1c <_dtoa_r+0x704>
 8007f1a:	e4c7      	b.n	80078ac <_dtoa_r+0x94>
 8007f1c:	601c      	str	r4, [r3, #0]
 8007f1e:	e4c5      	b.n	80078ac <_dtoa_r+0x94>
 8007f20:	0800ba80 	.word	0x0800ba80
 8007f24:	0800ba58 	.word	0x0800ba58
 8007f28:	3ff00000 	.word	0x3ff00000
 8007f2c:	40240000 	.word	0x40240000
 8007f30:	401c0000 	.word	0x401c0000
 8007f34:	fcc00000 	.word	0xfcc00000
 8007f38:	40140000 	.word	0x40140000
 8007f3c:	3fe00000 	.word	0x3fe00000
 8007f40:	9b04      	ldr	r3, [sp, #16]
 8007f42:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f44:	0023      	movs	r3, r4
 8007f46:	001c      	movs	r4, r3
 8007f48:	3b01      	subs	r3, #1
 8007f4a:	781a      	ldrb	r2, [r3, #0]
 8007f4c:	2a39      	cmp	r2, #57	@ 0x39
 8007f4e:	d108      	bne.n	8007f62 <_dtoa_r+0x74a>
 8007f50:	9a08      	ldr	r2, [sp, #32]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d1f7      	bne.n	8007f46 <_dtoa_r+0x72e>
 8007f56:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007f58:	9908      	ldr	r1, [sp, #32]
 8007f5a:	3201      	adds	r2, #1
 8007f5c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f5e:	2230      	movs	r2, #48	@ 0x30
 8007f60:	700a      	strb	r2, [r1, #0]
 8007f62:	781a      	ldrb	r2, [r3, #0]
 8007f64:	3201      	adds	r2, #1
 8007f66:	701a      	strb	r2, [r3, #0]
 8007f68:	e784      	b.n	8007e74 <_dtoa_r+0x65c>
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	4bc6      	ldr	r3, [pc, #792]	@ (8008288 <_dtoa_r+0xa70>)
 8007f6e:	f7f9 fbf3 	bl	8001758 <__aeabi_dmul>
 8007f72:	2200      	movs	r2, #0
 8007f74:	2300      	movs	r3, #0
 8007f76:	0006      	movs	r6, r0
 8007f78:	000f      	movs	r7, r1
 8007f7a:	f7f8 fa65 	bl	8000448 <__aeabi_dcmpeq>
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	d089      	beq.n	8007e96 <_dtoa_r+0x67e>
 8007f82:	e7bd      	b.n	8007f00 <_dtoa_r+0x6e8>
 8007f84:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8007f86:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007f88:	9c06      	ldr	r4, [sp, #24]
 8007f8a:	2f00      	cmp	r7, #0
 8007f8c:	d014      	beq.n	8007fb8 <_dtoa_r+0x7a0>
 8007f8e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007f90:	2a01      	cmp	r2, #1
 8007f92:	dd00      	ble.n	8007f96 <_dtoa_r+0x77e>
 8007f94:	e0e4      	b.n	8008160 <_dtoa_r+0x948>
 8007f96:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8007f98:	2a00      	cmp	r2, #0
 8007f9a:	d100      	bne.n	8007f9e <_dtoa_r+0x786>
 8007f9c:	e0da      	b.n	8008154 <_dtoa_r+0x93c>
 8007f9e:	4abb      	ldr	r2, [pc, #748]	@ (800828c <_dtoa_r+0xa74>)
 8007fa0:	189b      	adds	r3, r3, r2
 8007fa2:	9a06      	ldr	r2, [sp, #24]
 8007fa4:	2101      	movs	r1, #1
 8007fa6:	18d2      	adds	r2, r2, r3
 8007fa8:	9206      	str	r2, [sp, #24]
 8007faa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007fac:	9803      	ldr	r0, [sp, #12]
 8007fae:	18d3      	adds	r3, r2, r3
 8007fb0:	930d      	str	r3, [sp, #52]	@ 0x34
 8007fb2:	f000 fc6f 	bl	8008894 <__i2b>
 8007fb6:	0007      	movs	r7, r0
 8007fb8:	2c00      	cmp	r4, #0
 8007fba:	d00e      	beq.n	8007fda <_dtoa_r+0x7c2>
 8007fbc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	dd0b      	ble.n	8007fda <_dtoa_r+0x7c2>
 8007fc2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007fc4:	0023      	movs	r3, r4
 8007fc6:	4294      	cmp	r4, r2
 8007fc8:	dd00      	ble.n	8007fcc <_dtoa_r+0x7b4>
 8007fca:	0013      	movs	r3, r2
 8007fcc:	9a06      	ldr	r2, [sp, #24]
 8007fce:	1ae4      	subs	r4, r4, r3
 8007fd0:	1ad2      	subs	r2, r2, r3
 8007fd2:	9206      	str	r2, [sp, #24]
 8007fd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	930d      	str	r3, [sp, #52]	@ 0x34
 8007fda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d021      	beq.n	8008024 <_dtoa_r+0x80c>
 8007fe0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d100      	bne.n	8007fe8 <_dtoa_r+0x7d0>
 8007fe6:	e0d3      	b.n	8008190 <_dtoa_r+0x978>
 8007fe8:	9e05      	ldr	r6, [sp, #20]
 8007fea:	2d00      	cmp	r5, #0
 8007fec:	d014      	beq.n	8008018 <_dtoa_r+0x800>
 8007fee:	0039      	movs	r1, r7
 8007ff0:	002a      	movs	r2, r5
 8007ff2:	9803      	ldr	r0, [sp, #12]
 8007ff4:	f000 fd10 	bl	8008a18 <__pow5mult>
 8007ff8:	9a05      	ldr	r2, [sp, #20]
 8007ffa:	0001      	movs	r1, r0
 8007ffc:	0007      	movs	r7, r0
 8007ffe:	9803      	ldr	r0, [sp, #12]
 8008000:	f000 fc60 	bl	80088c4 <__multiply>
 8008004:	0006      	movs	r6, r0
 8008006:	9905      	ldr	r1, [sp, #20]
 8008008:	9803      	ldr	r0, [sp, #12]
 800800a:	f000 fb3f 	bl	800868c <_Bfree>
 800800e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008010:	9605      	str	r6, [sp, #20]
 8008012:	1b5b      	subs	r3, r3, r5
 8008014:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008016:	d005      	beq.n	8008024 <_dtoa_r+0x80c>
 8008018:	0031      	movs	r1, r6
 800801a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800801c:	9803      	ldr	r0, [sp, #12]
 800801e:	f000 fcfb 	bl	8008a18 <__pow5mult>
 8008022:	9005      	str	r0, [sp, #20]
 8008024:	2101      	movs	r1, #1
 8008026:	9803      	ldr	r0, [sp, #12]
 8008028:	f000 fc34 	bl	8008894 <__i2b>
 800802c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800802e:	0006      	movs	r6, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d100      	bne.n	8008036 <_dtoa_r+0x81e>
 8008034:	e1bc      	b.n	80083b0 <_dtoa_r+0xb98>
 8008036:	001a      	movs	r2, r3
 8008038:	0001      	movs	r1, r0
 800803a:	9803      	ldr	r0, [sp, #12]
 800803c:	f000 fcec 	bl	8008a18 <__pow5mult>
 8008040:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008042:	0006      	movs	r6, r0
 8008044:	2500      	movs	r5, #0
 8008046:	2b01      	cmp	r3, #1
 8008048:	dc16      	bgt.n	8008078 <_dtoa_r+0x860>
 800804a:	2500      	movs	r5, #0
 800804c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800804e:	42ab      	cmp	r3, r5
 8008050:	d10e      	bne.n	8008070 <_dtoa_r+0x858>
 8008052:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008054:	031b      	lsls	r3, r3, #12
 8008056:	42ab      	cmp	r3, r5
 8008058:	d10a      	bne.n	8008070 <_dtoa_r+0x858>
 800805a:	4b8d      	ldr	r3, [pc, #564]	@ (8008290 <_dtoa_r+0xa78>)
 800805c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800805e:	4213      	tst	r3, r2
 8008060:	d006      	beq.n	8008070 <_dtoa_r+0x858>
 8008062:	9b06      	ldr	r3, [sp, #24]
 8008064:	3501      	adds	r5, #1
 8008066:	3301      	adds	r3, #1
 8008068:	9306      	str	r3, [sp, #24]
 800806a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800806c:	3301      	adds	r3, #1
 800806e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008070:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008072:	2001      	movs	r0, #1
 8008074:	2b00      	cmp	r3, #0
 8008076:	d008      	beq.n	800808a <_dtoa_r+0x872>
 8008078:	6933      	ldr	r3, [r6, #16]
 800807a:	3303      	adds	r3, #3
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	18f3      	adds	r3, r6, r3
 8008080:	6858      	ldr	r0, [r3, #4]
 8008082:	f000 fbb7 	bl	80087f4 <__hi0bits>
 8008086:	2320      	movs	r3, #32
 8008088:	1a18      	subs	r0, r3, r0
 800808a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800808c:	1818      	adds	r0, r3, r0
 800808e:	0002      	movs	r2, r0
 8008090:	231f      	movs	r3, #31
 8008092:	401a      	ands	r2, r3
 8008094:	4218      	tst	r0, r3
 8008096:	d100      	bne.n	800809a <_dtoa_r+0x882>
 8008098:	e081      	b.n	800819e <_dtoa_r+0x986>
 800809a:	3301      	adds	r3, #1
 800809c:	1a9b      	subs	r3, r3, r2
 800809e:	2b04      	cmp	r3, #4
 80080a0:	dd79      	ble.n	8008196 <_dtoa_r+0x97e>
 80080a2:	231c      	movs	r3, #28
 80080a4:	1a9b      	subs	r3, r3, r2
 80080a6:	9a06      	ldr	r2, [sp, #24]
 80080a8:	18e4      	adds	r4, r4, r3
 80080aa:	18d2      	adds	r2, r2, r3
 80080ac:	9206      	str	r2, [sp, #24]
 80080ae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80080b0:	18d3      	adds	r3, r2, r3
 80080b2:	930d      	str	r3, [sp, #52]	@ 0x34
 80080b4:	9b06      	ldr	r3, [sp, #24]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	dd05      	ble.n	80080c6 <_dtoa_r+0x8ae>
 80080ba:	001a      	movs	r2, r3
 80080bc:	9905      	ldr	r1, [sp, #20]
 80080be:	9803      	ldr	r0, [sp, #12]
 80080c0:	f000 fd06 	bl	8008ad0 <__lshift>
 80080c4:	9005      	str	r0, [sp, #20]
 80080c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	dd05      	ble.n	80080d8 <_dtoa_r+0x8c0>
 80080cc:	0031      	movs	r1, r6
 80080ce:	001a      	movs	r2, r3
 80080d0:	9803      	ldr	r0, [sp, #12]
 80080d2:	f000 fcfd 	bl	8008ad0 <__lshift>
 80080d6:	0006      	movs	r6, r0
 80080d8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d061      	beq.n	80081a2 <_dtoa_r+0x98a>
 80080de:	0031      	movs	r1, r6
 80080e0:	9805      	ldr	r0, [sp, #20]
 80080e2:	f000 fd61 	bl	8008ba8 <__mcmp>
 80080e6:	2800      	cmp	r0, #0
 80080e8:	da5b      	bge.n	80081a2 <_dtoa_r+0x98a>
 80080ea:	9b04      	ldr	r3, [sp, #16]
 80080ec:	220a      	movs	r2, #10
 80080ee:	3b01      	subs	r3, #1
 80080f0:	930c      	str	r3, [sp, #48]	@ 0x30
 80080f2:	9905      	ldr	r1, [sp, #20]
 80080f4:	2300      	movs	r3, #0
 80080f6:	9803      	ldr	r0, [sp, #12]
 80080f8:	f000 faec 	bl	80086d4 <__multadd>
 80080fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80080fe:	9005      	str	r0, [sp, #20]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d100      	bne.n	8008106 <_dtoa_r+0x8ee>
 8008104:	e15b      	b.n	80083be <_dtoa_r+0xba6>
 8008106:	2300      	movs	r3, #0
 8008108:	0039      	movs	r1, r7
 800810a:	220a      	movs	r2, #10
 800810c:	9803      	ldr	r0, [sp, #12]
 800810e:	f000 fae1 	bl	80086d4 <__multadd>
 8008112:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008114:	0007      	movs	r7, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	dc4d      	bgt.n	80081b6 <_dtoa_r+0x99e>
 800811a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800811c:	2b02      	cmp	r3, #2
 800811e:	dd46      	ble.n	80081ae <_dtoa_r+0x996>
 8008120:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008122:	2b00      	cmp	r3, #0
 8008124:	d000      	beq.n	8008128 <_dtoa_r+0x910>
 8008126:	e5db      	b.n	8007ce0 <_dtoa_r+0x4c8>
 8008128:	0031      	movs	r1, r6
 800812a:	2205      	movs	r2, #5
 800812c:	9803      	ldr	r0, [sp, #12]
 800812e:	f000 fad1 	bl	80086d4 <__multadd>
 8008132:	0006      	movs	r6, r0
 8008134:	0001      	movs	r1, r0
 8008136:	9805      	ldr	r0, [sp, #20]
 8008138:	f000 fd36 	bl	8008ba8 <__mcmp>
 800813c:	2800      	cmp	r0, #0
 800813e:	dc00      	bgt.n	8008142 <_dtoa_r+0x92a>
 8008140:	e5ce      	b.n	8007ce0 <_dtoa_r+0x4c8>
 8008142:	9b08      	ldr	r3, [sp, #32]
 8008144:	9a08      	ldr	r2, [sp, #32]
 8008146:	1c5c      	adds	r4, r3, #1
 8008148:	2331      	movs	r3, #49	@ 0x31
 800814a:	7013      	strb	r3, [r2, #0]
 800814c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800814e:	3301      	adds	r3, #1
 8008150:	930c      	str	r3, [sp, #48]	@ 0x30
 8008152:	e5c9      	b.n	8007ce8 <_dtoa_r+0x4d0>
 8008154:	2336      	movs	r3, #54	@ 0x36
 8008156:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008158:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800815a:	1a9b      	subs	r3, r3, r2
 800815c:	9c06      	ldr	r4, [sp, #24]
 800815e:	e720      	b.n	8007fa2 <_dtoa_r+0x78a>
 8008160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008162:	1e5d      	subs	r5, r3, #1
 8008164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008166:	42ab      	cmp	r3, r5
 8008168:	db08      	blt.n	800817c <_dtoa_r+0x964>
 800816a:	1b5d      	subs	r5, r3, r5
 800816c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800816e:	2b00      	cmp	r3, #0
 8008170:	daf4      	bge.n	800815c <_dtoa_r+0x944>
 8008172:	9b06      	ldr	r3, [sp, #24]
 8008174:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008176:	1a9c      	subs	r4, r3, r2
 8008178:	2300      	movs	r3, #0
 800817a:	e712      	b.n	8007fa2 <_dtoa_r+0x78a>
 800817c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800817e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008180:	1aeb      	subs	r3, r5, r3
 8008182:	18d3      	adds	r3, r2, r3
 8008184:	9314      	str	r3, [sp, #80]	@ 0x50
 8008186:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008188:	9c06      	ldr	r4, [sp, #24]
 800818a:	2500      	movs	r5, #0
 800818c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800818e:	e708      	b.n	8007fa2 <_dtoa_r+0x78a>
 8008190:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008192:	9905      	ldr	r1, [sp, #20]
 8008194:	e742      	b.n	800801c <_dtoa_r+0x804>
 8008196:	2b04      	cmp	r3, #4
 8008198:	d08c      	beq.n	80080b4 <_dtoa_r+0x89c>
 800819a:	331c      	adds	r3, #28
 800819c:	e783      	b.n	80080a6 <_dtoa_r+0x88e>
 800819e:	0013      	movs	r3, r2
 80081a0:	e7fb      	b.n	800819a <_dtoa_r+0x982>
 80081a2:	9b04      	ldr	r3, [sp, #16]
 80081a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80081a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	ddb5      	ble.n	800811a <_dtoa_r+0x902>
 80081ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d100      	bne.n	80081b6 <_dtoa_r+0x99e>
 80081b4:	e107      	b.n	80083c6 <_dtoa_r+0xbae>
 80081b6:	2c00      	cmp	r4, #0
 80081b8:	dd05      	ble.n	80081c6 <_dtoa_r+0x9ae>
 80081ba:	0039      	movs	r1, r7
 80081bc:	0022      	movs	r2, r4
 80081be:	9803      	ldr	r0, [sp, #12]
 80081c0:	f000 fc86 	bl	8008ad0 <__lshift>
 80081c4:	0007      	movs	r7, r0
 80081c6:	9704      	str	r7, [sp, #16]
 80081c8:	2d00      	cmp	r5, #0
 80081ca:	d020      	beq.n	800820e <_dtoa_r+0x9f6>
 80081cc:	6879      	ldr	r1, [r7, #4]
 80081ce:	9803      	ldr	r0, [sp, #12]
 80081d0:	f000 fa18 	bl	8008604 <_Balloc>
 80081d4:	1e04      	subs	r4, r0, #0
 80081d6:	d10c      	bne.n	80081f2 <_dtoa_r+0x9da>
 80081d8:	0022      	movs	r2, r4
 80081da:	4b2e      	ldr	r3, [pc, #184]	@ (8008294 <_dtoa_r+0xa7c>)
 80081dc:	482e      	ldr	r0, [pc, #184]	@ (8008298 <_dtoa_r+0xa80>)
 80081de:	492f      	ldr	r1, [pc, #188]	@ (800829c <_dtoa_r+0xa84>)
 80081e0:	f7ff fb2f 	bl	8007842 <_dtoa_r+0x2a>
 80081e4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80081e6:	0037      	movs	r7, r6
 80081e8:	e7ab      	b.n	8008142 <_dtoa_r+0x92a>
 80081ea:	9b04      	ldr	r3, [sp, #16]
 80081ec:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80081ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80081f0:	e7f9      	b.n	80081e6 <_dtoa_r+0x9ce>
 80081f2:	0039      	movs	r1, r7
 80081f4:	693a      	ldr	r2, [r7, #16]
 80081f6:	310c      	adds	r1, #12
 80081f8:	3202      	adds	r2, #2
 80081fa:	0092      	lsls	r2, r2, #2
 80081fc:	300c      	adds	r0, #12
 80081fe:	f002 fb4b 	bl	800a898 <memcpy>
 8008202:	2201      	movs	r2, #1
 8008204:	0021      	movs	r1, r4
 8008206:	9803      	ldr	r0, [sp, #12]
 8008208:	f000 fc62 	bl	8008ad0 <__lshift>
 800820c:	9004      	str	r0, [sp, #16]
 800820e:	9b08      	ldr	r3, [sp, #32]
 8008210:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008212:	9306      	str	r3, [sp, #24]
 8008214:	3b01      	subs	r3, #1
 8008216:	189b      	adds	r3, r3, r2
 8008218:	2201      	movs	r2, #1
 800821a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800821c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800821e:	4013      	ands	r3, r2
 8008220:	930e      	str	r3, [sp, #56]	@ 0x38
 8008222:	0031      	movs	r1, r6
 8008224:	9805      	ldr	r0, [sp, #20]
 8008226:	f7ff fa71 	bl	800770c <quorem>
 800822a:	0039      	movs	r1, r7
 800822c:	0005      	movs	r5, r0
 800822e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008230:	9805      	ldr	r0, [sp, #20]
 8008232:	f000 fcb9 	bl	8008ba8 <__mcmp>
 8008236:	9a04      	ldr	r2, [sp, #16]
 8008238:	900d      	str	r0, [sp, #52]	@ 0x34
 800823a:	0031      	movs	r1, r6
 800823c:	9803      	ldr	r0, [sp, #12]
 800823e:	f000 fccf 	bl	8008be0 <__mdiff>
 8008242:	2201      	movs	r2, #1
 8008244:	68c3      	ldr	r3, [r0, #12]
 8008246:	0004      	movs	r4, r0
 8008248:	3530      	adds	r5, #48	@ 0x30
 800824a:	9209      	str	r2, [sp, #36]	@ 0x24
 800824c:	2b00      	cmp	r3, #0
 800824e:	d104      	bne.n	800825a <_dtoa_r+0xa42>
 8008250:	0001      	movs	r1, r0
 8008252:	9805      	ldr	r0, [sp, #20]
 8008254:	f000 fca8 	bl	8008ba8 <__mcmp>
 8008258:	9009      	str	r0, [sp, #36]	@ 0x24
 800825a:	0021      	movs	r1, r4
 800825c:	9803      	ldr	r0, [sp, #12]
 800825e:	f000 fa15 	bl	800868c <_Bfree>
 8008262:	9b06      	ldr	r3, [sp, #24]
 8008264:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008266:	1c5c      	adds	r4, r3, #1
 8008268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800826a:	4313      	orrs	r3, r2
 800826c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800826e:	4313      	orrs	r3, r2
 8008270:	d116      	bne.n	80082a0 <_dtoa_r+0xa88>
 8008272:	2d39      	cmp	r5, #57	@ 0x39
 8008274:	d02f      	beq.n	80082d6 <_dtoa_r+0xabe>
 8008276:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008278:	2b00      	cmp	r3, #0
 800827a:	dd01      	ble.n	8008280 <_dtoa_r+0xa68>
 800827c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800827e:	3531      	adds	r5, #49	@ 0x31
 8008280:	9b06      	ldr	r3, [sp, #24]
 8008282:	701d      	strb	r5, [r3, #0]
 8008284:	e532      	b.n	8007cec <_dtoa_r+0x4d4>
 8008286:	46c0      	nop			@ (mov r8, r8)
 8008288:	40240000 	.word	0x40240000
 800828c:	00000433 	.word	0x00000433
 8008290:	7ff00000 	.word	0x7ff00000
 8008294:	0800b90f 	.word	0x0800b90f
 8008298:	0800b8b7 	.word	0x0800b8b7
 800829c:	000002ef 	.word	0x000002ef
 80082a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	db04      	blt.n	80082b0 <_dtoa_r+0xa98>
 80082a6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80082a8:	4313      	orrs	r3, r2
 80082aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082ac:	4313      	orrs	r3, r2
 80082ae:	d11e      	bne.n	80082ee <_dtoa_r+0xad6>
 80082b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	dde4      	ble.n	8008280 <_dtoa_r+0xa68>
 80082b6:	9905      	ldr	r1, [sp, #20]
 80082b8:	2201      	movs	r2, #1
 80082ba:	9803      	ldr	r0, [sp, #12]
 80082bc:	f000 fc08 	bl	8008ad0 <__lshift>
 80082c0:	0031      	movs	r1, r6
 80082c2:	9005      	str	r0, [sp, #20]
 80082c4:	f000 fc70 	bl	8008ba8 <__mcmp>
 80082c8:	2800      	cmp	r0, #0
 80082ca:	dc02      	bgt.n	80082d2 <_dtoa_r+0xaba>
 80082cc:	d1d8      	bne.n	8008280 <_dtoa_r+0xa68>
 80082ce:	07eb      	lsls	r3, r5, #31
 80082d0:	d5d6      	bpl.n	8008280 <_dtoa_r+0xa68>
 80082d2:	2d39      	cmp	r5, #57	@ 0x39
 80082d4:	d1d2      	bne.n	800827c <_dtoa_r+0xa64>
 80082d6:	2339      	movs	r3, #57	@ 0x39
 80082d8:	9a06      	ldr	r2, [sp, #24]
 80082da:	7013      	strb	r3, [r2, #0]
 80082dc:	0023      	movs	r3, r4
 80082de:	001c      	movs	r4, r3
 80082e0:	3b01      	subs	r3, #1
 80082e2:	781a      	ldrb	r2, [r3, #0]
 80082e4:	2a39      	cmp	r2, #57	@ 0x39
 80082e6:	d050      	beq.n	800838a <_dtoa_r+0xb72>
 80082e8:	3201      	adds	r2, #1
 80082ea:	701a      	strb	r2, [r3, #0]
 80082ec:	e4fe      	b.n	8007cec <_dtoa_r+0x4d4>
 80082ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	dd03      	ble.n	80082fc <_dtoa_r+0xae4>
 80082f4:	2d39      	cmp	r5, #57	@ 0x39
 80082f6:	d0ee      	beq.n	80082d6 <_dtoa_r+0xabe>
 80082f8:	3501      	adds	r5, #1
 80082fa:	e7c1      	b.n	8008280 <_dtoa_r+0xa68>
 80082fc:	9b06      	ldr	r3, [sp, #24]
 80082fe:	9a06      	ldr	r2, [sp, #24]
 8008300:	701d      	strb	r5, [r3, #0]
 8008302:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008304:	4293      	cmp	r3, r2
 8008306:	d02b      	beq.n	8008360 <_dtoa_r+0xb48>
 8008308:	2300      	movs	r3, #0
 800830a:	220a      	movs	r2, #10
 800830c:	9905      	ldr	r1, [sp, #20]
 800830e:	9803      	ldr	r0, [sp, #12]
 8008310:	f000 f9e0 	bl	80086d4 <__multadd>
 8008314:	9b04      	ldr	r3, [sp, #16]
 8008316:	9005      	str	r0, [sp, #20]
 8008318:	429f      	cmp	r7, r3
 800831a:	d109      	bne.n	8008330 <_dtoa_r+0xb18>
 800831c:	0039      	movs	r1, r7
 800831e:	2300      	movs	r3, #0
 8008320:	220a      	movs	r2, #10
 8008322:	9803      	ldr	r0, [sp, #12]
 8008324:	f000 f9d6 	bl	80086d4 <__multadd>
 8008328:	0007      	movs	r7, r0
 800832a:	9004      	str	r0, [sp, #16]
 800832c:	9406      	str	r4, [sp, #24]
 800832e:	e778      	b.n	8008222 <_dtoa_r+0xa0a>
 8008330:	0039      	movs	r1, r7
 8008332:	2300      	movs	r3, #0
 8008334:	220a      	movs	r2, #10
 8008336:	9803      	ldr	r0, [sp, #12]
 8008338:	f000 f9cc 	bl	80086d4 <__multadd>
 800833c:	2300      	movs	r3, #0
 800833e:	0007      	movs	r7, r0
 8008340:	220a      	movs	r2, #10
 8008342:	9904      	ldr	r1, [sp, #16]
 8008344:	9803      	ldr	r0, [sp, #12]
 8008346:	f000 f9c5 	bl	80086d4 <__multadd>
 800834a:	9004      	str	r0, [sp, #16]
 800834c:	e7ee      	b.n	800832c <_dtoa_r+0xb14>
 800834e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008350:	2401      	movs	r4, #1
 8008352:	2b00      	cmp	r3, #0
 8008354:	dd00      	ble.n	8008358 <_dtoa_r+0xb40>
 8008356:	001c      	movs	r4, r3
 8008358:	9704      	str	r7, [sp, #16]
 800835a:	2700      	movs	r7, #0
 800835c:	9b08      	ldr	r3, [sp, #32]
 800835e:	191c      	adds	r4, r3, r4
 8008360:	9905      	ldr	r1, [sp, #20]
 8008362:	2201      	movs	r2, #1
 8008364:	9803      	ldr	r0, [sp, #12]
 8008366:	f000 fbb3 	bl	8008ad0 <__lshift>
 800836a:	0031      	movs	r1, r6
 800836c:	9005      	str	r0, [sp, #20]
 800836e:	f000 fc1b 	bl	8008ba8 <__mcmp>
 8008372:	2800      	cmp	r0, #0
 8008374:	dcb2      	bgt.n	80082dc <_dtoa_r+0xac4>
 8008376:	d101      	bne.n	800837c <_dtoa_r+0xb64>
 8008378:	07ed      	lsls	r5, r5, #31
 800837a:	d4af      	bmi.n	80082dc <_dtoa_r+0xac4>
 800837c:	0023      	movs	r3, r4
 800837e:	001c      	movs	r4, r3
 8008380:	3b01      	subs	r3, #1
 8008382:	781a      	ldrb	r2, [r3, #0]
 8008384:	2a30      	cmp	r2, #48	@ 0x30
 8008386:	d0fa      	beq.n	800837e <_dtoa_r+0xb66>
 8008388:	e4b0      	b.n	8007cec <_dtoa_r+0x4d4>
 800838a:	9a08      	ldr	r2, [sp, #32]
 800838c:	429a      	cmp	r2, r3
 800838e:	d1a6      	bne.n	80082de <_dtoa_r+0xac6>
 8008390:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008392:	3301      	adds	r3, #1
 8008394:	930c      	str	r3, [sp, #48]	@ 0x30
 8008396:	2331      	movs	r3, #49	@ 0x31
 8008398:	7013      	strb	r3, [r2, #0]
 800839a:	e4a7      	b.n	8007cec <_dtoa_r+0x4d4>
 800839c:	4b14      	ldr	r3, [pc, #80]	@ (80083f0 <_dtoa_r+0xbd8>)
 800839e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80083a0:	9308      	str	r3, [sp, #32]
 80083a2:	4b14      	ldr	r3, [pc, #80]	@ (80083f4 <_dtoa_r+0xbdc>)
 80083a4:	2a00      	cmp	r2, #0
 80083a6:	d001      	beq.n	80083ac <_dtoa_r+0xb94>
 80083a8:	f7ff fa7e 	bl	80078a8 <_dtoa_r+0x90>
 80083ac:	f7ff fa7e 	bl	80078ac <_dtoa_r+0x94>
 80083b0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	dc00      	bgt.n	80083b8 <_dtoa_r+0xba0>
 80083b6:	e648      	b.n	800804a <_dtoa_r+0x832>
 80083b8:	2001      	movs	r0, #1
 80083ba:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80083bc:	e665      	b.n	800808a <_dtoa_r+0x872>
 80083be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	dc00      	bgt.n	80083c6 <_dtoa_r+0xbae>
 80083c4:	e6a9      	b.n	800811a <_dtoa_r+0x902>
 80083c6:	2400      	movs	r4, #0
 80083c8:	0031      	movs	r1, r6
 80083ca:	9805      	ldr	r0, [sp, #20]
 80083cc:	f7ff f99e 	bl	800770c <quorem>
 80083d0:	9b08      	ldr	r3, [sp, #32]
 80083d2:	3030      	adds	r0, #48	@ 0x30
 80083d4:	5518      	strb	r0, [r3, r4]
 80083d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083d8:	3401      	adds	r4, #1
 80083da:	0005      	movs	r5, r0
 80083dc:	42a3      	cmp	r3, r4
 80083de:	ddb6      	ble.n	800834e <_dtoa_r+0xb36>
 80083e0:	2300      	movs	r3, #0
 80083e2:	220a      	movs	r2, #10
 80083e4:	9905      	ldr	r1, [sp, #20]
 80083e6:	9803      	ldr	r0, [sp, #12]
 80083e8:	f000 f974 	bl	80086d4 <__multadd>
 80083ec:	9005      	str	r0, [sp, #20]
 80083ee:	e7eb      	b.n	80083c8 <_dtoa_r+0xbb0>
 80083f0:	0800b893 	.word	0x0800b893
 80083f4:	0800b89b 	.word	0x0800b89b

080083f8 <_free_r>:
 80083f8:	b570      	push	{r4, r5, r6, lr}
 80083fa:	0005      	movs	r5, r0
 80083fc:	1e0c      	subs	r4, r1, #0
 80083fe:	d010      	beq.n	8008422 <_free_r+0x2a>
 8008400:	3c04      	subs	r4, #4
 8008402:	6823      	ldr	r3, [r4, #0]
 8008404:	2b00      	cmp	r3, #0
 8008406:	da00      	bge.n	800840a <_free_r+0x12>
 8008408:	18e4      	adds	r4, r4, r3
 800840a:	0028      	movs	r0, r5
 800840c:	f000 f8ea 	bl	80085e4 <__malloc_lock>
 8008410:	4a1d      	ldr	r2, [pc, #116]	@ (8008488 <_free_r+0x90>)
 8008412:	6813      	ldr	r3, [r2, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d105      	bne.n	8008424 <_free_r+0x2c>
 8008418:	6063      	str	r3, [r4, #4]
 800841a:	6014      	str	r4, [r2, #0]
 800841c:	0028      	movs	r0, r5
 800841e:	f000 f8e9 	bl	80085f4 <__malloc_unlock>
 8008422:	bd70      	pop	{r4, r5, r6, pc}
 8008424:	42a3      	cmp	r3, r4
 8008426:	d908      	bls.n	800843a <_free_r+0x42>
 8008428:	6820      	ldr	r0, [r4, #0]
 800842a:	1821      	adds	r1, r4, r0
 800842c:	428b      	cmp	r3, r1
 800842e:	d1f3      	bne.n	8008418 <_free_r+0x20>
 8008430:	6819      	ldr	r1, [r3, #0]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	1809      	adds	r1, r1, r0
 8008436:	6021      	str	r1, [r4, #0]
 8008438:	e7ee      	b.n	8008418 <_free_r+0x20>
 800843a:	001a      	movs	r2, r3
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <_free_r+0x4e>
 8008442:	42a3      	cmp	r3, r4
 8008444:	d9f9      	bls.n	800843a <_free_r+0x42>
 8008446:	6811      	ldr	r1, [r2, #0]
 8008448:	1850      	adds	r0, r2, r1
 800844a:	42a0      	cmp	r0, r4
 800844c:	d10b      	bne.n	8008466 <_free_r+0x6e>
 800844e:	6820      	ldr	r0, [r4, #0]
 8008450:	1809      	adds	r1, r1, r0
 8008452:	1850      	adds	r0, r2, r1
 8008454:	6011      	str	r1, [r2, #0]
 8008456:	4283      	cmp	r3, r0
 8008458:	d1e0      	bne.n	800841c <_free_r+0x24>
 800845a:	6818      	ldr	r0, [r3, #0]
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	1841      	adds	r1, r0, r1
 8008460:	6011      	str	r1, [r2, #0]
 8008462:	6053      	str	r3, [r2, #4]
 8008464:	e7da      	b.n	800841c <_free_r+0x24>
 8008466:	42a0      	cmp	r0, r4
 8008468:	d902      	bls.n	8008470 <_free_r+0x78>
 800846a:	230c      	movs	r3, #12
 800846c:	602b      	str	r3, [r5, #0]
 800846e:	e7d5      	b.n	800841c <_free_r+0x24>
 8008470:	6820      	ldr	r0, [r4, #0]
 8008472:	1821      	adds	r1, r4, r0
 8008474:	428b      	cmp	r3, r1
 8008476:	d103      	bne.n	8008480 <_free_r+0x88>
 8008478:	6819      	ldr	r1, [r3, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	1809      	adds	r1, r1, r0
 800847e:	6021      	str	r1, [r4, #0]
 8008480:	6063      	str	r3, [r4, #4]
 8008482:	6054      	str	r4, [r2, #4]
 8008484:	e7ca      	b.n	800841c <_free_r+0x24>
 8008486:	46c0      	nop			@ (mov r8, r8)
 8008488:	2000051c 	.word	0x2000051c

0800848c <malloc>:
 800848c:	b510      	push	{r4, lr}
 800848e:	4b03      	ldr	r3, [pc, #12]	@ (800849c <malloc+0x10>)
 8008490:	0001      	movs	r1, r0
 8008492:	6818      	ldr	r0, [r3, #0]
 8008494:	f000 f826 	bl	80084e4 <_malloc_r>
 8008498:	bd10      	pop	{r4, pc}
 800849a:	46c0      	nop			@ (mov r8, r8)
 800849c:	20000018 	.word	0x20000018

080084a0 <sbrk_aligned>:
 80084a0:	b570      	push	{r4, r5, r6, lr}
 80084a2:	4e0f      	ldr	r6, [pc, #60]	@ (80084e0 <sbrk_aligned+0x40>)
 80084a4:	000d      	movs	r5, r1
 80084a6:	6831      	ldr	r1, [r6, #0]
 80084a8:	0004      	movs	r4, r0
 80084aa:	2900      	cmp	r1, #0
 80084ac:	d102      	bne.n	80084b4 <sbrk_aligned+0x14>
 80084ae:	f002 f9e1 	bl	800a874 <_sbrk_r>
 80084b2:	6030      	str	r0, [r6, #0]
 80084b4:	0029      	movs	r1, r5
 80084b6:	0020      	movs	r0, r4
 80084b8:	f002 f9dc 	bl	800a874 <_sbrk_r>
 80084bc:	1c43      	adds	r3, r0, #1
 80084be:	d103      	bne.n	80084c8 <sbrk_aligned+0x28>
 80084c0:	2501      	movs	r5, #1
 80084c2:	426d      	negs	r5, r5
 80084c4:	0028      	movs	r0, r5
 80084c6:	bd70      	pop	{r4, r5, r6, pc}
 80084c8:	2303      	movs	r3, #3
 80084ca:	1cc5      	adds	r5, r0, #3
 80084cc:	439d      	bics	r5, r3
 80084ce:	42a8      	cmp	r0, r5
 80084d0:	d0f8      	beq.n	80084c4 <sbrk_aligned+0x24>
 80084d2:	1a29      	subs	r1, r5, r0
 80084d4:	0020      	movs	r0, r4
 80084d6:	f002 f9cd 	bl	800a874 <_sbrk_r>
 80084da:	3001      	adds	r0, #1
 80084dc:	d1f2      	bne.n	80084c4 <sbrk_aligned+0x24>
 80084de:	e7ef      	b.n	80084c0 <sbrk_aligned+0x20>
 80084e0:	20000518 	.word	0x20000518

080084e4 <_malloc_r>:
 80084e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084e6:	2203      	movs	r2, #3
 80084e8:	1ccb      	adds	r3, r1, #3
 80084ea:	4393      	bics	r3, r2
 80084ec:	3308      	adds	r3, #8
 80084ee:	0005      	movs	r5, r0
 80084f0:	001f      	movs	r7, r3
 80084f2:	2b0c      	cmp	r3, #12
 80084f4:	d234      	bcs.n	8008560 <_malloc_r+0x7c>
 80084f6:	270c      	movs	r7, #12
 80084f8:	42b9      	cmp	r1, r7
 80084fa:	d833      	bhi.n	8008564 <_malloc_r+0x80>
 80084fc:	0028      	movs	r0, r5
 80084fe:	f000 f871 	bl	80085e4 <__malloc_lock>
 8008502:	4e37      	ldr	r6, [pc, #220]	@ (80085e0 <_malloc_r+0xfc>)
 8008504:	6833      	ldr	r3, [r6, #0]
 8008506:	001c      	movs	r4, r3
 8008508:	2c00      	cmp	r4, #0
 800850a:	d12f      	bne.n	800856c <_malloc_r+0x88>
 800850c:	0039      	movs	r1, r7
 800850e:	0028      	movs	r0, r5
 8008510:	f7ff ffc6 	bl	80084a0 <sbrk_aligned>
 8008514:	0004      	movs	r4, r0
 8008516:	1c43      	adds	r3, r0, #1
 8008518:	d15f      	bne.n	80085da <_malloc_r+0xf6>
 800851a:	6834      	ldr	r4, [r6, #0]
 800851c:	9400      	str	r4, [sp, #0]
 800851e:	9b00      	ldr	r3, [sp, #0]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d14a      	bne.n	80085ba <_malloc_r+0xd6>
 8008524:	2c00      	cmp	r4, #0
 8008526:	d052      	beq.n	80085ce <_malloc_r+0xea>
 8008528:	6823      	ldr	r3, [r4, #0]
 800852a:	0028      	movs	r0, r5
 800852c:	18e3      	adds	r3, r4, r3
 800852e:	9900      	ldr	r1, [sp, #0]
 8008530:	9301      	str	r3, [sp, #4]
 8008532:	f002 f99f 	bl	800a874 <_sbrk_r>
 8008536:	9b01      	ldr	r3, [sp, #4]
 8008538:	4283      	cmp	r3, r0
 800853a:	d148      	bne.n	80085ce <_malloc_r+0xea>
 800853c:	6823      	ldr	r3, [r4, #0]
 800853e:	0028      	movs	r0, r5
 8008540:	1aff      	subs	r7, r7, r3
 8008542:	0039      	movs	r1, r7
 8008544:	f7ff ffac 	bl	80084a0 <sbrk_aligned>
 8008548:	3001      	adds	r0, #1
 800854a:	d040      	beq.n	80085ce <_malloc_r+0xea>
 800854c:	6823      	ldr	r3, [r4, #0]
 800854e:	19db      	adds	r3, r3, r7
 8008550:	6023      	str	r3, [r4, #0]
 8008552:	6833      	ldr	r3, [r6, #0]
 8008554:	685a      	ldr	r2, [r3, #4]
 8008556:	2a00      	cmp	r2, #0
 8008558:	d133      	bne.n	80085c2 <_malloc_r+0xde>
 800855a:	9b00      	ldr	r3, [sp, #0]
 800855c:	6033      	str	r3, [r6, #0]
 800855e:	e019      	b.n	8008594 <_malloc_r+0xb0>
 8008560:	2b00      	cmp	r3, #0
 8008562:	dac9      	bge.n	80084f8 <_malloc_r+0x14>
 8008564:	230c      	movs	r3, #12
 8008566:	602b      	str	r3, [r5, #0]
 8008568:	2000      	movs	r0, #0
 800856a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800856c:	6821      	ldr	r1, [r4, #0]
 800856e:	1bc9      	subs	r1, r1, r7
 8008570:	d420      	bmi.n	80085b4 <_malloc_r+0xd0>
 8008572:	290b      	cmp	r1, #11
 8008574:	d90a      	bls.n	800858c <_malloc_r+0xa8>
 8008576:	19e2      	adds	r2, r4, r7
 8008578:	6027      	str	r7, [r4, #0]
 800857a:	42a3      	cmp	r3, r4
 800857c:	d104      	bne.n	8008588 <_malloc_r+0xa4>
 800857e:	6032      	str	r2, [r6, #0]
 8008580:	6863      	ldr	r3, [r4, #4]
 8008582:	6011      	str	r1, [r2, #0]
 8008584:	6053      	str	r3, [r2, #4]
 8008586:	e005      	b.n	8008594 <_malloc_r+0xb0>
 8008588:	605a      	str	r2, [r3, #4]
 800858a:	e7f9      	b.n	8008580 <_malloc_r+0x9c>
 800858c:	6862      	ldr	r2, [r4, #4]
 800858e:	42a3      	cmp	r3, r4
 8008590:	d10e      	bne.n	80085b0 <_malloc_r+0xcc>
 8008592:	6032      	str	r2, [r6, #0]
 8008594:	0028      	movs	r0, r5
 8008596:	f000 f82d 	bl	80085f4 <__malloc_unlock>
 800859a:	0020      	movs	r0, r4
 800859c:	2207      	movs	r2, #7
 800859e:	300b      	adds	r0, #11
 80085a0:	1d23      	adds	r3, r4, #4
 80085a2:	4390      	bics	r0, r2
 80085a4:	1ac2      	subs	r2, r0, r3
 80085a6:	4298      	cmp	r0, r3
 80085a8:	d0df      	beq.n	800856a <_malloc_r+0x86>
 80085aa:	1a1b      	subs	r3, r3, r0
 80085ac:	50a3      	str	r3, [r4, r2]
 80085ae:	e7dc      	b.n	800856a <_malloc_r+0x86>
 80085b0:	605a      	str	r2, [r3, #4]
 80085b2:	e7ef      	b.n	8008594 <_malloc_r+0xb0>
 80085b4:	0023      	movs	r3, r4
 80085b6:	6864      	ldr	r4, [r4, #4]
 80085b8:	e7a6      	b.n	8008508 <_malloc_r+0x24>
 80085ba:	9c00      	ldr	r4, [sp, #0]
 80085bc:	6863      	ldr	r3, [r4, #4]
 80085be:	9300      	str	r3, [sp, #0]
 80085c0:	e7ad      	b.n	800851e <_malloc_r+0x3a>
 80085c2:	001a      	movs	r2, r3
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	42a3      	cmp	r3, r4
 80085c8:	d1fb      	bne.n	80085c2 <_malloc_r+0xde>
 80085ca:	2300      	movs	r3, #0
 80085cc:	e7da      	b.n	8008584 <_malloc_r+0xa0>
 80085ce:	230c      	movs	r3, #12
 80085d0:	0028      	movs	r0, r5
 80085d2:	602b      	str	r3, [r5, #0]
 80085d4:	f000 f80e 	bl	80085f4 <__malloc_unlock>
 80085d8:	e7c6      	b.n	8008568 <_malloc_r+0x84>
 80085da:	6007      	str	r7, [r0, #0]
 80085dc:	e7da      	b.n	8008594 <_malloc_r+0xb0>
 80085de:	46c0      	nop			@ (mov r8, r8)
 80085e0:	2000051c 	.word	0x2000051c

080085e4 <__malloc_lock>:
 80085e4:	b510      	push	{r4, lr}
 80085e6:	4802      	ldr	r0, [pc, #8]	@ (80085f0 <__malloc_lock+0xc>)
 80085e8:	f7ff f87f 	bl	80076ea <__retarget_lock_acquire_recursive>
 80085ec:	bd10      	pop	{r4, pc}
 80085ee:	46c0      	nop			@ (mov r8, r8)
 80085f0:	20000514 	.word	0x20000514

080085f4 <__malloc_unlock>:
 80085f4:	b510      	push	{r4, lr}
 80085f6:	4802      	ldr	r0, [pc, #8]	@ (8008600 <__malloc_unlock+0xc>)
 80085f8:	f7ff f878 	bl	80076ec <__retarget_lock_release_recursive>
 80085fc:	bd10      	pop	{r4, pc}
 80085fe:	46c0      	nop			@ (mov r8, r8)
 8008600:	20000514 	.word	0x20000514

08008604 <_Balloc>:
 8008604:	b570      	push	{r4, r5, r6, lr}
 8008606:	69c5      	ldr	r5, [r0, #28]
 8008608:	0006      	movs	r6, r0
 800860a:	000c      	movs	r4, r1
 800860c:	2d00      	cmp	r5, #0
 800860e:	d10e      	bne.n	800862e <_Balloc+0x2a>
 8008610:	2010      	movs	r0, #16
 8008612:	f7ff ff3b 	bl	800848c <malloc>
 8008616:	1e02      	subs	r2, r0, #0
 8008618:	61f0      	str	r0, [r6, #28]
 800861a:	d104      	bne.n	8008626 <_Balloc+0x22>
 800861c:	216b      	movs	r1, #107	@ 0x6b
 800861e:	4b19      	ldr	r3, [pc, #100]	@ (8008684 <_Balloc+0x80>)
 8008620:	4819      	ldr	r0, [pc, #100]	@ (8008688 <_Balloc+0x84>)
 8008622:	f002 f949 	bl	800a8b8 <__assert_func>
 8008626:	6045      	str	r5, [r0, #4]
 8008628:	6085      	str	r5, [r0, #8]
 800862a:	6005      	str	r5, [r0, #0]
 800862c:	60c5      	str	r5, [r0, #12]
 800862e:	69f5      	ldr	r5, [r6, #28]
 8008630:	68eb      	ldr	r3, [r5, #12]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d013      	beq.n	800865e <_Balloc+0x5a>
 8008636:	69f3      	ldr	r3, [r6, #28]
 8008638:	00a2      	lsls	r2, r4, #2
 800863a:	68db      	ldr	r3, [r3, #12]
 800863c:	189b      	adds	r3, r3, r2
 800863e:	6818      	ldr	r0, [r3, #0]
 8008640:	2800      	cmp	r0, #0
 8008642:	d118      	bne.n	8008676 <_Balloc+0x72>
 8008644:	2101      	movs	r1, #1
 8008646:	000d      	movs	r5, r1
 8008648:	40a5      	lsls	r5, r4
 800864a:	1d6a      	adds	r2, r5, #5
 800864c:	0030      	movs	r0, r6
 800864e:	0092      	lsls	r2, r2, #2
 8008650:	f002 f950 	bl	800a8f4 <_calloc_r>
 8008654:	2800      	cmp	r0, #0
 8008656:	d00c      	beq.n	8008672 <_Balloc+0x6e>
 8008658:	6044      	str	r4, [r0, #4]
 800865a:	6085      	str	r5, [r0, #8]
 800865c:	e00d      	b.n	800867a <_Balloc+0x76>
 800865e:	2221      	movs	r2, #33	@ 0x21
 8008660:	2104      	movs	r1, #4
 8008662:	0030      	movs	r0, r6
 8008664:	f002 f946 	bl	800a8f4 <_calloc_r>
 8008668:	69f3      	ldr	r3, [r6, #28]
 800866a:	60e8      	str	r0, [r5, #12]
 800866c:	68db      	ldr	r3, [r3, #12]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d1e1      	bne.n	8008636 <_Balloc+0x32>
 8008672:	2000      	movs	r0, #0
 8008674:	bd70      	pop	{r4, r5, r6, pc}
 8008676:	6802      	ldr	r2, [r0, #0]
 8008678:	601a      	str	r2, [r3, #0]
 800867a:	2300      	movs	r3, #0
 800867c:	6103      	str	r3, [r0, #16]
 800867e:	60c3      	str	r3, [r0, #12]
 8008680:	e7f8      	b.n	8008674 <_Balloc+0x70>
 8008682:	46c0      	nop			@ (mov r8, r8)
 8008684:	0800b8a0 	.word	0x0800b8a0
 8008688:	0800b920 	.word	0x0800b920

0800868c <_Bfree>:
 800868c:	b570      	push	{r4, r5, r6, lr}
 800868e:	69c6      	ldr	r6, [r0, #28]
 8008690:	0005      	movs	r5, r0
 8008692:	000c      	movs	r4, r1
 8008694:	2e00      	cmp	r6, #0
 8008696:	d10e      	bne.n	80086b6 <_Bfree+0x2a>
 8008698:	2010      	movs	r0, #16
 800869a:	f7ff fef7 	bl	800848c <malloc>
 800869e:	1e02      	subs	r2, r0, #0
 80086a0:	61e8      	str	r0, [r5, #28]
 80086a2:	d104      	bne.n	80086ae <_Bfree+0x22>
 80086a4:	218f      	movs	r1, #143	@ 0x8f
 80086a6:	4b09      	ldr	r3, [pc, #36]	@ (80086cc <_Bfree+0x40>)
 80086a8:	4809      	ldr	r0, [pc, #36]	@ (80086d0 <_Bfree+0x44>)
 80086aa:	f002 f905 	bl	800a8b8 <__assert_func>
 80086ae:	6046      	str	r6, [r0, #4]
 80086b0:	6086      	str	r6, [r0, #8]
 80086b2:	6006      	str	r6, [r0, #0]
 80086b4:	60c6      	str	r6, [r0, #12]
 80086b6:	2c00      	cmp	r4, #0
 80086b8:	d007      	beq.n	80086ca <_Bfree+0x3e>
 80086ba:	69eb      	ldr	r3, [r5, #28]
 80086bc:	6862      	ldr	r2, [r4, #4]
 80086be:	68db      	ldr	r3, [r3, #12]
 80086c0:	0092      	lsls	r2, r2, #2
 80086c2:	189b      	adds	r3, r3, r2
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	6022      	str	r2, [r4, #0]
 80086c8:	601c      	str	r4, [r3, #0]
 80086ca:	bd70      	pop	{r4, r5, r6, pc}
 80086cc:	0800b8a0 	.word	0x0800b8a0
 80086d0:	0800b920 	.word	0x0800b920

080086d4 <__multadd>:
 80086d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086d6:	000f      	movs	r7, r1
 80086d8:	9001      	str	r0, [sp, #4]
 80086da:	000c      	movs	r4, r1
 80086dc:	001e      	movs	r6, r3
 80086de:	2000      	movs	r0, #0
 80086e0:	690d      	ldr	r5, [r1, #16]
 80086e2:	3714      	adds	r7, #20
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	3001      	adds	r0, #1
 80086e8:	b299      	uxth	r1, r3
 80086ea:	4351      	muls	r1, r2
 80086ec:	0c1b      	lsrs	r3, r3, #16
 80086ee:	4353      	muls	r3, r2
 80086f0:	1989      	adds	r1, r1, r6
 80086f2:	0c0e      	lsrs	r6, r1, #16
 80086f4:	199b      	adds	r3, r3, r6
 80086f6:	0c1e      	lsrs	r6, r3, #16
 80086f8:	b289      	uxth	r1, r1
 80086fa:	041b      	lsls	r3, r3, #16
 80086fc:	185b      	adds	r3, r3, r1
 80086fe:	c708      	stmia	r7!, {r3}
 8008700:	4285      	cmp	r5, r0
 8008702:	dcef      	bgt.n	80086e4 <__multadd+0x10>
 8008704:	2e00      	cmp	r6, #0
 8008706:	d022      	beq.n	800874e <__multadd+0x7a>
 8008708:	68a3      	ldr	r3, [r4, #8]
 800870a:	42ab      	cmp	r3, r5
 800870c:	dc19      	bgt.n	8008742 <__multadd+0x6e>
 800870e:	6861      	ldr	r1, [r4, #4]
 8008710:	9801      	ldr	r0, [sp, #4]
 8008712:	3101      	adds	r1, #1
 8008714:	f7ff ff76 	bl	8008604 <_Balloc>
 8008718:	1e07      	subs	r7, r0, #0
 800871a:	d105      	bne.n	8008728 <__multadd+0x54>
 800871c:	003a      	movs	r2, r7
 800871e:	21ba      	movs	r1, #186	@ 0xba
 8008720:	4b0c      	ldr	r3, [pc, #48]	@ (8008754 <__multadd+0x80>)
 8008722:	480d      	ldr	r0, [pc, #52]	@ (8008758 <__multadd+0x84>)
 8008724:	f002 f8c8 	bl	800a8b8 <__assert_func>
 8008728:	0021      	movs	r1, r4
 800872a:	6922      	ldr	r2, [r4, #16]
 800872c:	310c      	adds	r1, #12
 800872e:	3202      	adds	r2, #2
 8008730:	0092      	lsls	r2, r2, #2
 8008732:	300c      	adds	r0, #12
 8008734:	f002 f8b0 	bl	800a898 <memcpy>
 8008738:	0021      	movs	r1, r4
 800873a:	9801      	ldr	r0, [sp, #4]
 800873c:	f7ff ffa6 	bl	800868c <_Bfree>
 8008740:	003c      	movs	r4, r7
 8008742:	1d2b      	adds	r3, r5, #4
 8008744:	009b      	lsls	r3, r3, #2
 8008746:	18e3      	adds	r3, r4, r3
 8008748:	3501      	adds	r5, #1
 800874a:	605e      	str	r6, [r3, #4]
 800874c:	6125      	str	r5, [r4, #16]
 800874e:	0020      	movs	r0, r4
 8008750:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008752:	46c0      	nop			@ (mov r8, r8)
 8008754:	0800b90f 	.word	0x0800b90f
 8008758:	0800b920 	.word	0x0800b920

0800875c <__s2b>:
 800875c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800875e:	0007      	movs	r7, r0
 8008760:	0018      	movs	r0, r3
 8008762:	000c      	movs	r4, r1
 8008764:	3008      	adds	r0, #8
 8008766:	2109      	movs	r1, #9
 8008768:	9301      	str	r3, [sp, #4]
 800876a:	0015      	movs	r5, r2
 800876c:	f7f7 fd70 	bl	8000250 <__divsi3>
 8008770:	2301      	movs	r3, #1
 8008772:	2100      	movs	r1, #0
 8008774:	4283      	cmp	r3, r0
 8008776:	db0a      	blt.n	800878e <__s2b+0x32>
 8008778:	0038      	movs	r0, r7
 800877a:	f7ff ff43 	bl	8008604 <_Balloc>
 800877e:	1e01      	subs	r1, r0, #0
 8008780:	d108      	bne.n	8008794 <__s2b+0x38>
 8008782:	000a      	movs	r2, r1
 8008784:	4b19      	ldr	r3, [pc, #100]	@ (80087ec <__s2b+0x90>)
 8008786:	481a      	ldr	r0, [pc, #104]	@ (80087f0 <__s2b+0x94>)
 8008788:	31d3      	adds	r1, #211	@ 0xd3
 800878a:	f002 f895 	bl	800a8b8 <__assert_func>
 800878e:	005b      	lsls	r3, r3, #1
 8008790:	3101      	adds	r1, #1
 8008792:	e7ef      	b.n	8008774 <__s2b+0x18>
 8008794:	9b08      	ldr	r3, [sp, #32]
 8008796:	6143      	str	r3, [r0, #20]
 8008798:	2301      	movs	r3, #1
 800879a:	6103      	str	r3, [r0, #16]
 800879c:	2d09      	cmp	r5, #9
 800879e:	dd18      	ble.n	80087d2 <__s2b+0x76>
 80087a0:	0023      	movs	r3, r4
 80087a2:	3309      	adds	r3, #9
 80087a4:	001e      	movs	r6, r3
 80087a6:	9300      	str	r3, [sp, #0]
 80087a8:	1964      	adds	r4, r4, r5
 80087aa:	7833      	ldrb	r3, [r6, #0]
 80087ac:	220a      	movs	r2, #10
 80087ae:	0038      	movs	r0, r7
 80087b0:	3b30      	subs	r3, #48	@ 0x30
 80087b2:	f7ff ff8f 	bl	80086d4 <__multadd>
 80087b6:	3601      	adds	r6, #1
 80087b8:	0001      	movs	r1, r0
 80087ba:	42a6      	cmp	r6, r4
 80087bc:	d1f5      	bne.n	80087aa <__s2b+0x4e>
 80087be:	002c      	movs	r4, r5
 80087c0:	9b00      	ldr	r3, [sp, #0]
 80087c2:	3c08      	subs	r4, #8
 80087c4:	191c      	adds	r4, r3, r4
 80087c6:	002e      	movs	r6, r5
 80087c8:	9b01      	ldr	r3, [sp, #4]
 80087ca:	429e      	cmp	r6, r3
 80087cc:	db04      	blt.n	80087d8 <__s2b+0x7c>
 80087ce:	0008      	movs	r0, r1
 80087d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80087d2:	2509      	movs	r5, #9
 80087d4:	340a      	adds	r4, #10
 80087d6:	e7f6      	b.n	80087c6 <__s2b+0x6a>
 80087d8:	1b63      	subs	r3, r4, r5
 80087da:	5d9b      	ldrb	r3, [r3, r6]
 80087dc:	220a      	movs	r2, #10
 80087de:	0038      	movs	r0, r7
 80087e0:	3b30      	subs	r3, #48	@ 0x30
 80087e2:	f7ff ff77 	bl	80086d4 <__multadd>
 80087e6:	3601      	adds	r6, #1
 80087e8:	0001      	movs	r1, r0
 80087ea:	e7ed      	b.n	80087c8 <__s2b+0x6c>
 80087ec:	0800b90f 	.word	0x0800b90f
 80087f0:	0800b920 	.word	0x0800b920

080087f4 <__hi0bits>:
 80087f4:	2280      	movs	r2, #128	@ 0x80
 80087f6:	0003      	movs	r3, r0
 80087f8:	0252      	lsls	r2, r2, #9
 80087fa:	2000      	movs	r0, #0
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d201      	bcs.n	8008804 <__hi0bits+0x10>
 8008800:	041b      	lsls	r3, r3, #16
 8008802:	3010      	adds	r0, #16
 8008804:	2280      	movs	r2, #128	@ 0x80
 8008806:	0452      	lsls	r2, r2, #17
 8008808:	4293      	cmp	r3, r2
 800880a:	d201      	bcs.n	8008810 <__hi0bits+0x1c>
 800880c:	3008      	adds	r0, #8
 800880e:	021b      	lsls	r3, r3, #8
 8008810:	2280      	movs	r2, #128	@ 0x80
 8008812:	0552      	lsls	r2, r2, #21
 8008814:	4293      	cmp	r3, r2
 8008816:	d201      	bcs.n	800881c <__hi0bits+0x28>
 8008818:	3004      	adds	r0, #4
 800881a:	011b      	lsls	r3, r3, #4
 800881c:	2280      	movs	r2, #128	@ 0x80
 800881e:	05d2      	lsls	r2, r2, #23
 8008820:	4293      	cmp	r3, r2
 8008822:	d201      	bcs.n	8008828 <__hi0bits+0x34>
 8008824:	3002      	adds	r0, #2
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	2b00      	cmp	r3, #0
 800882a:	db03      	blt.n	8008834 <__hi0bits+0x40>
 800882c:	3001      	adds	r0, #1
 800882e:	4213      	tst	r3, r2
 8008830:	d100      	bne.n	8008834 <__hi0bits+0x40>
 8008832:	2020      	movs	r0, #32
 8008834:	4770      	bx	lr

08008836 <__lo0bits>:
 8008836:	6803      	ldr	r3, [r0, #0]
 8008838:	0001      	movs	r1, r0
 800883a:	2207      	movs	r2, #7
 800883c:	0018      	movs	r0, r3
 800883e:	4010      	ands	r0, r2
 8008840:	4213      	tst	r3, r2
 8008842:	d00d      	beq.n	8008860 <__lo0bits+0x2a>
 8008844:	3a06      	subs	r2, #6
 8008846:	2000      	movs	r0, #0
 8008848:	4213      	tst	r3, r2
 800884a:	d105      	bne.n	8008858 <__lo0bits+0x22>
 800884c:	3002      	adds	r0, #2
 800884e:	4203      	tst	r3, r0
 8008850:	d003      	beq.n	800885a <__lo0bits+0x24>
 8008852:	40d3      	lsrs	r3, r2
 8008854:	0010      	movs	r0, r2
 8008856:	600b      	str	r3, [r1, #0]
 8008858:	4770      	bx	lr
 800885a:	089b      	lsrs	r3, r3, #2
 800885c:	600b      	str	r3, [r1, #0]
 800885e:	e7fb      	b.n	8008858 <__lo0bits+0x22>
 8008860:	b29a      	uxth	r2, r3
 8008862:	2a00      	cmp	r2, #0
 8008864:	d101      	bne.n	800886a <__lo0bits+0x34>
 8008866:	2010      	movs	r0, #16
 8008868:	0c1b      	lsrs	r3, r3, #16
 800886a:	b2da      	uxtb	r2, r3
 800886c:	2a00      	cmp	r2, #0
 800886e:	d101      	bne.n	8008874 <__lo0bits+0x3e>
 8008870:	3008      	adds	r0, #8
 8008872:	0a1b      	lsrs	r3, r3, #8
 8008874:	071a      	lsls	r2, r3, #28
 8008876:	d101      	bne.n	800887c <__lo0bits+0x46>
 8008878:	3004      	adds	r0, #4
 800887a:	091b      	lsrs	r3, r3, #4
 800887c:	079a      	lsls	r2, r3, #30
 800887e:	d101      	bne.n	8008884 <__lo0bits+0x4e>
 8008880:	3002      	adds	r0, #2
 8008882:	089b      	lsrs	r3, r3, #2
 8008884:	07da      	lsls	r2, r3, #31
 8008886:	d4e9      	bmi.n	800885c <__lo0bits+0x26>
 8008888:	3001      	adds	r0, #1
 800888a:	085b      	lsrs	r3, r3, #1
 800888c:	d1e6      	bne.n	800885c <__lo0bits+0x26>
 800888e:	2020      	movs	r0, #32
 8008890:	e7e2      	b.n	8008858 <__lo0bits+0x22>
	...

08008894 <__i2b>:
 8008894:	b510      	push	{r4, lr}
 8008896:	000c      	movs	r4, r1
 8008898:	2101      	movs	r1, #1
 800889a:	f7ff feb3 	bl	8008604 <_Balloc>
 800889e:	2800      	cmp	r0, #0
 80088a0:	d107      	bne.n	80088b2 <__i2b+0x1e>
 80088a2:	2146      	movs	r1, #70	@ 0x46
 80088a4:	4c05      	ldr	r4, [pc, #20]	@ (80088bc <__i2b+0x28>)
 80088a6:	0002      	movs	r2, r0
 80088a8:	4b05      	ldr	r3, [pc, #20]	@ (80088c0 <__i2b+0x2c>)
 80088aa:	0020      	movs	r0, r4
 80088ac:	31ff      	adds	r1, #255	@ 0xff
 80088ae:	f002 f803 	bl	800a8b8 <__assert_func>
 80088b2:	2301      	movs	r3, #1
 80088b4:	6144      	str	r4, [r0, #20]
 80088b6:	6103      	str	r3, [r0, #16]
 80088b8:	bd10      	pop	{r4, pc}
 80088ba:	46c0      	nop			@ (mov r8, r8)
 80088bc:	0800b920 	.word	0x0800b920
 80088c0:	0800b90f 	.word	0x0800b90f

080088c4 <__multiply>:
 80088c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088c6:	0014      	movs	r4, r2
 80088c8:	690a      	ldr	r2, [r1, #16]
 80088ca:	6923      	ldr	r3, [r4, #16]
 80088cc:	000d      	movs	r5, r1
 80088ce:	b089      	sub	sp, #36	@ 0x24
 80088d0:	429a      	cmp	r2, r3
 80088d2:	db02      	blt.n	80088da <__multiply+0x16>
 80088d4:	0023      	movs	r3, r4
 80088d6:	000c      	movs	r4, r1
 80088d8:	001d      	movs	r5, r3
 80088da:	6927      	ldr	r7, [r4, #16]
 80088dc:	692e      	ldr	r6, [r5, #16]
 80088de:	6861      	ldr	r1, [r4, #4]
 80088e0:	19bb      	adds	r3, r7, r6
 80088e2:	9300      	str	r3, [sp, #0]
 80088e4:	68a3      	ldr	r3, [r4, #8]
 80088e6:	19ba      	adds	r2, r7, r6
 80088e8:	4293      	cmp	r3, r2
 80088ea:	da00      	bge.n	80088ee <__multiply+0x2a>
 80088ec:	3101      	adds	r1, #1
 80088ee:	f7ff fe89 	bl	8008604 <_Balloc>
 80088f2:	4684      	mov	ip, r0
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d106      	bne.n	8008906 <__multiply+0x42>
 80088f8:	21b1      	movs	r1, #177	@ 0xb1
 80088fa:	4662      	mov	r2, ip
 80088fc:	4b44      	ldr	r3, [pc, #272]	@ (8008a10 <__multiply+0x14c>)
 80088fe:	4845      	ldr	r0, [pc, #276]	@ (8008a14 <__multiply+0x150>)
 8008900:	0049      	lsls	r1, r1, #1
 8008902:	f001 ffd9 	bl	800a8b8 <__assert_func>
 8008906:	0002      	movs	r2, r0
 8008908:	19bb      	adds	r3, r7, r6
 800890a:	3214      	adds	r2, #20
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	18d3      	adds	r3, r2, r3
 8008910:	9301      	str	r3, [sp, #4]
 8008912:	2100      	movs	r1, #0
 8008914:	0013      	movs	r3, r2
 8008916:	9801      	ldr	r0, [sp, #4]
 8008918:	4283      	cmp	r3, r0
 800891a:	d328      	bcc.n	800896e <__multiply+0xaa>
 800891c:	0023      	movs	r3, r4
 800891e:	00bf      	lsls	r7, r7, #2
 8008920:	3314      	adds	r3, #20
 8008922:	9304      	str	r3, [sp, #16]
 8008924:	3514      	adds	r5, #20
 8008926:	19db      	adds	r3, r3, r7
 8008928:	00b6      	lsls	r6, r6, #2
 800892a:	9302      	str	r3, [sp, #8]
 800892c:	19ab      	adds	r3, r5, r6
 800892e:	9307      	str	r3, [sp, #28]
 8008930:	2304      	movs	r3, #4
 8008932:	9305      	str	r3, [sp, #20]
 8008934:	0023      	movs	r3, r4
 8008936:	9902      	ldr	r1, [sp, #8]
 8008938:	3315      	adds	r3, #21
 800893a:	4299      	cmp	r1, r3
 800893c:	d305      	bcc.n	800894a <__multiply+0x86>
 800893e:	1b0c      	subs	r4, r1, r4
 8008940:	3c15      	subs	r4, #21
 8008942:	08a4      	lsrs	r4, r4, #2
 8008944:	3401      	adds	r4, #1
 8008946:	00a3      	lsls	r3, r4, #2
 8008948:	9305      	str	r3, [sp, #20]
 800894a:	9b07      	ldr	r3, [sp, #28]
 800894c:	429d      	cmp	r5, r3
 800894e:	d310      	bcc.n	8008972 <__multiply+0xae>
 8008950:	9b00      	ldr	r3, [sp, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	dd05      	ble.n	8008962 <__multiply+0x9e>
 8008956:	9b01      	ldr	r3, [sp, #4]
 8008958:	3b04      	subs	r3, #4
 800895a:	9301      	str	r3, [sp, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d052      	beq.n	8008a08 <__multiply+0x144>
 8008962:	4663      	mov	r3, ip
 8008964:	4660      	mov	r0, ip
 8008966:	9a00      	ldr	r2, [sp, #0]
 8008968:	611a      	str	r2, [r3, #16]
 800896a:	b009      	add	sp, #36	@ 0x24
 800896c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800896e:	c302      	stmia	r3!, {r1}
 8008970:	e7d1      	b.n	8008916 <__multiply+0x52>
 8008972:	682c      	ldr	r4, [r5, #0]
 8008974:	b2a4      	uxth	r4, r4
 8008976:	2c00      	cmp	r4, #0
 8008978:	d01f      	beq.n	80089ba <__multiply+0xf6>
 800897a:	2300      	movs	r3, #0
 800897c:	0017      	movs	r7, r2
 800897e:	9e04      	ldr	r6, [sp, #16]
 8008980:	9303      	str	r3, [sp, #12]
 8008982:	ce08      	ldmia	r6!, {r3}
 8008984:	6839      	ldr	r1, [r7, #0]
 8008986:	9306      	str	r3, [sp, #24]
 8008988:	466b      	mov	r3, sp
 800898a:	8b1b      	ldrh	r3, [r3, #24]
 800898c:	b288      	uxth	r0, r1
 800898e:	4363      	muls	r3, r4
 8008990:	181b      	adds	r3, r3, r0
 8008992:	9803      	ldr	r0, [sp, #12]
 8008994:	0c09      	lsrs	r1, r1, #16
 8008996:	181b      	adds	r3, r3, r0
 8008998:	9806      	ldr	r0, [sp, #24]
 800899a:	0c00      	lsrs	r0, r0, #16
 800899c:	4360      	muls	r0, r4
 800899e:	1840      	adds	r0, r0, r1
 80089a0:	0c19      	lsrs	r1, r3, #16
 80089a2:	1841      	adds	r1, r0, r1
 80089a4:	0c08      	lsrs	r0, r1, #16
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	0409      	lsls	r1, r1, #16
 80089aa:	4319      	orrs	r1, r3
 80089ac:	9b02      	ldr	r3, [sp, #8]
 80089ae:	9003      	str	r0, [sp, #12]
 80089b0:	c702      	stmia	r7!, {r1}
 80089b2:	42b3      	cmp	r3, r6
 80089b4:	d8e5      	bhi.n	8008982 <__multiply+0xbe>
 80089b6:	9b05      	ldr	r3, [sp, #20]
 80089b8:	50d0      	str	r0, [r2, r3]
 80089ba:	682c      	ldr	r4, [r5, #0]
 80089bc:	0c24      	lsrs	r4, r4, #16
 80089be:	d020      	beq.n	8008a02 <__multiply+0x13e>
 80089c0:	2100      	movs	r1, #0
 80089c2:	0010      	movs	r0, r2
 80089c4:	6813      	ldr	r3, [r2, #0]
 80089c6:	9e04      	ldr	r6, [sp, #16]
 80089c8:	9103      	str	r1, [sp, #12]
 80089ca:	6831      	ldr	r1, [r6, #0]
 80089cc:	6807      	ldr	r7, [r0, #0]
 80089ce:	b289      	uxth	r1, r1
 80089d0:	4361      	muls	r1, r4
 80089d2:	0c3f      	lsrs	r7, r7, #16
 80089d4:	19c9      	adds	r1, r1, r7
 80089d6:	9f03      	ldr	r7, [sp, #12]
 80089d8:	b29b      	uxth	r3, r3
 80089da:	19c9      	adds	r1, r1, r7
 80089dc:	040f      	lsls	r7, r1, #16
 80089de:	431f      	orrs	r7, r3
 80089e0:	6007      	str	r7, [r0, #0]
 80089e2:	ce80      	ldmia	r6!, {r7}
 80089e4:	6843      	ldr	r3, [r0, #4]
 80089e6:	0c3f      	lsrs	r7, r7, #16
 80089e8:	4367      	muls	r7, r4
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	0c09      	lsrs	r1, r1, #16
 80089ee:	18fb      	adds	r3, r7, r3
 80089f0:	185b      	adds	r3, r3, r1
 80089f2:	0c19      	lsrs	r1, r3, #16
 80089f4:	9103      	str	r1, [sp, #12]
 80089f6:	9902      	ldr	r1, [sp, #8]
 80089f8:	3004      	adds	r0, #4
 80089fa:	42b1      	cmp	r1, r6
 80089fc:	d8e5      	bhi.n	80089ca <__multiply+0x106>
 80089fe:	9905      	ldr	r1, [sp, #20]
 8008a00:	5053      	str	r3, [r2, r1]
 8008a02:	3504      	adds	r5, #4
 8008a04:	3204      	adds	r2, #4
 8008a06:	e7a0      	b.n	800894a <__multiply+0x86>
 8008a08:	9b00      	ldr	r3, [sp, #0]
 8008a0a:	3b01      	subs	r3, #1
 8008a0c:	9300      	str	r3, [sp, #0]
 8008a0e:	e79f      	b.n	8008950 <__multiply+0x8c>
 8008a10:	0800b90f 	.word	0x0800b90f
 8008a14:	0800b920 	.word	0x0800b920

08008a18 <__pow5mult>:
 8008a18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a1a:	2303      	movs	r3, #3
 8008a1c:	0015      	movs	r5, r2
 8008a1e:	0007      	movs	r7, r0
 8008a20:	000e      	movs	r6, r1
 8008a22:	401a      	ands	r2, r3
 8008a24:	421d      	tst	r5, r3
 8008a26:	d008      	beq.n	8008a3a <__pow5mult+0x22>
 8008a28:	4925      	ldr	r1, [pc, #148]	@ (8008ac0 <__pow5mult+0xa8>)
 8008a2a:	3a01      	subs	r2, #1
 8008a2c:	0092      	lsls	r2, r2, #2
 8008a2e:	5852      	ldr	r2, [r2, r1]
 8008a30:	2300      	movs	r3, #0
 8008a32:	0031      	movs	r1, r6
 8008a34:	f7ff fe4e 	bl	80086d4 <__multadd>
 8008a38:	0006      	movs	r6, r0
 8008a3a:	10ad      	asrs	r5, r5, #2
 8008a3c:	d03d      	beq.n	8008aba <__pow5mult+0xa2>
 8008a3e:	69fc      	ldr	r4, [r7, #28]
 8008a40:	2c00      	cmp	r4, #0
 8008a42:	d10f      	bne.n	8008a64 <__pow5mult+0x4c>
 8008a44:	2010      	movs	r0, #16
 8008a46:	f7ff fd21 	bl	800848c <malloc>
 8008a4a:	1e02      	subs	r2, r0, #0
 8008a4c:	61f8      	str	r0, [r7, #28]
 8008a4e:	d105      	bne.n	8008a5c <__pow5mult+0x44>
 8008a50:	21b4      	movs	r1, #180	@ 0xb4
 8008a52:	4b1c      	ldr	r3, [pc, #112]	@ (8008ac4 <__pow5mult+0xac>)
 8008a54:	481c      	ldr	r0, [pc, #112]	@ (8008ac8 <__pow5mult+0xb0>)
 8008a56:	31ff      	adds	r1, #255	@ 0xff
 8008a58:	f001 ff2e 	bl	800a8b8 <__assert_func>
 8008a5c:	6044      	str	r4, [r0, #4]
 8008a5e:	6084      	str	r4, [r0, #8]
 8008a60:	6004      	str	r4, [r0, #0]
 8008a62:	60c4      	str	r4, [r0, #12]
 8008a64:	69fb      	ldr	r3, [r7, #28]
 8008a66:	689c      	ldr	r4, [r3, #8]
 8008a68:	9301      	str	r3, [sp, #4]
 8008a6a:	2c00      	cmp	r4, #0
 8008a6c:	d108      	bne.n	8008a80 <__pow5mult+0x68>
 8008a6e:	0038      	movs	r0, r7
 8008a70:	4916      	ldr	r1, [pc, #88]	@ (8008acc <__pow5mult+0xb4>)
 8008a72:	f7ff ff0f 	bl	8008894 <__i2b>
 8008a76:	9b01      	ldr	r3, [sp, #4]
 8008a78:	0004      	movs	r4, r0
 8008a7a:	6098      	str	r0, [r3, #8]
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	6003      	str	r3, [r0, #0]
 8008a80:	2301      	movs	r3, #1
 8008a82:	421d      	tst	r5, r3
 8008a84:	d00a      	beq.n	8008a9c <__pow5mult+0x84>
 8008a86:	0031      	movs	r1, r6
 8008a88:	0022      	movs	r2, r4
 8008a8a:	0038      	movs	r0, r7
 8008a8c:	f7ff ff1a 	bl	80088c4 <__multiply>
 8008a90:	0031      	movs	r1, r6
 8008a92:	9001      	str	r0, [sp, #4]
 8008a94:	0038      	movs	r0, r7
 8008a96:	f7ff fdf9 	bl	800868c <_Bfree>
 8008a9a:	9e01      	ldr	r6, [sp, #4]
 8008a9c:	106d      	asrs	r5, r5, #1
 8008a9e:	d00c      	beq.n	8008aba <__pow5mult+0xa2>
 8008aa0:	6820      	ldr	r0, [r4, #0]
 8008aa2:	2800      	cmp	r0, #0
 8008aa4:	d107      	bne.n	8008ab6 <__pow5mult+0x9e>
 8008aa6:	0022      	movs	r2, r4
 8008aa8:	0021      	movs	r1, r4
 8008aaa:	0038      	movs	r0, r7
 8008aac:	f7ff ff0a 	bl	80088c4 <__multiply>
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	6020      	str	r0, [r4, #0]
 8008ab4:	6003      	str	r3, [r0, #0]
 8008ab6:	0004      	movs	r4, r0
 8008ab8:	e7e2      	b.n	8008a80 <__pow5mult+0x68>
 8008aba:	0030      	movs	r0, r6
 8008abc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008abe:	46c0      	nop			@ (mov r8, r8)
 8008ac0:	0800ba4c 	.word	0x0800ba4c
 8008ac4:	0800b8a0 	.word	0x0800b8a0
 8008ac8:	0800b920 	.word	0x0800b920
 8008acc:	00000271 	.word	0x00000271

08008ad0 <__lshift>:
 8008ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ad2:	000c      	movs	r4, r1
 8008ad4:	0016      	movs	r6, r2
 8008ad6:	6923      	ldr	r3, [r4, #16]
 8008ad8:	1157      	asrs	r7, r2, #5
 8008ada:	b085      	sub	sp, #20
 8008adc:	18fb      	adds	r3, r7, r3
 8008ade:	9301      	str	r3, [sp, #4]
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	9300      	str	r3, [sp, #0]
 8008ae4:	6849      	ldr	r1, [r1, #4]
 8008ae6:	68a3      	ldr	r3, [r4, #8]
 8008ae8:	9002      	str	r0, [sp, #8]
 8008aea:	9a00      	ldr	r2, [sp, #0]
 8008aec:	4293      	cmp	r3, r2
 8008aee:	db10      	blt.n	8008b12 <__lshift+0x42>
 8008af0:	9802      	ldr	r0, [sp, #8]
 8008af2:	f7ff fd87 	bl	8008604 <_Balloc>
 8008af6:	2300      	movs	r3, #0
 8008af8:	0001      	movs	r1, r0
 8008afa:	0005      	movs	r5, r0
 8008afc:	001a      	movs	r2, r3
 8008afe:	3114      	adds	r1, #20
 8008b00:	4298      	cmp	r0, r3
 8008b02:	d10c      	bne.n	8008b1e <__lshift+0x4e>
 8008b04:	21ef      	movs	r1, #239	@ 0xef
 8008b06:	002a      	movs	r2, r5
 8008b08:	4b25      	ldr	r3, [pc, #148]	@ (8008ba0 <__lshift+0xd0>)
 8008b0a:	4826      	ldr	r0, [pc, #152]	@ (8008ba4 <__lshift+0xd4>)
 8008b0c:	0049      	lsls	r1, r1, #1
 8008b0e:	f001 fed3 	bl	800a8b8 <__assert_func>
 8008b12:	3101      	adds	r1, #1
 8008b14:	005b      	lsls	r3, r3, #1
 8008b16:	e7e8      	b.n	8008aea <__lshift+0x1a>
 8008b18:	0098      	lsls	r0, r3, #2
 8008b1a:	500a      	str	r2, [r1, r0]
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	42bb      	cmp	r3, r7
 8008b20:	dbfa      	blt.n	8008b18 <__lshift+0x48>
 8008b22:	43fb      	mvns	r3, r7
 8008b24:	17db      	asrs	r3, r3, #31
 8008b26:	401f      	ands	r7, r3
 8008b28:	00bf      	lsls	r7, r7, #2
 8008b2a:	0023      	movs	r3, r4
 8008b2c:	201f      	movs	r0, #31
 8008b2e:	19c9      	adds	r1, r1, r7
 8008b30:	0037      	movs	r7, r6
 8008b32:	6922      	ldr	r2, [r4, #16]
 8008b34:	3314      	adds	r3, #20
 8008b36:	0092      	lsls	r2, r2, #2
 8008b38:	189a      	adds	r2, r3, r2
 8008b3a:	4007      	ands	r7, r0
 8008b3c:	4206      	tst	r6, r0
 8008b3e:	d029      	beq.n	8008b94 <__lshift+0xc4>
 8008b40:	3001      	adds	r0, #1
 8008b42:	1bc0      	subs	r0, r0, r7
 8008b44:	9003      	str	r0, [sp, #12]
 8008b46:	468c      	mov	ip, r1
 8008b48:	2000      	movs	r0, #0
 8008b4a:	681e      	ldr	r6, [r3, #0]
 8008b4c:	40be      	lsls	r6, r7
 8008b4e:	4306      	orrs	r6, r0
 8008b50:	4660      	mov	r0, ip
 8008b52:	c040      	stmia	r0!, {r6}
 8008b54:	4684      	mov	ip, r0
 8008b56:	9e03      	ldr	r6, [sp, #12]
 8008b58:	cb01      	ldmia	r3!, {r0}
 8008b5a:	40f0      	lsrs	r0, r6
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d8f4      	bhi.n	8008b4a <__lshift+0x7a>
 8008b60:	0026      	movs	r6, r4
 8008b62:	3615      	adds	r6, #21
 8008b64:	2304      	movs	r3, #4
 8008b66:	42b2      	cmp	r2, r6
 8008b68:	d304      	bcc.n	8008b74 <__lshift+0xa4>
 8008b6a:	1b13      	subs	r3, r2, r4
 8008b6c:	3b15      	subs	r3, #21
 8008b6e:	089b      	lsrs	r3, r3, #2
 8008b70:	3301      	adds	r3, #1
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	50c8      	str	r0, [r1, r3]
 8008b76:	2800      	cmp	r0, #0
 8008b78:	d002      	beq.n	8008b80 <__lshift+0xb0>
 8008b7a:	9b01      	ldr	r3, [sp, #4]
 8008b7c:	3302      	adds	r3, #2
 8008b7e:	9300      	str	r3, [sp, #0]
 8008b80:	9b00      	ldr	r3, [sp, #0]
 8008b82:	9802      	ldr	r0, [sp, #8]
 8008b84:	3b01      	subs	r3, #1
 8008b86:	0021      	movs	r1, r4
 8008b88:	612b      	str	r3, [r5, #16]
 8008b8a:	f7ff fd7f 	bl	800868c <_Bfree>
 8008b8e:	0028      	movs	r0, r5
 8008b90:	b005      	add	sp, #20
 8008b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b94:	cb01      	ldmia	r3!, {r0}
 8008b96:	c101      	stmia	r1!, {r0}
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	d8fb      	bhi.n	8008b94 <__lshift+0xc4>
 8008b9c:	e7f0      	b.n	8008b80 <__lshift+0xb0>
 8008b9e:	46c0      	nop			@ (mov r8, r8)
 8008ba0:	0800b90f 	.word	0x0800b90f
 8008ba4:	0800b920 	.word	0x0800b920

08008ba8 <__mcmp>:
 8008ba8:	b530      	push	{r4, r5, lr}
 8008baa:	690b      	ldr	r3, [r1, #16]
 8008bac:	6904      	ldr	r4, [r0, #16]
 8008bae:	0002      	movs	r2, r0
 8008bb0:	1ae0      	subs	r0, r4, r3
 8008bb2:	429c      	cmp	r4, r3
 8008bb4:	d10f      	bne.n	8008bd6 <__mcmp+0x2e>
 8008bb6:	3214      	adds	r2, #20
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	3114      	adds	r1, #20
 8008bbc:	0014      	movs	r4, r2
 8008bbe:	18c9      	adds	r1, r1, r3
 8008bc0:	18d2      	adds	r2, r2, r3
 8008bc2:	3a04      	subs	r2, #4
 8008bc4:	3904      	subs	r1, #4
 8008bc6:	6815      	ldr	r5, [r2, #0]
 8008bc8:	680b      	ldr	r3, [r1, #0]
 8008bca:	429d      	cmp	r5, r3
 8008bcc:	d004      	beq.n	8008bd8 <__mcmp+0x30>
 8008bce:	2001      	movs	r0, #1
 8008bd0:	429d      	cmp	r5, r3
 8008bd2:	d200      	bcs.n	8008bd6 <__mcmp+0x2e>
 8008bd4:	3802      	subs	r0, #2
 8008bd6:	bd30      	pop	{r4, r5, pc}
 8008bd8:	4294      	cmp	r4, r2
 8008bda:	d3f2      	bcc.n	8008bc2 <__mcmp+0x1a>
 8008bdc:	e7fb      	b.n	8008bd6 <__mcmp+0x2e>
	...

08008be0 <__mdiff>:
 8008be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008be2:	000c      	movs	r4, r1
 8008be4:	b087      	sub	sp, #28
 8008be6:	9000      	str	r0, [sp, #0]
 8008be8:	0011      	movs	r1, r2
 8008bea:	0020      	movs	r0, r4
 8008bec:	0017      	movs	r7, r2
 8008bee:	f7ff ffdb 	bl	8008ba8 <__mcmp>
 8008bf2:	1e05      	subs	r5, r0, #0
 8008bf4:	d110      	bne.n	8008c18 <__mdiff+0x38>
 8008bf6:	0001      	movs	r1, r0
 8008bf8:	9800      	ldr	r0, [sp, #0]
 8008bfa:	f7ff fd03 	bl	8008604 <_Balloc>
 8008bfe:	1e02      	subs	r2, r0, #0
 8008c00:	d104      	bne.n	8008c0c <__mdiff+0x2c>
 8008c02:	4b40      	ldr	r3, [pc, #256]	@ (8008d04 <__mdiff+0x124>)
 8008c04:	4840      	ldr	r0, [pc, #256]	@ (8008d08 <__mdiff+0x128>)
 8008c06:	4941      	ldr	r1, [pc, #260]	@ (8008d0c <__mdiff+0x12c>)
 8008c08:	f001 fe56 	bl	800a8b8 <__assert_func>
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	6145      	str	r5, [r0, #20]
 8008c10:	6103      	str	r3, [r0, #16]
 8008c12:	0010      	movs	r0, r2
 8008c14:	b007      	add	sp, #28
 8008c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c18:	2600      	movs	r6, #0
 8008c1a:	42b0      	cmp	r0, r6
 8008c1c:	da03      	bge.n	8008c26 <__mdiff+0x46>
 8008c1e:	0023      	movs	r3, r4
 8008c20:	003c      	movs	r4, r7
 8008c22:	001f      	movs	r7, r3
 8008c24:	3601      	adds	r6, #1
 8008c26:	6861      	ldr	r1, [r4, #4]
 8008c28:	9800      	ldr	r0, [sp, #0]
 8008c2a:	f7ff fceb 	bl	8008604 <_Balloc>
 8008c2e:	1e02      	subs	r2, r0, #0
 8008c30:	d103      	bne.n	8008c3a <__mdiff+0x5a>
 8008c32:	4b34      	ldr	r3, [pc, #208]	@ (8008d04 <__mdiff+0x124>)
 8008c34:	4834      	ldr	r0, [pc, #208]	@ (8008d08 <__mdiff+0x128>)
 8008c36:	4936      	ldr	r1, [pc, #216]	@ (8008d10 <__mdiff+0x130>)
 8008c38:	e7e6      	b.n	8008c08 <__mdiff+0x28>
 8008c3a:	6923      	ldr	r3, [r4, #16]
 8008c3c:	3414      	adds	r4, #20
 8008c3e:	9300      	str	r3, [sp, #0]
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	18e3      	adds	r3, r4, r3
 8008c44:	0021      	movs	r1, r4
 8008c46:	9401      	str	r4, [sp, #4]
 8008c48:	003c      	movs	r4, r7
 8008c4a:	9302      	str	r3, [sp, #8]
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	3414      	adds	r4, #20
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	18e3      	adds	r3, r4, r3
 8008c54:	9303      	str	r3, [sp, #12]
 8008c56:	0003      	movs	r3, r0
 8008c58:	60c6      	str	r6, [r0, #12]
 8008c5a:	468c      	mov	ip, r1
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	3314      	adds	r3, #20
 8008c60:	9304      	str	r3, [sp, #16]
 8008c62:	9305      	str	r3, [sp, #20]
 8008c64:	4663      	mov	r3, ip
 8008c66:	cb20      	ldmia	r3!, {r5}
 8008c68:	b2a9      	uxth	r1, r5
 8008c6a:	000e      	movs	r6, r1
 8008c6c:	469c      	mov	ip, r3
 8008c6e:	cc08      	ldmia	r4!, {r3}
 8008c70:	0c2d      	lsrs	r5, r5, #16
 8008c72:	b299      	uxth	r1, r3
 8008c74:	1a71      	subs	r1, r6, r1
 8008c76:	1809      	adds	r1, r1, r0
 8008c78:	0c1b      	lsrs	r3, r3, #16
 8008c7a:	1408      	asrs	r0, r1, #16
 8008c7c:	1aeb      	subs	r3, r5, r3
 8008c7e:	181b      	adds	r3, r3, r0
 8008c80:	1418      	asrs	r0, r3, #16
 8008c82:	b289      	uxth	r1, r1
 8008c84:	041b      	lsls	r3, r3, #16
 8008c86:	4319      	orrs	r1, r3
 8008c88:	9b05      	ldr	r3, [sp, #20]
 8008c8a:	c302      	stmia	r3!, {r1}
 8008c8c:	9305      	str	r3, [sp, #20]
 8008c8e:	9b03      	ldr	r3, [sp, #12]
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	d8e7      	bhi.n	8008c64 <__mdiff+0x84>
 8008c94:	0039      	movs	r1, r7
 8008c96:	9c03      	ldr	r4, [sp, #12]
 8008c98:	3115      	adds	r1, #21
 8008c9a:	2304      	movs	r3, #4
 8008c9c:	428c      	cmp	r4, r1
 8008c9e:	d304      	bcc.n	8008caa <__mdiff+0xca>
 8008ca0:	1be3      	subs	r3, r4, r7
 8008ca2:	3b15      	subs	r3, #21
 8008ca4:	089b      	lsrs	r3, r3, #2
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	9901      	ldr	r1, [sp, #4]
 8008cac:	18cd      	adds	r5, r1, r3
 8008cae:	9904      	ldr	r1, [sp, #16]
 8008cb0:	002e      	movs	r6, r5
 8008cb2:	18cb      	adds	r3, r1, r3
 8008cb4:	001f      	movs	r7, r3
 8008cb6:	9902      	ldr	r1, [sp, #8]
 8008cb8:	428e      	cmp	r6, r1
 8008cba:	d311      	bcc.n	8008ce0 <__mdiff+0x100>
 8008cbc:	9c02      	ldr	r4, [sp, #8]
 8008cbe:	1ee9      	subs	r1, r5, #3
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	428c      	cmp	r4, r1
 8008cc4:	d304      	bcc.n	8008cd0 <__mdiff+0xf0>
 8008cc6:	0021      	movs	r1, r4
 8008cc8:	3103      	adds	r1, #3
 8008cca:	1b49      	subs	r1, r1, r5
 8008ccc:	0889      	lsrs	r1, r1, #2
 8008cce:	0088      	lsls	r0, r1, #2
 8008cd0:	181b      	adds	r3, r3, r0
 8008cd2:	3b04      	subs	r3, #4
 8008cd4:	6819      	ldr	r1, [r3, #0]
 8008cd6:	2900      	cmp	r1, #0
 8008cd8:	d010      	beq.n	8008cfc <__mdiff+0x11c>
 8008cda:	9b00      	ldr	r3, [sp, #0]
 8008cdc:	6113      	str	r3, [r2, #16]
 8008cde:	e798      	b.n	8008c12 <__mdiff+0x32>
 8008ce0:	4684      	mov	ip, r0
 8008ce2:	ce02      	ldmia	r6!, {r1}
 8008ce4:	b288      	uxth	r0, r1
 8008ce6:	4460      	add	r0, ip
 8008ce8:	1400      	asrs	r0, r0, #16
 8008cea:	0c0c      	lsrs	r4, r1, #16
 8008cec:	1904      	adds	r4, r0, r4
 8008cee:	4461      	add	r1, ip
 8008cf0:	1420      	asrs	r0, r4, #16
 8008cf2:	b289      	uxth	r1, r1
 8008cf4:	0424      	lsls	r4, r4, #16
 8008cf6:	4321      	orrs	r1, r4
 8008cf8:	c702      	stmia	r7!, {r1}
 8008cfa:	e7dc      	b.n	8008cb6 <__mdiff+0xd6>
 8008cfc:	9900      	ldr	r1, [sp, #0]
 8008cfe:	3901      	subs	r1, #1
 8008d00:	9100      	str	r1, [sp, #0]
 8008d02:	e7e6      	b.n	8008cd2 <__mdiff+0xf2>
 8008d04:	0800b90f 	.word	0x0800b90f
 8008d08:	0800b920 	.word	0x0800b920
 8008d0c:	00000237 	.word	0x00000237
 8008d10:	00000245 	.word	0x00000245

08008d14 <__ulp>:
 8008d14:	b510      	push	{r4, lr}
 8008d16:	2400      	movs	r4, #0
 8008d18:	4b0c      	ldr	r3, [pc, #48]	@ (8008d4c <__ulp+0x38>)
 8008d1a:	4a0d      	ldr	r2, [pc, #52]	@ (8008d50 <__ulp+0x3c>)
 8008d1c:	400b      	ands	r3, r1
 8008d1e:	189b      	adds	r3, r3, r2
 8008d20:	42a3      	cmp	r3, r4
 8008d22:	dc06      	bgt.n	8008d32 <__ulp+0x1e>
 8008d24:	425b      	negs	r3, r3
 8008d26:	151a      	asrs	r2, r3, #20
 8008d28:	2a13      	cmp	r2, #19
 8008d2a:	dc05      	bgt.n	8008d38 <__ulp+0x24>
 8008d2c:	2380      	movs	r3, #128	@ 0x80
 8008d2e:	031b      	lsls	r3, r3, #12
 8008d30:	4113      	asrs	r3, r2
 8008d32:	0019      	movs	r1, r3
 8008d34:	0020      	movs	r0, r4
 8008d36:	bd10      	pop	{r4, pc}
 8008d38:	3a14      	subs	r2, #20
 8008d3a:	2401      	movs	r4, #1
 8008d3c:	2a1e      	cmp	r2, #30
 8008d3e:	dc02      	bgt.n	8008d46 <__ulp+0x32>
 8008d40:	2480      	movs	r4, #128	@ 0x80
 8008d42:	0624      	lsls	r4, r4, #24
 8008d44:	40d4      	lsrs	r4, r2
 8008d46:	2300      	movs	r3, #0
 8008d48:	e7f3      	b.n	8008d32 <__ulp+0x1e>
 8008d4a:	46c0      	nop			@ (mov r8, r8)
 8008d4c:	7ff00000 	.word	0x7ff00000
 8008d50:	fcc00000 	.word	0xfcc00000

08008d54 <__b2d>:
 8008d54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d56:	0006      	movs	r6, r0
 8008d58:	6903      	ldr	r3, [r0, #16]
 8008d5a:	3614      	adds	r6, #20
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	18f3      	adds	r3, r6, r3
 8008d60:	1f1d      	subs	r5, r3, #4
 8008d62:	682c      	ldr	r4, [r5, #0]
 8008d64:	000f      	movs	r7, r1
 8008d66:	0020      	movs	r0, r4
 8008d68:	9301      	str	r3, [sp, #4]
 8008d6a:	f7ff fd43 	bl	80087f4 <__hi0bits>
 8008d6e:	2220      	movs	r2, #32
 8008d70:	1a12      	subs	r2, r2, r0
 8008d72:	603a      	str	r2, [r7, #0]
 8008d74:	0003      	movs	r3, r0
 8008d76:	4a1c      	ldr	r2, [pc, #112]	@ (8008de8 <__b2d+0x94>)
 8008d78:	280a      	cmp	r0, #10
 8008d7a:	dc15      	bgt.n	8008da8 <__b2d+0x54>
 8008d7c:	210b      	movs	r1, #11
 8008d7e:	0027      	movs	r7, r4
 8008d80:	1a09      	subs	r1, r1, r0
 8008d82:	40cf      	lsrs	r7, r1
 8008d84:	433a      	orrs	r2, r7
 8008d86:	468c      	mov	ip, r1
 8008d88:	0011      	movs	r1, r2
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	42ae      	cmp	r6, r5
 8008d8e:	d202      	bcs.n	8008d96 <__b2d+0x42>
 8008d90:	9a01      	ldr	r2, [sp, #4]
 8008d92:	3a08      	subs	r2, #8
 8008d94:	6812      	ldr	r2, [r2, #0]
 8008d96:	3315      	adds	r3, #21
 8008d98:	409c      	lsls	r4, r3
 8008d9a:	4663      	mov	r3, ip
 8008d9c:	0027      	movs	r7, r4
 8008d9e:	40da      	lsrs	r2, r3
 8008da0:	4317      	orrs	r7, r2
 8008da2:	0038      	movs	r0, r7
 8008da4:	b003      	add	sp, #12
 8008da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008da8:	2700      	movs	r7, #0
 8008daa:	42ae      	cmp	r6, r5
 8008dac:	d202      	bcs.n	8008db4 <__b2d+0x60>
 8008dae:	9d01      	ldr	r5, [sp, #4]
 8008db0:	3d08      	subs	r5, #8
 8008db2:	682f      	ldr	r7, [r5, #0]
 8008db4:	210b      	movs	r1, #11
 8008db6:	4249      	negs	r1, r1
 8008db8:	468c      	mov	ip, r1
 8008dba:	449c      	add	ip, r3
 8008dbc:	2b0b      	cmp	r3, #11
 8008dbe:	d010      	beq.n	8008de2 <__b2d+0x8e>
 8008dc0:	4661      	mov	r1, ip
 8008dc2:	2320      	movs	r3, #32
 8008dc4:	408c      	lsls	r4, r1
 8008dc6:	1a5b      	subs	r3, r3, r1
 8008dc8:	0039      	movs	r1, r7
 8008dca:	40d9      	lsrs	r1, r3
 8008dcc:	430c      	orrs	r4, r1
 8008dce:	4322      	orrs	r2, r4
 8008dd0:	0011      	movs	r1, r2
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	42b5      	cmp	r5, r6
 8008dd6:	d901      	bls.n	8008ddc <__b2d+0x88>
 8008dd8:	3d04      	subs	r5, #4
 8008dda:	682a      	ldr	r2, [r5, #0]
 8008ddc:	4664      	mov	r4, ip
 8008dde:	40a7      	lsls	r7, r4
 8008de0:	e7dd      	b.n	8008d9e <__b2d+0x4a>
 8008de2:	4322      	orrs	r2, r4
 8008de4:	0011      	movs	r1, r2
 8008de6:	e7dc      	b.n	8008da2 <__b2d+0x4e>
 8008de8:	3ff00000 	.word	0x3ff00000

08008dec <__d2b>:
 8008dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dee:	2101      	movs	r1, #1
 8008df0:	0016      	movs	r6, r2
 8008df2:	001f      	movs	r7, r3
 8008df4:	f7ff fc06 	bl	8008604 <_Balloc>
 8008df8:	1e04      	subs	r4, r0, #0
 8008dfa:	d105      	bne.n	8008e08 <__d2b+0x1c>
 8008dfc:	0022      	movs	r2, r4
 8008dfe:	4b25      	ldr	r3, [pc, #148]	@ (8008e94 <__d2b+0xa8>)
 8008e00:	4825      	ldr	r0, [pc, #148]	@ (8008e98 <__d2b+0xac>)
 8008e02:	4926      	ldr	r1, [pc, #152]	@ (8008e9c <__d2b+0xb0>)
 8008e04:	f001 fd58 	bl	800a8b8 <__assert_func>
 8008e08:	033b      	lsls	r3, r7, #12
 8008e0a:	007d      	lsls	r5, r7, #1
 8008e0c:	0b1b      	lsrs	r3, r3, #12
 8008e0e:	0d6d      	lsrs	r5, r5, #21
 8008e10:	d002      	beq.n	8008e18 <__d2b+0x2c>
 8008e12:	2280      	movs	r2, #128	@ 0x80
 8008e14:	0352      	lsls	r2, r2, #13
 8008e16:	4313      	orrs	r3, r2
 8008e18:	9301      	str	r3, [sp, #4]
 8008e1a:	2e00      	cmp	r6, #0
 8008e1c:	d025      	beq.n	8008e6a <__d2b+0x7e>
 8008e1e:	4668      	mov	r0, sp
 8008e20:	9600      	str	r6, [sp, #0]
 8008e22:	f7ff fd08 	bl	8008836 <__lo0bits>
 8008e26:	9b01      	ldr	r3, [sp, #4]
 8008e28:	9900      	ldr	r1, [sp, #0]
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	d01b      	beq.n	8008e66 <__d2b+0x7a>
 8008e2e:	2220      	movs	r2, #32
 8008e30:	001e      	movs	r6, r3
 8008e32:	1a12      	subs	r2, r2, r0
 8008e34:	4096      	lsls	r6, r2
 8008e36:	0032      	movs	r2, r6
 8008e38:	40c3      	lsrs	r3, r0
 8008e3a:	430a      	orrs	r2, r1
 8008e3c:	6162      	str	r2, [r4, #20]
 8008e3e:	9301      	str	r3, [sp, #4]
 8008e40:	9e01      	ldr	r6, [sp, #4]
 8008e42:	61a6      	str	r6, [r4, #24]
 8008e44:	1e73      	subs	r3, r6, #1
 8008e46:	419e      	sbcs	r6, r3
 8008e48:	3601      	adds	r6, #1
 8008e4a:	6126      	str	r6, [r4, #16]
 8008e4c:	2d00      	cmp	r5, #0
 8008e4e:	d014      	beq.n	8008e7a <__d2b+0x8e>
 8008e50:	2635      	movs	r6, #53	@ 0x35
 8008e52:	4b13      	ldr	r3, [pc, #76]	@ (8008ea0 <__d2b+0xb4>)
 8008e54:	18ed      	adds	r5, r5, r3
 8008e56:	9b08      	ldr	r3, [sp, #32]
 8008e58:	182d      	adds	r5, r5, r0
 8008e5a:	601d      	str	r5, [r3, #0]
 8008e5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e5e:	1a36      	subs	r6, r6, r0
 8008e60:	601e      	str	r6, [r3, #0]
 8008e62:	0020      	movs	r0, r4
 8008e64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008e66:	6161      	str	r1, [r4, #20]
 8008e68:	e7ea      	b.n	8008e40 <__d2b+0x54>
 8008e6a:	a801      	add	r0, sp, #4
 8008e6c:	f7ff fce3 	bl	8008836 <__lo0bits>
 8008e70:	9b01      	ldr	r3, [sp, #4]
 8008e72:	2601      	movs	r6, #1
 8008e74:	6163      	str	r3, [r4, #20]
 8008e76:	3020      	adds	r0, #32
 8008e78:	e7e7      	b.n	8008e4a <__d2b+0x5e>
 8008e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8008ea4 <__d2b+0xb8>)
 8008e7c:	18c0      	adds	r0, r0, r3
 8008e7e:	9b08      	ldr	r3, [sp, #32]
 8008e80:	6018      	str	r0, [r3, #0]
 8008e82:	4b09      	ldr	r3, [pc, #36]	@ (8008ea8 <__d2b+0xbc>)
 8008e84:	18f3      	adds	r3, r6, r3
 8008e86:	009b      	lsls	r3, r3, #2
 8008e88:	18e3      	adds	r3, r4, r3
 8008e8a:	6958      	ldr	r0, [r3, #20]
 8008e8c:	f7ff fcb2 	bl	80087f4 <__hi0bits>
 8008e90:	0176      	lsls	r6, r6, #5
 8008e92:	e7e3      	b.n	8008e5c <__d2b+0x70>
 8008e94:	0800b90f 	.word	0x0800b90f
 8008e98:	0800b920 	.word	0x0800b920
 8008e9c:	0000030f 	.word	0x0000030f
 8008ea0:	fffffbcd 	.word	0xfffffbcd
 8008ea4:	fffffbce 	.word	0xfffffbce
 8008ea8:	3fffffff 	.word	0x3fffffff

08008eac <__ratio>:
 8008eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008eae:	b087      	sub	sp, #28
 8008eb0:	000f      	movs	r7, r1
 8008eb2:	a904      	add	r1, sp, #16
 8008eb4:	0006      	movs	r6, r0
 8008eb6:	f7ff ff4d 	bl	8008d54 <__b2d>
 8008eba:	9000      	str	r0, [sp, #0]
 8008ebc:	9101      	str	r1, [sp, #4]
 8008ebe:	9b00      	ldr	r3, [sp, #0]
 8008ec0:	9c01      	ldr	r4, [sp, #4]
 8008ec2:	0038      	movs	r0, r7
 8008ec4:	a905      	add	r1, sp, #20
 8008ec6:	9302      	str	r3, [sp, #8]
 8008ec8:	9403      	str	r4, [sp, #12]
 8008eca:	f7ff ff43 	bl	8008d54 <__b2d>
 8008ece:	000d      	movs	r5, r1
 8008ed0:	0002      	movs	r2, r0
 8008ed2:	000b      	movs	r3, r1
 8008ed4:	6930      	ldr	r0, [r6, #16]
 8008ed6:	6939      	ldr	r1, [r7, #16]
 8008ed8:	9e04      	ldr	r6, [sp, #16]
 8008eda:	1a40      	subs	r0, r0, r1
 8008edc:	9905      	ldr	r1, [sp, #20]
 8008ede:	0140      	lsls	r0, r0, #5
 8008ee0:	1a71      	subs	r1, r6, r1
 8008ee2:	1841      	adds	r1, r0, r1
 8008ee4:	0508      	lsls	r0, r1, #20
 8008ee6:	2900      	cmp	r1, #0
 8008ee8:	dd08      	ble.n	8008efc <__ratio+0x50>
 8008eea:	9901      	ldr	r1, [sp, #4]
 8008eec:	1841      	adds	r1, r0, r1
 8008eee:	9103      	str	r1, [sp, #12]
 8008ef0:	9802      	ldr	r0, [sp, #8]
 8008ef2:	9903      	ldr	r1, [sp, #12]
 8008ef4:	f7f7 fff6 	bl	8000ee4 <__aeabi_ddiv>
 8008ef8:	b007      	add	sp, #28
 8008efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008efc:	1a2b      	subs	r3, r5, r0
 8008efe:	e7f7      	b.n	8008ef0 <__ratio+0x44>

08008f00 <__copybits>:
 8008f00:	b570      	push	{r4, r5, r6, lr}
 8008f02:	0014      	movs	r4, r2
 8008f04:	0005      	movs	r5, r0
 8008f06:	3901      	subs	r1, #1
 8008f08:	6913      	ldr	r3, [r2, #16]
 8008f0a:	1149      	asrs	r1, r1, #5
 8008f0c:	3101      	adds	r1, #1
 8008f0e:	0089      	lsls	r1, r1, #2
 8008f10:	3414      	adds	r4, #20
 8008f12:	009b      	lsls	r3, r3, #2
 8008f14:	1841      	adds	r1, r0, r1
 8008f16:	18e3      	adds	r3, r4, r3
 8008f18:	42a3      	cmp	r3, r4
 8008f1a:	d80d      	bhi.n	8008f38 <__copybits+0x38>
 8008f1c:	0014      	movs	r4, r2
 8008f1e:	3411      	adds	r4, #17
 8008f20:	2500      	movs	r5, #0
 8008f22:	42a3      	cmp	r3, r4
 8008f24:	d303      	bcc.n	8008f2e <__copybits+0x2e>
 8008f26:	1a9b      	subs	r3, r3, r2
 8008f28:	3b11      	subs	r3, #17
 8008f2a:	089b      	lsrs	r3, r3, #2
 8008f2c:	009d      	lsls	r5, r3, #2
 8008f2e:	2300      	movs	r3, #0
 8008f30:	1940      	adds	r0, r0, r5
 8008f32:	4281      	cmp	r1, r0
 8008f34:	d803      	bhi.n	8008f3e <__copybits+0x3e>
 8008f36:	bd70      	pop	{r4, r5, r6, pc}
 8008f38:	cc40      	ldmia	r4!, {r6}
 8008f3a:	c540      	stmia	r5!, {r6}
 8008f3c:	e7ec      	b.n	8008f18 <__copybits+0x18>
 8008f3e:	c008      	stmia	r0!, {r3}
 8008f40:	e7f7      	b.n	8008f32 <__copybits+0x32>

08008f42 <__any_on>:
 8008f42:	0002      	movs	r2, r0
 8008f44:	6900      	ldr	r0, [r0, #16]
 8008f46:	b510      	push	{r4, lr}
 8008f48:	3214      	adds	r2, #20
 8008f4a:	114b      	asrs	r3, r1, #5
 8008f4c:	4298      	cmp	r0, r3
 8008f4e:	db13      	blt.n	8008f78 <__any_on+0x36>
 8008f50:	dd0c      	ble.n	8008f6c <__any_on+0x2a>
 8008f52:	241f      	movs	r4, #31
 8008f54:	0008      	movs	r0, r1
 8008f56:	4020      	ands	r0, r4
 8008f58:	4221      	tst	r1, r4
 8008f5a:	d007      	beq.n	8008f6c <__any_on+0x2a>
 8008f5c:	0099      	lsls	r1, r3, #2
 8008f5e:	588c      	ldr	r4, [r1, r2]
 8008f60:	0021      	movs	r1, r4
 8008f62:	40c1      	lsrs	r1, r0
 8008f64:	4081      	lsls	r1, r0
 8008f66:	2001      	movs	r0, #1
 8008f68:	428c      	cmp	r4, r1
 8008f6a:	d104      	bne.n	8008f76 <__any_on+0x34>
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	18d3      	adds	r3, r2, r3
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d803      	bhi.n	8008f7c <__any_on+0x3a>
 8008f74:	2000      	movs	r0, #0
 8008f76:	bd10      	pop	{r4, pc}
 8008f78:	0003      	movs	r3, r0
 8008f7a:	e7f7      	b.n	8008f6c <__any_on+0x2a>
 8008f7c:	3b04      	subs	r3, #4
 8008f7e:	6819      	ldr	r1, [r3, #0]
 8008f80:	2900      	cmp	r1, #0
 8008f82:	d0f5      	beq.n	8008f70 <__any_on+0x2e>
 8008f84:	2001      	movs	r0, #1
 8008f86:	e7f6      	b.n	8008f76 <__any_on+0x34>

08008f88 <sulp>:
 8008f88:	b570      	push	{r4, r5, r6, lr}
 8008f8a:	0016      	movs	r6, r2
 8008f8c:	000d      	movs	r5, r1
 8008f8e:	f7ff fec1 	bl	8008d14 <__ulp>
 8008f92:	2e00      	cmp	r6, #0
 8008f94:	d00d      	beq.n	8008fb2 <sulp+0x2a>
 8008f96:	236b      	movs	r3, #107	@ 0x6b
 8008f98:	006a      	lsls	r2, r5, #1
 8008f9a:	0d52      	lsrs	r2, r2, #21
 8008f9c:	1a9b      	subs	r3, r3, r2
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	dd07      	ble.n	8008fb2 <sulp+0x2a>
 8008fa2:	2400      	movs	r4, #0
 8008fa4:	4a03      	ldr	r2, [pc, #12]	@ (8008fb4 <sulp+0x2c>)
 8008fa6:	051b      	lsls	r3, r3, #20
 8008fa8:	189d      	adds	r5, r3, r2
 8008faa:	002b      	movs	r3, r5
 8008fac:	0022      	movs	r2, r4
 8008fae:	f7f8 fbd3 	bl	8001758 <__aeabi_dmul>
 8008fb2:	bd70      	pop	{r4, r5, r6, pc}
 8008fb4:	3ff00000 	.word	0x3ff00000

08008fb8 <_strtod_l>:
 8008fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fba:	b0a3      	sub	sp, #140	@ 0x8c
 8008fbc:	921b      	str	r2, [sp, #108]	@ 0x6c
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	2600      	movs	r6, #0
 8008fc2:	2700      	movs	r7, #0
 8008fc4:	9005      	str	r0, [sp, #20]
 8008fc6:	9109      	str	r1, [sp, #36]	@ 0x24
 8008fc8:	921e      	str	r2, [sp, #120]	@ 0x78
 8008fca:	911d      	str	r1, [sp, #116]	@ 0x74
 8008fcc:	780a      	ldrb	r2, [r1, #0]
 8008fce:	2a2b      	cmp	r2, #43	@ 0x2b
 8008fd0:	d053      	beq.n	800907a <_strtod_l+0xc2>
 8008fd2:	d83f      	bhi.n	8009054 <_strtod_l+0x9c>
 8008fd4:	2a0d      	cmp	r2, #13
 8008fd6:	d839      	bhi.n	800904c <_strtod_l+0x94>
 8008fd8:	2a08      	cmp	r2, #8
 8008fda:	d839      	bhi.n	8009050 <_strtod_l+0x98>
 8008fdc:	2a00      	cmp	r2, #0
 8008fde:	d042      	beq.n	8009066 <_strtod_l+0xae>
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	9212      	str	r2, [sp, #72]	@ 0x48
 8008fe4:	2100      	movs	r1, #0
 8008fe6:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8008fe8:	910c      	str	r1, [sp, #48]	@ 0x30
 8008fea:	782a      	ldrb	r2, [r5, #0]
 8008fec:	2a30      	cmp	r2, #48	@ 0x30
 8008fee:	d000      	beq.n	8008ff2 <_strtod_l+0x3a>
 8008ff0:	e083      	b.n	80090fa <_strtod_l+0x142>
 8008ff2:	786a      	ldrb	r2, [r5, #1]
 8008ff4:	3120      	adds	r1, #32
 8008ff6:	438a      	bics	r2, r1
 8008ff8:	2a58      	cmp	r2, #88	@ 0x58
 8008ffa:	d000      	beq.n	8008ffe <_strtod_l+0x46>
 8008ffc:	e073      	b.n	80090e6 <_strtod_l+0x12e>
 8008ffe:	9302      	str	r3, [sp, #8]
 8009000:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009002:	4a9b      	ldr	r2, [pc, #620]	@ (8009270 <_strtod_l+0x2b8>)
 8009004:	9301      	str	r3, [sp, #4]
 8009006:	ab1e      	add	r3, sp, #120	@ 0x78
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	9805      	ldr	r0, [sp, #20]
 800900c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800900e:	a91d      	add	r1, sp, #116	@ 0x74
 8009010:	f001 fd06 	bl	800aa20 <__gethex>
 8009014:	230f      	movs	r3, #15
 8009016:	0002      	movs	r2, r0
 8009018:	401a      	ands	r2, r3
 800901a:	0004      	movs	r4, r0
 800901c:	9206      	str	r2, [sp, #24]
 800901e:	4218      	tst	r0, r3
 8009020:	d005      	beq.n	800902e <_strtod_l+0x76>
 8009022:	2a06      	cmp	r2, #6
 8009024:	d12b      	bne.n	800907e <_strtod_l+0xc6>
 8009026:	2300      	movs	r3, #0
 8009028:	3501      	adds	r5, #1
 800902a:	951d      	str	r5, [sp, #116]	@ 0x74
 800902c:	9312      	str	r3, [sp, #72]	@ 0x48
 800902e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009030:	2b00      	cmp	r3, #0
 8009032:	d002      	beq.n	800903a <_strtod_l+0x82>
 8009034:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009036:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009038:	6013      	str	r3, [r2, #0]
 800903a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800903c:	2b00      	cmp	r3, #0
 800903e:	d019      	beq.n	8009074 <_strtod_l+0xbc>
 8009040:	2380      	movs	r3, #128	@ 0x80
 8009042:	0030      	movs	r0, r6
 8009044:	061b      	lsls	r3, r3, #24
 8009046:	18f9      	adds	r1, r7, r3
 8009048:	b023      	add	sp, #140	@ 0x8c
 800904a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800904c:	2a20      	cmp	r2, #32
 800904e:	d1c7      	bne.n	8008fe0 <_strtod_l+0x28>
 8009050:	3101      	adds	r1, #1
 8009052:	e7ba      	b.n	8008fca <_strtod_l+0x12>
 8009054:	2a2d      	cmp	r2, #45	@ 0x2d
 8009056:	d1c3      	bne.n	8008fe0 <_strtod_l+0x28>
 8009058:	3a2c      	subs	r2, #44	@ 0x2c
 800905a:	9212      	str	r2, [sp, #72]	@ 0x48
 800905c:	1c4a      	adds	r2, r1, #1
 800905e:	921d      	str	r2, [sp, #116]	@ 0x74
 8009060:	784a      	ldrb	r2, [r1, #1]
 8009062:	2a00      	cmp	r2, #0
 8009064:	d1be      	bne.n	8008fe4 <_strtod_l+0x2c>
 8009066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009068:	931d      	str	r3, [sp, #116]	@ 0x74
 800906a:	2300      	movs	r3, #0
 800906c:	9312      	str	r3, [sp, #72]	@ 0x48
 800906e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009070:	2b00      	cmp	r3, #0
 8009072:	d1df      	bne.n	8009034 <_strtod_l+0x7c>
 8009074:	0030      	movs	r0, r6
 8009076:	0039      	movs	r1, r7
 8009078:	e7e6      	b.n	8009048 <_strtod_l+0x90>
 800907a:	2200      	movs	r2, #0
 800907c:	e7ed      	b.n	800905a <_strtod_l+0xa2>
 800907e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8009080:	2a00      	cmp	r2, #0
 8009082:	d007      	beq.n	8009094 <_strtod_l+0xdc>
 8009084:	2135      	movs	r1, #53	@ 0x35
 8009086:	a820      	add	r0, sp, #128	@ 0x80
 8009088:	f7ff ff3a 	bl	8008f00 <__copybits>
 800908c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800908e:	9805      	ldr	r0, [sp, #20]
 8009090:	f7ff fafc 	bl	800868c <_Bfree>
 8009094:	9806      	ldr	r0, [sp, #24]
 8009096:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8009098:	3801      	subs	r0, #1
 800909a:	2804      	cmp	r0, #4
 800909c:	d806      	bhi.n	80090ac <_strtod_l+0xf4>
 800909e:	f7f7 f839 	bl	8000114 <__gnu_thumb1_case_uqi>
 80090a2:	0312      	.short	0x0312
 80090a4:	1e1c      	.short	0x1e1c
 80090a6:	12          	.byte	0x12
 80090a7:	00          	.byte	0x00
 80090a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80090aa:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 80090ac:	05e4      	lsls	r4, r4, #23
 80090ae:	d502      	bpl.n	80090b6 <_strtod_l+0xfe>
 80090b0:	2380      	movs	r3, #128	@ 0x80
 80090b2:	061b      	lsls	r3, r3, #24
 80090b4:	431f      	orrs	r7, r3
 80090b6:	4b6f      	ldr	r3, [pc, #444]	@ (8009274 <_strtod_l+0x2bc>)
 80090b8:	423b      	tst	r3, r7
 80090ba:	d1b8      	bne.n	800902e <_strtod_l+0x76>
 80090bc:	f7fe faea 	bl	8007694 <__errno>
 80090c0:	2322      	movs	r3, #34	@ 0x22
 80090c2:	6003      	str	r3, [r0, #0]
 80090c4:	e7b3      	b.n	800902e <_strtod_l+0x76>
 80090c6:	496c      	ldr	r1, [pc, #432]	@ (8009278 <_strtod_l+0x2c0>)
 80090c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80090ca:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80090cc:	400a      	ands	r2, r1
 80090ce:	496b      	ldr	r1, [pc, #428]	@ (800927c <_strtod_l+0x2c4>)
 80090d0:	185b      	adds	r3, r3, r1
 80090d2:	051b      	lsls	r3, r3, #20
 80090d4:	431a      	orrs	r2, r3
 80090d6:	0017      	movs	r7, r2
 80090d8:	e7e8      	b.n	80090ac <_strtod_l+0xf4>
 80090da:	4f66      	ldr	r7, [pc, #408]	@ (8009274 <_strtod_l+0x2bc>)
 80090dc:	e7e6      	b.n	80090ac <_strtod_l+0xf4>
 80090de:	2601      	movs	r6, #1
 80090e0:	4f67      	ldr	r7, [pc, #412]	@ (8009280 <_strtod_l+0x2c8>)
 80090e2:	4276      	negs	r6, r6
 80090e4:	e7e2      	b.n	80090ac <_strtod_l+0xf4>
 80090e6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80090e8:	1c5a      	adds	r2, r3, #1
 80090ea:	921d      	str	r2, [sp, #116]	@ 0x74
 80090ec:	785b      	ldrb	r3, [r3, #1]
 80090ee:	2b30      	cmp	r3, #48	@ 0x30
 80090f0:	d0f9      	beq.n	80090e6 <_strtod_l+0x12e>
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d09b      	beq.n	800902e <_strtod_l+0x76>
 80090f6:	2301      	movs	r3, #1
 80090f8:	930c      	str	r3, [sp, #48]	@ 0x30
 80090fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80090fc:	220a      	movs	r2, #10
 80090fe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009100:	2300      	movs	r3, #0
 8009102:	9310      	str	r3, [sp, #64]	@ 0x40
 8009104:	930d      	str	r3, [sp, #52]	@ 0x34
 8009106:	9308      	str	r3, [sp, #32]
 8009108:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800910a:	7804      	ldrb	r4, [r0, #0]
 800910c:	0023      	movs	r3, r4
 800910e:	3b30      	subs	r3, #48	@ 0x30
 8009110:	b2d9      	uxtb	r1, r3
 8009112:	2909      	cmp	r1, #9
 8009114:	d927      	bls.n	8009166 <_strtod_l+0x1ae>
 8009116:	2201      	movs	r2, #1
 8009118:	495a      	ldr	r1, [pc, #360]	@ (8009284 <_strtod_l+0x2cc>)
 800911a:	f001 fb99 	bl	800a850 <strncmp>
 800911e:	2800      	cmp	r0, #0
 8009120:	d033      	beq.n	800918a <_strtod_l+0x1d2>
 8009122:	2000      	movs	r0, #0
 8009124:	0023      	movs	r3, r4
 8009126:	4684      	mov	ip, r0
 8009128:	9a08      	ldr	r2, [sp, #32]
 800912a:	900e      	str	r0, [sp, #56]	@ 0x38
 800912c:	9206      	str	r2, [sp, #24]
 800912e:	2220      	movs	r2, #32
 8009130:	0019      	movs	r1, r3
 8009132:	4391      	bics	r1, r2
 8009134:	000a      	movs	r2, r1
 8009136:	2100      	movs	r1, #0
 8009138:	9107      	str	r1, [sp, #28]
 800913a:	2a45      	cmp	r2, #69	@ 0x45
 800913c:	d000      	beq.n	8009140 <_strtod_l+0x188>
 800913e:	e0cb      	b.n	80092d8 <_strtod_l+0x320>
 8009140:	9b06      	ldr	r3, [sp, #24]
 8009142:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009144:	4303      	orrs	r3, r0
 8009146:	4313      	orrs	r3, r2
 8009148:	428b      	cmp	r3, r1
 800914a:	d08c      	beq.n	8009066 <_strtod_l+0xae>
 800914c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800914e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009150:	3301      	adds	r3, #1
 8009152:	931d      	str	r3, [sp, #116]	@ 0x74
 8009154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009156:	785b      	ldrb	r3, [r3, #1]
 8009158:	2b2b      	cmp	r3, #43	@ 0x2b
 800915a:	d07b      	beq.n	8009254 <_strtod_l+0x29c>
 800915c:	000c      	movs	r4, r1
 800915e:	2b2d      	cmp	r3, #45	@ 0x2d
 8009160:	d17e      	bne.n	8009260 <_strtod_l+0x2a8>
 8009162:	2401      	movs	r4, #1
 8009164:	e077      	b.n	8009256 <_strtod_l+0x29e>
 8009166:	9908      	ldr	r1, [sp, #32]
 8009168:	2908      	cmp	r1, #8
 800916a:	dc09      	bgt.n	8009180 <_strtod_l+0x1c8>
 800916c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800916e:	4351      	muls	r1, r2
 8009170:	185b      	adds	r3, r3, r1
 8009172:	930d      	str	r3, [sp, #52]	@ 0x34
 8009174:	9b08      	ldr	r3, [sp, #32]
 8009176:	3001      	adds	r0, #1
 8009178:	3301      	adds	r3, #1
 800917a:	9308      	str	r3, [sp, #32]
 800917c:	901d      	str	r0, [sp, #116]	@ 0x74
 800917e:	e7c3      	b.n	8009108 <_strtod_l+0x150>
 8009180:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8009182:	4355      	muls	r5, r2
 8009184:	195b      	adds	r3, r3, r5
 8009186:	9310      	str	r3, [sp, #64]	@ 0x40
 8009188:	e7f4      	b.n	8009174 <_strtod_l+0x1bc>
 800918a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800918c:	1c5a      	adds	r2, r3, #1
 800918e:	921d      	str	r2, [sp, #116]	@ 0x74
 8009190:	9a08      	ldr	r2, [sp, #32]
 8009192:	785b      	ldrb	r3, [r3, #1]
 8009194:	2a00      	cmp	r2, #0
 8009196:	d03e      	beq.n	8009216 <_strtod_l+0x25e>
 8009198:	900e      	str	r0, [sp, #56]	@ 0x38
 800919a:	9206      	str	r2, [sp, #24]
 800919c:	001a      	movs	r2, r3
 800919e:	3a30      	subs	r2, #48	@ 0x30
 80091a0:	2a09      	cmp	r2, #9
 80091a2:	d912      	bls.n	80091ca <_strtod_l+0x212>
 80091a4:	2201      	movs	r2, #1
 80091a6:	4694      	mov	ip, r2
 80091a8:	e7c1      	b.n	800912e <_strtod_l+0x176>
 80091aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80091ac:	3001      	adds	r0, #1
 80091ae:	1c5a      	adds	r2, r3, #1
 80091b0:	921d      	str	r2, [sp, #116]	@ 0x74
 80091b2:	785b      	ldrb	r3, [r3, #1]
 80091b4:	2b30      	cmp	r3, #48	@ 0x30
 80091b6:	d0f8      	beq.n	80091aa <_strtod_l+0x1f2>
 80091b8:	001a      	movs	r2, r3
 80091ba:	3a31      	subs	r2, #49	@ 0x31
 80091bc:	2a08      	cmp	r2, #8
 80091be:	d844      	bhi.n	800924a <_strtod_l+0x292>
 80091c0:	900e      	str	r0, [sp, #56]	@ 0x38
 80091c2:	2000      	movs	r0, #0
 80091c4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80091c6:	9006      	str	r0, [sp, #24]
 80091c8:	9213      	str	r2, [sp, #76]	@ 0x4c
 80091ca:	001c      	movs	r4, r3
 80091cc:	1c42      	adds	r2, r0, #1
 80091ce:	3c30      	subs	r4, #48	@ 0x30
 80091d0:	2b30      	cmp	r3, #48	@ 0x30
 80091d2:	d01a      	beq.n	800920a <_strtod_l+0x252>
 80091d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091d6:	9906      	ldr	r1, [sp, #24]
 80091d8:	189b      	adds	r3, r3, r2
 80091da:	930e      	str	r3, [sp, #56]	@ 0x38
 80091dc:	230a      	movs	r3, #10
 80091de:	469c      	mov	ip, r3
 80091e0:	9d06      	ldr	r5, [sp, #24]
 80091e2:	1c4b      	adds	r3, r1, #1
 80091e4:	1b5d      	subs	r5, r3, r5
 80091e6:	42aa      	cmp	r2, r5
 80091e8:	dc17      	bgt.n	800921a <_strtod_l+0x262>
 80091ea:	43c3      	mvns	r3, r0
 80091ec:	9a06      	ldr	r2, [sp, #24]
 80091ee:	17db      	asrs	r3, r3, #31
 80091f0:	4003      	ands	r3, r0
 80091f2:	18d1      	adds	r1, r2, r3
 80091f4:	3201      	adds	r2, #1
 80091f6:	18d3      	adds	r3, r2, r3
 80091f8:	9306      	str	r3, [sp, #24]
 80091fa:	2908      	cmp	r1, #8
 80091fc:	dc1c      	bgt.n	8009238 <_strtod_l+0x280>
 80091fe:	230a      	movs	r3, #10
 8009200:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009202:	4353      	muls	r3, r2
 8009204:	2200      	movs	r2, #0
 8009206:	18e3      	adds	r3, r4, r3
 8009208:	930d      	str	r3, [sp, #52]	@ 0x34
 800920a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800920c:	0010      	movs	r0, r2
 800920e:	1c59      	adds	r1, r3, #1
 8009210:	911d      	str	r1, [sp, #116]	@ 0x74
 8009212:	785b      	ldrb	r3, [r3, #1]
 8009214:	e7c2      	b.n	800919c <_strtod_l+0x1e4>
 8009216:	9808      	ldr	r0, [sp, #32]
 8009218:	e7cc      	b.n	80091b4 <_strtod_l+0x1fc>
 800921a:	2908      	cmp	r1, #8
 800921c:	dc05      	bgt.n	800922a <_strtod_l+0x272>
 800921e:	4665      	mov	r5, ip
 8009220:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009222:	4369      	muls	r1, r5
 8009224:	910d      	str	r1, [sp, #52]	@ 0x34
 8009226:	0019      	movs	r1, r3
 8009228:	e7da      	b.n	80091e0 <_strtod_l+0x228>
 800922a:	2b10      	cmp	r3, #16
 800922c:	dcfb      	bgt.n	8009226 <_strtod_l+0x26e>
 800922e:	4661      	mov	r1, ip
 8009230:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8009232:	434d      	muls	r5, r1
 8009234:	9510      	str	r5, [sp, #64]	@ 0x40
 8009236:	e7f6      	b.n	8009226 <_strtod_l+0x26e>
 8009238:	2200      	movs	r2, #0
 800923a:	290f      	cmp	r1, #15
 800923c:	dce5      	bgt.n	800920a <_strtod_l+0x252>
 800923e:	230a      	movs	r3, #10
 8009240:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8009242:	435d      	muls	r5, r3
 8009244:	1963      	adds	r3, r4, r5
 8009246:	9310      	str	r3, [sp, #64]	@ 0x40
 8009248:	e7df      	b.n	800920a <_strtod_l+0x252>
 800924a:	2200      	movs	r2, #0
 800924c:	920e      	str	r2, [sp, #56]	@ 0x38
 800924e:	9206      	str	r2, [sp, #24]
 8009250:	3201      	adds	r2, #1
 8009252:	e7a8      	b.n	80091a6 <_strtod_l+0x1ee>
 8009254:	2400      	movs	r4, #0
 8009256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009258:	3302      	adds	r3, #2
 800925a:	931d      	str	r3, [sp, #116]	@ 0x74
 800925c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800925e:	789b      	ldrb	r3, [r3, #2]
 8009260:	001a      	movs	r2, r3
 8009262:	3a30      	subs	r2, #48	@ 0x30
 8009264:	2a09      	cmp	r2, #9
 8009266:	d913      	bls.n	8009290 <_strtod_l+0x2d8>
 8009268:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800926a:	921d      	str	r2, [sp, #116]	@ 0x74
 800926c:	2200      	movs	r2, #0
 800926e:	e032      	b.n	80092d6 <_strtod_l+0x31e>
 8009270:	0800bb5c 	.word	0x0800bb5c
 8009274:	7ff00000 	.word	0x7ff00000
 8009278:	ffefffff 	.word	0xffefffff
 800927c:	00000433 	.word	0x00000433
 8009280:	7fffffff 	.word	0x7fffffff
 8009284:	0800b979 	.word	0x0800b979
 8009288:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800928a:	1c5a      	adds	r2, r3, #1
 800928c:	921d      	str	r2, [sp, #116]	@ 0x74
 800928e:	785b      	ldrb	r3, [r3, #1]
 8009290:	2b30      	cmp	r3, #48	@ 0x30
 8009292:	d0f9      	beq.n	8009288 <_strtod_l+0x2d0>
 8009294:	2200      	movs	r2, #0
 8009296:	9207      	str	r2, [sp, #28]
 8009298:	001a      	movs	r2, r3
 800929a:	3a31      	subs	r2, #49	@ 0x31
 800929c:	2a08      	cmp	r2, #8
 800929e:	d81b      	bhi.n	80092d8 <_strtod_l+0x320>
 80092a0:	3b30      	subs	r3, #48	@ 0x30
 80092a2:	001a      	movs	r2, r3
 80092a4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80092a6:	9307      	str	r3, [sp, #28]
 80092a8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80092aa:	1c59      	adds	r1, r3, #1
 80092ac:	911d      	str	r1, [sp, #116]	@ 0x74
 80092ae:	785b      	ldrb	r3, [r3, #1]
 80092b0:	001d      	movs	r5, r3
 80092b2:	3d30      	subs	r5, #48	@ 0x30
 80092b4:	2d09      	cmp	r5, #9
 80092b6:	d93a      	bls.n	800932e <_strtod_l+0x376>
 80092b8:	9d07      	ldr	r5, [sp, #28]
 80092ba:	1b49      	subs	r1, r1, r5
 80092bc:	000d      	movs	r5, r1
 80092be:	49b3      	ldr	r1, [pc, #716]	@ (800958c <_strtod_l+0x5d4>)
 80092c0:	9107      	str	r1, [sp, #28]
 80092c2:	2d08      	cmp	r5, #8
 80092c4:	dc03      	bgt.n	80092ce <_strtod_l+0x316>
 80092c6:	9207      	str	r2, [sp, #28]
 80092c8:	428a      	cmp	r2, r1
 80092ca:	dd00      	ble.n	80092ce <_strtod_l+0x316>
 80092cc:	9107      	str	r1, [sp, #28]
 80092ce:	2c00      	cmp	r4, #0
 80092d0:	d002      	beq.n	80092d8 <_strtod_l+0x320>
 80092d2:	9a07      	ldr	r2, [sp, #28]
 80092d4:	4252      	negs	r2, r2
 80092d6:	9207      	str	r2, [sp, #28]
 80092d8:	9a06      	ldr	r2, [sp, #24]
 80092da:	2a00      	cmp	r2, #0
 80092dc:	d14b      	bne.n	8009376 <_strtod_l+0x3be>
 80092de:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80092e0:	4310      	orrs	r0, r2
 80092e2:	d000      	beq.n	80092e6 <_strtod_l+0x32e>
 80092e4:	e6a3      	b.n	800902e <_strtod_l+0x76>
 80092e6:	4662      	mov	r2, ip
 80092e8:	2a00      	cmp	r2, #0
 80092ea:	d000      	beq.n	80092ee <_strtod_l+0x336>
 80092ec:	e6bb      	b.n	8009066 <_strtod_l+0xae>
 80092ee:	2b69      	cmp	r3, #105	@ 0x69
 80092f0:	d025      	beq.n	800933e <_strtod_l+0x386>
 80092f2:	dc21      	bgt.n	8009338 <_strtod_l+0x380>
 80092f4:	2b49      	cmp	r3, #73	@ 0x49
 80092f6:	d022      	beq.n	800933e <_strtod_l+0x386>
 80092f8:	2b4e      	cmp	r3, #78	@ 0x4e
 80092fa:	d000      	beq.n	80092fe <_strtod_l+0x346>
 80092fc:	e6b3      	b.n	8009066 <_strtod_l+0xae>
 80092fe:	49a4      	ldr	r1, [pc, #656]	@ (8009590 <_strtod_l+0x5d8>)
 8009300:	a81d      	add	r0, sp, #116	@ 0x74
 8009302:	f001 fdc3 	bl	800ae8c <__match>
 8009306:	2800      	cmp	r0, #0
 8009308:	d100      	bne.n	800930c <_strtod_l+0x354>
 800930a:	e6ac      	b.n	8009066 <_strtod_l+0xae>
 800930c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	2b28      	cmp	r3, #40	@ 0x28
 8009312:	d12a      	bne.n	800936a <_strtod_l+0x3b2>
 8009314:	499f      	ldr	r1, [pc, #636]	@ (8009594 <_strtod_l+0x5dc>)
 8009316:	aa20      	add	r2, sp, #128	@ 0x80
 8009318:	a81d      	add	r0, sp, #116	@ 0x74
 800931a:	f001 fdcb 	bl	800aeb4 <__hexnan>
 800931e:	2805      	cmp	r0, #5
 8009320:	d123      	bne.n	800936a <_strtod_l+0x3b2>
 8009322:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009324:	4a9c      	ldr	r2, [pc, #624]	@ (8009598 <_strtod_l+0x5e0>)
 8009326:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009328:	431a      	orrs	r2, r3
 800932a:	0017      	movs	r7, r2
 800932c:	e67f      	b.n	800902e <_strtod_l+0x76>
 800932e:	210a      	movs	r1, #10
 8009330:	434a      	muls	r2, r1
 8009332:	18d2      	adds	r2, r2, r3
 8009334:	3a30      	subs	r2, #48	@ 0x30
 8009336:	e7b7      	b.n	80092a8 <_strtod_l+0x2f0>
 8009338:	2b6e      	cmp	r3, #110	@ 0x6e
 800933a:	d0e0      	beq.n	80092fe <_strtod_l+0x346>
 800933c:	e693      	b.n	8009066 <_strtod_l+0xae>
 800933e:	4997      	ldr	r1, [pc, #604]	@ (800959c <_strtod_l+0x5e4>)
 8009340:	a81d      	add	r0, sp, #116	@ 0x74
 8009342:	f001 fda3 	bl	800ae8c <__match>
 8009346:	2800      	cmp	r0, #0
 8009348:	d100      	bne.n	800934c <_strtod_l+0x394>
 800934a:	e68c      	b.n	8009066 <_strtod_l+0xae>
 800934c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800934e:	4994      	ldr	r1, [pc, #592]	@ (80095a0 <_strtod_l+0x5e8>)
 8009350:	3b01      	subs	r3, #1
 8009352:	a81d      	add	r0, sp, #116	@ 0x74
 8009354:	931d      	str	r3, [sp, #116]	@ 0x74
 8009356:	f001 fd99 	bl	800ae8c <__match>
 800935a:	2800      	cmp	r0, #0
 800935c:	d102      	bne.n	8009364 <_strtod_l+0x3ac>
 800935e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009360:	3301      	adds	r3, #1
 8009362:	931d      	str	r3, [sp, #116]	@ 0x74
 8009364:	2600      	movs	r6, #0
 8009366:	4f8c      	ldr	r7, [pc, #560]	@ (8009598 <_strtod_l+0x5e0>)
 8009368:	e661      	b.n	800902e <_strtod_l+0x76>
 800936a:	488e      	ldr	r0, [pc, #568]	@ (80095a4 <_strtod_l+0x5ec>)
 800936c:	f001 fa9e 	bl	800a8ac <nan>
 8009370:	0006      	movs	r6, r0
 8009372:	000f      	movs	r7, r1
 8009374:	e65b      	b.n	800902e <_strtod_l+0x76>
 8009376:	9b07      	ldr	r3, [sp, #28]
 8009378:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800937a:	1a9b      	subs	r3, r3, r2
 800937c:	930c      	str	r3, [sp, #48]	@ 0x30
 800937e:	9b08      	ldr	r3, [sp, #32]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d101      	bne.n	8009388 <_strtod_l+0x3d0>
 8009384:	9b06      	ldr	r3, [sp, #24]
 8009386:	9308      	str	r3, [sp, #32]
 8009388:	9c06      	ldr	r4, [sp, #24]
 800938a:	2c10      	cmp	r4, #16
 800938c:	dd00      	ble.n	8009390 <_strtod_l+0x3d8>
 800938e:	2410      	movs	r4, #16
 8009390:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009392:	f7f9 f95d 	bl	8002650 <__aeabi_ui2d>
 8009396:	9b06      	ldr	r3, [sp, #24]
 8009398:	0006      	movs	r6, r0
 800939a:	000f      	movs	r7, r1
 800939c:	2b09      	cmp	r3, #9
 800939e:	dc13      	bgt.n	80093c8 <_strtod_l+0x410>
 80093a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d100      	bne.n	80093a8 <_strtod_l+0x3f0>
 80093a6:	e642      	b.n	800902e <_strtod_l+0x76>
 80093a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	dc00      	bgt.n	80093b0 <_strtod_l+0x3f8>
 80093ae:	e07e      	b.n	80094ae <_strtod_l+0x4f6>
 80093b0:	2b16      	cmp	r3, #22
 80093b2:	dc63      	bgt.n	800947c <_strtod_l+0x4c4>
 80093b4:	497c      	ldr	r1, [pc, #496]	@ (80095a8 <_strtod_l+0x5f0>)
 80093b6:	00db      	lsls	r3, r3, #3
 80093b8:	18c9      	adds	r1, r1, r3
 80093ba:	0032      	movs	r2, r6
 80093bc:	6808      	ldr	r0, [r1, #0]
 80093be:	6849      	ldr	r1, [r1, #4]
 80093c0:	003b      	movs	r3, r7
 80093c2:	f7f8 f9c9 	bl	8001758 <__aeabi_dmul>
 80093c6:	e7d3      	b.n	8009370 <_strtod_l+0x3b8>
 80093c8:	0022      	movs	r2, r4
 80093ca:	4b77      	ldr	r3, [pc, #476]	@ (80095a8 <_strtod_l+0x5f0>)
 80093cc:	3a09      	subs	r2, #9
 80093ce:	00d2      	lsls	r2, r2, #3
 80093d0:	189b      	adds	r3, r3, r2
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	f7f8 f9bf 	bl	8001758 <__aeabi_dmul>
 80093da:	0006      	movs	r6, r0
 80093dc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80093de:	000f      	movs	r7, r1
 80093e0:	f7f9 f936 	bl	8002650 <__aeabi_ui2d>
 80093e4:	000b      	movs	r3, r1
 80093e6:	0002      	movs	r2, r0
 80093e8:	0039      	movs	r1, r7
 80093ea:	0030      	movs	r0, r6
 80093ec:	f7f7 f9b4 	bl	8000758 <__aeabi_dadd>
 80093f0:	9b06      	ldr	r3, [sp, #24]
 80093f2:	0006      	movs	r6, r0
 80093f4:	000f      	movs	r7, r1
 80093f6:	2b0f      	cmp	r3, #15
 80093f8:	ddd2      	ble.n	80093a0 <_strtod_l+0x3e8>
 80093fa:	9b06      	ldr	r3, [sp, #24]
 80093fc:	1b1c      	subs	r4, r3, r4
 80093fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009400:	18e4      	adds	r4, r4, r3
 8009402:	2c00      	cmp	r4, #0
 8009404:	dc00      	bgt.n	8009408 <_strtod_l+0x450>
 8009406:	e09b      	b.n	8009540 <_strtod_l+0x588>
 8009408:	220f      	movs	r2, #15
 800940a:	0023      	movs	r3, r4
 800940c:	4013      	ands	r3, r2
 800940e:	4214      	tst	r4, r2
 8009410:	d00a      	beq.n	8009428 <_strtod_l+0x470>
 8009412:	4965      	ldr	r1, [pc, #404]	@ (80095a8 <_strtod_l+0x5f0>)
 8009414:	00db      	lsls	r3, r3, #3
 8009416:	18c9      	adds	r1, r1, r3
 8009418:	0032      	movs	r2, r6
 800941a:	6808      	ldr	r0, [r1, #0]
 800941c:	6849      	ldr	r1, [r1, #4]
 800941e:	003b      	movs	r3, r7
 8009420:	f7f8 f99a 	bl	8001758 <__aeabi_dmul>
 8009424:	0006      	movs	r6, r0
 8009426:	000f      	movs	r7, r1
 8009428:	230f      	movs	r3, #15
 800942a:	439c      	bics	r4, r3
 800942c:	d073      	beq.n	8009516 <_strtod_l+0x55e>
 800942e:	3326      	adds	r3, #38	@ 0x26
 8009430:	33ff      	adds	r3, #255	@ 0xff
 8009432:	429c      	cmp	r4, r3
 8009434:	dd4b      	ble.n	80094ce <_strtod_l+0x516>
 8009436:	2300      	movs	r3, #0
 8009438:	9306      	str	r3, [sp, #24]
 800943a:	9307      	str	r3, [sp, #28]
 800943c:	930d      	str	r3, [sp, #52]	@ 0x34
 800943e:	9308      	str	r3, [sp, #32]
 8009440:	2322      	movs	r3, #34	@ 0x22
 8009442:	2600      	movs	r6, #0
 8009444:	9a05      	ldr	r2, [sp, #20]
 8009446:	4f54      	ldr	r7, [pc, #336]	@ (8009598 <_strtod_l+0x5e0>)
 8009448:	6013      	str	r3, [r2, #0]
 800944a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800944c:	42b3      	cmp	r3, r6
 800944e:	d100      	bne.n	8009452 <_strtod_l+0x49a>
 8009450:	e5ed      	b.n	800902e <_strtod_l+0x76>
 8009452:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009454:	9805      	ldr	r0, [sp, #20]
 8009456:	f7ff f919 	bl	800868c <_Bfree>
 800945a:	9908      	ldr	r1, [sp, #32]
 800945c:	9805      	ldr	r0, [sp, #20]
 800945e:	f7ff f915 	bl	800868c <_Bfree>
 8009462:	9907      	ldr	r1, [sp, #28]
 8009464:	9805      	ldr	r0, [sp, #20]
 8009466:	f7ff f911 	bl	800868c <_Bfree>
 800946a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800946c:	9805      	ldr	r0, [sp, #20]
 800946e:	f7ff f90d 	bl	800868c <_Bfree>
 8009472:	9906      	ldr	r1, [sp, #24]
 8009474:	9805      	ldr	r0, [sp, #20]
 8009476:	f7ff f909 	bl	800868c <_Bfree>
 800947a:	e5d8      	b.n	800902e <_strtod_l+0x76>
 800947c:	2325      	movs	r3, #37	@ 0x25
 800947e:	9a06      	ldr	r2, [sp, #24]
 8009480:	1a9b      	subs	r3, r3, r2
 8009482:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009484:	4293      	cmp	r3, r2
 8009486:	dbb8      	blt.n	80093fa <_strtod_l+0x442>
 8009488:	240f      	movs	r4, #15
 800948a:	9b06      	ldr	r3, [sp, #24]
 800948c:	4d46      	ldr	r5, [pc, #280]	@ (80095a8 <_strtod_l+0x5f0>)
 800948e:	1ae4      	subs	r4, r4, r3
 8009490:	00e1      	lsls	r1, r4, #3
 8009492:	1869      	adds	r1, r5, r1
 8009494:	0032      	movs	r2, r6
 8009496:	6808      	ldr	r0, [r1, #0]
 8009498:	6849      	ldr	r1, [r1, #4]
 800949a:	003b      	movs	r3, r7
 800949c:	f7f8 f95c 	bl	8001758 <__aeabi_dmul>
 80094a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80094a2:	1b1c      	subs	r4, r3, r4
 80094a4:	00e4      	lsls	r4, r4, #3
 80094a6:	192d      	adds	r5, r5, r4
 80094a8:	682a      	ldr	r2, [r5, #0]
 80094aa:	686b      	ldr	r3, [r5, #4]
 80094ac:	e789      	b.n	80093c2 <_strtod_l+0x40a>
 80094ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80094b0:	3316      	adds	r3, #22
 80094b2:	dba2      	blt.n	80093fa <_strtod_l+0x442>
 80094b4:	9907      	ldr	r1, [sp, #28]
 80094b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094b8:	4b3b      	ldr	r3, [pc, #236]	@ (80095a8 <_strtod_l+0x5f0>)
 80094ba:	1a52      	subs	r2, r2, r1
 80094bc:	00d2      	lsls	r2, r2, #3
 80094be:	189b      	adds	r3, r3, r2
 80094c0:	0030      	movs	r0, r6
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	0039      	movs	r1, r7
 80094c8:	f7f7 fd0c 	bl	8000ee4 <__aeabi_ddiv>
 80094cc:	e750      	b.n	8009370 <_strtod_l+0x3b8>
 80094ce:	2300      	movs	r3, #0
 80094d0:	0030      	movs	r0, r6
 80094d2:	0039      	movs	r1, r7
 80094d4:	4d35      	ldr	r5, [pc, #212]	@ (80095ac <_strtod_l+0x5f4>)
 80094d6:	1124      	asrs	r4, r4, #4
 80094d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80094da:	2c01      	cmp	r4, #1
 80094dc:	dc1e      	bgt.n	800951c <_strtod_l+0x564>
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d001      	beq.n	80094e6 <_strtod_l+0x52e>
 80094e2:	0006      	movs	r6, r0
 80094e4:	000f      	movs	r7, r1
 80094e6:	4b32      	ldr	r3, [pc, #200]	@ (80095b0 <_strtod_l+0x5f8>)
 80094e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094ea:	18ff      	adds	r7, r7, r3
 80094ec:	4b2f      	ldr	r3, [pc, #188]	@ (80095ac <_strtod_l+0x5f4>)
 80094ee:	00d5      	lsls	r5, r2, #3
 80094f0:	195d      	adds	r5, r3, r5
 80094f2:	0032      	movs	r2, r6
 80094f4:	6828      	ldr	r0, [r5, #0]
 80094f6:	6869      	ldr	r1, [r5, #4]
 80094f8:	003b      	movs	r3, r7
 80094fa:	f7f8 f92d 	bl	8001758 <__aeabi_dmul>
 80094fe:	4b26      	ldr	r3, [pc, #152]	@ (8009598 <_strtod_l+0x5e0>)
 8009500:	4a2c      	ldr	r2, [pc, #176]	@ (80095b4 <_strtod_l+0x5fc>)
 8009502:	0006      	movs	r6, r0
 8009504:	400b      	ands	r3, r1
 8009506:	4293      	cmp	r3, r2
 8009508:	d895      	bhi.n	8009436 <_strtod_l+0x47e>
 800950a:	4a2b      	ldr	r2, [pc, #172]	@ (80095b8 <_strtod_l+0x600>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d913      	bls.n	8009538 <_strtod_l+0x580>
 8009510:	2601      	movs	r6, #1
 8009512:	4f2a      	ldr	r7, [pc, #168]	@ (80095bc <_strtod_l+0x604>)
 8009514:	4276      	negs	r6, r6
 8009516:	2300      	movs	r3, #0
 8009518:	9309      	str	r3, [sp, #36]	@ 0x24
 800951a:	e086      	b.n	800962a <_strtod_l+0x672>
 800951c:	2201      	movs	r2, #1
 800951e:	4214      	tst	r4, r2
 8009520:	d004      	beq.n	800952c <_strtod_l+0x574>
 8009522:	682a      	ldr	r2, [r5, #0]
 8009524:	686b      	ldr	r3, [r5, #4]
 8009526:	f7f8 f917 	bl	8001758 <__aeabi_dmul>
 800952a:	2301      	movs	r3, #1
 800952c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800952e:	1064      	asrs	r4, r4, #1
 8009530:	3201      	adds	r2, #1
 8009532:	9209      	str	r2, [sp, #36]	@ 0x24
 8009534:	3508      	adds	r5, #8
 8009536:	e7d0      	b.n	80094da <_strtod_l+0x522>
 8009538:	23d4      	movs	r3, #212	@ 0xd4
 800953a:	049b      	lsls	r3, r3, #18
 800953c:	18cf      	adds	r7, r1, r3
 800953e:	e7ea      	b.n	8009516 <_strtod_l+0x55e>
 8009540:	2c00      	cmp	r4, #0
 8009542:	d0e8      	beq.n	8009516 <_strtod_l+0x55e>
 8009544:	4264      	negs	r4, r4
 8009546:	230f      	movs	r3, #15
 8009548:	0022      	movs	r2, r4
 800954a:	401a      	ands	r2, r3
 800954c:	421c      	tst	r4, r3
 800954e:	d00a      	beq.n	8009566 <_strtod_l+0x5ae>
 8009550:	4b15      	ldr	r3, [pc, #84]	@ (80095a8 <_strtod_l+0x5f0>)
 8009552:	00d2      	lsls	r2, r2, #3
 8009554:	189b      	adds	r3, r3, r2
 8009556:	0030      	movs	r0, r6
 8009558:	681a      	ldr	r2, [r3, #0]
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	0039      	movs	r1, r7
 800955e:	f7f7 fcc1 	bl	8000ee4 <__aeabi_ddiv>
 8009562:	0006      	movs	r6, r0
 8009564:	000f      	movs	r7, r1
 8009566:	1124      	asrs	r4, r4, #4
 8009568:	d0d5      	beq.n	8009516 <_strtod_l+0x55e>
 800956a:	2c1f      	cmp	r4, #31
 800956c:	dd28      	ble.n	80095c0 <_strtod_l+0x608>
 800956e:	2300      	movs	r3, #0
 8009570:	9306      	str	r3, [sp, #24]
 8009572:	9307      	str	r3, [sp, #28]
 8009574:	930d      	str	r3, [sp, #52]	@ 0x34
 8009576:	9308      	str	r3, [sp, #32]
 8009578:	2322      	movs	r3, #34	@ 0x22
 800957a:	9a05      	ldr	r2, [sp, #20]
 800957c:	2600      	movs	r6, #0
 800957e:	6013      	str	r3, [r2, #0]
 8009580:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009582:	2700      	movs	r7, #0
 8009584:	2b00      	cmp	r3, #0
 8009586:	d000      	beq.n	800958a <_strtod_l+0x5d2>
 8009588:	e763      	b.n	8009452 <_strtod_l+0x49a>
 800958a:	e550      	b.n	800902e <_strtod_l+0x76>
 800958c:	00004e1f 	.word	0x00004e1f
 8009590:	0800b869 	.word	0x0800b869
 8009594:	0800bb48 	.word	0x0800bb48
 8009598:	7ff00000 	.word	0x7ff00000
 800959c:	0800b861 	.word	0x0800b861
 80095a0:	0800b896 	.word	0x0800b896
 80095a4:	0800b9ea 	.word	0x0800b9ea
 80095a8:	0800ba80 	.word	0x0800ba80
 80095ac:	0800ba58 	.word	0x0800ba58
 80095b0:	fcb00000 	.word	0xfcb00000
 80095b4:	7ca00000 	.word	0x7ca00000
 80095b8:	7c900000 	.word	0x7c900000
 80095bc:	7fefffff 	.word	0x7fefffff
 80095c0:	2310      	movs	r3, #16
 80095c2:	0022      	movs	r2, r4
 80095c4:	401a      	ands	r2, r3
 80095c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80095c8:	421c      	tst	r4, r3
 80095ca:	d001      	beq.n	80095d0 <_strtod_l+0x618>
 80095cc:	335a      	adds	r3, #90	@ 0x5a
 80095ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80095d0:	0030      	movs	r0, r6
 80095d2:	0039      	movs	r1, r7
 80095d4:	2300      	movs	r3, #0
 80095d6:	4dc0      	ldr	r5, [pc, #768]	@ (80098d8 <_strtod_l+0x920>)
 80095d8:	2201      	movs	r2, #1
 80095da:	4214      	tst	r4, r2
 80095dc:	d004      	beq.n	80095e8 <_strtod_l+0x630>
 80095de:	682a      	ldr	r2, [r5, #0]
 80095e0:	686b      	ldr	r3, [r5, #4]
 80095e2:	f7f8 f8b9 	bl	8001758 <__aeabi_dmul>
 80095e6:	2301      	movs	r3, #1
 80095e8:	1064      	asrs	r4, r4, #1
 80095ea:	3508      	adds	r5, #8
 80095ec:	2c00      	cmp	r4, #0
 80095ee:	d1f3      	bne.n	80095d8 <_strtod_l+0x620>
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d001      	beq.n	80095f8 <_strtod_l+0x640>
 80095f4:	0006      	movs	r6, r0
 80095f6:	000f      	movs	r7, r1
 80095f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d00d      	beq.n	800961a <_strtod_l+0x662>
 80095fe:	236b      	movs	r3, #107	@ 0x6b
 8009600:	007a      	lsls	r2, r7, #1
 8009602:	0d52      	lsrs	r2, r2, #21
 8009604:	0039      	movs	r1, r7
 8009606:	1a9b      	subs	r3, r3, r2
 8009608:	2b00      	cmp	r3, #0
 800960a:	dd06      	ble.n	800961a <_strtod_l+0x662>
 800960c:	2b1f      	cmp	r3, #31
 800960e:	dd5c      	ble.n	80096ca <_strtod_l+0x712>
 8009610:	2600      	movs	r6, #0
 8009612:	2b34      	cmp	r3, #52	@ 0x34
 8009614:	dd52      	ble.n	80096bc <_strtod_l+0x704>
 8009616:	27dc      	movs	r7, #220	@ 0xdc
 8009618:	04bf      	lsls	r7, r7, #18
 800961a:	2200      	movs	r2, #0
 800961c:	2300      	movs	r3, #0
 800961e:	0030      	movs	r0, r6
 8009620:	0039      	movs	r1, r7
 8009622:	f7f6 ff11 	bl	8000448 <__aeabi_dcmpeq>
 8009626:	2800      	cmp	r0, #0
 8009628:	d1a1      	bne.n	800956e <_strtod_l+0x5b6>
 800962a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800962c:	9a08      	ldr	r2, [sp, #32]
 800962e:	9300      	str	r3, [sp, #0]
 8009630:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009632:	9b06      	ldr	r3, [sp, #24]
 8009634:	9805      	ldr	r0, [sp, #20]
 8009636:	f7ff f891 	bl	800875c <__s2b>
 800963a:	900d      	str	r0, [sp, #52]	@ 0x34
 800963c:	2800      	cmp	r0, #0
 800963e:	d100      	bne.n	8009642 <_strtod_l+0x68a>
 8009640:	e6f9      	b.n	8009436 <_strtod_l+0x47e>
 8009642:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009644:	9907      	ldr	r1, [sp, #28]
 8009646:	43db      	mvns	r3, r3
 8009648:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800964a:	17db      	asrs	r3, r3, #31
 800964c:	1a52      	subs	r2, r2, r1
 800964e:	9214      	str	r2, [sp, #80]	@ 0x50
 8009650:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009652:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8009654:	17d2      	asrs	r2, r2, #31
 8009656:	4011      	ands	r1, r2
 8009658:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800965a:	9114      	str	r1, [sp, #80]	@ 0x50
 800965c:	401a      	ands	r2, r3
 800965e:	2300      	movs	r3, #0
 8009660:	921a      	str	r2, [sp, #104]	@ 0x68
 8009662:	9306      	str	r3, [sp, #24]
 8009664:	9307      	str	r3, [sp, #28]
 8009666:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009668:	9805      	ldr	r0, [sp, #20]
 800966a:	6859      	ldr	r1, [r3, #4]
 800966c:	f7fe ffca 	bl	8008604 <_Balloc>
 8009670:	9008      	str	r0, [sp, #32]
 8009672:	2800      	cmp	r0, #0
 8009674:	d100      	bne.n	8009678 <_strtod_l+0x6c0>
 8009676:	e6e3      	b.n	8009440 <_strtod_l+0x488>
 8009678:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800967a:	300c      	adds	r0, #12
 800967c:	0019      	movs	r1, r3
 800967e:	691a      	ldr	r2, [r3, #16]
 8009680:	310c      	adds	r1, #12
 8009682:	3202      	adds	r2, #2
 8009684:	0092      	lsls	r2, r2, #2
 8009686:	f001 f907 	bl	800a898 <memcpy>
 800968a:	ab20      	add	r3, sp, #128	@ 0x80
 800968c:	9301      	str	r3, [sp, #4]
 800968e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009690:	9300      	str	r3, [sp, #0]
 8009692:	0032      	movs	r2, r6
 8009694:	003b      	movs	r3, r7
 8009696:	9805      	ldr	r0, [sp, #20]
 8009698:	9610      	str	r6, [sp, #64]	@ 0x40
 800969a:	9711      	str	r7, [sp, #68]	@ 0x44
 800969c:	f7ff fba6 	bl	8008dec <__d2b>
 80096a0:	901e      	str	r0, [sp, #120]	@ 0x78
 80096a2:	2800      	cmp	r0, #0
 80096a4:	d100      	bne.n	80096a8 <_strtod_l+0x6f0>
 80096a6:	e6cb      	b.n	8009440 <_strtod_l+0x488>
 80096a8:	2101      	movs	r1, #1
 80096aa:	9805      	ldr	r0, [sp, #20]
 80096ac:	f7ff f8f2 	bl	8008894 <__i2b>
 80096b0:	9007      	str	r0, [sp, #28]
 80096b2:	2800      	cmp	r0, #0
 80096b4:	d10e      	bne.n	80096d4 <_strtod_l+0x71c>
 80096b6:	2300      	movs	r3, #0
 80096b8:	9307      	str	r3, [sp, #28]
 80096ba:	e6c1      	b.n	8009440 <_strtod_l+0x488>
 80096bc:	234b      	movs	r3, #75	@ 0x4b
 80096be:	1a9a      	subs	r2, r3, r2
 80096c0:	3b4c      	subs	r3, #76	@ 0x4c
 80096c2:	4093      	lsls	r3, r2
 80096c4:	4019      	ands	r1, r3
 80096c6:	000f      	movs	r7, r1
 80096c8:	e7a7      	b.n	800961a <_strtod_l+0x662>
 80096ca:	2201      	movs	r2, #1
 80096cc:	4252      	negs	r2, r2
 80096ce:	409a      	lsls	r2, r3
 80096d0:	4016      	ands	r6, r2
 80096d2:	e7a2      	b.n	800961a <_strtod_l+0x662>
 80096d4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80096d6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80096d8:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80096da:	1ad4      	subs	r4, r2, r3
 80096dc:	2b00      	cmp	r3, #0
 80096de:	db01      	blt.n	80096e4 <_strtod_l+0x72c>
 80096e0:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 80096e2:	195d      	adds	r5, r3, r5
 80096e4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096e6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80096e8:	1a5b      	subs	r3, r3, r1
 80096ea:	2136      	movs	r1, #54	@ 0x36
 80096ec:	189b      	adds	r3, r3, r2
 80096ee:	1a8a      	subs	r2, r1, r2
 80096f0:	497a      	ldr	r1, [pc, #488]	@ (80098dc <_strtod_l+0x924>)
 80096f2:	2001      	movs	r0, #1
 80096f4:	468c      	mov	ip, r1
 80096f6:	2100      	movs	r1, #0
 80096f8:	3b01      	subs	r3, #1
 80096fa:	9115      	str	r1, [sp, #84]	@ 0x54
 80096fc:	9016      	str	r0, [sp, #88]	@ 0x58
 80096fe:	4563      	cmp	r3, ip
 8009700:	da06      	bge.n	8009710 <_strtod_l+0x758>
 8009702:	4661      	mov	r1, ip
 8009704:	1ac9      	subs	r1, r1, r3
 8009706:	1a52      	subs	r2, r2, r1
 8009708:	291f      	cmp	r1, #31
 800970a:	dc3f      	bgt.n	800978c <_strtod_l+0x7d4>
 800970c:	4088      	lsls	r0, r1
 800970e:	9016      	str	r0, [sp, #88]	@ 0x58
 8009710:	18ab      	adds	r3, r5, r2
 8009712:	930e      	str	r3, [sp, #56]	@ 0x38
 8009714:	18a4      	adds	r4, r4, r2
 8009716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009718:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800971a:	191c      	adds	r4, r3, r4
 800971c:	002b      	movs	r3, r5
 800971e:	4295      	cmp	r5, r2
 8009720:	dd00      	ble.n	8009724 <_strtod_l+0x76c>
 8009722:	0013      	movs	r3, r2
 8009724:	42a3      	cmp	r3, r4
 8009726:	dd00      	ble.n	800972a <_strtod_l+0x772>
 8009728:	0023      	movs	r3, r4
 800972a:	2b00      	cmp	r3, #0
 800972c:	dd04      	ble.n	8009738 <_strtod_l+0x780>
 800972e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009730:	1ae4      	subs	r4, r4, r3
 8009732:	1ad2      	subs	r2, r2, r3
 8009734:	920e      	str	r2, [sp, #56]	@ 0x38
 8009736:	1aed      	subs	r5, r5, r3
 8009738:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800973a:	2b00      	cmp	r3, #0
 800973c:	dd16      	ble.n	800976c <_strtod_l+0x7b4>
 800973e:	001a      	movs	r2, r3
 8009740:	9907      	ldr	r1, [sp, #28]
 8009742:	9805      	ldr	r0, [sp, #20]
 8009744:	f7ff f968 	bl	8008a18 <__pow5mult>
 8009748:	9007      	str	r0, [sp, #28]
 800974a:	2800      	cmp	r0, #0
 800974c:	d0b3      	beq.n	80096b6 <_strtod_l+0x6fe>
 800974e:	0001      	movs	r1, r0
 8009750:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8009752:	9805      	ldr	r0, [sp, #20]
 8009754:	f7ff f8b6 	bl	80088c4 <__multiply>
 8009758:	9013      	str	r0, [sp, #76]	@ 0x4c
 800975a:	2800      	cmp	r0, #0
 800975c:	d100      	bne.n	8009760 <_strtod_l+0x7a8>
 800975e:	e66f      	b.n	8009440 <_strtod_l+0x488>
 8009760:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009762:	9805      	ldr	r0, [sp, #20]
 8009764:	f7fe ff92 	bl	800868c <_Bfree>
 8009768:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800976a:	931e      	str	r3, [sp, #120]	@ 0x78
 800976c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800976e:	2b00      	cmp	r3, #0
 8009770:	dc12      	bgt.n	8009798 <_strtod_l+0x7e0>
 8009772:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009774:	2b00      	cmp	r3, #0
 8009776:	dd18      	ble.n	80097aa <_strtod_l+0x7f2>
 8009778:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800977a:	9908      	ldr	r1, [sp, #32]
 800977c:	9805      	ldr	r0, [sp, #20]
 800977e:	f7ff f94b 	bl	8008a18 <__pow5mult>
 8009782:	9008      	str	r0, [sp, #32]
 8009784:	2800      	cmp	r0, #0
 8009786:	d110      	bne.n	80097aa <_strtod_l+0x7f2>
 8009788:	2300      	movs	r3, #0
 800978a:	e658      	b.n	800943e <_strtod_l+0x486>
 800978c:	4954      	ldr	r1, [pc, #336]	@ (80098e0 <_strtod_l+0x928>)
 800978e:	1acb      	subs	r3, r1, r3
 8009790:	0001      	movs	r1, r0
 8009792:	4099      	lsls	r1, r3
 8009794:	9115      	str	r1, [sp, #84]	@ 0x54
 8009796:	e7ba      	b.n	800970e <_strtod_l+0x756>
 8009798:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800979a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800979c:	9805      	ldr	r0, [sp, #20]
 800979e:	f7ff f997 	bl	8008ad0 <__lshift>
 80097a2:	901e      	str	r0, [sp, #120]	@ 0x78
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d1e4      	bne.n	8009772 <_strtod_l+0x7ba>
 80097a8:	e64a      	b.n	8009440 <_strtod_l+0x488>
 80097aa:	2c00      	cmp	r4, #0
 80097ac:	dd07      	ble.n	80097be <_strtod_l+0x806>
 80097ae:	0022      	movs	r2, r4
 80097b0:	9908      	ldr	r1, [sp, #32]
 80097b2:	9805      	ldr	r0, [sp, #20]
 80097b4:	f7ff f98c 	bl	8008ad0 <__lshift>
 80097b8:	9008      	str	r0, [sp, #32]
 80097ba:	2800      	cmp	r0, #0
 80097bc:	d0e4      	beq.n	8009788 <_strtod_l+0x7d0>
 80097be:	2d00      	cmp	r5, #0
 80097c0:	dd08      	ble.n	80097d4 <_strtod_l+0x81c>
 80097c2:	002a      	movs	r2, r5
 80097c4:	9907      	ldr	r1, [sp, #28]
 80097c6:	9805      	ldr	r0, [sp, #20]
 80097c8:	f7ff f982 	bl	8008ad0 <__lshift>
 80097cc:	9007      	str	r0, [sp, #28]
 80097ce:	2800      	cmp	r0, #0
 80097d0:	d100      	bne.n	80097d4 <_strtod_l+0x81c>
 80097d2:	e635      	b.n	8009440 <_strtod_l+0x488>
 80097d4:	9a08      	ldr	r2, [sp, #32]
 80097d6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80097d8:	9805      	ldr	r0, [sp, #20]
 80097da:	f7ff fa01 	bl	8008be0 <__mdiff>
 80097de:	9006      	str	r0, [sp, #24]
 80097e0:	2800      	cmp	r0, #0
 80097e2:	d100      	bne.n	80097e6 <_strtod_l+0x82e>
 80097e4:	e62c      	b.n	8009440 <_strtod_l+0x488>
 80097e6:	68c3      	ldr	r3, [r0, #12]
 80097e8:	9907      	ldr	r1, [sp, #28]
 80097ea:	9313      	str	r3, [sp, #76]	@ 0x4c
 80097ec:	2300      	movs	r3, #0
 80097ee:	60c3      	str	r3, [r0, #12]
 80097f0:	f7ff f9da 	bl	8008ba8 <__mcmp>
 80097f4:	2800      	cmp	r0, #0
 80097f6:	da3b      	bge.n	8009870 <_strtod_l+0x8b8>
 80097f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80097fa:	4333      	orrs	r3, r6
 80097fc:	d167      	bne.n	80098ce <_strtod_l+0x916>
 80097fe:	033b      	lsls	r3, r7, #12
 8009800:	d165      	bne.n	80098ce <_strtod_l+0x916>
 8009802:	22d6      	movs	r2, #214	@ 0xd6
 8009804:	4b37      	ldr	r3, [pc, #220]	@ (80098e4 <_strtod_l+0x92c>)
 8009806:	04d2      	lsls	r2, r2, #19
 8009808:	403b      	ands	r3, r7
 800980a:	4293      	cmp	r3, r2
 800980c:	d95f      	bls.n	80098ce <_strtod_l+0x916>
 800980e:	9b06      	ldr	r3, [sp, #24]
 8009810:	695b      	ldr	r3, [r3, #20]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d103      	bne.n	800981e <_strtod_l+0x866>
 8009816:	9b06      	ldr	r3, [sp, #24]
 8009818:	691b      	ldr	r3, [r3, #16]
 800981a:	2b01      	cmp	r3, #1
 800981c:	dd57      	ble.n	80098ce <_strtod_l+0x916>
 800981e:	9906      	ldr	r1, [sp, #24]
 8009820:	2201      	movs	r2, #1
 8009822:	9805      	ldr	r0, [sp, #20]
 8009824:	f7ff f954 	bl	8008ad0 <__lshift>
 8009828:	9907      	ldr	r1, [sp, #28]
 800982a:	9006      	str	r0, [sp, #24]
 800982c:	f7ff f9bc 	bl	8008ba8 <__mcmp>
 8009830:	2800      	cmp	r0, #0
 8009832:	dd4c      	ble.n	80098ce <_strtod_l+0x916>
 8009834:	4b2b      	ldr	r3, [pc, #172]	@ (80098e4 <_strtod_l+0x92c>)
 8009836:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009838:	403b      	ands	r3, r7
 800983a:	2a00      	cmp	r2, #0
 800983c:	d074      	beq.n	8009928 <_strtod_l+0x970>
 800983e:	22d6      	movs	r2, #214	@ 0xd6
 8009840:	04d2      	lsls	r2, r2, #19
 8009842:	4293      	cmp	r3, r2
 8009844:	d870      	bhi.n	8009928 <_strtod_l+0x970>
 8009846:	22dc      	movs	r2, #220	@ 0xdc
 8009848:	0492      	lsls	r2, r2, #18
 800984a:	4293      	cmp	r3, r2
 800984c:	d800      	bhi.n	8009850 <_strtod_l+0x898>
 800984e:	e693      	b.n	8009578 <_strtod_l+0x5c0>
 8009850:	0030      	movs	r0, r6
 8009852:	0039      	movs	r1, r7
 8009854:	4b24      	ldr	r3, [pc, #144]	@ (80098e8 <_strtod_l+0x930>)
 8009856:	2200      	movs	r2, #0
 8009858:	f7f7 ff7e 	bl	8001758 <__aeabi_dmul>
 800985c:	4b21      	ldr	r3, [pc, #132]	@ (80098e4 <_strtod_l+0x92c>)
 800985e:	0006      	movs	r6, r0
 8009860:	000f      	movs	r7, r1
 8009862:	420b      	tst	r3, r1
 8009864:	d000      	beq.n	8009868 <_strtod_l+0x8b0>
 8009866:	e5f4      	b.n	8009452 <_strtod_l+0x49a>
 8009868:	2322      	movs	r3, #34	@ 0x22
 800986a:	9a05      	ldr	r2, [sp, #20]
 800986c:	6013      	str	r3, [r2, #0]
 800986e:	e5f0      	b.n	8009452 <_strtod_l+0x49a>
 8009870:	970e      	str	r7, [sp, #56]	@ 0x38
 8009872:	2800      	cmp	r0, #0
 8009874:	d175      	bne.n	8009962 <_strtod_l+0x9aa>
 8009876:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009878:	033b      	lsls	r3, r7, #12
 800987a:	0b1b      	lsrs	r3, r3, #12
 800987c:	2a00      	cmp	r2, #0
 800987e:	d039      	beq.n	80098f4 <_strtod_l+0x93c>
 8009880:	4a1a      	ldr	r2, [pc, #104]	@ (80098ec <_strtod_l+0x934>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d138      	bne.n	80098f8 <_strtod_l+0x940>
 8009886:	2101      	movs	r1, #1
 8009888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800988a:	4249      	negs	r1, r1
 800988c:	0032      	movs	r2, r6
 800988e:	0008      	movs	r0, r1
 8009890:	2b00      	cmp	r3, #0
 8009892:	d00b      	beq.n	80098ac <_strtod_l+0x8f4>
 8009894:	24d4      	movs	r4, #212	@ 0xd4
 8009896:	4b13      	ldr	r3, [pc, #76]	@ (80098e4 <_strtod_l+0x92c>)
 8009898:	0008      	movs	r0, r1
 800989a:	403b      	ands	r3, r7
 800989c:	04e4      	lsls	r4, r4, #19
 800989e:	42a3      	cmp	r3, r4
 80098a0:	d804      	bhi.n	80098ac <_strtod_l+0x8f4>
 80098a2:	306c      	adds	r0, #108	@ 0x6c
 80098a4:	0d1b      	lsrs	r3, r3, #20
 80098a6:	1ac3      	subs	r3, r0, r3
 80098a8:	4099      	lsls	r1, r3
 80098aa:	0008      	movs	r0, r1
 80098ac:	4282      	cmp	r2, r0
 80098ae:	d123      	bne.n	80098f8 <_strtod_l+0x940>
 80098b0:	4b0f      	ldr	r3, [pc, #60]	@ (80098f0 <_strtod_l+0x938>)
 80098b2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80098b4:	4299      	cmp	r1, r3
 80098b6:	d102      	bne.n	80098be <_strtod_l+0x906>
 80098b8:	3201      	adds	r2, #1
 80098ba:	d100      	bne.n	80098be <_strtod_l+0x906>
 80098bc:	e5c0      	b.n	8009440 <_strtod_l+0x488>
 80098be:	4b09      	ldr	r3, [pc, #36]	@ (80098e4 <_strtod_l+0x92c>)
 80098c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80098c2:	2600      	movs	r6, #0
 80098c4:	401a      	ands	r2, r3
 80098c6:	0013      	movs	r3, r2
 80098c8:	2280      	movs	r2, #128	@ 0x80
 80098ca:	0352      	lsls	r2, r2, #13
 80098cc:	189f      	adds	r7, r3, r2
 80098ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d1bd      	bne.n	8009850 <_strtod_l+0x898>
 80098d4:	e5bd      	b.n	8009452 <_strtod_l+0x49a>
 80098d6:	46c0      	nop			@ (mov r8, r8)
 80098d8:	0800bb70 	.word	0x0800bb70
 80098dc:	fffffc02 	.word	0xfffffc02
 80098e0:	fffffbe2 	.word	0xfffffbe2
 80098e4:	7ff00000 	.word	0x7ff00000
 80098e8:	39500000 	.word	0x39500000
 80098ec:	000fffff 	.word	0x000fffff
 80098f0:	7fefffff 	.word	0x7fefffff
 80098f4:	4333      	orrs	r3, r6
 80098f6:	d09d      	beq.n	8009834 <_strtod_l+0x87c>
 80098f8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d01c      	beq.n	8009938 <_strtod_l+0x980>
 80098fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009900:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009902:	4213      	tst	r3, r2
 8009904:	d0e3      	beq.n	80098ce <_strtod_l+0x916>
 8009906:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009908:	0030      	movs	r0, r6
 800990a:	0039      	movs	r1, r7
 800990c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800990e:	2b00      	cmp	r3, #0
 8009910:	d016      	beq.n	8009940 <_strtod_l+0x988>
 8009912:	f7ff fb39 	bl	8008f88 <sulp>
 8009916:	0002      	movs	r2, r0
 8009918:	000b      	movs	r3, r1
 800991a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800991c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800991e:	f7f6 ff1b 	bl	8000758 <__aeabi_dadd>
 8009922:	0006      	movs	r6, r0
 8009924:	000f      	movs	r7, r1
 8009926:	e7d2      	b.n	80098ce <_strtod_l+0x916>
 8009928:	2601      	movs	r6, #1
 800992a:	4a92      	ldr	r2, [pc, #584]	@ (8009b74 <_strtod_l+0xbbc>)
 800992c:	4276      	negs	r6, r6
 800992e:	189b      	adds	r3, r3, r2
 8009930:	4a91      	ldr	r2, [pc, #580]	@ (8009b78 <_strtod_l+0xbc0>)
 8009932:	431a      	orrs	r2, r3
 8009934:	0017      	movs	r7, r2
 8009936:	e7ca      	b.n	80098ce <_strtod_l+0x916>
 8009938:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800993a:	4233      	tst	r3, r6
 800993c:	d0c7      	beq.n	80098ce <_strtod_l+0x916>
 800993e:	e7e2      	b.n	8009906 <_strtod_l+0x94e>
 8009940:	f7ff fb22 	bl	8008f88 <sulp>
 8009944:	0002      	movs	r2, r0
 8009946:	000b      	movs	r3, r1
 8009948:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800994a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800994c:	f7f8 f9ea 	bl	8001d24 <__aeabi_dsub>
 8009950:	2200      	movs	r2, #0
 8009952:	2300      	movs	r3, #0
 8009954:	0006      	movs	r6, r0
 8009956:	000f      	movs	r7, r1
 8009958:	f7f6 fd76 	bl	8000448 <__aeabi_dcmpeq>
 800995c:	2800      	cmp	r0, #0
 800995e:	d0b6      	beq.n	80098ce <_strtod_l+0x916>
 8009960:	e60a      	b.n	8009578 <_strtod_l+0x5c0>
 8009962:	9907      	ldr	r1, [sp, #28]
 8009964:	9806      	ldr	r0, [sp, #24]
 8009966:	f7ff faa1 	bl	8008eac <__ratio>
 800996a:	2380      	movs	r3, #128	@ 0x80
 800996c:	2200      	movs	r2, #0
 800996e:	05db      	lsls	r3, r3, #23
 8009970:	0004      	movs	r4, r0
 8009972:	000d      	movs	r5, r1
 8009974:	f7f6 fd78 	bl	8000468 <__aeabi_dcmple>
 8009978:	2800      	cmp	r0, #0
 800997a:	d06c      	beq.n	8009a56 <_strtod_l+0xa9e>
 800997c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800997e:	2b00      	cmp	r3, #0
 8009980:	d177      	bne.n	8009a72 <_strtod_l+0xaba>
 8009982:	2e00      	cmp	r6, #0
 8009984:	d157      	bne.n	8009a36 <_strtod_l+0xa7e>
 8009986:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009988:	031b      	lsls	r3, r3, #12
 800998a:	d15a      	bne.n	8009a42 <_strtod_l+0xa8a>
 800998c:	2200      	movs	r2, #0
 800998e:	0020      	movs	r0, r4
 8009990:	0029      	movs	r1, r5
 8009992:	4b7a      	ldr	r3, [pc, #488]	@ (8009b7c <_strtod_l+0xbc4>)
 8009994:	f7f6 fd5e 	bl	8000454 <__aeabi_dcmplt>
 8009998:	2800      	cmp	r0, #0
 800999a:	d159      	bne.n	8009a50 <_strtod_l+0xa98>
 800999c:	0020      	movs	r0, r4
 800999e:	0029      	movs	r1, r5
 80099a0:	2200      	movs	r2, #0
 80099a2:	4b77      	ldr	r3, [pc, #476]	@ (8009b80 <_strtod_l+0xbc8>)
 80099a4:	f7f7 fed8 	bl	8001758 <__aeabi_dmul>
 80099a8:	0004      	movs	r4, r0
 80099aa:	000d      	movs	r5, r1
 80099ac:	2380      	movs	r3, #128	@ 0x80
 80099ae:	061b      	lsls	r3, r3, #24
 80099b0:	18eb      	adds	r3, r5, r3
 80099b2:	940a      	str	r4, [sp, #40]	@ 0x28
 80099b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80099b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099ba:	9216      	str	r2, [sp, #88]	@ 0x58
 80099bc:	9317      	str	r3, [sp, #92]	@ 0x5c
 80099be:	4a71      	ldr	r2, [pc, #452]	@ (8009b84 <_strtod_l+0xbcc>)
 80099c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099c2:	4013      	ands	r3, r2
 80099c4:	9315      	str	r3, [sp, #84]	@ 0x54
 80099c6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80099c8:	4b6f      	ldr	r3, [pc, #444]	@ (8009b88 <_strtod_l+0xbd0>)
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d000      	beq.n	80099d0 <_strtod_l+0xa18>
 80099ce:	e087      	b.n	8009ae0 <_strtod_l+0xb28>
 80099d0:	4a6e      	ldr	r2, [pc, #440]	@ (8009b8c <_strtod_l+0xbd4>)
 80099d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099d4:	4694      	mov	ip, r2
 80099d6:	4463      	add	r3, ip
 80099d8:	001f      	movs	r7, r3
 80099da:	0030      	movs	r0, r6
 80099dc:	0019      	movs	r1, r3
 80099de:	f7ff f999 	bl	8008d14 <__ulp>
 80099e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099e6:	f7f7 feb7 	bl	8001758 <__aeabi_dmul>
 80099ea:	0032      	movs	r2, r6
 80099ec:	003b      	movs	r3, r7
 80099ee:	f7f6 feb3 	bl	8000758 <__aeabi_dadd>
 80099f2:	4a64      	ldr	r2, [pc, #400]	@ (8009b84 <_strtod_l+0xbcc>)
 80099f4:	4b66      	ldr	r3, [pc, #408]	@ (8009b90 <_strtod_l+0xbd8>)
 80099f6:	0006      	movs	r6, r0
 80099f8:	400a      	ands	r2, r1
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d940      	bls.n	8009a80 <_strtod_l+0xac8>
 80099fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009a00:	4a64      	ldr	r2, [pc, #400]	@ (8009b94 <_strtod_l+0xbdc>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d103      	bne.n	8009a0e <_strtod_l+0xa56>
 8009a06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009a08:	3301      	adds	r3, #1
 8009a0a:	d100      	bne.n	8009a0e <_strtod_l+0xa56>
 8009a0c:	e518      	b.n	8009440 <_strtod_l+0x488>
 8009a0e:	2601      	movs	r6, #1
 8009a10:	4f60      	ldr	r7, [pc, #384]	@ (8009b94 <_strtod_l+0xbdc>)
 8009a12:	4276      	negs	r6, r6
 8009a14:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009a16:	9805      	ldr	r0, [sp, #20]
 8009a18:	f7fe fe38 	bl	800868c <_Bfree>
 8009a1c:	9908      	ldr	r1, [sp, #32]
 8009a1e:	9805      	ldr	r0, [sp, #20]
 8009a20:	f7fe fe34 	bl	800868c <_Bfree>
 8009a24:	9907      	ldr	r1, [sp, #28]
 8009a26:	9805      	ldr	r0, [sp, #20]
 8009a28:	f7fe fe30 	bl	800868c <_Bfree>
 8009a2c:	9906      	ldr	r1, [sp, #24]
 8009a2e:	9805      	ldr	r0, [sp, #20]
 8009a30:	f7fe fe2c 	bl	800868c <_Bfree>
 8009a34:	e617      	b.n	8009666 <_strtod_l+0x6ae>
 8009a36:	2e01      	cmp	r6, #1
 8009a38:	d103      	bne.n	8009a42 <_strtod_l+0xa8a>
 8009a3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d100      	bne.n	8009a42 <_strtod_l+0xa8a>
 8009a40:	e59a      	b.n	8009578 <_strtod_l+0x5c0>
 8009a42:	2300      	movs	r3, #0
 8009a44:	4c54      	ldr	r4, [pc, #336]	@ (8009b98 <_strtod_l+0xbe0>)
 8009a46:	4d4d      	ldr	r5, [pc, #308]	@ (8009b7c <_strtod_l+0xbc4>)
 8009a48:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a4a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009a4c:	2400      	movs	r4, #0
 8009a4e:	e7b2      	b.n	80099b6 <_strtod_l+0x9fe>
 8009a50:	2400      	movs	r4, #0
 8009a52:	4d4b      	ldr	r5, [pc, #300]	@ (8009b80 <_strtod_l+0xbc8>)
 8009a54:	e7aa      	b.n	80099ac <_strtod_l+0x9f4>
 8009a56:	0020      	movs	r0, r4
 8009a58:	0029      	movs	r1, r5
 8009a5a:	4b49      	ldr	r3, [pc, #292]	@ (8009b80 <_strtod_l+0xbc8>)
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	f7f7 fe7b 	bl	8001758 <__aeabi_dmul>
 8009a62:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009a64:	0004      	movs	r4, r0
 8009a66:	000d      	movs	r5, r1
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d09f      	beq.n	80099ac <_strtod_l+0x9f4>
 8009a6c:	940a      	str	r4, [sp, #40]	@ 0x28
 8009a6e:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009a70:	e7a1      	b.n	80099b6 <_strtod_l+0x9fe>
 8009a72:	2300      	movs	r3, #0
 8009a74:	4c41      	ldr	r4, [pc, #260]	@ (8009b7c <_strtod_l+0xbc4>)
 8009a76:	0025      	movs	r5, r4
 8009a78:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009a7c:	001c      	movs	r4, r3
 8009a7e:	e79a      	b.n	80099b6 <_strtod_l+0x9fe>
 8009a80:	23d4      	movs	r3, #212	@ 0xd4
 8009a82:	049b      	lsls	r3, r3, #18
 8009a84:	18cf      	adds	r7, r1, r3
 8009a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a88:	9710      	str	r7, [sp, #64]	@ 0x40
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d1c2      	bne.n	8009a14 <_strtod_l+0xa5c>
 8009a8e:	4b3d      	ldr	r3, [pc, #244]	@ (8009b84 <_strtod_l+0xbcc>)
 8009a90:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009a92:	403b      	ands	r3, r7
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d1bd      	bne.n	8009a14 <_strtod_l+0xa5c>
 8009a98:	0020      	movs	r0, r4
 8009a9a:	0029      	movs	r1, r5
 8009a9c:	f7f6 fd40 	bl	8000520 <__aeabi_d2lz>
 8009aa0:	f7f6 fd78 	bl	8000594 <__aeabi_l2d>
 8009aa4:	0002      	movs	r2, r0
 8009aa6:	000b      	movs	r3, r1
 8009aa8:	0020      	movs	r0, r4
 8009aaa:	0029      	movs	r1, r5
 8009aac:	f7f8 f93a 	bl	8001d24 <__aeabi_dsub>
 8009ab0:	033c      	lsls	r4, r7, #12
 8009ab2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009ab4:	0b24      	lsrs	r4, r4, #12
 8009ab6:	4334      	orrs	r4, r6
 8009ab8:	900e      	str	r0, [sp, #56]	@ 0x38
 8009aba:	910f      	str	r1, [sp, #60]	@ 0x3c
 8009abc:	4a37      	ldr	r2, [pc, #220]	@ (8009b9c <_strtod_l+0xbe4>)
 8009abe:	431c      	orrs	r4, r3
 8009ac0:	d052      	beq.n	8009b68 <_strtod_l+0xbb0>
 8009ac2:	4b37      	ldr	r3, [pc, #220]	@ (8009ba0 <_strtod_l+0xbe8>)
 8009ac4:	f7f6 fcc6 	bl	8000454 <__aeabi_dcmplt>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d000      	beq.n	8009ace <_strtod_l+0xb16>
 8009acc:	e4c1      	b.n	8009452 <_strtod_l+0x49a>
 8009ace:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8009ad0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009ad2:	4a34      	ldr	r2, [pc, #208]	@ (8009ba4 <_strtod_l+0xbec>)
 8009ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8009b80 <_strtod_l+0xbc8>)
 8009ad6:	f7f6 fcd1 	bl	800047c <__aeabi_dcmpgt>
 8009ada:	2800      	cmp	r0, #0
 8009adc:	d09a      	beq.n	8009a14 <_strtod_l+0xa5c>
 8009ade:	e4b8      	b.n	8009452 <_strtod_l+0x49a>
 8009ae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d02a      	beq.n	8009b3c <_strtod_l+0xb84>
 8009ae6:	23d4      	movs	r3, #212	@ 0xd4
 8009ae8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009aea:	04db      	lsls	r3, r3, #19
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d825      	bhi.n	8009b3c <_strtod_l+0xb84>
 8009af0:	0020      	movs	r0, r4
 8009af2:	0029      	movs	r1, r5
 8009af4:	4a2c      	ldr	r2, [pc, #176]	@ (8009ba8 <_strtod_l+0xbf0>)
 8009af6:	4b2d      	ldr	r3, [pc, #180]	@ (8009bac <_strtod_l+0xbf4>)
 8009af8:	f7f6 fcb6 	bl	8000468 <__aeabi_dcmple>
 8009afc:	2800      	cmp	r0, #0
 8009afe:	d016      	beq.n	8009b2e <_strtod_l+0xb76>
 8009b00:	0020      	movs	r0, r4
 8009b02:	0029      	movs	r1, r5
 8009b04:	f7f6 fcee 	bl	80004e4 <__aeabi_d2uiz>
 8009b08:	2800      	cmp	r0, #0
 8009b0a:	d100      	bne.n	8009b0e <_strtod_l+0xb56>
 8009b0c:	3001      	adds	r0, #1
 8009b0e:	f7f8 fd9f 	bl	8002650 <__aeabi_ui2d>
 8009b12:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009b14:	0004      	movs	r4, r0
 8009b16:	000d      	movs	r5, r1
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d122      	bne.n	8009b62 <_strtod_l+0xbaa>
 8009b1c:	2380      	movs	r3, #128	@ 0x80
 8009b1e:	061b      	lsls	r3, r3, #24
 8009b20:	18cb      	adds	r3, r1, r3
 8009b22:	9018      	str	r0, [sp, #96]	@ 0x60
 8009b24:	9319      	str	r3, [sp, #100]	@ 0x64
 8009b26:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009b28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b2a:	9216      	str	r2, [sp, #88]	@ 0x58
 8009b2c:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009b2e:	22d6      	movs	r2, #214	@ 0xd6
 8009b30:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b32:	04d2      	lsls	r2, r2, #19
 8009b34:	189b      	adds	r3, r3, r2
 8009b36:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009b38:	1a9b      	subs	r3, r3, r2
 8009b3a:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009b3c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009b3e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009b40:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8009b42:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8009b44:	f7ff f8e6 	bl	8008d14 <__ulp>
 8009b48:	0002      	movs	r2, r0
 8009b4a:	000b      	movs	r3, r1
 8009b4c:	0030      	movs	r0, r6
 8009b4e:	0039      	movs	r1, r7
 8009b50:	f7f7 fe02 	bl	8001758 <__aeabi_dmul>
 8009b54:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009b56:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b58:	f7f6 fdfe 	bl	8000758 <__aeabi_dadd>
 8009b5c:	0006      	movs	r6, r0
 8009b5e:	000f      	movs	r7, r1
 8009b60:	e791      	b.n	8009a86 <_strtod_l+0xace>
 8009b62:	9418      	str	r4, [sp, #96]	@ 0x60
 8009b64:	9519      	str	r5, [sp, #100]	@ 0x64
 8009b66:	e7de      	b.n	8009b26 <_strtod_l+0xb6e>
 8009b68:	4b11      	ldr	r3, [pc, #68]	@ (8009bb0 <_strtod_l+0xbf8>)
 8009b6a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8009b6c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009b6e:	f7f6 fc71 	bl	8000454 <__aeabi_dcmplt>
 8009b72:	e7b2      	b.n	8009ada <_strtod_l+0xb22>
 8009b74:	fff00000 	.word	0xfff00000
 8009b78:	000fffff 	.word	0x000fffff
 8009b7c:	3ff00000 	.word	0x3ff00000
 8009b80:	3fe00000 	.word	0x3fe00000
 8009b84:	7ff00000 	.word	0x7ff00000
 8009b88:	7fe00000 	.word	0x7fe00000
 8009b8c:	fcb00000 	.word	0xfcb00000
 8009b90:	7c9fffff 	.word	0x7c9fffff
 8009b94:	7fefffff 	.word	0x7fefffff
 8009b98:	bff00000 	.word	0xbff00000
 8009b9c:	94a03595 	.word	0x94a03595
 8009ba0:	3fdfffff 	.word	0x3fdfffff
 8009ba4:	35afe535 	.word	0x35afe535
 8009ba8:	ffc00000 	.word	0xffc00000
 8009bac:	41dfffff 	.word	0x41dfffff
 8009bb0:	3fcfffff 	.word	0x3fcfffff

08009bb4 <_strtod_r>:
 8009bb4:	b510      	push	{r4, lr}
 8009bb6:	4b02      	ldr	r3, [pc, #8]	@ (8009bc0 <_strtod_r+0xc>)
 8009bb8:	f7ff f9fe 	bl	8008fb8 <_strtod_l>
 8009bbc:	bd10      	pop	{r4, pc}
 8009bbe:	46c0      	nop			@ (mov r8, r8)
 8009bc0:	20000068 	.word	0x20000068

08009bc4 <_strtol_l.isra.0>:
 8009bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bc6:	b085      	sub	sp, #20
 8009bc8:	0017      	movs	r7, r2
 8009bca:	001e      	movs	r6, r3
 8009bcc:	9003      	str	r0, [sp, #12]
 8009bce:	9101      	str	r1, [sp, #4]
 8009bd0:	2b24      	cmp	r3, #36	@ 0x24
 8009bd2:	d823      	bhi.n	8009c1c <_strtol_l.isra.0+0x58>
 8009bd4:	000c      	movs	r4, r1
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d020      	beq.n	8009c1c <_strtol_l.isra.0+0x58>
 8009bda:	4b3d      	ldr	r3, [pc, #244]	@ (8009cd0 <_strtol_l.isra.0+0x10c>)
 8009bdc:	2208      	movs	r2, #8
 8009bde:	469c      	mov	ip, r3
 8009be0:	0023      	movs	r3, r4
 8009be2:	4661      	mov	r1, ip
 8009be4:	781d      	ldrb	r5, [r3, #0]
 8009be6:	3401      	adds	r4, #1
 8009be8:	5d48      	ldrb	r0, [r1, r5]
 8009bea:	0001      	movs	r1, r0
 8009bec:	4011      	ands	r1, r2
 8009bee:	4210      	tst	r0, r2
 8009bf0:	d1f6      	bne.n	8009be0 <_strtol_l.isra.0+0x1c>
 8009bf2:	2d2d      	cmp	r5, #45	@ 0x2d
 8009bf4:	d119      	bne.n	8009c2a <_strtol_l.isra.0+0x66>
 8009bf6:	7825      	ldrb	r5, [r4, #0]
 8009bf8:	1c9c      	adds	r4, r3, #2
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	2210      	movs	r2, #16
 8009c00:	0033      	movs	r3, r6
 8009c02:	4393      	bics	r3, r2
 8009c04:	d11d      	bne.n	8009c42 <_strtol_l.isra.0+0x7e>
 8009c06:	2d30      	cmp	r5, #48	@ 0x30
 8009c08:	d115      	bne.n	8009c36 <_strtol_l.isra.0+0x72>
 8009c0a:	2120      	movs	r1, #32
 8009c0c:	7823      	ldrb	r3, [r4, #0]
 8009c0e:	438b      	bics	r3, r1
 8009c10:	2b58      	cmp	r3, #88	@ 0x58
 8009c12:	d110      	bne.n	8009c36 <_strtol_l.isra.0+0x72>
 8009c14:	7865      	ldrb	r5, [r4, #1]
 8009c16:	3402      	adds	r4, #2
 8009c18:	2610      	movs	r6, #16
 8009c1a:	e012      	b.n	8009c42 <_strtol_l.isra.0+0x7e>
 8009c1c:	f7fd fd3a 	bl	8007694 <__errno>
 8009c20:	2316      	movs	r3, #22
 8009c22:	6003      	str	r3, [r0, #0]
 8009c24:	2000      	movs	r0, #0
 8009c26:	b005      	add	sp, #20
 8009c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c2a:	9100      	str	r1, [sp, #0]
 8009c2c:	2d2b      	cmp	r5, #43	@ 0x2b
 8009c2e:	d1e6      	bne.n	8009bfe <_strtol_l.isra.0+0x3a>
 8009c30:	7825      	ldrb	r5, [r4, #0]
 8009c32:	1c9c      	adds	r4, r3, #2
 8009c34:	e7e3      	b.n	8009bfe <_strtol_l.isra.0+0x3a>
 8009c36:	2e00      	cmp	r6, #0
 8009c38:	d1ee      	bne.n	8009c18 <_strtol_l.isra.0+0x54>
 8009c3a:	360a      	adds	r6, #10
 8009c3c:	2d30      	cmp	r5, #48	@ 0x30
 8009c3e:	d100      	bne.n	8009c42 <_strtol_l.isra.0+0x7e>
 8009c40:	3e02      	subs	r6, #2
 8009c42:	4a24      	ldr	r2, [pc, #144]	@ (8009cd4 <_strtol_l.isra.0+0x110>)
 8009c44:	9b00      	ldr	r3, [sp, #0]
 8009c46:	4694      	mov	ip, r2
 8009c48:	4463      	add	r3, ip
 8009c4a:	0031      	movs	r1, r6
 8009c4c:	0018      	movs	r0, r3
 8009c4e:	9302      	str	r3, [sp, #8]
 8009c50:	f7f6 fafa 	bl	8000248 <__aeabi_uidivmod>
 8009c54:	2200      	movs	r2, #0
 8009c56:	4684      	mov	ip, r0
 8009c58:	0010      	movs	r0, r2
 8009c5a:	002b      	movs	r3, r5
 8009c5c:	3b30      	subs	r3, #48	@ 0x30
 8009c5e:	2b09      	cmp	r3, #9
 8009c60:	d811      	bhi.n	8009c86 <_strtol_l.isra.0+0xc2>
 8009c62:	001d      	movs	r5, r3
 8009c64:	42ae      	cmp	r6, r5
 8009c66:	dd1d      	ble.n	8009ca4 <_strtol_l.isra.0+0xe0>
 8009c68:	1c53      	adds	r3, r2, #1
 8009c6a:	d009      	beq.n	8009c80 <_strtol_l.isra.0+0xbc>
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	4252      	negs	r2, r2
 8009c70:	4584      	cmp	ip, r0
 8009c72:	d305      	bcc.n	8009c80 <_strtol_l.isra.0+0xbc>
 8009c74:	d101      	bne.n	8009c7a <_strtol_l.isra.0+0xb6>
 8009c76:	42a9      	cmp	r1, r5
 8009c78:	db11      	blt.n	8009c9e <_strtol_l.isra.0+0xda>
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	4370      	muls	r0, r6
 8009c7e:	1828      	adds	r0, r5, r0
 8009c80:	7825      	ldrb	r5, [r4, #0]
 8009c82:	3401      	adds	r4, #1
 8009c84:	e7e9      	b.n	8009c5a <_strtol_l.isra.0+0x96>
 8009c86:	002b      	movs	r3, r5
 8009c88:	3b41      	subs	r3, #65	@ 0x41
 8009c8a:	2b19      	cmp	r3, #25
 8009c8c:	d801      	bhi.n	8009c92 <_strtol_l.isra.0+0xce>
 8009c8e:	3d37      	subs	r5, #55	@ 0x37
 8009c90:	e7e8      	b.n	8009c64 <_strtol_l.isra.0+0xa0>
 8009c92:	002b      	movs	r3, r5
 8009c94:	3b61      	subs	r3, #97	@ 0x61
 8009c96:	2b19      	cmp	r3, #25
 8009c98:	d804      	bhi.n	8009ca4 <_strtol_l.isra.0+0xe0>
 8009c9a:	3d57      	subs	r5, #87	@ 0x57
 8009c9c:	e7e2      	b.n	8009c64 <_strtol_l.isra.0+0xa0>
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	4252      	negs	r2, r2
 8009ca2:	e7ed      	b.n	8009c80 <_strtol_l.isra.0+0xbc>
 8009ca4:	1c53      	adds	r3, r2, #1
 8009ca6:	d108      	bne.n	8009cba <_strtol_l.isra.0+0xf6>
 8009ca8:	2322      	movs	r3, #34	@ 0x22
 8009caa:	9a03      	ldr	r2, [sp, #12]
 8009cac:	9802      	ldr	r0, [sp, #8]
 8009cae:	6013      	str	r3, [r2, #0]
 8009cb0:	2f00      	cmp	r7, #0
 8009cb2:	d0b8      	beq.n	8009c26 <_strtol_l.isra.0+0x62>
 8009cb4:	1e63      	subs	r3, r4, #1
 8009cb6:	9301      	str	r3, [sp, #4]
 8009cb8:	e007      	b.n	8009cca <_strtol_l.isra.0+0x106>
 8009cba:	9b00      	ldr	r3, [sp, #0]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d000      	beq.n	8009cc2 <_strtol_l.isra.0+0xfe>
 8009cc0:	4240      	negs	r0, r0
 8009cc2:	2f00      	cmp	r7, #0
 8009cc4:	d0af      	beq.n	8009c26 <_strtol_l.isra.0+0x62>
 8009cc6:	2a00      	cmp	r2, #0
 8009cc8:	d1f4      	bne.n	8009cb4 <_strtol_l.isra.0+0xf0>
 8009cca:	9b01      	ldr	r3, [sp, #4]
 8009ccc:	603b      	str	r3, [r7, #0]
 8009cce:	e7aa      	b.n	8009c26 <_strtol_l.isra.0+0x62>
 8009cd0:	0800bb99 	.word	0x0800bb99
 8009cd4:	7fffffff 	.word	0x7fffffff

08009cd8 <_strtol_r>:
 8009cd8:	b510      	push	{r4, lr}
 8009cda:	f7ff ff73 	bl	8009bc4 <_strtol_l.isra.0>
 8009cde:	bd10      	pop	{r4, pc}

08009ce0 <__ssputs_r>:
 8009ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ce2:	688e      	ldr	r6, [r1, #8]
 8009ce4:	b085      	sub	sp, #20
 8009ce6:	001f      	movs	r7, r3
 8009ce8:	000c      	movs	r4, r1
 8009cea:	680b      	ldr	r3, [r1, #0]
 8009cec:	9002      	str	r0, [sp, #8]
 8009cee:	9203      	str	r2, [sp, #12]
 8009cf0:	42be      	cmp	r6, r7
 8009cf2:	d830      	bhi.n	8009d56 <__ssputs_r+0x76>
 8009cf4:	210c      	movs	r1, #12
 8009cf6:	5e62      	ldrsh	r2, [r4, r1]
 8009cf8:	2190      	movs	r1, #144	@ 0x90
 8009cfa:	00c9      	lsls	r1, r1, #3
 8009cfc:	420a      	tst	r2, r1
 8009cfe:	d028      	beq.n	8009d52 <__ssputs_r+0x72>
 8009d00:	2003      	movs	r0, #3
 8009d02:	6921      	ldr	r1, [r4, #16]
 8009d04:	1a5b      	subs	r3, r3, r1
 8009d06:	9301      	str	r3, [sp, #4]
 8009d08:	6963      	ldr	r3, [r4, #20]
 8009d0a:	4343      	muls	r3, r0
 8009d0c:	9801      	ldr	r0, [sp, #4]
 8009d0e:	0fdd      	lsrs	r5, r3, #31
 8009d10:	18ed      	adds	r5, r5, r3
 8009d12:	1c7b      	adds	r3, r7, #1
 8009d14:	181b      	adds	r3, r3, r0
 8009d16:	106d      	asrs	r5, r5, #1
 8009d18:	42ab      	cmp	r3, r5
 8009d1a:	d900      	bls.n	8009d1e <__ssputs_r+0x3e>
 8009d1c:	001d      	movs	r5, r3
 8009d1e:	0552      	lsls	r2, r2, #21
 8009d20:	d528      	bpl.n	8009d74 <__ssputs_r+0x94>
 8009d22:	0029      	movs	r1, r5
 8009d24:	9802      	ldr	r0, [sp, #8]
 8009d26:	f7fe fbdd 	bl	80084e4 <_malloc_r>
 8009d2a:	1e06      	subs	r6, r0, #0
 8009d2c:	d02c      	beq.n	8009d88 <__ssputs_r+0xa8>
 8009d2e:	9a01      	ldr	r2, [sp, #4]
 8009d30:	6921      	ldr	r1, [r4, #16]
 8009d32:	f000 fdb1 	bl	800a898 <memcpy>
 8009d36:	89a2      	ldrh	r2, [r4, #12]
 8009d38:	4b18      	ldr	r3, [pc, #96]	@ (8009d9c <__ssputs_r+0xbc>)
 8009d3a:	401a      	ands	r2, r3
 8009d3c:	2380      	movs	r3, #128	@ 0x80
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	81a3      	strh	r3, [r4, #12]
 8009d42:	9b01      	ldr	r3, [sp, #4]
 8009d44:	6126      	str	r6, [r4, #16]
 8009d46:	18f6      	adds	r6, r6, r3
 8009d48:	6026      	str	r6, [r4, #0]
 8009d4a:	003e      	movs	r6, r7
 8009d4c:	6165      	str	r5, [r4, #20]
 8009d4e:	1aed      	subs	r5, r5, r3
 8009d50:	60a5      	str	r5, [r4, #8]
 8009d52:	42be      	cmp	r6, r7
 8009d54:	d900      	bls.n	8009d58 <__ssputs_r+0x78>
 8009d56:	003e      	movs	r6, r7
 8009d58:	0032      	movs	r2, r6
 8009d5a:	9903      	ldr	r1, [sp, #12]
 8009d5c:	6820      	ldr	r0, [r4, #0]
 8009d5e:	f000 fd65 	bl	800a82c <memmove>
 8009d62:	2000      	movs	r0, #0
 8009d64:	68a3      	ldr	r3, [r4, #8]
 8009d66:	1b9b      	subs	r3, r3, r6
 8009d68:	60a3      	str	r3, [r4, #8]
 8009d6a:	6823      	ldr	r3, [r4, #0]
 8009d6c:	199b      	adds	r3, r3, r6
 8009d6e:	6023      	str	r3, [r4, #0]
 8009d70:	b005      	add	sp, #20
 8009d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d74:	002a      	movs	r2, r5
 8009d76:	9802      	ldr	r0, [sp, #8]
 8009d78:	f001 f956 	bl	800b028 <_realloc_r>
 8009d7c:	1e06      	subs	r6, r0, #0
 8009d7e:	d1e0      	bne.n	8009d42 <__ssputs_r+0x62>
 8009d80:	6921      	ldr	r1, [r4, #16]
 8009d82:	9802      	ldr	r0, [sp, #8]
 8009d84:	f7fe fb38 	bl	80083f8 <_free_r>
 8009d88:	230c      	movs	r3, #12
 8009d8a:	2001      	movs	r0, #1
 8009d8c:	9a02      	ldr	r2, [sp, #8]
 8009d8e:	4240      	negs	r0, r0
 8009d90:	6013      	str	r3, [r2, #0]
 8009d92:	89a2      	ldrh	r2, [r4, #12]
 8009d94:	3334      	adds	r3, #52	@ 0x34
 8009d96:	4313      	orrs	r3, r2
 8009d98:	81a3      	strh	r3, [r4, #12]
 8009d9a:	e7e9      	b.n	8009d70 <__ssputs_r+0x90>
 8009d9c:	fffffb7f 	.word	0xfffffb7f

08009da0 <_svfiprintf_r>:
 8009da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009da2:	b0a1      	sub	sp, #132	@ 0x84
 8009da4:	9003      	str	r0, [sp, #12]
 8009da6:	001d      	movs	r5, r3
 8009da8:	898b      	ldrh	r3, [r1, #12]
 8009daa:	000f      	movs	r7, r1
 8009dac:	0016      	movs	r6, r2
 8009dae:	061b      	lsls	r3, r3, #24
 8009db0:	d511      	bpl.n	8009dd6 <_svfiprintf_r+0x36>
 8009db2:	690b      	ldr	r3, [r1, #16]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d10e      	bne.n	8009dd6 <_svfiprintf_r+0x36>
 8009db8:	2140      	movs	r1, #64	@ 0x40
 8009dba:	f7fe fb93 	bl	80084e4 <_malloc_r>
 8009dbe:	6038      	str	r0, [r7, #0]
 8009dc0:	6138      	str	r0, [r7, #16]
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	d105      	bne.n	8009dd2 <_svfiprintf_r+0x32>
 8009dc6:	230c      	movs	r3, #12
 8009dc8:	9a03      	ldr	r2, [sp, #12]
 8009dca:	6013      	str	r3, [r2, #0]
 8009dcc:	2001      	movs	r0, #1
 8009dce:	4240      	negs	r0, r0
 8009dd0:	e0cf      	b.n	8009f72 <_svfiprintf_r+0x1d2>
 8009dd2:	2340      	movs	r3, #64	@ 0x40
 8009dd4:	617b      	str	r3, [r7, #20]
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	ac08      	add	r4, sp, #32
 8009dda:	6163      	str	r3, [r4, #20]
 8009ddc:	3320      	adds	r3, #32
 8009dde:	7663      	strb	r3, [r4, #25]
 8009de0:	3310      	adds	r3, #16
 8009de2:	76a3      	strb	r3, [r4, #26]
 8009de4:	9507      	str	r5, [sp, #28]
 8009de6:	0035      	movs	r5, r6
 8009de8:	782b      	ldrb	r3, [r5, #0]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d001      	beq.n	8009df2 <_svfiprintf_r+0x52>
 8009dee:	2b25      	cmp	r3, #37	@ 0x25
 8009df0:	d148      	bne.n	8009e84 <_svfiprintf_r+0xe4>
 8009df2:	1bab      	subs	r3, r5, r6
 8009df4:	9305      	str	r3, [sp, #20]
 8009df6:	42b5      	cmp	r5, r6
 8009df8:	d00b      	beq.n	8009e12 <_svfiprintf_r+0x72>
 8009dfa:	0032      	movs	r2, r6
 8009dfc:	0039      	movs	r1, r7
 8009dfe:	9803      	ldr	r0, [sp, #12]
 8009e00:	f7ff ff6e 	bl	8009ce0 <__ssputs_r>
 8009e04:	3001      	adds	r0, #1
 8009e06:	d100      	bne.n	8009e0a <_svfiprintf_r+0x6a>
 8009e08:	e0ae      	b.n	8009f68 <_svfiprintf_r+0x1c8>
 8009e0a:	6963      	ldr	r3, [r4, #20]
 8009e0c:	9a05      	ldr	r2, [sp, #20]
 8009e0e:	189b      	adds	r3, r3, r2
 8009e10:	6163      	str	r3, [r4, #20]
 8009e12:	782b      	ldrb	r3, [r5, #0]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d100      	bne.n	8009e1a <_svfiprintf_r+0x7a>
 8009e18:	e0a6      	b.n	8009f68 <_svfiprintf_r+0x1c8>
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	4252      	negs	r2, r2
 8009e20:	6062      	str	r2, [r4, #4]
 8009e22:	a904      	add	r1, sp, #16
 8009e24:	3254      	adds	r2, #84	@ 0x54
 8009e26:	1852      	adds	r2, r2, r1
 8009e28:	1c6e      	adds	r6, r5, #1
 8009e2a:	6023      	str	r3, [r4, #0]
 8009e2c:	60e3      	str	r3, [r4, #12]
 8009e2e:	60a3      	str	r3, [r4, #8]
 8009e30:	7013      	strb	r3, [r2, #0]
 8009e32:	65a3      	str	r3, [r4, #88]	@ 0x58
 8009e34:	4b54      	ldr	r3, [pc, #336]	@ (8009f88 <_svfiprintf_r+0x1e8>)
 8009e36:	2205      	movs	r2, #5
 8009e38:	0018      	movs	r0, r3
 8009e3a:	7831      	ldrb	r1, [r6, #0]
 8009e3c:	9305      	str	r3, [sp, #20]
 8009e3e:	f7fd fc56 	bl	80076ee <memchr>
 8009e42:	1c75      	adds	r5, r6, #1
 8009e44:	2800      	cmp	r0, #0
 8009e46:	d11f      	bne.n	8009e88 <_svfiprintf_r+0xe8>
 8009e48:	6822      	ldr	r2, [r4, #0]
 8009e4a:	06d3      	lsls	r3, r2, #27
 8009e4c:	d504      	bpl.n	8009e58 <_svfiprintf_r+0xb8>
 8009e4e:	2353      	movs	r3, #83	@ 0x53
 8009e50:	a904      	add	r1, sp, #16
 8009e52:	185b      	adds	r3, r3, r1
 8009e54:	2120      	movs	r1, #32
 8009e56:	7019      	strb	r1, [r3, #0]
 8009e58:	0713      	lsls	r3, r2, #28
 8009e5a:	d504      	bpl.n	8009e66 <_svfiprintf_r+0xc6>
 8009e5c:	2353      	movs	r3, #83	@ 0x53
 8009e5e:	a904      	add	r1, sp, #16
 8009e60:	185b      	adds	r3, r3, r1
 8009e62:	212b      	movs	r1, #43	@ 0x2b
 8009e64:	7019      	strb	r1, [r3, #0]
 8009e66:	7833      	ldrb	r3, [r6, #0]
 8009e68:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e6a:	d016      	beq.n	8009e9a <_svfiprintf_r+0xfa>
 8009e6c:	0035      	movs	r5, r6
 8009e6e:	2100      	movs	r1, #0
 8009e70:	200a      	movs	r0, #10
 8009e72:	68e3      	ldr	r3, [r4, #12]
 8009e74:	782a      	ldrb	r2, [r5, #0]
 8009e76:	1c6e      	adds	r6, r5, #1
 8009e78:	3a30      	subs	r2, #48	@ 0x30
 8009e7a:	2a09      	cmp	r2, #9
 8009e7c:	d950      	bls.n	8009f20 <_svfiprintf_r+0x180>
 8009e7e:	2900      	cmp	r1, #0
 8009e80:	d111      	bne.n	8009ea6 <_svfiprintf_r+0x106>
 8009e82:	e017      	b.n	8009eb4 <_svfiprintf_r+0x114>
 8009e84:	3501      	adds	r5, #1
 8009e86:	e7af      	b.n	8009de8 <_svfiprintf_r+0x48>
 8009e88:	9b05      	ldr	r3, [sp, #20]
 8009e8a:	6822      	ldr	r2, [r4, #0]
 8009e8c:	1ac0      	subs	r0, r0, r3
 8009e8e:	2301      	movs	r3, #1
 8009e90:	4083      	lsls	r3, r0
 8009e92:	4313      	orrs	r3, r2
 8009e94:	002e      	movs	r6, r5
 8009e96:	6023      	str	r3, [r4, #0]
 8009e98:	e7cc      	b.n	8009e34 <_svfiprintf_r+0x94>
 8009e9a:	9b07      	ldr	r3, [sp, #28]
 8009e9c:	1d19      	adds	r1, r3, #4
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	9107      	str	r1, [sp, #28]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	db01      	blt.n	8009eaa <_svfiprintf_r+0x10a>
 8009ea6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ea8:	e004      	b.n	8009eb4 <_svfiprintf_r+0x114>
 8009eaa:	425b      	negs	r3, r3
 8009eac:	60e3      	str	r3, [r4, #12]
 8009eae:	2302      	movs	r3, #2
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	6023      	str	r3, [r4, #0]
 8009eb4:	782b      	ldrb	r3, [r5, #0]
 8009eb6:	2b2e      	cmp	r3, #46	@ 0x2e
 8009eb8:	d10c      	bne.n	8009ed4 <_svfiprintf_r+0x134>
 8009eba:	786b      	ldrb	r3, [r5, #1]
 8009ebc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ebe:	d134      	bne.n	8009f2a <_svfiprintf_r+0x18a>
 8009ec0:	9b07      	ldr	r3, [sp, #28]
 8009ec2:	3502      	adds	r5, #2
 8009ec4:	1d1a      	adds	r2, r3, #4
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	9207      	str	r2, [sp, #28]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	da01      	bge.n	8009ed2 <_svfiprintf_r+0x132>
 8009ece:	2301      	movs	r3, #1
 8009ed0:	425b      	negs	r3, r3
 8009ed2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ed4:	4e2d      	ldr	r6, [pc, #180]	@ (8009f8c <_svfiprintf_r+0x1ec>)
 8009ed6:	2203      	movs	r2, #3
 8009ed8:	0030      	movs	r0, r6
 8009eda:	7829      	ldrb	r1, [r5, #0]
 8009edc:	f7fd fc07 	bl	80076ee <memchr>
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	d006      	beq.n	8009ef2 <_svfiprintf_r+0x152>
 8009ee4:	2340      	movs	r3, #64	@ 0x40
 8009ee6:	1b80      	subs	r0, r0, r6
 8009ee8:	4083      	lsls	r3, r0
 8009eea:	6822      	ldr	r2, [r4, #0]
 8009eec:	3501      	adds	r5, #1
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	6023      	str	r3, [r4, #0]
 8009ef2:	7829      	ldrb	r1, [r5, #0]
 8009ef4:	2206      	movs	r2, #6
 8009ef6:	4826      	ldr	r0, [pc, #152]	@ (8009f90 <_svfiprintf_r+0x1f0>)
 8009ef8:	1c6e      	adds	r6, r5, #1
 8009efa:	7621      	strb	r1, [r4, #24]
 8009efc:	f7fd fbf7 	bl	80076ee <memchr>
 8009f00:	2800      	cmp	r0, #0
 8009f02:	d038      	beq.n	8009f76 <_svfiprintf_r+0x1d6>
 8009f04:	4b23      	ldr	r3, [pc, #140]	@ (8009f94 <_svfiprintf_r+0x1f4>)
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d122      	bne.n	8009f50 <_svfiprintf_r+0x1b0>
 8009f0a:	2207      	movs	r2, #7
 8009f0c:	9b07      	ldr	r3, [sp, #28]
 8009f0e:	3307      	adds	r3, #7
 8009f10:	4393      	bics	r3, r2
 8009f12:	3308      	adds	r3, #8
 8009f14:	9307      	str	r3, [sp, #28]
 8009f16:	6963      	ldr	r3, [r4, #20]
 8009f18:	9a04      	ldr	r2, [sp, #16]
 8009f1a:	189b      	adds	r3, r3, r2
 8009f1c:	6163      	str	r3, [r4, #20]
 8009f1e:	e762      	b.n	8009de6 <_svfiprintf_r+0x46>
 8009f20:	4343      	muls	r3, r0
 8009f22:	0035      	movs	r5, r6
 8009f24:	2101      	movs	r1, #1
 8009f26:	189b      	adds	r3, r3, r2
 8009f28:	e7a4      	b.n	8009e74 <_svfiprintf_r+0xd4>
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	200a      	movs	r0, #10
 8009f2e:	0019      	movs	r1, r3
 8009f30:	3501      	adds	r5, #1
 8009f32:	6063      	str	r3, [r4, #4]
 8009f34:	782a      	ldrb	r2, [r5, #0]
 8009f36:	1c6e      	adds	r6, r5, #1
 8009f38:	3a30      	subs	r2, #48	@ 0x30
 8009f3a:	2a09      	cmp	r2, #9
 8009f3c:	d903      	bls.n	8009f46 <_svfiprintf_r+0x1a6>
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d0c8      	beq.n	8009ed4 <_svfiprintf_r+0x134>
 8009f42:	9109      	str	r1, [sp, #36]	@ 0x24
 8009f44:	e7c6      	b.n	8009ed4 <_svfiprintf_r+0x134>
 8009f46:	4341      	muls	r1, r0
 8009f48:	0035      	movs	r5, r6
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	1889      	adds	r1, r1, r2
 8009f4e:	e7f1      	b.n	8009f34 <_svfiprintf_r+0x194>
 8009f50:	aa07      	add	r2, sp, #28
 8009f52:	9200      	str	r2, [sp, #0]
 8009f54:	0021      	movs	r1, r4
 8009f56:	003a      	movs	r2, r7
 8009f58:	4b0f      	ldr	r3, [pc, #60]	@ (8009f98 <_svfiprintf_r+0x1f8>)
 8009f5a:	9803      	ldr	r0, [sp, #12]
 8009f5c:	f7fc fc1c 	bl	8006798 <_printf_float>
 8009f60:	9004      	str	r0, [sp, #16]
 8009f62:	9b04      	ldr	r3, [sp, #16]
 8009f64:	3301      	adds	r3, #1
 8009f66:	d1d6      	bne.n	8009f16 <_svfiprintf_r+0x176>
 8009f68:	89bb      	ldrh	r3, [r7, #12]
 8009f6a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009f6c:	065b      	lsls	r3, r3, #25
 8009f6e:	d500      	bpl.n	8009f72 <_svfiprintf_r+0x1d2>
 8009f70:	e72c      	b.n	8009dcc <_svfiprintf_r+0x2c>
 8009f72:	b021      	add	sp, #132	@ 0x84
 8009f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f76:	aa07      	add	r2, sp, #28
 8009f78:	9200      	str	r2, [sp, #0]
 8009f7a:	0021      	movs	r1, r4
 8009f7c:	003a      	movs	r2, r7
 8009f7e:	4b06      	ldr	r3, [pc, #24]	@ (8009f98 <_svfiprintf_r+0x1f8>)
 8009f80:	9803      	ldr	r0, [sp, #12]
 8009f82:	f7fc feb7 	bl	8006cf4 <_printf_i>
 8009f86:	e7eb      	b.n	8009f60 <_svfiprintf_r+0x1c0>
 8009f88:	0800b97b 	.word	0x0800b97b
 8009f8c:	0800b981 	.word	0x0800b981
 8009f90:	0800b985 	.word	0x0800b985
 8009f94:	08006799 	.word	0x08006799
 8009f98:	08009ce1 	.word	0x08009ce1

08009f9c <_sungetc_r>:
 8009f9c:	b570      	push	{r4, r5, r6, lr}
 8009f9e:	0014      	movs	r4, r2
 8009fa0:	1c4b      	adds	r3, r1, #1
 8009fa2:	d103      	bne.n	8009fac <_sungetc_r+0x10>
 8009fa4:	2501      	movs	r5, #1
 8009fa6:	426d      	negs	r5, r5
 8009fa8:	0028      	movs	r0, r5
 8009faa:	bd70      	pop	{r4, r5, r6, pc}
 8009fac:	8993      	ldrh	r3, [r2, #12]
 8009fae:	2220      	movs	r2, #32
 8009fb0:	4393      	bics	r3, r2
 8009fb2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8009fb4:	81a3      	strh	r3, [r4, #12]
 8009fb6:	b2ce      	uxtb	r6, r1
 8009fb8:	6863      	ldr	r3, [r4, #4]
 8009fba:	b2cd      	uxtb	r5, r1
 8009fbc:	2a00      	cmp	r2, #0
 8009fbe:	d010      	beq.n	8009fe2 <_sungetc_r+0x46>
 8009fc0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009fc2:	429a      	cmp	r2, r3
 8009fc4:	dd07      	ble.n	8009fd6 <_sungetc_r+0x3a>
 8009fc6:	6823      	ldr	r3, [r4, #0]
 8009fc8:	3b01      	subs	r3, #1
 8009fca:	6023      	str	r3, [r4, #0]
 8009fcc:	701e      	strb	r6, [r3, #0]
 8009fce:	6863      	ldr	r3, [r4, #4]
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	6063      	str	r3, [r4, #4]
 8009fd4:	e7e8      	b.n	8009fa8 <_sungetc_r+0xc>
 8009fd6:	0021      	movs	r1, r4
 8009fd8:	f000 fbea 	bl	800a7b0 <__submore>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d0f2      	beq.n	8009fc6 <_sungetc_r+0x2a>
 8009fe0:	e7e0      	b.n	8009fa4 <_sungetc_r+0x8>
 8009fe2:	6921      	ldr	r1, [r4, #16]
 8009fe4:	6822      	ldr	r2, [r4, #0]
 8009fe6:	2900      	cmp	r1, #0
 8009fe8:	d007      	beq.n	8009ffa <_sungetc_r+0x5e>
 8009fea:	4291      	cmp	r1, r2
 8009fec:	d205      	bcs.n	8009ffa <_sungetc_r+0x5e>
 8009fee:	1e51      	subs	r1, r2, #1
 8009ff0:	7808      	ldrb	r0, [r1, #0]
 8009ff2:	42a8      	cmp	r0, r5
 8009ff4:	d101      	bne.n	8009ffa <_sungetc_r+0x5e>
 8009ff6:	6021      	str	r1, [r4, #0]
 8009ff8:	e7ea      	b.n	8009fd0 <_sungetc_r+0x34>
 8009ffa:	6423      	str	r3, [r4, #64]	@ 0x40
 8009ffc:	0023      	movs	r3, r4
 8009ffe:	3344      	adds	r3, #68	@ 0x44
 800a000:	6363      	str	r3, [r4, #52]	@ 0x34
 800a002:	2303      	movs	r3, #3
 800a004:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a006:	0023      	movs	r3, r4
 800a008:	3346      	adds	r3, #70	@ 0x46
 800a00a:	63e2      	str	r2, [r4, #60]	@ 0x3c
 800a00c:	701e      	strb	r6, [r3, #0]
 800a00e:	6023      	str	r3, [r4, #0]
 800a010:	2301      	movs	r3, #1
 800a012:	e7de      	b.n	8009fd2 <_sungetc_r+0x36>

0800a014 <__ssrefill_r>:
 800a014:	b510      	push	{r4, lr}
 800a016:	000c      	movs	r4, r1
 800a018:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a01a:	2900      	cmp	r1, #0
 800a01c:	d00e      	beq.n	800a03c <__ssrefill_r+0x28>
 800a01e:	0023      	movs	r3, r4
 800a020:	3344      	adds	r3, #68	@ 0x44
 800a022:	4299      	cmp	r1, r3
 800a024:	d001      	beq.n	800a02a <__ssrefill_r+0x16>
 800a026:	f7fe f9e7 	bl	80083f8 <_free_r>
 800a02a:	2000      	movs	r0, #0
 800a02c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a02e:	6360      	str	r0, [r4, #52]	@ 0x34
 800a030:	6063      	str	r3, [r4, #4]
 800a032:	4283      	cmp	r3, r0
 800a034:	d002      	beq.n	800a03c <__ssrefill_r+0x28>
 800a036:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a038:	6023      	str	r3, [r4, #0]
 800a03a:	bd10      	pop	{r4, pc}
 800a03c:	6923      	ldr	r3, [r4, #16]
 800a03e:	2001      	movs	r0, #1
 800a040:	6023      	str	r3, [r4, #0]
 800a042:	2300      	movs	r3, #0
 800a044:	89a2      	ldrh	r2, [r4, #12]
 800a046:	6063      	str	r3, [r4, #4]
 800a048:	3320      	adds	r3, #32
 800a04a:	4313      	orrs	r3, r2
 800a04c:	81a3      	strh	r3, [r4, #12]
 800a04e:	4240      	negs	r0, r0
 800a050:	e7f3      	b.n	800a03a <__ssrefill_r+0x26>
	...

0800a054 <__ssvfiscanf_r>:
 800a054:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a056:	4cab      	ldr	r4, [pc, #684]	@ (800a304 <__ssvfiscanf_r+0x2b0>)
 800a058:	44a5      	add	sp, r4
 800a05a:	000c      	movs	r4, r1
 800a05c:	2100      	movs	r1, #0
 800a05e:	9000      	str	r0, [sp, #0]
 800a060:	20be      	movs	r0, #190	@ 0xbe
 800a062:	9146      	str	r1, [sp, #280]	@ 0x118
 800a064:	9147      	str	r1, [sp, #284]	@ 0x11c
 800a066:	a903      	add	r1, sp, #12
 800a068:	9148      	str	r1, [sp, #288]	@ 0x120
 800a06a:	49a7      	ldr	r1, [pc, #668]	@ (800a308 <__ssvfiscanf_r+0x2b4>)
 800a06c:	0040      	lsls	r0, r0, #1
 800a06e:	ad43      	add	r5, sp, #268	@ 0x10c
 800a070:	5029      	str	r1, [r5, r0]
 800a072:	49a6      	ldr	r1, [pc, #664]	@ (800a30c <__ssvfiscanf_r+0x2b8>)
 800a074:	3004      	adds	r0, #4
 800a076:	ad43      	add	r5, sp, #268	@ 0x10c
 800a078:	5029      	str	r1, [r5, r0]
 800a07a:	9302      	str	r3, [sp, #8]
 800a07c:	7816      	ldrb	r6, [r2, #0]
 800a07e:	2e00      	cmp	r6, #0
 800a080:	d100      	bne.n	800a084 <__ssvfiscanf_r+0x30>
 800a082:	e13c      	b.n	800a2fe <__ssvfiscanf_r+0x2aa>
 800a084:	2308      	movs	r3, #8
 800a086:	2008      	movs	r0, #8
 800a088:	4da1      	ldr	r5, [pc, #644]	@ (800a310 <__ssvfiscanf_r+0x2bc>)
 800a08a:	1c57      	adds	r7, r2, #1
 800a08c:	5da9      	ldrb	r1, [r5, r6]
 800a08e:	400b      	ands	r3, r1
 800a090:	4201      	tst	r1, r0
 800a092:	d01d      	beq.n	800a0d0 <__ssvfiscanf_r+0x7c>
 800a094:	0006      	movs	r6, r0
 800a096:	6863      	ldr	r3, [r4, #4]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	dd0f      	ble.n	800a0bc <__ssvfiscanf_r+0x68>
 800a09c:	6823      	ldr	r3, [r4, #0]
 800a09e:	781a      	ldrb	r2, [r3, #0]
 800a0a0:	5caa      	ldrb	r2, [r5, r2]
 800a0a2:	4232      	tst	r2, r6
 800a0a4:	d101      	bne.n	800a0aa <__ssvfiscanf_r+0x56>
 800a0a6:	003a      	movs	r2, r7
 800a0a8:	e7e8      	b.n	800a07c <__ssvfiscanf_r+0x28>
 800a0aa:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	3201      	adds	r2, #1
 800a0b0:	9247      	str	r2, [sp, #284]	@ 0x11c
 800a0b2:	6862      	ldr	r2, [r4, #4]
 800a0b4:	6023      	str	r3, [r4, #0]
 800a0b6:	3a01      	subs	r2, #1
 800a0b8:	6062      	str	r2, [r4, #4]
 800a0ba:	e7ec      	b.n	800a096 <__ssvfiscanf_r+0x42>
 800a0bc:	22c0      	movs	r2, #192	@ 0xc0
 800a0be:	ab43      	add	r3, sp, #268	@ 0x10c
 800a0c0:	0052      	lsls	r2, r2, #1
 800a0c2:	0021      	movs	r1, r4
 800a0c4:	589b      	ldr	r3, [r3, r2]
 800a0c6:	9800      	ldr	r0, [sp, #0]
 800a0c8:	4798      	blx	r3
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	d0e6      	beq.n	800a09c <__ssvfiscanf_r+0x48>
 800a0ce:	e7ea      	b.n	800a0a6 <__ssvfiscanf_r+0x52>
 800a0d0:	2e25      	cmp	r6, #37	@ 0x25
 800a0d2:	d162      	bne.n	800a19a <__ssvfiscanf_r+0x146>
 800a0d4:	9345      	str	r3, [sp, #276]	@ 0x114
 800a0d6:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a0d8:	7853      	ldrb	r3, [r2, #1]
 800a0da:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0dc:	d102      	bne.n	800a0e4 <__ssvfiscanf_r+0x90>
 800a0de:	3b1a      	subs	r3, #26
 800a0e0:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a0e2:	1c97      	adds	r7, r2, #2
 800a0e4:	003d      	movs	r5, r7
 800a0e6:	220a      	movs	r2, #10
 800a0e8:	7829      	ldrb	r1, [r5, #0]
 800a0ea:	1c6f      	adds	r7, r5, #1
 800a0ec:	000b      	movs	r3, r1
 800a0ee:	3b30      	subs	r3, #48	@ 0x30
 800a0f0:	2b09      	cmp	r3, #9
 800a0f2:	d91f      	bls.n	800a134 <__ssvfiscanf_r+0xe0>
 800a0f4:	4b87      	ldr	r3, [pc, #540]	@ (800a314 <__ssvfiscanf_r+0x2c0>)
 800a0f6:	2203      	movs	r2, #3
 800a0f8:	0018      	movs	r0, r3
 800a0fa:	9301      	str	r3, [sp, #4]
 800a0fc:	f7fd faf7 	bl	80076ee <memchr>
 800a100:	2800      	cmp	r0, #0
 800a102:	d007      	beq.n	800a114 <__ssvfiscanf_r+0xc0>
 800a104:	9b01      	ldr	r3, [sp, #4]
 800a106:	003d      	movs	r5, r7
 800a108:	1ac0      	subs	r0, r0, r3
 800a10a:	2301      	movs	r3, #1
 800a10c:	4083      	lsls	r3, r0
 800a10e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800a110:	4313      	orrs	r3, r2
 800a112:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a114:	782b      	ldrb	r3, [r5, #0]
 800a116:	1c6f      	adds	r7, r5, #1
 800a118:	2b78      	cmp	r3, #120	@ 0x78
 800a11a:	d806      	bhi.n	800a12a <__ssvfiscanf_r+0xd6>
 800a11c:	2b57      	cmp	r3, #87	@ 0x57
 800a11e:	d810      	bhi.n	800a142 <__ssvfiscanf_r+0xee>
 800a120:	2b25      	cmp	r3, #37	@ 0x25
 800a122:	d03a      	beq.n	800a19a <__ssvfiscanf_r+0x146>
 800a124:	d834      	bhi.n	800a190 <__ssvfiscanf_r+0x13c>
 800a126:	2b00      	cmp	r3, #0
 800a128:	d055      	beq.n	800a1d6 <__ssvfiscanf_r+0x182>
 800a12a:	2303      	movs	r3, #3
 800a12c:	9349      	str	r3, [sp, #292]	@ 0x124
 800a12e:	3307      	adds	r3, #7
 800a130:	9344      	str	r3, [sp, #272]	@ 0x110
 800a132:	e069      	b.n	800a208 <__ssvfiscanf_r+0x1b4>
 800a134:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a136:	003d      	movs	r5, r7
 800a138:	4353      	muls	r3, r2
 800a13a:	3b30      	subs	r3, #48	@ 0x30
 800a13c:	185b      	adds	r3, r3, r1
 800a13e:	9345      	str	r3, [sp, #276]	@ 0x114
 800a140:	e7d2      	b.n	800a0e8 <__ssvfiscanf_r+0x94>
 800a142:	0018      	movs	r0, r3
 800a144:	3858      	subs	r0, #88	@ 0x58
 800a146:	2820      	cmp	r0, #32
 800a148:	d8ef      	bhi.n	800a12a <__ssvfiscanf_r+0xd6>
 800a14a:	f7f5 ffed 	bl	8000128 <__gnu_thumb1_case_shi>
 800a14e:	004b      	.short	0x004b
 800a150:	ffeeffee 	.word	0xffeeffee
 800a154:	ffee007d 	.word	0xffee007d
 800a158:	ffeeffee 	.word	0xffeeffee
 800a15c:	ffeeffee 	.word	0xffeeffee
 800a160:	ffeeffee 	.word	0xffeeffee
 800a164:	007b0088 	.word	0x007b0088
 800a168:	00240024 	.word	0x00240024
 800a16c:	ffee0024 	.word	0xffee0024
 800a170:	ffee0055 	.word	0xffee0055
 800a174:	ffeeffee 	.word	0xffeeffee
 800a178:	0090ffee 	.word	0x0090ffee
 800a17c:	00470059 	.word	0x00470059
 800a180:	ffeeffee 	.word	0xffeeffee
 800a184:	ffee008e 	.word	0xffee008e
 800a188:	ffee007b 	.word	0xffee007b
 800a18c:	004bffee 	.word	0x004bffee
 800a190:	3b45      	subs	r3, #69	@ 0x45
 800a192:	2b02      	cmp	r3, #2
 800a194:	d8c9      	bhi.n	800a12a <__ssvfiscanf_r+0xd6>
 800a196:	2305      	movs	r3, #5
 800a198:	e035      	b.n	800a206 <__ssvfiscanf_r+0x1b2>
 800a19a:	6863      	ldr	r3, [r4, #4]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	dd0d      	ble.n	800a1bc <__ssvfiscanf_r+0x168>
 800a1a0:	6823      	ldr	r3, [r4, #0]
 800a1a2:	781a      	ldrb	r2, [r3, #0]
 800a1a4:	42b2      	cmp	r2, r6
 800a1a6:	d000      	beq.n	800a1aa <__ssvfiscanf_r+0x156>
 800a1a8:	e0a9      	b.n	800a2fe <__ssvfiscanf_r+0x2aa>
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	6862      	ldr	r2, [r4, #4]
 800a1ae:	6023      	str	r3, [r4, #0]
 800a1b0:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a1b2:	3a01      	subs	r2, #1
 800a1b4:	3301      	adds	r3, #1
 800a1b6:	6062      	str	r2, [r4, #4]
 800a1b8:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a1ba:	e774      	b.n	800a0a6 <__ssvfiscanf_r+0x52>
 800a1bc:	23c0      	movs	r3, #192	@ 0xc0
 800a1be:	aa43      	add	r2, sp, #268	@ 0x10c
 800a1c0:	005b      	lsls	r3, r3, #1
 800a1c2:	0021      	movs	r1, r4
 800a1c4:	58d3      	ldr	r3, [r2, r3]
 800a1c6:	9800      	ldr	r0, [sp, #0]
 800a1c8:	4798      	blx	r3
 800a1ca:	2800      	cmp	r0, #0
 800a1cc:	d0e8      	beq.n	800a1a0 <__ssvfiscanf_r+0x14c>
 800a1ce:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	d000      	beq.n	800a1d6 <__ssvfiscanf_r+0x182>
 800a1d4:	e08b      	b.n	800a2ee <__ssvfiscanf_r+0x29a>
 800a1d6:	2001      	movs	r0, #1
 800a1d8:	4240      	negs	r0, r0
 800a1da:	e08c      	b.n	800a2f6 <__ssvfiscanf_r+0x2a2>
 800a1dc:	2220      	movs	r2, #32
 800a1de:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800a1e0:	430a      	orrs	r2, r1
 800a1e2:	9243      	str	r2, [sp, #268]	@ 0x10c
 800a1e4:	2280      	movs	r2, #128	@ 0x80
 800a1e6:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800a1e8:	0092      	lsls	r2, r2, #2
 800a1ea:	430a      	orrs	r2, r1
 800a1ec:	9243      	str	r2, [sp, #268]	@ 0x10c
 800a1ee:	2210      	movs	r2, #16
 800a1f0:	9244      	str	r2, [sp, #272]	@ 0x110
 800a1f2:	2b6e      	cmp	r3, #110	@ 0x6e
 800a1f4:	d902      	bls.n	800a1fc <__ssvfiscanf_r+0x1a8>
 800a1f6:	e005      	b.n	800a204 <__ssvfiscanf_r+0x1b0>
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	9344      	str	r3, [sp, #272]	@ 0x110
 800a1fc:	2303      	movs	r3, #3
 800a1fe:	e002      	b.n	800a206 <__ssvfiscanf_r+0x1b2>
 800a200:	2308      	movs	r3, #8
 800a202:	9344      	str	r3, [sp, #272]	@ 0x110
 800a204:	2304      	movs	r3, #4
 800a206:	9349      	str	r3, [sp, #292]	@ 0x124
 800a208:	6863      	ldr	r3, [r4, #4]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	dd3e      	ble.n	800a28c <__ssvfiscanf_r+0x238>
 800a20e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a210:	065b      	lsls	r3, r3, #25
 800a212:	d408      	bmi.n	800a226 <__ssvfiscanf_r+0x1d2>
 800a214:	26c0      	movs	r6, #192	@ 0xc0
 800a216:	2508      	movs	r5, #8
 800a218:	0076      	lsls	r6, r6, #1
 800a21a:	6823      	ldr	r3, [r4, #0]
 800a21c:	493c      	ldr	r1, [pc, #240]	@ (800a310 <__ssvfiscanf_r+0x2bc>)
 800a21e:	781a      	ldrb	r2, [r3, #0]
 800a220:	5c8a      	ldrb	r2, [r1, r2]
 800a222:	422a      	tst	r2, r5
 800a224:	d13c      	bne.n	800a2a0 <__ssvfiscanf_r+0x24c>
 800a226:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 800a228:	2b02      	cmp	r3, #2
 800a22a:	dc4c      	bgt.n	800a2c6 <__ssvfiscanf_r+0x272>
 800a22c:	0022      	movs	r2, r4
 800a22e:	9800      	ldr	r0, [sp, #0]
 800a230:	ab02      	add	r3, sp, #8
 800a232:	a943      	add	r1, sp, #268	@ 0x10c
 800a234:	f000 f872 	bl	800a31c <_scanf_chars>
 800a238:	2801      	cmp	r0, #1
 800a23a:	d060      	beq.n	800a2fe <__ssvfiscanf_r+0x2aa>
 800a23c:	2802      	cmp	r0, #2
 800a23e:	d000      	beq.n	800a242 <__ssvfiscanf_r+0x1ee>
 800a240:	e731      	b.n	800a0a6 <__ssvfiscanf_r+0x52>
 800a242:	e7c4      	b.n	800a1ce <__ssvfiscanf_r+0x17a>
 800a244:	220a      	movs	r2, #10
 800a246:	e7d3      	b.n	800a1f0 <__ssvfiscanf_r+0x19c>
 800a248:	0039      	movs	r1, r7
 800a24a:	a803      	add	r0, sp, #12
 800a24c:	f000 fa77 	bl	800a73e <__sccl>
 800a250:	2340      	movs	r3, #64	@ 0x40
 800a252:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800a254:	0007      	movs	r7, r0
 800a256:	4313      	orrs	r3, r2
 800a258:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a25a:	2301      	movs	r3, #1
 800a25c:	e7d3      	b.n	800a206 <__ssvfiscanf_r+0x1b2>
 800a25e:	2340      	movs	r3, #64	@ 0x40
 800a260:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800a262:	4313      	orrs	r3, r2
 800a264:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a266:	2300      	movs	r3, #0
 800a268:	e7cd      	b.n	800a206 <__ssvfiscanf_r+0x1b2>
 800a26a:	2302      	movs	r3, #2
 800a26c:	e7cb      	b.n	800a206 <__ssvfiscanf_r+0x1b2>
 800a26e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800a270:	06d3      	lsls	r3, r2, #27
 800a272:	d500      	bpl.n	800a276 <__ssvfiscanf_r+0x222>
 800a274:	e717      	b.n	800a0a6 <__ssvfiscanf_r+0x52>
 800a276:	9b02      	ldr	r3, [sp, #8]
 800a278:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 800a27a:	1d18      	adds	r0, r3, #4
 800a27c:	9002      	str	r0, [sp, #8]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	07d5      	lsls	r5, r2, #31
 800a282:	d501      	bpl.n	800a288 <__ssvfiscanf_r+0x234>
 800a284:	8019      	strh	r1, [r3, #0]
 800a286:	e70e      	b.n	800a0a6 <__ssvfiscanf_r+0x52>
 800a288:	6019      	str	r1, [r3, #0]
 800a28a:	e70c      	b.n	800a0a6 <__ssvfiscanf_r+0x52>
 800a28c:	23c0      	movs	r3, #192	@ 0xc0
 800a28e:	aa43      	add	r2, sp, #268	@ 0x10c
 800a290:	005b      	lsls	r3, r3, #1
 800a292:	0021      	movs	r1, r4
 800a294:	58d3      	ldr	r3, [r2, r3]
 800a296:	9800      	ldr	r0, [sp, #0]
 800a298:	4798      	blx	r3
 800a29a:	2800      	cmp	r0, #0
 800a29c:	d0b7      	beq.n	800a20e <__ssvfiscanf_r+0x1ba>
 800a29e:	e796      	b.n	800a1ce <__ssvfiscanf_r+0x17a>
 800a2a0:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800a2a2:	3201      	adds	r2, #1
 800a2a4:	9247      	str	r2, [sp, #284]	@ 0x11c
 800a2a6:	6862      	ldr	r2, [r4, #4]
 800a2a8:	3a01      	subs	r2, #1
 800a2aa:	6062      	str	r2, [r4, #4]
 800a2ac:	2a00      	cmp	r2, #0
 800a2ae:	dd02      	ble.n	800a2b6 <__ssvfiscanf_r+0x262>
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	6023      	str	r3, [r4, #0]
 800a2b4:	e7b1      	b.n	800a21a <__ssvfiscanf_r+0x1c6>
 800a2b6:	ab43      	add	r3, sp, #268	@ 0x10c
 800a2b8:	0021      	movs	r1, r4
 800a2ba:	599b      	ldr	r3, [r3, r6]
 800a2bc:	9800      	ldr	r0, [sp, #0]
 800a2be:	4798      	blx	r3
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	d0aa      	beq.n	800a21a <__ssvfiscanf_r+0x1c6>
 800a2c4:	e783      	b.n	800a1ce <__ssvfiscanf_r+0x17a>
 800a2c6:	2b04      	cmp	r3, #4
 800a2c8:	dc06      	bgt.n	800a2d8 <__ssvfiscanf_r+0x284>
 800a2ca:	0022      	movs	r2, r4
 800a2cc:	9800      	ldr	r0, [sp, #0]
 800a2ce:	ab02      	add	r3, sp, #8
 800a2d0:	a943      	add	r1, sp, #268	@ 0x10c
 800a2d2:	f000 f883 	bl	800a3dc <_scanf_i>
 800a2d6:	e7af      	b.n	800a238 <__ssvfiscanf_r+0x1e4>
 800a2d8:	4b0f      	ldr	r3, [pc, #60]	@ (800a318 <__ssvfiscanf_r+0x2c4>)
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d100      	bne.n	800a2e0 <__ssvfiscanf_r+0x28c>
 800a2de:	e6e2      	b.n	800a0a6 <__ssvfiscanf_r+0x52>
 800a2e0:	0022      	movs	r2, r4
 800a2e2:	9800      	ldr	r0, [sp, #0]
 800a2e4:	ab02      	add	r3, sp, #8
 800a2e6:	a943      	add	r1, sp, #268	@ 0x10c
 800a2e8:	f7fc fe10 	bl	8006f0c <_scanf_float>
 800a2ec:	e7a4      	b.n	800a238 <__ssvfiscanf_r+0x1e4>
 800a2ee:	89a3      	ldrh	r3, [r4, #12]
 800a2f0:	065b      	lsls	r3, r3, #25
 800a2f2:	d500      	bpl.n	800a2f6 <__ssvfiscanf_r+0x2a2>
 800a2f4:	e76f      	b.n	800a1d6 <__ssvfiscanf_r+0x182>
 800a2f6:	23a5      	movs	r3, #165	@ 0xa5
 800a2f8:	009b      	lsls	r3, r3, #2
 800a2fa:	449d      	add	sp, r3
 800a2fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2fe:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800a300:	e7f9      	b.n	800a2f6 <__ssvfiscanf_r+0x2a2>
 800a302:	46c0      	nop			@ (mov r8, r8)
 800a304:	fffffd6c 	.word	0xfffffd6c
 800a308:	08009f9d 	.word	0x08009f9d
 800a30c:	0800a015 	.word	0x0800a015
 800a310:	0800bb99 	.word	0x0800bb99
 800a314:	0800b981 	.word	0x0800b981
 800a318:	08006f0d 	.word	0x08006f0d

0800a31c <_scanf_chars>:
 800a31c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a31e:	0015      	movs	r5, r2
 800a320:	688a      	ldr	r2, [r1, #8]
 800a322:	000c      	movs	r4, r1
 800a324:	9001      	str	r0, [sp, #4]
 800a326:	2a00      	cmp	r2, #0
 800a328:	d104      	bne.n	800a334 <_scanf_chars+0x18>
 800a32a:	698a      	ldr	r2, [r1, #24]
 800a32c:	2a00      	cmp	r2, #0
 800a32e:	d117      	bne.n	800a360 <_scanf_chars+0x44>
 800a330:	3201      	adds	r2, #1
 800a332:	60a2      	str	r2, [r4, #8]
 800a334:	6822      	ldr	r2, [r4, #0]
 800a336:	06d2      	lsls	r2, r2, #27
 800a338:	d403      	bmi.n	800a342 <_scanf_chars+0x26>
 800a33a:	681a      	ldr	r2, [r3, #0]
 800a33c:	1d11      	adds	r1, r2, #4
 800a33e:	6019      	str	r1, [r3, #0]
 800a340:	6817      	ldr	r7, [r2, #0]
 800a342:	2600      	movs	r6, #0
 800a344:	69a0      	ldr	r0, [r4, #24]
 800a346:	2800      	cmp	r0, #0
 800a348:	d016      	beq.n	800a378 <_scanf_chars+0x5c>
 800a34a:	2801      	cmp	r0, #1
 800a34c:	d10b      	bne.n	800a366 <_scanf_chars+0x4a>
 800a34e:	682b      	ldr	r3, [r5, #0]
 800a350:	6962      	ldr	r2, [r4, #20]
 800a352:	781b      	ldrb	r3, [r3, #0]
 800a354:	5cd3      	ldrb	r3, [r2, r3]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d10e      	bne.n	800a378 <_scanf_chars+0x5c>
 800a35a:	2e00      	cmp	r6, #0
 800a35c:	d03b      	beq.n	800a3d6 <_scanf_chars+0xba>
 800a35e:	e029      	b.n	800a3b4 <_scanf_chars+0x98>
 800a360:	2201      	movs	r2, #1
 800a362:	4252      	negs	r2, r2
 800a364:	e7e5      	b.n	800a332 <_scanf_chars+0x16>
 800a366:	2802      	cmp	r0, #2
 800a368:	d124      	bne.n	800a3b4 <_scanf_chars+0x98>
 800a36a:	682b      	ldr	r3, [r5, #0]
 800a36c:	4a1a      	ldr	r2, [pc, #104]	@ (800a3d8 <_scanf_chars+0xbc>)
 800a36e:	781b      	ldrb	r3, [r3, #0]
 800a370:	5cd3      	ldrb	r3, [r2, r3]
 800a372:	2208      	movs	r2, #8
 800a374:	4213      	tst	r3, r2
 800a376:	d11d      	bne.n	800a3b4 <_scanf_chars+0x98>
 800a378:	2210      	movs	r2, #16
 800a37a:	6823      	ldr	r3, [r4, #0]
 800a37c:	3601      	adds	r6, #1
 800a37e:	4213      	tst	r3, r2
 800a380:	d103      	bne.n	800a38a <_scanf_chars+0x6e>
 800a382:	682b      	ldr	r3, [r5, #0]
 800a384:	781b      	ldrb	r3, [r3, #0]
 800a386:	703b      	strb	r3, [r7, #0]
 800a388:	3701      	adds	r7, #1
 800a38a:	682a      	ldr	r2, [r5, #0]
 800a38c:	686b      	ldr	r3, [r5, #4]
 800a38e:	3201      	adds	r2, #1
 800a390:	602a      	str	r2, [r5, #0]
 800a392:	68a2      	ldr	r2, [r4, #8]
 800a394:	3b01      	subs	r3, #1
 800a396:	3a01      	subs	r2, #1
 800a398:	606b      	str	r3, [r5, #4]
 800a39a:	60a2      	str	r2, [r4, #8]
 800a39c:	2a00      	cmp	r2, #0
 800a39e:	d009      	beq.n	800a3b4 <_scanf_chars+0x98>
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	dccf      	bgt.n	800a344 <_scanf_chars+0x28>
 800a3a4:	23c0      	movs	r3, #192	@ 0xc0
 800a3a6:	005b      	lsls	r3, r3, #1
 800a3a8:	0029      	movs	r1, r5
 800a3aa:	58e3      	ldr	r3, [r4, r3]
 800a3ac:	9801      	ldr	r0, [sp, #4]
 800a3ae:	4798      	blx	r3
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	d0c7      	beq.n	800a344 <_scanf_chars+0x28>
 800a3b4:	6822      	ldr	r2, [r4, #0]
 800a3b6:	2310      	movs	r3, #16
 800a3b8:	0011      	movs	r1, r2
 800a3ba:	4019      	ands	r1, r3
 800a3bc:	421a      	tst	r2, r3
 800a3be:	d106      	bne.n	800a3ce <_scanf_chars+0xb2>
 800a3c0:	68e3      	ldr	r3, [r4, #12]
 800a3c2:	3301      	adds	r3, #1
 800a3c4:	60e3      	str	r3, [r4, #12]
 800a3c6:	69a3      	ldr	r3, [r4, #24]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d000      	beq.n	800a3ce <_scanf_chars+0xb2>
 800a3cc:	7039      	strb	r1, [r7, #0]
 800a3ce:	2000      	movs	r0, #0
 800a3d0:	6923      	ldr	r3, [r4, #16]
 800a3d2:	199b      	adds	r3, r3, r6
 800a3d4:	6123      	str	r3, [r4, #16]
 800a3d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a3d8:	0800bb99 	.word	0x0800bb99

0800a3dc <_scanf_i>:
 800a3dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3de:	b08b      	sub	sp, #44	@ 0x2c
 800a3e0:	9301      	str	r3, [sp, #4]
 800a3e2:	4b78      	ldr	r3, [pc, #480]	@ (800a5c4 <_scanf_i+0x1e8>)
 800a3e4:	0016      	movs	r6, r2
 800a3e6:	9004      	str	r0, [sp, #16]
 800a3e8:	aa07      	add	r2, sp, #28
 800a3ea:	cba1      	ldmia	r3!, {r0, r5, r7}
 800a3ec:	c2a1      	stmia	r2!, {r0, r5, r7}
 800a3ee:	4a76      	ldr	r2, [pc, #472]	@ (800a5c8 <_scanf_i+0x1ec>)
 800a3f0:	698b      	ldr	r3, [r1, #24]
 800a3f2:	000c      	movs	r4, r1
 800a3f4:	9205      	str	r2, [sp, #20]
 800a3f6:	2b03      	cmp	r3, #3
 800a3f8:	d101      	bne.n	800a3fe <_scanf_i+0x22>
 800a3fa:	4b74      	ldr	r3, [pc, #464]	@ (800a5cc <_scanf_i+0x1f0>)
 800a3fc:	9305      	str	r3, [sp, #20]
 800a3fe:	22ae      	movs	r2, #174	@ 0xae
 800a400:	2000      	movs	r0, #0
 800a402:	68a3      	ldr	r3, [r4, #8]
 800a404:	0052      	lsls	r2, r2, #1
 800a406:	1e59      	subs	r1, r3, #1
 800a408:	9003      	str	r0, [sp, #12]
 800a40a:	4291      	cmp	r1, r2
 800a40c:	d905      	bls.n	800a41a <_scanf_i+0x3e>
 800a40e:	3b5e      	subs	r3, #94	@ 0x5e
 800a410:	3bff      	subs	r3, #255	@ 0xff
 800a412:	9303      	str	r3, [sp, #12]
 800a414:	235e      	movs	r3, #94	@ 0x5e
 800a416:	33ff      	adds	r3, #255	@ 0xff
 800a418:	60a3      	str	r3, [r4, #8]
 800a41a:	0023      	movs	r3, r4
 800a41c:	331c      	adds	r3, #28
 800a41e:	9300      	str	r3, [sp, #0]
 800a420:	23d0      	movs	r3, #208	@ 0xd0
 800a422:	2700      	movs	r7, #0
 800a424:	6822      	ldr	r2, [r4, #0]
 800a426:	011b      	lsls	r3, r3, #4
 800a428:	4313      	orrs	r3, r2
 800a42a:	6023      	str	r3, [r4, #0]
 800a42c:	9b00      	ldr	r3, [sp, #0]
 800a42e:	9302      	str	r3, [sp, #8]
 800a430:	6833      	ldr	r3, [r6, #0]
 800a432:	a807      	add	r0, sp, #28
 800a434:	7819      	ldrb	r1, [r3, #0]
 800a436:	00bb      	lsls	r3, r7, #2
 800a438:	2202      	movs	r2, #2
 800a43a:	5818      	ldr	r0, [r3, r0]
 800a43c:	f7fd f957 	bl	80076ee <memchr>
 800a440:	2800      	cmp	r0, #0
 800a442:	d029      	beq.n	800a498 <_scanf_i+0xbc>
 800a444:	2f01      	cmp	r7, #1
 800a446:	d15e      	bne.n	800a506 <_scanf_i+0x12a>
 800a448:	6863      	ldr	r3, [r4, #4]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d106      	bne.n	800a45c <_scanf_i+0x80>
 800a44e:	3308      	adds	r3, #8
 800a450:	6822      	ldr	r2, [r4, #0]
 800a452:	6063      	str	r3, [r4, #4]
 800a454:	33f9      	adds	r3, #249	@ 0xf9
 800a456:	33ff      	adds	r3, #255	@ 0xff
 800a458:	4313      	orrs	r3, r2
 800a45a:	6023      	str	r3, [r4, #0]
 800a45c:	6823      	ldr	r3, [r4, #0]
 800a45e:	4a5c      	ldr	r2, [pc, #368]	@ (800a5d0 <_scanf_i+0x1f4>)
 800a460:	4013      	ands	r3, r2
 800a462:	6023      	str	r3, [r4, #0]
 800a464:	68a3      	ldr	r3, [r4, #8]
 800a466:	1e5a      	subs	r2, r3, #1
 800a468:	60a2      	str	r2, [r4, #8]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d014      	beq.n	800a498 <_scanf_i+0xbc>
 800a46e:	6833      	ldr	r3, [r6, #0]
 800a470:	1c5a      	adds	r2, r3, #1
 800a472:	6032      	str	r2, [r6, #0]
 800a474:	781b      	ldrb	r3, [r3, #0]
 800a476:	9a02      	ldr	r2, [sp, #8]
 800a478:	7013      	strb	r3, [r2, #0]
 800a47a:	6873      	ldr	r3, [r6, #4]
 800a47c:	1c55      	adds	r5, r2, #1
 800a47e:	3b01      	subs	r3, #1
 800a480:	6073      	str	r3, [r6, #4]
 800a482:	2b00      	cmp	r3, #0
 800a484:	dc07      	bgt.n	800a496 <_scanf_i+0xba>
 800a486:	23c0      	movs	r3, #192	@ 0xc0
 800a488:	005b      	lsls	r3, r3, #1
 800a48a:	0031      	movs	r1, r6
 800a48c:	58e3      	ldr	r3, [r4, r3]
 800a48e:	9804      	ldr	r0, [sp, #16]
 800a490:	4798      	blx	r3
 800a492:	2800      	cmp	r0, #0
 800a494:	d17e      	bne.n	800a594 <_scanf_i+0x1b8>
 800a496:	9502      	str	r5, [sp, #8]
 800a498:	3701      	adds	r7, #1
 800a49a:	2f03      	cmp	r7, #3
 800a49c:	d1c8      	bne.n	800a430 <_scanf_i+0x54>
 800a49e:	6863      	ldr	r3, [r4, #4]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d101      	bne.n	800a4a8 <_scanf_i+0xcc>
 800a4a4:	330a      	adds	r3, #10
 800a4a6:	6063      	str	r3, [r4, #4]
 800a4a8:	2700      	movs	r7, #0
 800a4aa:	6863      	ldr	r3, [r4, #4]
 800a4ac:	4949      	ldr	r1, [pc, #292]	@ (800a5d4 <_scanf_i+0x1f8>)
 800a4ae:	6960      	ldr	r0, [r4, #20]
 800a4b0:	1ac9      	subs	r1, r1, r3
 800a4b2:	f000 f944 	bl	800a73e <__sccl>
 800a4b6:	9d02      	ldr	r5, [sp, #8]
 800a4b8:	68a3      	ldr	r3, [r4, #8]
 800a4ba:	6820      	ldr	r0, [r4, #0]
 800a4bc:	9302      	str	r3, [sp, #8]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d03f      	beq.n	800a542 <_scanf_i+0x166>
 800a4c2:	6831      	ldr	r1, [r6, #0]
 800a4c4:	6963      	ldr	r3, [r4, #20]
 800a4c6:	780a      	ldrb	r2, [r1, #0]
 800a4c8:	5c9b      	ldrb	r3, [r3, r2]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d039      	beq.n	800a542 <_scanf_i+0x166>
 800a4ce:	2a30      	cmp	r2, #48	@ 0x30
 800a4d0:	d128      	bne.n	800a524 <_scanf_i+0x148>
 800a4d2:	2380      	movs	r3, #128	@ 0x80
 800a4d4:	011b      	lsls	r3, r3, #4
 800a4d6:	4218      	tst	r0, r3
 800a4d8:	d024      	beq.n	800a524 <_scanf_i+0x148>
 800a4da:	9b03      	ldr	r3, [sp, #12]
 800a4dc:	3701      	adds	r7, #1
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d005      	beq.n	800a4ee <_scanf_i+0x112>
 800a4e2:	001a      	movs	r2, r3
 800a4e4:	9b02      	ldr	r3, [sp, #8]
 800a4e6:	3a01      	subs	r2, #1
 800a4e8:	3301      	adds	r3, #1
 800a4ea:	9203      	str	r2, [sp, #12]
 800a4ec:	60a3      	str	r3, [r4, #8]
 800a4ee:	6873      	ldr	r3, [r6, #4]
 800a4f0:	3b01      	subs	r3, #1
 800a4f2:	6073      	str	r3, [r6, #4]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	dd1c      	ble.n	800a532 <_scanf_i+0x156>
 800a4f8:	6833      	ldr	r3, [r6, #0]
 800a4fa:	3301      	adds	r3, #1
 800a4fc:	6033      	str	r3, [r6, #0]
 800a4fe:	68a3      	ldr	r3, [r4, #8]
 800a500:	3b01      	subs	r3, #1
 800a502:	60a3      	str	r3, [r4, #8]
 800a504:	e7d8      	b.n	800a4b8 <_scanf_i+0xdc>
 800a506:	2f02      	cmp	r7, #2
 800a508:	d1ac      	bne.n	800a464 <_scanf_i+0x88>
 800a50a:	23c0      	movs	r3, #192	@ 0xc0
 800a50c:	2180      	movs	r1, #128	@ 0x80
 800a50e:	6822      	ldr	r2, [r4, #0]
 800a510:	00db      	lsls	r3, r3, #3
 800a512:	4013      	ands	r3, r2
 800a514:	0089      	lsls	r1, r1, #2
 800a516:	428b      	cmp	r3, r1
 800a518:	d1c1      	bne.n	800a49e <_scanf_i+0xc2>
 800a51a:	2310      	movs	r3, #16
 800a51c:	6063      	str	r3, [r4, #4]
 800a51e:	33f0      	adds	r3, #240	@ 0xf0
 800a520:	4313      	orrs	r3, r2
 800a522:	e79e      	b.n	800a462 <_scanf_i+0x86>
 800a524:	4b2c      	ldr	r3, [pc, #176]	@ (800a5d8 <_scanf_i+0x1fc>)
 800a526:	4003      	ands	r3, r0
 800a528:	6023      	str	r3, [r4, #0]
 800a52a:	780b      	ldrb	r3, [r1, #0]
 800a52c:	702b      	strb	r3, [r5, #0]
 800a52e:	3501      	adds	r5, #1
 800a530:	e7dd      	b.n	800a4ee <_scanf_i+0x112>
 800a532:	23c0      	movs	r3, #192	@ 0xc0
 800a534:	005b      	lsls	r3, r3, #1
 800a536:	0031      	movs	r1, r6
 800a538:	58e3      	ldr	r3, [r4, r3]
 800a53a:	9804      	ldr	r0, [sp, #16]
 800a53c:	4798      	blx	r3
 800a53e:	2800      	cmp	r0, #0
 800a540:	d0dd      	beq.n	800a4fe <_scanf_i+0x122>
 800a542:	6823      	ldr	r3, [r4, #0]
 800a544:	05db      	lsls	r3, r3, #23
 800a546:	d50e      	bpl.n	800a566 <_scanf_i+0x18a>
 800a548:	9b00      	ldr	r3, [sp, #0]
 800a54a:	429d      	cmp	r5, r3
 800a54c:	d907      	bls.n	800a55e <_scanf_i+0x182>
 800a54e:	23be      	movs	r3, #190	@ 0xbe
 800a550:	3d01      	subs	r5, #1
 800a552:	005b      	lsls	r3, r3, #1
 800a554:	0032      	movs	r2, r6
 800a556:	7829      	ldrb	r1, [r5, #0]
 800a558:	58e3      	ldr	r3, [r4, r3]
 800a55a:	9804      	ldr	r0, [sp, #16]
 800a55c:	4798      	blx	r3
 800a55e:	9b00      	ldr	r3, [sp, #0]
 800a560:	2001      	movs	r0, #1
 800a562:	429d      	cmp	r5, r3
 800a564:	d029      	beq.n	800a5ba <_scanf_i+0x1de>
 800a566:	6821      	ldr	r1, [r4, #0]
 800a568:	2310      	movs	r3, #16
 800a56a:	000a      	movs	r2, r1
 800a56c:	401a      	ands	r2, r3
 800a56e:	4219      	tst	r1, r3
 800a570:	d11c      	bne.n	800a5ac <_scanf_i+0x1d0>
 800a572:	702a      	strb	r2, [r5, #0]
 800a574:	6863      	ldr	r3, [r4, #4]
 800a576:	9900      	ldr	r1, [sp, #0]
 800a578:	9804      	ldr	r0, [sp, #16]
 800a57a:	9e05      	ldr	r6, [sp, #20]
 800a57c:	47b0      	blx	r6
 800a57e:	9b01      	ldr	r3, [sp, #4]
 800a580:	6822      	ldr	r2, [r4, #0]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	0691      	lsls	r1, r2, #26
 800a586:	d507      	bpl.n	800a598 <_scanf_i+0x1bc>
 800a588:	9901      	ldr	r1, [sp, #4]
 800a58a:	1d1a      	adds	r2, r3, #4
 800a58c:	600a      	str	r2, [r1, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	6018      	str	r0, [r3, #0]
 800a592:	e008      	b.n	800a5a6 <_scanf_i+0x1ca>
 800a594:	2700      	movs	r7, #0
 800a596:	e7d4      	b.n	800a542 <_scanf_i+0x166>
 800a598:	1d19      	adds	r1, r3, #4
 800a59a:	07d6      	lsls	r6, r2, #31
 800a59c:	d50f      	bpl.n	800a5be <_scanf_i+0x1e2>
 800a59e:	9a01      	ldr	r2, [sp, #4]
 800a5a0:	6011      	str	r1, [r2, #0]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	8018      	strh	r0, [r3, #0]
 800a5a6:	68e3      	ldr	r3, [r4, #12]
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	60e3      	str	r3, [r4, #12]
 800a5ac:	2000      	movs	r0, #0
 800a5ae:	9b00      	ldr	r3, [sp, #0]
 800a5b0:	1aed      	subs	r5, r5, r3
 800a5b2:	6923      	ldr	r3, [r4, #16]
 800a5b4:	19ed      	adds	r5, r5, r7
 800a5b6:	195b      	adds	r3, r3, r5
 800a5b8:	6123      	str	r3, [r4, #16]
 800a5ba:	b00b      	add	sp, #44	@ 0x2c
 800a5bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5be:	9a01      	ldr	r2, [sp, #4]
 800a5c0:	6011      	str	r1, [r2, #0]
 800a5c2:	e7e4      	b.n	800a58e <_scanf_i+0x1b2>
 800a5c4:	0800b788 	.word	0x0800b788
 800a5c8:	0800b18d 	.word	0x0800b18d
 800a5cc:	08009cd9 	.word	0x08009cd9
 800a5d0:	fffffaff 	.word	0xfffffaff
 800a5d4:	0800b99c 	.word	0x0800b99c
 800a5d8:	fffff6ff 	.word	0xfffff6ff

0800a5dc <__sflush_r>:
 800a5dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5de:	220c      	movs	r2, #12
 800a5e0:	5e8b      	ldrsh	r3, [r1, r2]
 800a5e2:	0005      	movs	r5, r0
 800a5e4:	000c      	movs	r4, r1
 800a5e6:	071a      	lsls	r2, r3, #28
 800a5e8:	d456      	bmi.n	800a698 <__sflush_r+0xbc>
 800a5ea:	684a      	ldr	r2, [r1, #4]
 800a5ec:	2a00      	cmp	r2, #0
 800a5ee:	dc02      	bgt.n	800a5f6 <__sflush_r+0x1a>
 800a5f0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800a5f2:	2a00      	cmp	r2, #0
 800a5f4:	dd4e      	ble.n	800a694 <__sflush_r+0xb8>
 800a5f6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800a5f8:	2f00      	cmp	r7, #0
 800a5fa:	d04b      	beq.n	800a694 <__sflush_r+0xb8>
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	2080      	movs	r0, #128	@ 0x80
 800a600:	682e      	ldr	r6, [r5, #0]
 800a602:	602a      	str	r2, [r5, #0]
 800a604:	001a      	movs	r2, r3
 800a606:	0140      	lsls	r0, r0, #5
 800a608:	6a21      	ldr	r1, [r4, #32]
 800a60a:	4002      	ands	r2, r0
 800a60c:	4203      	tst	r3, r0
 800a60e:	d033      	beq.n	800a678 <__sflush_r+0x9c>
 800a610:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a612:	89a3      	ldrh	r3, [r4, #12]
 800a614:	075b      	lsls	r3, r3, #29
 800a616:	d506      	bpl.n	800a626 <__sflush_r+0x4a>
 800a618:	6863      	ldr	r3, [r4, #4]
 800a61a:	1ad2      	subs	r2, r2, r3
 800a61c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d001      	beq.n	800a626 <__sflush_r+0x4a>
 800a622:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a624:	1ad2      	subs	r2, r2, r3
 800a626:	2300      	movs	r3, #0
 800a628:	0028      	movs	r0, r5
 800a62a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800a62c:	6a21      	ldr	r1, [r4, #32]
 800a62e:	47b8      	blx	r7
 800a630:	89a2      	ldrh	r2, [r4, #12]
 800a632:	1c43      	adds	r3, r0, #1
 800a634:	d106      	bne.n	800a644 <__sflush_r+0x68>
 800a636:	6829      	ldr	r1, [r5, #0]
 800a638:	291d      	cmp	r1, #29
 800a63a:	d846      	bhi.n	800a6ca <__sflush_r+0xee>
 800a63c:	4b29      	ldr	r3, [pc, #164]	@ (800a6e4 <__sflush_r+0x108>)
 800a63e:	40cb      	lsrs	r3, r1
 800a640:	07db      	lsls	r3, r3, #31
 800a642:	d542      	bpl.n	800a6ca <__sflush_r+0xee>
 800a644:	2300      	movs	r3, #0
 800a646:	6063      	str	r3, [r4, #4]
 800a648:	6923      	ldr	r3, [r4, #16]
 800a64a:	6023      	str	r3, [r4, #0]
 800a64c:	04d2      	lsls	r2, r2, #19
 800a64e:	d505      	bpl.n	800a65c <__sflush_r+0x80>
 800a650:	1c43      	adds	r3, r0, #1
 800a652:	d102      	bne.n	800a65a <__sflush_r+0x7e>
 800a654:	682b      	ldr	r3, [r5, #0]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d100      	bne.n	800a65c <__sflush_r+0x80>
 800a65a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a65c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a65e:	602e      	str	r6, [r5, #0]
 800a660:	2900      	cmp	r1, #0
 800a662:	d017      	beq.n	800a694 <__sflush_r+0xb8>
 800a664:	0023      	movs	r3, r4
 800a666:	3344      	adds	r3, #68	@ 0x44
 800a668:	4299      	cmp	r1, r3
 800a66a:	d002      	beq.n	800a672 <__sflush_r+0x96>
 800a66c:	0028      	movs	r0, r5
 800a66e:	f7fd fec3 	bl	80083f8 <_free_r>
 800a672:	2300      	movs	r3, #0
 800a674:	6363      	str	r3, [r4, #52]	@ 0x34
 800a676:	e00d      	b.n	800a694 <__sflush_r+0xb8>
 800a678:	2301      	movs	r3, #1
 800a67a:	0028      	movs	r0, r5
 800a67c:	47b8      	blx	r7
 800a67e:	0002      	movs	r2, r0
 800a680:	1c43      	adds	r3, r0, #1
 800a682:	d1c6      	bne.n	800a612 <__sflush_r+0x36>
 800a684:	682b      	ldr	r3, [r5, #0]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d0c3      	beq.n	800a612 <__sflush_r+0x36>
 800a68a:	2b1d      	cmp	r3, #29
 800a68c:	d001      	beq.n	800a692 <__sflush_r+0xb6>
 800a68e:	2b16      	cmp	r3, #22
 800a690:	d11a      	bne.n	800a6c8 <__sflush_r+0xec>
 800a692:	602e      	str	r6, [r5, #0]
 800a694:	2000      	movs	r0, #0
 800a696:	e01e      	b.n	800a6d6 <__sflush_r+0xfa>
 800a698:	690e      	ldr	r6, [r1, #16]
 800a69a:	2e00      	cmp	r6, #0
 800a69c:	d0fa      	beq.n	800a694 <__sflush_r+0xb8>
 800a69e:	680f      	ldr	r7, [r1, #0]
 800a6a0:	600e      	str	r6, [r1, #0]
 800a6a2:	1bba      	subs	r2, r7, r6
 800a6a4:	9201      	str	r2, [sp, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	079b      	lsls	r3, r3, #30
 800a6aa:	d100      	bne.n	800a6ae <__sflush_r+0xd2>
 800a6ac:	694a      	ldr	r2, [r1, #20]
 800a6ae:	60a2      	str	r2, [r4, #8]
 800a6b0:	9b01      	ldr	r3, [sp, #4]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	ddee      	ble.n	800a694 <__sflush_r+0xb8>
 800a6b6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800a6b8:	0032      	movs	r2, r6
 800a6ba:	001f      	movs	r7, r3
 800a6bc:	0028      	movs	r0, r5
 800a6be:	9b01      	ldr	r3, [sp, #4]
 800a6c0:	6a21      	ldr	r1, [r4, #32]
 800a6c2:	47b8      	blx	r7
 800a6c4:	2800      	cmp	r0, #0
 800a6c6:	dc07      	bgt.n	800a6d8 <__sflush_r+0xfc>
 800a6c8:	89a2      	ldrh	r2, [r4, #12]
 800a6ca:	2340      	movs	r3, #64	@ 0x40
 800a6cc:	2001      	movs	r0, #1
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	b21b      	sxth	r3, r3
 800a6d2:	81a3      	strh	r3, [r4, #12]
 800a6d4:	4240      	negs	r0, r0
 800a6d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a6d8:	9b01      	ldr	r3, [sp, #4]
 800a6da:	1836      	adds	r6, r6, r0
 800a6dc:	1a1b      	subs	r3, r3, r0
 800a6de:	9301      	str	r3, [sp, #4]
 800a6e0:	e7e6      	b.n	800a6b0 <__sflush_r+0xd4>
 800a6e2:	46c0      	nop			@ (mov r8, r8)
 800a6e4:	20400001 	.word	0x20400001

0800a6e8 <_fflush_r>:
 800a6e8:	690b      	ldr	r3, [r1, #16]
 800a6ea:	b570      	push	{r4, r5, r6, lr}
 800a6ec:	0005      	movs	r5, r0
 800a6ee:	000c      	movs	r4, r1
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d102      	bne.n	800a6fa <_fflush_r+0x12>
 800a6f4:	2500      	movs	r5, #0
 800a6f6:	0028      	movs	r0, r5
 800a6f8:	bd70      	pop	{r4, r5, r6, pc}
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	d004      	beq.n	800a708 <_fflush_r+0x20>
 800a6fe:	6a03      	ldr	r3, [r0, #32]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d101      	bne.n	800a708 <_fflush_r+0x20>
 800a704:	f7fc fe9e 	bl	8007444 <__sinit>
 800a708:	220c      	movs	r2, #12
 800a70a:	5ea3      	ldrsh	r3, [r4, r2]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d0f1      	beq.n	800a6f4 <_fflush_r+0xc>
 800a710:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a712:	07d2      	lsls	r2, r2, #31
 800a714:	d404      	bmi.n	800a720 <_fflush_r+0x38>
 800a716:	059b      	lsls	r3, r3, #22
 800a718:	d402      	bmi.n	800a720 <_fflush_r+0x38>
 800a71a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a71c:	f7fc ffe5 	bl	80076ea <__retarget_lock_acquire_recursive>
 800a720:	0028      	movs	r0, r5
 800a722:	0021      	movs	r1, r4
 800a724:	f7ff ff5a 	bl	800a5dc <__sflush_r>
 800a728:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a72a:	0005      	movs	r5, r0
 800a72c:	07db      	lsls	r3, r3, #31
 800a72e:	d4e2      	bmi.n	800a6f6 <_fflush_r+0xe>
 800a730:	89a3      	ldrh	r3, [r4, #12]
 800a732:	059b      	lsls	r3, r3, #22
 800a734:	d4df      	bmi.n	800a6f6 <_fflush_r+0xe>
 800a736:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a738:	f7fc ffd8 	bl	80076ec <__retarget_lock_release_recursive>
 800a73c:	e7db      	b.n	800a6f6 <_fflush_r+0xe>

0800a73e <__sccl>:
 800a73e:	b570      	push	{r4, r5, r6, lr}
 800a740:	780b      	ldrb	r3, [r1, #0]
 800a742:	0004      	movs	r4, r0
 800a744:	2b5e      	cmp	r3, #94	@ 0x5e
 800a746:	d019      	beq.n	800a77c <__sccl+0x3e>
 800a748:	1c4d      	adds	r5, r1, #1
 800a74a:	2100      	movs	r1, #0
 800a74c:	0022      	movs	r2, r4
 800a74e:	1c60      	adds	r0, r4, #1
 800a750:	30ff      	adds	r0, #255	@ 0xff
 800a752:	7011      	strb	r1, [r2, #0]
 800a754:	3201      	adds	r2, #1
 800a756:	4282      	cmp	r2, r0
 800a758:	d1fb      	bne.n	800a752 <__sccl+0x14>
 800a75a:	1e68      	subs	r0, r5, #1
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d026      	beq.n	800a7ae <__sccl+0x70>
 800a760:	2601      	movs	r6, #1
 800a762:	404e      	eors	r6, r1
 800a764:	0028      	movs	r0, r5
 800a766:	54e6      	strb	r6, [r4, r3]
 800a768:	7801      	ldrb	r1, [r0, #0]
 800a76a:	1c45      	adds	r5, r0, #1
 800a76c:	292d      	cmp	r1, #45	@ 0x2d
 800a76e:	d009      	beq.n	800a784 <__sccl+0x46>
 800a770:	295d      	cmp	r1, #93	@ 0x5d
 800a772:	d01b      	beq.n	800a7ac <__sccl+0x6e>
 800a774:	2900      	cmp	r1, #0
 800a776:	d01a      	beq.n	800a7ae <__sccl+0x70>
 800a778:	000b      	movs	r3, r1
 800a77a:	e7f3      	b.n	800a764 <__sccl+0x26>
 800a77c:	784b      	ldrb	r3, [r1, #1]
 800a77e:	1c8d      	adds	r5, r1, #2
 800a780:	2101      	movs	r1, #1
 800a782:	e7e3      	b.n	800a74c <__sccl+0xe>
 800a784:	7842      	ldrb	r2, [r0, #1]
 800a786:	2a5d      	cmp	r2, #93	@ 0x5d
 800a788:	d0f6      	beq.n	800a778 <__sccl+0x3a>
 800a78a:	4293      	cmp	r3, r2
 800a78c:	dcf4      	bgt.n	800a778 <__sccl+0x3a>
 800a78e:	0019      	movs	r1, r3
 800a790:	3002      	adds	r0, #2
 800a792:	3101      	adds	r1, #1
 800a794:	5466      	strb	r6, [r4, r1]
 800a796:	428a      	cmp	r2, r1
 800a798:	dcfb      	bgt.n	800a792 <__sccl+0x54>
 800a79a:	1c59      	adds	r1, r3, #1
 800a79c:	4293      	cmp	r3, r2
 800a79e:	db02      	blt.n	800a7a6 <__sccl+0x68>
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	188b      	adds	r3, r1, r2
 800a7a4:	e7e0      	b.n	800a768 <__sccl+0x2a>
 800a7a6:	1ad2      	subs	r2, r2, r3
 800a7a8:	3a01      	subs	r2, #1
 800a7aa:	e7fa      	b.n	800a7a2 <__sccl+0x64>
 800a7ac:	0028      	movs	r0, r5
 800a7ae:	bd70      	pop	{r4, r5, r6, pc}

0800a7b0 <__submore>:
 800a7b0:	000b      	movs	r3, r1
 800a7b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7b4:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 800a7b6:	3344      	adds	r3, #68	@ 0x44
 800a7b8:	000c      	movs	r4, r1
 800a7ba:	429d      	cmp	r5, r3
 800a7bc:	d11c      	bne.n	800a7f8 <__submore+0x48>
 800a7be:	2680      	movs	r6, #128	@ 0x80
 800a7c0:	00f6      	lsls	r6, r6, #3
 800a7c2:	0031      	movs	r1, r6
 800a7c4:	f7fd fe8e 	bl	80084e4 <_malloc_r>
 800a7c8:	2800      	cmp	r0, #0
 800a7ca:	d102      	bne.n	800a7d2 <__submore+0x22>
 800a7cc:	2001      	movs	r0, #1
 800a7ce:	4240      	negs	r0, r0
 800a7d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a7d2:	0023      	movs	r3, r4
 800a7d4:	6360      	str	r0, [r4, #52]	@ 0x34
 800a7d6:	63a6      	str	r6, [r4, #56]	@ 0x38
 800a7d8:	3346      	adds	r3, #70	@ 0x46
 800a7da:	781a      	ldrb	r2, [r3, #0]
 800a7dc:	4b10      	ldr	r3, [pc, #64]	@ (800a820 <__submore+0x70>)
 800a7de:	54c2      	strb	r2, [r0, r3]
 800a7e0:	0023      	movs	r3, r4
 800a7e2:	3345      	adds	r3, #69	@ 0x45
 800a7e4:	781a      	ldrb	r2, [r3, #0]
 800a7e6:	4b0f      	ldr	r3, [pc, #60]	@ (800a824 <__submore+0x74>)
 800a7e8:	54c2      	strb	r2, [r0, r3]
 800a7ea:	782a      	ldrb	r2, [r5, #0]
 800a7ec:	4b0e      	ldr	r3, [pc, #56]	@ (800a828 <__submore+0x78>)
 800a7ee:	54c2      	strb	r2, [r0, r3]
 800a7f0:	18c0      	adds	r0, r0, r3
 800a7f2:	6020      	str	r0, [r4, #0]
 800a7f4:	2000      	movs	r0, #0
 800a7f6:	e7eb      	b.n	800a7d0 <__submore+0x20>
 800a7f8:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 800a7fa:	0029      	movs	r1, r5
 800a7fc:	0073      	lsls	r3, r6, #1
 800a7fe:	001a      	movs	r2, r3
 800a800:	9301      	str	r3, [sp, #4]
 800a802:	f000 fc11 	bl	800b028 <_realloc_r>
 800a806:	1e05      	subs	r5, r0, #0
 800a808:	d0e0      	beq.n	800a7cc <__submore+0x1c>
 800a80a:	1987      	adds	r7, r0, r6
 800a80c:	0001      	movs	r1, r0
 800a80e:	0032      	movs	r2, r6
 800a810:	0038      	movs	r0, r7
 800a812:	f000 f841 	bl	800a898 <memcpy>
 800a816:	9b01      	ldr	r3, [sp, #4]
 800a818:	6027      	str	r7, [r4, #0]
 800a81a:	6365      	str	r5, [r4, #52]	@ 0x34
 800a81c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a81e:	e7e9      	b.n	800a7f4 <__submore+0x44>
 800a820:	000003ff 	.word	0x000003ff
 800a824:	000003fe 	.word	0x000003fe
 800a828:	000003fd 	.word	0x000003fd

0800a82c <memmove>:
 800a82c:	b510      	push	{r4, lr}
 800a82e:	4288      	cmp	r0, r1
 800a830:	d902      	bls.n	800a838 <memmove+0xc>
 800a832:	188b      	adds	r3, r1, r2
 800a834:	4298      	cmp	r0, r3
 800a836:	d308      	bcc.n	800a84a <memmove+0x1e>
 800a838:	2300      	movs	r3, #0
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d007      	beq.n	800a84e <memmove+0x22>
 800a83e:	5ccc      	ldrb	r4, [r1, r3]
 800a840:	54c4      	strb	r4, [r0, r3]
 800a842:	3301      	adds	r3, #1
 800a844:	e7f9      	b.n	800a83a <memmove+0xe>
 800a846:	5c8b      	ldrb	r3, [r1, r2]
 800a848:	5483      	strb	r3, [r0, r2]
 800a84a:	3a01      	subs	r2, #1
 800a84c:	d2fb      	bcs.n	800a846 <memmove+0x1a>
 800a84e:	bd10      	pop	{r4, pc}

0800a850 <strncmp>:
 800a850:	b530      	push	{r4, r5, lr}
 800a852:	0005      	movs	r5, r0
 800a854:	1e10      	subs	r0, r2, #0
 800a856:	d00b      	beq.n	800a870 <strncmp+0x20>
 800a858:	2400      	movs	r4, #0
 800a85a:	3a01      	subs	r2, #1
 800a85c:	5d2b      	ldrb	r3, [r5, r4]
 800a85e:	5d08      	ldrb	r0, [r1, r4]
 800a860:	4283      	cmp	r3, r0
 800a862:	d104      	bne.n	800a86e <strncmp+0x1e>
 800a864:	4294      	cmp	r4, r2
 800a866:	d002      	beq.n	800a86e <strncmp+0x1e>
 800a868:	3401      	adds	r4, #1
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d1f6      	bne.n	800a85c <strncmp+0xc>
 800a86e:	1a18      	subs	r0, r3, r0
 800a870:	bd30      	pop	{r4, r5, pc}
	...

0800a874 <_sbrk_r>:
 800a874:	2300      	movs	r3, #0
 800a876:	b570      	push	{r4, r5, r6, lr}
 800a878:	4d06      	ldr	r5, [pc, #24]	@ (800a894 <_sbrk_r+0x20>)
 800a87a:	0004      	movs	r4, r0
 800a87c:	0008      	movs	r0, r1
 800a87e:	602b      	str	r3, [r5, #0]
 800a880:	f7f8 fbcc 	bl	800301c <_sbrk>
 800a884:	1c43      	adds	r3, r0, #1
 800a886:	d103      	bne.n	800a890 <_sbrk_r+0x1c>
 800a888:	682b      	ldr	r3, [r5, #0]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d000      	beq.n	800a890 <_sbrk_r+0x1c>
 800a88e:	6023      	str	r3, [r4, #0]
 800a890:	bd70      	pop	{r4, r5, r6, pc}
 800a892:	46c0      	nop			@ (mov r8, r8)
 800a894:	20000510 	.word	0x20000510

0800a898 <memcpy>:
 800a898:	2300      	movs	r3, #0
 800a89a:	b510      	push	{r4, lr}
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d100      	bne.n	800a8a2 <memcpy+0xa>
 800a8a0:	bd10      	pop	{r4, pc}
 800a8a2:	5ccc      	ldrb	r4, [r1, r3]
 800a8a4:	54c4      	strb	r4, [r0, r3]
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	e7f8      	b.n	800a89c <memcpy+0x4>
	...

0800a8ac <nan>:
 800a8ac:	2000      	movs	r0, #0
 800a8ae:	4901      	ldr	r1, [pc, #4]	@ (800a8b4 <nan+0x8>)
 800a8b0:	4770      	bx	lr
 800a8b2:	46c0      	nop			@ (mov r8, r8)
 800a8b4:	7ff80000 	.word	0x7ff80000

0800a8b8 <__assert_func>:
 800a8b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800a8ba:	0014      	movs	r4, r2
 800a8bc:	001a      	movs	r2, r3
 800a8be:	4b09      	ldr	r3, [pc, #36]	@ (800a8e4 <__assert_func+0x2c>)
 800a8c0:	0005      	movs	r5, r0
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	000e      	movs	r6, r1
 800a8c6:	68d8      	ldr	r0, [r3, #12]
 800a8c8:	4b07      	ldr	r3, [pc, #28]	@ (800a8e8 <__assert_func+0x30>)
 800a8ca:	2c00      	cmp	r4, #0
 800a8cc:	d101      	bne.n	800a8d2 <__assert_func+0x1a>
 800a8ce:	4b07      	ldr	r3, [pc, #28]	@ (800a8ec <__assert_func+0x34>)
 800a8d0:	001c      	movs	r4, r3
 800a8d2:	4907      	ldr	r1, [pc, #28]	@ (800a8f0 <__assert_func+0x38>)
 800a8d4:	9301      	str	r3, [sp, #4]
 800a8d6:	9402      	str	r4, [sp, #8]
 800a8d8:	002b      	movs	r3, r5
 800a8da:	9600      	str	r6, [sp, #0]
 800a8dc:	f000 fc68 	bl	800b1b0 <fiprintf>
 800a8e0:	f000 fc76 	bl	800b1d0 <abort>
 800a8e4:	20000018 	.word	0x20000018
 800a8e8:	0800b9af 	.word	0x0800b9af
 800a8ec:	0800b9ea 	.word	0x0800b9ea
 800a8f0:	0800b9bc 	.word	0x0800b9bc

0800a8f4 <_calloc_r>:
 800a8f4:	b570      	push	{r4, r5, r6, lr}
 800a8f6:	0c0b      	lsrs	r3, r1, #16
 800a8f8:	0c15      	lsrs	r5, r2, #16
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d11e      	bne.n	800a93c <_calloc_r+0x48>
 800a8fe:	2d00      	cmp	r5, #0
 800a900:	d10c      	bne.n	800a91c <_calloc_r+0x28>
 800a902:	b289      	uxth	r1, r1
 800a904:	b294      	uxth	r4, r2
 800a906:	434c      	muls	r4, r1
 800a908:	0021      	movs	r1, r4
 800a90a:	f7fd fdeb 	bl	80084e4 <_malloc_r>
 800a90e:	1e05      	subs	r5, r0, #0
 800a910:	d01b      	beq.n	800a94a <_calloc_r+0x56>
 800a912:	0022      	movs	r2, r4
 800a914:	2100      	movs	r1, #0
 800a916:	f7fc fe63 	bl	80075e0 <memset>
 800a91a:	e016      	b.n	800a94a <_calloc_r+0x56>
 800a91c:	1c2b      	adds	r3, r5, #0
 800a91e:	1c0c      	adds	r4, r1, #0
 800a920:	b289      	uxth	r1, r1
 800a922:	b292      	uxth	r2, r2
 800a924:	434a      	muls	r2, r1
 800a926:	b29b      	uxth	r3, r3
 800a928:	b2a1      	uxth	r1, r4
 800a92a:	4359      	muls	r1, r3
 800a92c:	0c14      	lsrs	r4, r2, #16
 800a92e:	190c      	adds	r4, r1, r4
 800a930:	0c23      	lsrs	r3, r4, #16
 800a932:	d107      	bne.n	800a944 <_calloc_r+0x50>
 800a934:	0424      	lsls	r4, r4, #16
 800a936:	b292      	uxth	r2, r2
 800a938:	4314      	orrs	r4, r2
 800a93a:	e7e5      	b.n	800a908 <_calloc_r+0x14>
 800a93c:	2d00      	cmp	r5, #0
 800a93e:	d101      	bne.n	800a944 <_calloc_r+0x50>
 800a940:	1c14      	adds	r4, r2, #0
 800a942:	e7ed      	b.n	800a920 <_calloc_r+0x2c>
 800a944:	230c      	movs	r3, #12
 800a946:	2500      	movs	r5, #0
 800a948:	6003      	str	r3, [r0, #0]
 800a94a:	0028      	movs	r0, r5
 800a94c:	bd70      	pop	{r4, r5, r6, pc}

0800a94e <rshift>:
 800a94e:	0002      	movs	r2, r0
 800a950:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a952:	6904      	ldr	r4, [r0, #16]
 800a954:	b085      	sub	sp, #20
 800a956:	3214      	adds	r2, #20
 800a958:	114b      	asrs	r3, r1, #5
 800a95a:	0016      	movs	r6, r2
 800a95c:	9302      	str	r3, [sp, #8]
 800a95e:	429c      	cmp	r4, r3
 800a960:	dd31      	ble.n	800a9c6 <rshift+0x78>
 800a962:	261f      	movs	r6, #31
 800a964:	000f      	movs	r7, r1
 800a966:	009b      	lsls	r3, r3, #2
 800a968:	00a5      	lsls	r5, r4, #2
 800a96a:	18d3      	adds	r3, r2, r3
 800a96c:	4037      	ands	r7, r6
 800a96e:	1955      	adds	r5, r2, r5
 800a970:	9300      	str	r3, [sp, #0]
 800a972:	9701      	str	r7, [sp, #4]
 800a974:	4231      	tst	r1, r6
 800a976:	d10d      	bne.n	800a994 <rshift+0x46>
 800a978:	0016      	movs	r6, r2
 800a97a:	0019      	movs	r1, r3
 800a97c:	428d      	cmp	r5, r1
 800a97e:	d836      	bhi.n	800a9ee <rshift+0xa0>
 800a980:	9b00      	ldr	r3, [sp, #0]
 800a982:	2600      	movs	r6, #0
 800a984:	3b03      	subs	r3, #3
 800a986:	429d      	cmp	r5, r3
 800a988:	d302      	bcc.n	800a990 <rshift+0x42>
 800a98a:	9b02      	ldr	r3, [sp, #8]
 800a98c:	1ae4      	subs	r4, r4, r3
 800a98e:	00a6      	lsls	r6, r4, #2
 800a990:	1996      	adds	r6, r2, r6
 800a992:	e018      	b.n	800a9c6 <rshift+0x78>
 800a994:	2120      	movs	r1, #32
 800a996:	9e01      	ldr	r6, [sp, #4]
 800a998:	9f01      	ldr	r7, [sp, #4]
 800a99a:	1b89      	subs	r1, r1, r6
 800a99c:	9e00      	ldr	r6, [sp, #0]
 800a99e:	9103      	str	r1, [sp, #12]
 800a9a0:	ce02      	ldmia	r6!, {r1}
 800a9a2:	4694      	mov	ip, r2
 800a9a4:	40f9      	lsrs	r1, r7
 800a9a6:	42b5      	cmp	r5, r6
 800a9a8:	d816      	bhi.n	800a9d8 <rshift+0x8a>
 800a9aa:	9b00      	ldr	r3, [sp, #0]
 800a9ac:	2600      	movs	r6, #0
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	429d      	cmp	r5, r3
 800a9b2:	d303      	bcc.n	800a9bc <rshift+0x6e>
 800a9b4:	9b02      	ldr	r3, [sp, #8]
 800a9b6:	1ae4      	subs	r4, r4, r3
 800a9b8:	00a6      	lsls	r6, r4, #2
 800a9ba:	3e04      	subs	r6, #4
 800a9bc:	1996      	adds	r6, r2, r6
 800a9be:	6031      	str	r1, [r6, #0]
 800a9c0:	2900      	cmp	r1, #0
 800a9c2:	d000      	beq.n	800a9c6 <rshift+0x78>
 800a9c4:	3604      	adds	r6, #4
 800a9c6:	1ab1      	subs	r1, r6, r2
 800a9c8:	1089      	asrs	r1, r1, #2
 800a9ca:	6101      	str	r1, [r0, #16]
 800a9cc:	4296      	cmp	r6, r2
 800a9ce:	d101      	bne.n	800a9d4 <rshift+0x86>
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	6143      	str	r3, [r0, #20]
 800a9d4:	b005      	add	sp, #20
 800a9d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9d8:	6837      	ldr	r7, [r6, #0]
 800a9da:	9b03      	ldr	r3, [sp, #12]
 800a9dc:	409f      	lsls	r7, r3
 800a9de:	430f      	orrs	r7, r1
 800a9e0:	4661      	mov	r1, ip
 800a9e2:	c180      	stmia	r1!, {r7}
 800a9e4:	468c      	mov	ip, r1
 800a9e6:	9b01      	ldr	r3, [sp, #4]
 800a9e8:	ce02      	ldmia	r6!, {r1}
 800a9ea:	40d9      	lsrs	r1, r3
 800a9ec:	e7db      	b.n	800a9a6 <rshift+0x58>
 800a9ee:	c980      	ldmia	r1!, {r7}
 800a9f0:	c680      	stmia	r6!, {r7}
 800a9f2:	e7c3      	b.n	800a97c <rshift+0x2e>

0800a9f4 <__hexdig_fun>:
 800a9f4:	0002      	movs	r2, r0
 800a9f6:	3a30      	subs	r2, #48	@ 0x30
 800a9f8:	0003      	movs	r3, r0
 800a9fa:	2a09      	cmp	r2, #9
 800a9fc:	d802      	bhi.n	800aa04 <__hexdig_fun+0x10>
 800a9fe:	3b20      	subs	r3, #32
 800aa00:	b2d8      	uxtb	r0, r3
 800aa02:	4770      	bx	lr
 800aa04:	0002      	movs	r2, r0
 800aa06:	3a61      	subs	r2, #97	@ 0x61
 800aa08:	2a05      	cmp	r2, #5
 800aa0a:	d801      	bhi.n	800aa10 <__hexdig_fun+0x1c>
 800aa0c:	3b47      	subs	r3, #71	@ 0x47
 800aa0e:	e7f7      	b.n	800aa00 <__hexdig_fun+0xc>
 800aa10:	001a      	movs	r2, r3
 800aa12:	3a41      	subs	r2, #65	@ 0x41
 800aa14:	2000      	movs	r0, #0
 800aa16:	2a05      	cmp	r2, #5
 800aa18:	d8f3      	bhi.n	800aa02 <__hexdig_fun+0xe>
 800aa1a:	3b27      	subs	r3, #39	@ 0x27
 800aa1c:	e7f0      	b.n	800aa00 <__hexdig_fun+0xc>
	...

0800aa20 <__gethex>:
 800aa20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa22:	b089      	sub	sp, #36	@ 0x24
 800aa24:	9307      	str	r3, [sp, #28]
 800aa26:	680b      	ldr	r3, [r1, #0]
 800aa28:	9201      	str	r2, [sp, #4]
 800aa2a:	9003      	str	r0, [sp, #12]
 800aa2c:	9106      	str	r1, [sp, #24]
 800aa2e:	1c9a      	adds	r2, r3, #2
 800aa30:	0011      	movs	r1, r2
 800aa32:	3201      	adds	r2, #1
 800aa34:	1e50      	subs	r0, r2, #1
 800aa36:	7800      	ldrb	r0, [r0, #0]
 800aa38:	2830      	cmp	r0, #48	@ 0x30
 800aa3a:	d0f9      	beq.n	800aa30 <__gethex+0x10>
 800aa3c:	1acb      	subs	r3, r1, r3
 800aa3e:	3b02      	subs	r3, #2
 800aa40:	9305      	str	r3, [sp, #20]
 800aa42:	9100      	str	r1, [sp, #0]
 800aa44:	f7ff ffd6 	bl	800a9f4 <__hexdig_fun>
 800aa48:	2300      	movs	r3, #0
 800aa4a:	001d      	movs	r5, r3
 800aa4c:	9302      	str	r3, [sp, #8]
 800aa4e:	4298      	cmp	r0, r3
 800aa50:	d11e      	bne.n	800aa90 <__gethex+0x70>
 800aa52:	2201      	movs	r2, #1
 800aa54:	49a6      	ldr	r1, [pc, #664]	@ (800acf0 <__gethex+0x2d0>)
 800aa56:	9800      	ldr	r0, [sp, #0]
 800aa58:	f7ff fefa 	bl	800a850 <strncmp>
 800aa5c:	0007      	movs	r7, r0
 800aa5e:	42a8      	cmp	r0, r5
 800aa60:	d000      	beq.n	800aa64 <__gethex+0x44>
 800aa62:	e06a      	b.n	800ab3a <__gethex+0x11a>
 800aa64:	9b00      	ldr	r3, [sp, #0]
 800aa66:	7858      	ldrb	r0, [r3, #1]
 800aa68:	1c5c      	adds	r4, r3, #1
 800aa6a:	f7ff ffc3 	bl	800a9f4 <__hexdig_fun>
 800aa6e:	2301      	movs	r3, #1
 800aa70:	9302      	str	r3, [sp, #8]
 800aa72:	42a8      	cmp	r0, r5
 800aa74:	d02f      	beq.n	800aad6 <__gethex+0xb6>
 800aa76:	9400      	str	r4, [sp, #0]
 800aa78:	9b00      	ldr	r3, [sp, #0]
 800aa7a:	7818      	ldrb	r0, [r3, #0]
 800aa7c:	2830      	cmp	r0, #48	@ 0x30
 800aa7e:	d009      	beq.n	800aa94 <__gethex+0x74>
 800aa80:	f7ff ffb8 	bl	800a9f4 <__hexdig_fun>
 800aa84:	4242      	negs	r2, r0
 800aa86:	4142      	adcs	r2, r0
 800aa88:	2301      	movs	r3, #1
 800aa8a:	0025      	movs	r5, r4
 800aa8c:	9202      	str	r2, [sp, #8]
 800aa8e:	9305      	str	r3, [sp, #20]
 800aa90:	9c00      	ldr	r4, [sp, #0]
 800aa92:	e004      	b.n	800aa9e <__gethex+0x7e>
 800aa94:	9b00      	ldr	r3, [sp, #0]
 800aa96:	3301      	adds	r3, #1
 800aa98:	9300      	str	r3, [sp, #0]
 800aa9a:	e7ed      	b.n	800aa78 <__gethex+0x58>
 800aa9c:	3401      	adds	r4, #1
 800aa9e:	7820      	ldrb	r0, [r4, #0]
 800aaa0:	f7ff ffa8 	bl	800a9f4 <__hexdig_fun>
 800aaa4:	1e07      	subs	r7, r0, #0
 800aaa6:	d1f9      	bne.n	800aa9c <__gethex+0x7c>
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	0020      	movs	r0, r4
 800aaac:	4990      	ldr	r1, [pc, #576]	@ (800acf0 <__gethex+0x2d0>)
 800aaae:	f7ff fecf 	bl	800a850 <strncmp>
 800aab2:	2800      	cmp	r0, #0
 800aab4:	d10d      	bne.n	800aad2 <__gethex+0xb2>
 800aab6:	2d00      	cmp	r5, #0
 800aab8:	d106      	bne.n	800aac8 <__gethex+0xa8>
 800aaba:	3401      	adds	r4, #1
 800aabc:	0025      	movs	r5, r4
 800aabe:	7820      	ldrb	r0, [r4, #0]
 800aac0:	f7ff ff98 	bl	800a9f4 <__hexdig_fun>
 800aac4:	2800      	cmp	r0, #0
 800aac6:	d102      	bne.n	800aace <__gethex+0xae>
 800aac8:	1b2d      	subs	r5, r5, r4
 800aaca:	00af      	lsls	r7, r5, #2
 800aacc:	e003      	b.n	800aad6 <__gethex+0xb6>
 800aace:	3401      	adds	r4, #1
 800aad0:	e7f5      	b.n	800aabe <__gethex+0x9e>
 800aad2:	2d00      	cmp	r5, #0
 800aad4:	d1f8      	bne.n	800aac8 <__gethex+0xa8>
 800aad6:	2220      	movs	r2, #32
 800aad8:	7823      	ldrb	r3, [r4, #0]
 800aada:	0026      	movs	r6, r4
 800aadc:	4393      	bics	r3, r2
 800aade:	2b50      	cmp	r3, #80	@ 0x50
 800aae0:	d11d      	bne.n	800ab1e <__gethex+0xfe>
 800aae2:	7863      	ldrb	r3, [r4, #1]
 800aae4:	2b2b      	cmp	r3, #43	@ 0x2b
 800aae6:	d02d      	beq.n	800ab44 <__gethex+0x124>
 800aae8:	2b2d      	cmp	r3, #45	@ 0x2d
 800aaea:	d02f      	beq.n	800ab4c <__gethex+0x12c>
 800aaec:	2300      	movs	r3, #0
 800aaee:	1c66      	adds	r6, r4, #1
 800aaf0:	9304      	str	r3, [sp, #16]
 800aaf2:	7830      	ldrb	r0, [r6, #0]
 800aaf4:	f7ff ff7e 	bl	800a9f4 <__hexdig_fun>
 800aaf8:	1e43      	subs	r3, r0, #1
 800aafa:	b2db      	uxtb	r3, r3
 800aafc:	0005      	movs	r5, r0
 800aafe:	2b18      	cmp	r3, #24
 800ab00:	d82a      	bhi.n	800ab58 <__gethex+0x138>
 800ab02:	7870      	ldrb	r0, [r6, #1]
 800ab04:	f7ff ff76 	bl	800a9f4 <__hexdig_fun>
 800ab08:	1e43      	subs	r3, r0, #1
 800ab0a:	b2db      	uxtb	r3, r3
 800ab0c:	3601      	adds	r6, #1
 800ab0e:	3d10      	subs	r5, #16
 800ab10:	2b18      	cmp	r3, #24
 800ab12:	d91d      	bls.n	800ab50 <__gethex+0x130>
 800ab14:	9b04      	ldr	r3, [sp, #16]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d000      	beq.n	800ab1c <__gethex+0xfc>
 800ab1a:	426d      	negs	r5, r5
 800ab1c:	197f      	adds	r7, r7, r5
 800ab1e:	9b06      	ldr	r3, [sp, #24]
 800ab20:	601e      	str	r6, [r3, #0]
 800ab22:	9b02      	ldr	r3, [sp, #8]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d019      	beq.n	800ab5c <__gethex+0x13c>
 800ab28:	9b05      	ldr	r3, [sp, #20]
 800ab2a:	2606      	movs	r6, #6
 800ab2c:	425a      	negs	r2, r3
 800ab2e:	4153      	adcs	r3, r2
 800ab30:	425b      	negs	r3, r3
 800ab32:	401e      	ands	r6, r3
 800ab34:	0030      	movs	r0, r6
 800ab36:	b009      	add	sp, #36	@ 0x24
 800ab38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	2700      	movs	r7, #0
 800ab3e:	9c00      	ldr	r4, [sp, #0]
 800ab40:	9302      	str	r3, [sp, #8]
 800ab42:	e7c8      	b.n	800aad6 <__gethex+0xb6>
 800ab44:	2300      	movs	r3, #0
 800ab46:	9304      	str	r3, [sp, #16]
 800ab48:	1ca6      	adds	r6, r4, #2
 800ab4a:	e7d2      	b.n	800aaf2 <__gethex+0xd2>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	e7fa      	b.n	800ab46 <__gethex+0x126>
 800ab50:	230a      	movs	r3, #10
 800ab52:	435d      	muls	r5, r3
 800ab54:	182d      	adds	r5, r5, r0
 800ab56:	e7d4      	b.n	800ab02 <__gethex+0xe2>
 800ab58:	0026      	movs	r6, r4
 800ab5a:	e7e0      	b.n	800ab1e <__gethex+0xfe>
 800ab5c:	9b00      	ldr	r3, [sp, #0]
 800ab5e:	9902      	ldr	r1, [sp, #8]
 800ab60:	1ae3      	subs	r3, r4, r3
 800ab62:	3b01      	subs	r3, #1
 800ab64:	2b07      	cmp	r3, #7
 800ab66:	dc0a      	bgt.n	800ab7e <__gethex+0x15e>
 800ab68:	9803      	ldr	r0, [sp, #12]
 800ab6a:	f7fd fd4b 	bl	8008604 <_Balloc>
 800ab6e:	1e05      	subs	r5, r0, #0
 800ab70:	d108      	bne.n	800ab84 <__gethex+0x164>
 800ab72:	002a      	movs	r2, r5
 800ab74:	21e4      	movs	r1, #228	@ 0xe4
 800ab76:	4b5f      	ldr	r3, [pc, #380]	@ (800acf4 <__gethex+0x2d4>)
 800ab78:	485f      	ldr	r0, [pc, #380]	@ (800acf8 <__gethex+0x2d8>)
 800ab7a:	f7ff fe9d 	bl	800a8b8 <__assert_func>
 800ab7e:	3101      	adds	r1, #1
 800ab80:	105b      	asrs	r3, r3, #1
 800ab82:	e7ef      	b.n	800ab64 <__gethex+0x144>
 800ab84:	0003      	movs	r3, r0
 800ab86:	3314      	adds	r3, #20
 800ab88:	9302      	str	r3, [sp, #8]
 800ab8a:	9305      	str	r3, [sp, #20]
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	001e      	movs	r6, r3
 800ab90:	9304      	str	r3, [sp, #16]
 800ab92:	9b00      	ldr	r3, [sp, #0]
 800ab94:	42a3      	cmp	r3, r4
 800ab96:	d338      	bcc.n	800ac0a <__gethex+0x1ea>
 800ab98:	9c05      	ldr	r4, [sp, #20]
 800ab9a:	9b02      	ldr	r3, [sp, #8]
 800ab9c:	c440      	stmia	r4!, {r6}
 800ab9e:	1ae4      	subs	r4, r4, r3
 800aba0:	10a4      	asrs	r4, r4, #2
 800aba2:	0030      	movs	r0, r6
 800aba4:	612c      	str	r4, [r5, #16]
 800aba6:	f7fd fe25 	bl	80087f4 <__hi0bits>
 800abaa:	9b01      	ldr	r3, [sp, #4]
 800abac:	0164      	lsls	r4, r4, #5
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	1a26      	subs	r6, r4, r0
 800abb2:	9300      	str	r3, [sp, #0]
 800abb4:	429e      	cmp	r6, r3
 800abb6:	dd52      	ble.n	800ac5e <__gethex+0x23e>
 800abb8:	1af6      	subs	r6, r6, r3
 800abba:	0031      	movs	r1, r6
 800abbc:	0028      	movs	r0, r5
 800abbe:	f7fe f9c0 	bl	8008f42 <__any_on>
 800abc2:	1e04      	subs	r4, r0, #0
 800abc4:	d00f      	beq.n	800abe6 <__gethex+0x1c6>
 800abc6:	2401      	movs	r4, #1
 800abc8:	211f      	movs	r1, #31
 800abca:	0020      	movs	r0, r4
 800abcc:	1e73      	subs	r3, r6, #1
 800abce:	4019      	ands	r1, r3
 800abd0:	4088      	lsls	r0, r1
 800abd2:	0001      	movs	r1, r0
 800abd4:	115a      	asrs	r2, r3, #5
 800abd6:	9802      	ldr	r0, [sp, #8]
 800abd8:	0092      	lsls	r2, r2, #2
 800abda:	5812      	ldr	r2, [r2, r0]
 800abdc:	420a      	tst	r2, r1
 800abde:	d002      	beq.n	800abe6 <__gethex+0x1c6>
 800abe0:	42a3      	cmp	r3, r4
 800abe2:	dc34      	bgt.n	800ac4e <__gethex+0x22e>
 800abe4:	2402      	movs	r4, #2
 800abe6:	0031      	movs	r1, r6
 800abe8:	0028      	movs	r0, r5
 800abea:	f7ff feb0 	bl	800a94e <rshift>
 800abee:	19bf      	adds	r7, r7, r6
 800abf0:	9b01      	ldr	r3, [sp, #4]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	42bb      	cmp	r3, r7
 800abf6:	da42      	bge.n	800ac7e <__gethex+0x25e>
 800abf8:	0029      	movs	r1, r5
 800abfa:	9803      	ldr	r0, [sp, #12]
 800abfc:	f7fd fd46 	bl	800868c <_Bfree>
 800ac00:	2300      	movs	r3, #0
 800ac02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac04:	26a3      	movs	r6, #163	@ 0xa3
 800ac06:	6013      	str	r3, [r2, #0]
 800ac08:	e794      	b.n	800ab34 <__gethex+0x114>
 800ac0a:	3c01      	subs	r4, #1
 800ac0c:	7823      	ldrb	r3, [r4, #0]
 800ac0e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac10:	d012      	beq.n	800ac38 <__gethex+0x218>
 800ac12:	9b04      	ldr	r3, [sp, #16]
 800ac14:	2b20      	cmp	r3, #32
 800ac16:	d104      	bne.n	800ac22 <__gethex+0x202>
 800ac18:	9b05      	ldr	r3, [sp, #20]
 800ac1a:	c340      	stmia	r3!, {r6}
 800ac1c:	2600      	movs	r6, #0
 800ac1e:	9305      	str	r3, [sp, #20]
 800ac20:	9604      	str	r6, [sp, #16]
 800ac22:	7820      	ldrb	r0, [r4, #0]
 800ac24:	f7ff fee6 	bl	800a9f4 <__hexdig_fun>
 800ac28:	230f      	movs	r3, #15
 800ac2a:	4018      	ands	r0, r3
 800ac2c:	9b04      	ldr	r3, [sp, #16]
 800ac2e:	4098      	lsls	r0, r3
 800ac30:	3304      	adds	r3, #4
 800ac32:	4306      	orrs	r6, r0
 800ac34:	9304      	str	r3, [sp, #16]
 800ac36:	e7ac      	b.n	800ab92 <__gethex+0x172>
 800ac38:	9b00      	ldr	r3, [sp, #0]
 800ac3a:	42a3      	cmp	r3, r4
 800ac3c:	d8e9      	bhi.n	800ac12 <__gethex+0x1f2>
 800ac3e:	2201      	movs	r2, #1
 800ac40:	0020      	movs	r0, r4
 800ac42:	492b      	ldr	r1, [pc, #172]	@ (800acf0 <__gethex+0x2d0>)
 800ac44:	f7ff fe04 	bl	800a850 <strncmp>
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	d1e2      	bne.n	800ac12 <__gethex+0x1f2>
 800ac4c:	e7a1      	b.n	800ab92 <__gethex+0x172>
 800ac4e:	0028      	movs	r0, r5
 800ac50:	1eb1      	subs	r1, r6, #2
 800ac52:	f7fe f976 	bl	8008f42 <__any_on>
 800ac56:	2800      	cmp	r0, #0
 800ac58:	d0c4      	beq.n	800abe4 <__gethex+0x1c4>
 800ac5a:	2403      	movs	r4, #3
 800ac5c:	e7c3      	b.n	800abe6 <__gethex+0x1c6>
 800ac5e:	9b00      	ldr	r3, [sp, #0]
 800ac60:	2400      	movs	r4, #0
 800ac62:	429e      	cmp	r6, r3
 800ac64:	dac4      	bge.n	800abf0 <__gethex+0x1d0>
 800ac66:	1b9e      	subs	r6, r3, r6
 800ac68:	0029      	movs	r1, r5
 800ac6a:	0032      	movs	r2, r6
 800ac6c:	9803      	ldr	r0, [sp, #12]
 800ac6e:	f7fd ff2f 	bl	8008ad0 <__lshift>
 800ac72:	0003      	movs	r3, r0
 800ac74:	3314      	adds	r3, #20
 800ac76:	0005      	movs	r5, r0
 800ac78:	1bbf      	subs	r7, r7, r6
 800ac7a:	9302      	str	r3, [sp, #8]
 800ac7c:	e7b8      	b.n	800abf0 <__gethex+0x1d0>
 800ac7e:	9b01      	ldr	r3, [sp, #4]
 800ac80:	685e      	ldr	r6, [r3, #4]
 800ac82:	42be      	cmp	r6, r7
 800ac84:	dd6f      	ble.n	800ad66 <__gethex+0x346>
 800ac86:	9b00      	ldr	r3, [sp, #0]
 800ac88:	1bf6      	subs	r6, r6, r7
 800ac8a:	42b3      	cmp	r3, r6
 800ac8c:	dc36      	bgt.n	800acfc <__gethex+0x2dc>
 800ac8e:	9b01      	ldr	r3, [sp, #4]
 800ac90:	68db      	ldr	r3, [r3, #12]
 800ac92:	2b02      	cmp	r3, #2
 800ac94:	d024      	beq.n	800ace0 <__gethex+0x2c0>
 800ac96:	2b03      	cmp	r3, #3
 800ac98:	d026      	beq.n	800ace8 <__gethex+0x2c8>
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d117      	bne.n	800acce <__gethex+0x2ae>
 800ac9e:	9b00      	ldr	r3, [sp, #0]
 800aca0:	42b3      	cmp	r3, r6
 800aca2:	d114      	bne.n	800acce <__gethex+0x2ae>
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	d10b      	bne.n	800acc0 <__gethex+0x2a0>
 800aca8:	9b01      	ldr	r3, [sp, #4]
 800acaa:	9a07      	ldr	r2, [sp, #28]
 800acac:	685b      	ldr	r3, [r3, #4]
 800acae:	2662      	movs	r6, #98	@ 0x62
 800acb0:	6013      	str	r3, [r2, #0]
 800acb2:	2301      	movs	r3, #1
 800acb4:	9a02      	ldr	r2, [sp, #8]
 800acb6:	612b      	str	r3, [r5, #16]
 800acb8:	6013      	str	r3, [r2, #0]
 800acba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800acbc:	601d      	str	r5, [r3, #0]
 800acbe:	e739      	b.n	800ab34 <__gethex+0x114>
 800acc0:	9900      	ldr	r1, [sp, #0]
 800acc2:	0028      	movs	r0, r5
 800acc4:	3901      	subs	r1, #1
 800acc6:	f7fe f93c 	bl	8008f42 <__any_on>
 800acca:	2800      	cmp	r0, #0
 800accc:	d1ec      	bne.n	800aca8 <__gethex+0x288>
 800acce:	0029      	movs	r1, r5
 800acd0:	9803      	ldr	r0, [sp, #12]
 800acd2:	f7fd fcdb 	bl	800868c <_Bfree>
 800acd6:	2300      	movs	r3, #0
 800acd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acda:	2650      	movs	r6, #80	@ 0x50
 800acdc:	6013      	str	r3, [r2, #0]
 800acde:	e729      	b.n	800ab34 <__gethex+0x114>
 800ace0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d1f3      	bne.n	800acce <__gethex+0x2ae>
 800ace6:	e7df      	b.n	800aca8 <__gethex+0x288>
 800ace8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acea:	2b00      	cmp	r3, #0
 800acec:	d1dc      	bne.n	800aca8 <__gethex+0x288>
 800acee:	e7ee      	b.n	800acce <__gethex+0x2ae>
 800acf0:	0800b979 	.word	0x0800b979
 800acf4:	0800b90f 	.word	0x0800b90f
 800acf8:	0800b9eb 	.word	0x0800b9eb
 800acfc:	1e77      	subs	r7, r6, #1
 800acfe:	2c00      	cmp	r4, #0
 800ad00:	d12f      	bne.n	800ad62 <__gethex+0x342>
 800ad02:	2f00      	cmp	r7, #0
 800ad04:	d004      	beq.n	800ad10 <__gethex+0x2f0>
 800ad06:	0039      	movs	r1, r7
 800ad08:	0028      	movs	r0, r5
 800ad0a:	f7fe f91a 	bl	8008f42 <__any_on>
 800ad0e:	0004      	movs	r4, r0
 800ad10:	231f      	movs	r3, #31
 800ad12:	117a      	asrs	r2, r7, #5
 800ad14:	401f      	ands	r7, r3
 800ad16:	3b1e      	subs	r3, #30
 800ad18:	40bb      	lsls	r3, r7
 800ad1a:	9902      	ldr	r1, [sp, #8]
 800ad1c:	0092      	lsls	r2, r2, #2
 800ad1e:	5852      	ldr	r2, [r2, r1]
 800ad20:	421a      	tst	r2, r3
 800ad22:	d001      	beq.n	800ad28 <__gethex+0x308>
 800ad24:	2302      	movs	r3, #2
 800ad26:	431c      	orrs	r4, r3
 800ad28:	9b00      	ldr	r3, [sp, #0]
 800ad2a:	0031      	movs	r1, r6
 800ad2c:	1b9b      	subs	r3, r3, r6
 800ad2e:	2602      	movs	r6, #2
 800ad30:	0028      	movs	r0, r5
 800ad32:	9300      	str	r3, [sp, #0]
 800ad34:	f7ff fe0b 	bl	800a94e <rshift>
 800ad38:	9b01      	ldr	r3, [sp, #4]
 800ad3a:	685f      	ldr	r7, [r3, #4]
 800ad3c:	2c00      	cmp	r4, #0
 800ad3e:	d03f      	beq.n	800adc0 <__gethex+0x3a0>
 800ad40:	9b01      	ldr	r3, [sp, #4]
 800ad42:	68db      	ldr	r3, [r3, #12]
 800ad44:	2b02      	cmp	r3, #2
 800ad46:	d010      	beq.n	800ad6a <__gethex+0x34a>
 800ad48:	2b03      	cmp	r3, #3
 800ad4a:	d012      	beq.n	800ad72 <__gethex+0x352>
 800ad4c:	2b01      	cmp	r3, #1
 800ad4e:	d106      	bne.n	800ad5e <__gethex+0x33e>
 800ad50:	07a2      	lsls	r2, r4, #30
 800ad52:	d504      	bpl.n	800ad5e <__gethex+0x33e>
 800ad54:	9a02      	ldr	r2, [sp, #8]
 800ad56:	6812      	ldr	r2, [r2, #0]
 800ad58:	4314      	orrs	r4, r2
 800ad5a:	421c      	tst	r4, r3
 800ad5c:	d10c      	bne.n	800ad78 <__gethex+0x358>
 800ad5e:	2310      	movs	r3, #16
 800ad60:	e02d      	b.n	800adbe <__gethex+0x39e>
 800ad62:	2401      	movs	r4, #1
 800ad64:	e7d4      	b.n	800ad10 <__gethex+0x2f0>
 800ad66:	2601      	movs	r6, #1
 800ad68:	e7e8      	b.n	800ad3c <__gethex+0x31c>
 800ad6a:	2301      	movs	r3, #1
 800ad6c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ad6e:	1a9b      	subs	r3, r3, r2
 800ad70:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d0f2      	beq.n	800ad5e <__gethex+0x33e>
 800ad78:	692b      	ldr	r3, [r5, #16]
 800ad7a:	2000      	movs	r0, #0
 800ad7c:	9302      	str	r3, [sp, #8]
 800ad7e:	009b      	lsls	r3, r3, #2
 800ad80:	9304      	str	r3, [sp, #16]
 800ad82:	002b      	movs	r3, r5
 800ad84:	9a04      	ldr	r2, [sp, #16]
 800ad86:	3314      	adds	r3, #20
 800ad88:	1899      	adds	r1, r3, r2
 800ad8a:	681a      	ldr	r2, [r3, #0]
 800ad8c:	1c54      	adds	r4, r2, #1
 800ad8e:	d01c      	beq.n	800adca <__gethex+0x3aa>
 800ad90:	3201      	adds	r2, #1
 800ad92:	601a      	str	r2, [r3, #0]
 800ad94:	002b      	movs	r3, r5
 800ad96:	3314      	adds	r3, #20
 800ad98:	2e02      	cmp	r6, #2
 800ad9a:	d13f      	bne.n	800ae1c <__gethex+0x3fc>
 800ad9c:	9a01      	ldr	r2, [sp, #4]
 800ad9e:	9900      	ldr	r1, [sp, #0]
 800ada0:	6812      	ldr	r2, [r2, #0]
 800ada2:	3a01      	subs	r2, #1
 800ada4:	428a      	cmp	r2, r1
 800ada6:	d109      	bne.n	800adbc <__gethex+0x39c>
 800ada8:	000a      	movs	r2, r1
 800adaa:	201f      	movs	r0, #31
 800adac:	4010      	ands	r0, r2
 800adae:	2201      	movs	r2, #1
 800adb0:	4082      	lsls	r2, r0
 800adb2:	1149      	asrs	r1, r1, #5
 800adb4:	0089      	lsls	r1, r1, #2
 800adb6:	58cb      	ldr	r3, [r1, r3]
 800adb8:	4213      	tst	r3, r2
 800adba:	d13d      	bne.n	800ae38 <__gethex+0x418>
 800adbc:	2320      	movs	r3, #32
 800adbe:	431e      	orrs	r6, r3
 800adc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adc2:	601d      	str	r5, [r3, #0]
 800adc4:	9b07      	ldr	r3, [sp, #28]
 800adc6:	601f      	str	r7, [r3, #0]
 800adc8:	e6b4      	b.n	800ab34 <__gethex+0x114>
 800adca:	c301      	stmia	r3!, {r0}
 800adcc:	4299      	cmp	r1, r3
 800adce:	d8dc      	bhi.n	800ad8a <__gethex+0x36a>
 800add0:	68ab      	ldr	r3, [r5, #8]
 800add2:	9a02      	ldr	r2, [sp, #8]
 800add4:	429a      	cmp	r2, r3
 800add6:	db18      	blt.n	800ae0a <__gethex+0x3ea>
 800add8:	6869      	ldr	r1, [r5, #4]
 800adda:	9803      	ldr	r0, [sp, #12]
 800addc:	3101      	adds	r1, #1
 800adde:	f7fd fc11 	bl	8008604 <_Balloc>
 800ade2:	1e04      	subs	r4, r0, #0
 800ade4:	d104      	bne.n	800adf0 <__gethex+0x3d0>
 800ade6:	0022      	movs	r2, r4
 800ade8:	2184      	movs	r1, #132	@ 0x84
 800adea:	4b1d      	ldr	r3, [pc, #116]	@ (800ae60 <__gethex+0x440>)
 800adec:	481d      	ldr	r0, [pc, #116]	@ (800ae64 <__gethex+0x444>)
 800adee:	e6c4      	b.n	800ab7a <__gethex+0x15a>
 800adf0:	0029      	movs	r1, r5
 800adf2:	692a      	ldr	r2, [r5, #16]
 800adf4:	310c      	adds	r1, #12
 800adf6:	3202      	adds	r2, #2
 800adf8:	0092      	lsls	r2, r2, #2
 800adfa:	300c      	adds	r0, #12
 800adfc:	f7ff fd4c 	bl	800a898 <memcpy>
 800ae00:	0029      	movs	r1, r5
 800ae02:	9803      	ldr	r0, [sp, #12]
 800ae04:	f7fd fc42 	bl	800868c <_Bfree>
 800ae08:	0025      	movs	r5, r4
 800ae0a:	692b      	ldr	r3, [r5, #16]
 800ae0c:	1c5a      	adds	r2, r3, #1
 800ae0e:	612a      	str	r2, [r5, #16]
 800ae10:	2201      	movs	r2, #1
 800ae12:	3304      	adds	r3, #4
 800ae14:	009b      	lsls	r3, r3, #2
 800ae16:	18eb      	adds	r3, r5, r3
 800ae18:	605a      	str	r2, [r3, #4]
 800ae1a:	e7bb      	b.n	800ad94 <__gethex+0x374>
 800ae1c:	692a      	ldr	r2, [r5, #16]
 800ae1e:	9902      	ldr	r1, [sp, #8]
 800ae20:	428a      	cmp	r2, r1
 800ae22:	dd0b      	ble.n	800ae3c <__gethex+0x41c>
 800ae24:	2101      	movs	r1, #1
 800ae26:	0028      	movs	r0, r5
 800ae28:	f7ff fd91 	bl	800a94e <rshift>
 800ae2c:	9b01      	ldr	r3, [sp, #4]
 800ae2e:	3701      	adds	r7, #1
 800ae30:	689b      	ldr	r3, [r3, #8]
 800ae32:	42bb      	cmp	r3, r7
 800ae34:	da00      	bge.n	800ae38 <__gethex+0x418>
 800ae36:	e6df      	b.n	800abf8 <__gethex+0x1d8>
 800ae38:	2601      	movs	r6, #1
 800ae3a:	e7bf      	b.n	800adbc <__gethex+0x39c>
 800ae3c:	221f      	movs	r2, #31
 800ae3e:	9c00      	ldr	r4, [sp, #0]
 800ae40:	9900      	ldr	r1, [sp, #0]
 800ae42:	4014      	ands	r4, r2
 800ae44:	4211      	tst	r1, r2
 800ae46:	d0f7      	beq.n	800ae38 <__gethex+0x418>
 800ae48:	9a04      	ldr	r2, [sp, #16]
 800ae4a:	189b      	adds	r3, r3, r2
 800ae4c:	3b04      	subs	r3, #4
 800ae4e:	6818      	ldr	r0, [r3, #0]
 800ae50:	f7fd fcd0 	bl	80087f4 <__hi0bits>
 800ae54:	2320      	movs	r3, #32
 800ae56:	1b1b      	subs	r3, r3, r4
 800ae58:	4298      	cmp	r0, r3
 800ae5a:	dbe3      	blt.n	800ae24 <__gethex+0x404>
 800ae5c:	e7ec      	b.n	800ae38 <__gethex+0x418>
 800ae5e:	46c0      	nop			@ (mov r8, r8)
 800ae60:	0800b90f 	.word	0x0800b90f
 800ae64:	0800b9eb 	.word	0x0800b9eb

0800ae68 <L_shift>:
 800ae68:	2308      	movs	r3, #8
 800ae6a:	b570      	push	{r4, r5, r6, lr}
 800ae6c:	2520      	movs	r5, #32
 800ae6e:	1a9a      	subs	r2, r3, r2
 800ae70:	0092      	lsls	r2, r2, #2
 800ae72:	1aad      	subs	r5, r5, r2
 800ae74:	6843      	ldr	r3, [r0, #4]
 800ae76:	6804      	ldr	r4, [r0, #0]
 800ae78:	001e      	movs	r6, r3
 800ae7a:	40ae      	lsls	r6, r5
 800ae7c:	40d3      	lsrs	r3, r2
 800ae7e:	4334      	orrs	r4, r6
 800ae80:	6004      	str	r4, [r0, #0]
 800ae82:	6043      	str	r3, [r0, #4]
 800ae84:	3004      	adds	r0, #4
 800ae86:	4288      	cmp	r0, r1
 800ae88:	d3f4      	bcc.n	800ae74 <L_shift+0xc>
 800ae8a:	bd70      	pop	{r4, r5, r6, pc}

0800ae8c <__match>:
 800ae8c:	b530      	push	{r4, r5, lr}
 800ae8e:	6803      	ldr	r3, [r0, #0]
 800ae90:	780c      	ldrb	r4, [r1, #0]
 800ae92:	3301      	adds	r3, #1
 800ae94:	2c00      	cmp	r4, #0
 800ae96:	d102      	bne.n	800ae9e <__match+0x12>
 800ae98:	6003      	str	r3, [r0, #0]
 800ae9a:	2001      	movs	r0, #1
 800ae9c:	bd30      	pop	{r4, r5, pc}
 800ae9e:	781a      	ldrb	r2, [r3, #0]
 800aea0:	0015      	movs	r5, r2
 800aea2:	3d41      	subs	r5, #65	@ 0x41
 800aea4:	2d19      	cmp	r5, #25
 800aea6:	d800      	bhi.n	800aeaa <__match+0x1e>
 800aea8:	3220      	adds	r2, #32
 800aeaa:	3101      	adds	r1, #1
 800aeac:	42a2      	cmp	r2, r4
 800aeae:	d0ef      	beq.n	800ae90 <__match+0x4>
 800aeb0:	2000      	movs	r0, #0
 800aeb2:	e7f3      	b.n	800ae9c <__match+0x10>

0800aeb4 <__hexnan>:
 800aeb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aeb6:	680b      	ldr	r3, [r1, #0]
 800aeb8:	b08b      	sub	sp, #44	@ 0x2c
 800aeba:	9201      	str	r2, [sp, #4]
 800aebc:	9901      	ldr	r1, [sp, #4]
 800aebe:	115a      	asrs	r2, r3, #5
 800aec0:	0092      	lsls	r2, r2, #2
 800aec2:	188a      	adds	r2, r1, r2
 800aec4:	9202      	str	r2, [sp, #8]
 800aec6:	0019      	movs	r1, r3
 800aec8:	221f      	movs	r2, #31
 800aeca:	4011      	ands	r1, r2
 800aecc:	9008      	str	r0, [sp, #32]
 800aece:	9106      	str	r1, [sp, #24]
 800aed0:	4213      	tst	r3, r2
 800aed2:	d002      	beq.n	800aeda <__hexnan+0x26>
 800aed4:	9b02      	ldr	r3, [sp, #8]
 800aed6:	3304      	adds	r3, #4
 800aed8:	9302      	str	r3, [sp, #8]
 800aeda:	9b02      	ldr	r3, [sp, #8]
 800aedc:	2500      	movs	r5, #0
 800aede:	1f1f      	subs	r7, r3, #4
 800aee0:	003e      	movs	r6, r7
 800aee2:	003c      	movs	r4, r7
 800aee4:	9b08      	ldr	r3, [sp, #32]
 800aee6:	603d      	str	r5, [r7, #0]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	9507      	str	r5, [sp, #28]
 800aeec:	9305      	str	r3, [sp, #20]
 800aeee:	9503      	str	r5, [sp, #12]
 800aef0:	9b05      	ldr	r3, [sp, #20]
 800aef2:	3301      	adds	r3, #1
 800aef4:	9309      	str	r3, [sp, #36]	@ 0x24
 800aef6:	9b05      	ldr	r3, [sp, #20]
 800aef8:	785b      	ldrb	r3, [r3, #1]
 800aefa:	9304      	str	r3, [sp, #16]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d028      	beq.n	800af52 <__hexnan+0x9e>
 800af00:	9804      	ldr	r0, [sp, #16]
 800af02:	f7ff fd77 	bl	800a9f4 <__hexdig_fun>
 800af06:	2800      	cmp	r0, #0
 800af08:	d155      	bne.n	800afb6 <__hexnan+0x102>
 800af0a:	9b04      	ldr	r3, [sp, #16]
 800af0c:	2b20      	cmp	r3, #32
 800af0e:	d819      	bhi.n	800af44 <__hexnan+0x90>
 800af10:	9b03      	ldr	r3, [sp, #12]
 800af12:	9a07      	ldr	r2, [sp, #28]
 800af14:	4293      	cmp	r3, r2
 800af16:	dd12      	ble.n	800af3e <__hexnan+0x8a>
 800af18:	42b4      	cmp	r4, r6
 800af1a:	d206      	bcs.n	800af2a <__hexnan+0x76>
 800af1c:	2d07      	cmp	r5, #7
 800af1e:	dc04      	bgt.n	800af2a <__hexnan+0x76>
 800af20:	002a      	movs	r2, r5
 800af22:	0031      	movs	r1, r6
 800af24:	0020      	movs	r0, r4
 800af26:	f7ff ff9f 	bl	800ae68 <L_shift>
 800af2a:	9b01      	ldr	r3, [sp, #4]
 800af2c:	2508      	movs	r5, #8
 800af2e:	429c      	cmp	r4, r3
 800af30:	d905      	bls.n	800af3e <__hexnan+0x8a>
 800af32:	1f26      	subs	r6, r4, #4
 800af34:	2500      	movs	r5, #0
 800af36:	0034      	movs	r4, r6
 800af38:	9b03      	ldr	r3, [sp, #12]
 800af3a:	6035      	str	r5, [r6, #0]
 800af3c:	9307      	str	r3, [sp, #28]
 800af3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af40:	9305      	str	r3, [sp, #20]
 800af42:	e7d5      	b.n	800aef0 <__hexnan+0x3c>
 800af44:	9b04      	ldr	r3, [sp, #16]
 800af46:	2b29      	cmp	r3, #41	@ 0x29
 800af48:	d15a      	bne.n	800b000 <__hexnan+0x14c>
 800af4a:	9b05      	ldr	r3, [sp, #20]
 800af4c:	9a08      	ldr	r2, [sp, #32]
 800af4e:	3302      	adds	r3, #2
 800af50:	6013      	str	r3, [r2, #0]
 800af52:	9b03      	ldr	r3, [sp, #12]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d053      	beq.n	800b000 <__hexnan+0x14c>
 800af58:	42b4      	cmp	r4, r6
 800af5a:	d206      	bcs.n	800af6a <__hexnan+0xb6>
 800af5c:	2d07      	cmp	r5, #7
 800af5e:	dc04      	bgt.n	800af6a <__hexnan+0xb6>
 800af60:	002a      	movs	r2, r5
 800af62:	0031      	movs	r1, r6
 800af64:	0020      	movs	r0, r4
 800af66:	f7ff ff7f 	bl	800ae68 <L_shift>
 800af6a:	9b01      	ldr	r3, [sp, #4]
 800af6c:	429c      	cmp	r4, r3
 800af6e:	d936      	bls.n	800afde <__hexnan+0x12a>
 800af70:	001a      	movs	r2, r3
 800af72:	0023      	movs	r3, r4
 800af74:	cb02      	ldmia	r3!, {r1}
 800af76:	c202      	stmia	r2!, {r1}
 800af78:	429f      	cmp	r7, r3
 800af7a:	d2fb      	bcs.n	800af74 <__hexnan+0xc0>
 800af7c:	9b02      	ldr	r3, [sp, #8]
 800af7e:	1c62      	adds	r2, r4, #1
 800af80:	1ed9      	subs	r1, r3, #3
 800af82:	2304      	movs	r3, #4
 800af84:	4291      	cmp	r1, r2
 800af86:	d305      	bcc.n	800af94 <__hexnan+0xe0>
 800af88:	9b02      	ldr	r3, [sp, #8]
 800af8a:	3b04      	subs	r3, #4
 800af8c:	1b1b      	subs	r3, r3, r4
 800af8e:	089b      	lsrs	r3, r3, #2
 800af90:	3301      	adds	r3, #1
 800af92:	009b      	lsls	r3, r3, #2
 800af94:	9a01      	ldr	r2, [sp, #4]
 800af96:	18d3      	adds	r3, r2, r3
 800af98:	2200      	movs	r2, #0
 800af9a:	c304      	stmia	r3!, {r2}
 800af9c:	429f      	cmp	r7, r3
 800af9e:	d2fc      	bcs.n	800af9a <__hexnan+0xe6>
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d104      	bne.n	800afb0 <__hexnan+0xfc>
 800afa6:	9b01      	ldr	r3, [sp, #4]
 800afa8:	429f      	cmp	r7, r3
 800afaa:	d127      	bne.n	800affc <__hexnan+0x148>
 800afac:	2301      	movs	r3, #1
 800afae:	603b      	str	r3, [r7, #0]
 800afb0:	2005      	movs	r0, #5
 800afb2:	b00b      	add	sp, #44	@ 0x2c
 800afb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afb6:	9b03      	ldr	r3, [sp, #12]
 800afb8:	3501      	adds	r5, #1
 800afba:	3301      	adds	r3, #1
 800afbc:	9303      	str	r3, [sp, #12]
 800afbe:	2d08      	cmp	r5, #8
 800afc0:	dd06      	ble.n	800afd0 <__hexnan+0x11c>
 800afc2:	9b01      	ldr	r3, [sp, #4]
 800afc4:	429c      	cmp	r4, r3
 800afc6:	d9ba      	bls.n	800af3e <__hexnan+0x8a>
 800afc8:	2300      	movs	r3, #0
 800afca:	2501      	movs	r5, #1
 800afcc:	3c04      	subs	r4, #4
 800afce:	6023      	str	r3, [r4, #0]
 800afd0:	220f      	movs	r2, #15
 800afd2:	6823      	ldr	r3, [r4, #0]
 800afd4:	4010      	ands	r0, r2
 800afd6:	011b      	lsls	r3, r3, #4
 800afd8:	4303      	orrs	r3, r0
 800afda:	6023      	str	r3, [r4, #0]
 800afdc:	e7af      	b.n	800af3e <__hexnan+0x8a>
 800afde:	9b06      	ldr	r3, [sp, #24]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d0dd      	beq.n	800afa0 <__hexnan+0xec>
 800afe4:	2320      	movs	r3, #32
 800afe6:	9a06      	ldr	r2, [sp, #24]
 800afe8:	9902      	ldr	r1, [sp, #8]
 800afea:	1a9b      	subs	r3, r3, r2
 800afec:	2201      	movs	r2, #1
 800afee:	4252      	negs	r2, r2
 800aff0:	40da      	lsrs	r2, r3
 800aff2:	3904      	subs	r1, #4
 800aff4:	680b      	ldr	r3, [r1, #0]
 800aff6:	4013      	ands	r3, r2
 800aff8:	600b      	str	r3, [r1, #0]
 800affa:	e7d1      	b.n	800afa0 <__hexnan+0xec>
 800affc:	3f04      	subs	r7, #4
 800affe:	e7cf      	b.n	800afa0 <__hexnan+0xec>
 800b000:	2004      	movs	r0, #4
 800b002:	e7d6      	b.n	800afb2 <__hexnan+0xfe>

0800b004 <__ascii_mbtowc>:
 800b004:	b082      	sub	sp, #8
 800b006:	2900      	cmp	r1, #0
 800b008:	d100      	bne.n	800b00c <__ascii_mbtowc+0x8>
 800b00a:	a901      	add	r1, sp, #4
 800b00c:	1e10      	subs	r0, r2, #0
 800b00e:	d006      	beq.n	800b01e <__ascii_mbtowc+0x1a>
 800b010:	2b00      	cmp	r3, #0
 800b012:	d006      	beq.n	800b022 <__ascii_mbtowc+0x1e>
 800b014:	7813      	ldrb	r3, [r2, #0]
 800b016:	600b      	str	r3, [r1, #0]
 800b018:	7810      	ldrb	r0, [r2, #0]
 800b01a:	1e43      	subs	r3, r0, #1
 800b01c:	4198      	sbcs	r0, r3
 800b01e:	b002      	add	sp, #8
 800b020:	4770      	bx	lr
 800b022:	2002      	movs	r0, #2
 800b024:	4240      	negs	r0, r0
 800b026:	e7fa      	b.n	800b01e <__ascii_mbtowc+0x1a>

0800b028 <_realloc_r>:
 800b028:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b02a:	0006      	movs	r6, r0
 800b02c:	000c      	movs	r4, r1
 800b02e:	0015      	movs	r5, r2
 800b030:	2900      	cmp	r1, #0
 800b032:	d105      	bne.n	800b040 <_realloc_r+0x18>
 800b034:	0011      	movs	r1, r2
 800b036:	f7fd fa55 	bl	80084e4 <_malloc_r>
 800b03a:	0004      	movs	r4, r0
 800b03c:	0020      	movs	r0, r4
 800b03e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b040:	2a00      	cmp	r2, #0
 800b042:	d103      	bne.n	800b04c <_realloc_r+0x24>
 800b044:	f7fd f9d8 	bl	80083f8 <_free_r>
 800b048:	002c      	movs	r4, r5
 800b04a:	e7f7      	b.n	800b03c <_realloc_r+0x14>
 800b04c:	f000 f8c7 	bl	800b1de <_malloc_usable_size_r>
 800b050:	0007      	movs	r7, r0
 800b052:	4285      	cmp	r5, r0
 800b054:	d802      	bhi.n	800b05c <_realloc_r+0x34>
 800b056:	0843      	lsrs	r3, r0, #1
 800b058:	42ab      	cmp	r3, r5
 800b05a:	d3ef      	bcc.n	800b03c <_realloc_r+0x14>
 800b05c:	0029      	movs	r1, r5
 800b05e:	0030      	movs	r0, r6
 800b060:	f7fd fa40 	bl	80084e4 <_malloc_r>
 800b064:	9001      	str	r0, [sp, #4]
 800b066:	2800      	cmp	r0, #0
 800b068:	d101      	bne.n	800b06e <_realloc_r+0x46>
 800b06a:	9c01      	ldr	r4, [sp, #4]
 800b06c:	e7e6      	b.n	800b03c <_realloc_r+0x14>
 800b06e:	002a      	movs	r2, r5
 800b070:	42bd      	cmp	r5, r7
 800b072:	d900      	bls.n	800b076 <_realloc_r+0x4e>
 800b074:	003a      	movs	r2, r7
 800b076:	0021      	movs	r1, r4
 800b078:	9801      	ldr	r0, [sp, #4]
 800b07a:	f7ff fc0d 	bl	800a898 <memcpy>
 800b07e:	0021      	movs	r1, r4
 800b080:	0030      	movs	r0, r6
 800b082:	f7fd f9b9 	bl	80083f8 <_free_r>
 800b086:	e7f0      	b.n	800b06a <_realloc_r+0x42>

0800b088 <_strtoul_l.isra.0>:
 800b088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b08a:	001e      	movs	r6, r3
 800b08c:	4b3e      	ldr	r3, [pc, #248]	@ (800b188 <_strtoul_l.isra.0+0x100>)
 800b08e:	0017      	movs	r7, r2
 800b090:	000c      	movs	r4, r1
 800b092:	469c      	mov	ip, r3
 800b094:	2208      	movs	r2, #8
 800b096:	b085      	sub	sp, #20
 800b098:	9003      	str	r0, [sp, #12]
 800b09a:	9100      	str	r1, [sp, #0]
 800b09c:	0023      	movs	r3, r4
 800b09e:	4661      	mov	r1, ip
 800b0a0:	781d      	ldrb	r5, [r3, #0]
 800b0a2:	3401      	adds	r4, #1
 800b0a4:	5d48      	ldrb	r0, [r1, r5]
 800b0a6:	0001      	movs	r1, r0
 800b0a8:	4011      	ands	r1, r2
 800b0aa:	4210      	tst	r0, r2
 800b0ac:	d1f6      	bne.n	800b09c <_strtoul_l.isra.0+0x14>
 800b0ae:	2d2d      	cmp	r5, #45	@ 0x2d
 800b0b0:	d112      	bne.n	800b0d8 <_strtoul_l.isra.0+0x50>
 800b0b2:	7825      	ldrb	r5, [r4, #0]
 800b0b4:	1c9c      	adds	r4, r3, #2
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	9302      	str	r3, [sp, #8]
 800b0ba:	2210      	movs	r2, #16
 800b0bc:	0033      	movs	r3, r6
 800b0be:	4393      	bics	r3, r2
 800b0c0:	d116      	bne.n	800b0f0 <_strtoul_l.isra.0+0x68>
 800b0c2:	2d30      	cmp	r5, #48	@ 0x30
 800b0c4:	d10e      	bne.n	800b0e4 <_strtoul_l.isra.0+0x5c>
 800b0c6:	2120      	movs	r1, #32
 800b0c8:	7823      	ldrb	r3, [r4, #0]
 800b0ca:	438b      	bics	r3, r1
 800b0cc:	2b58      	cmp	r3, #88	@ 0x58
 800b0ce:	d109      	bne.n	800b0e4 <_strtoul_l.isra.0+0x5c>
 800b0d0:	7865      	ldrb	r5, [r4, #1]
 800b0d2:	3402      	adds	r4, #2
 800b0d4:	2610      	movs	r6, #16
 800b0d6:	e00b      	b.n	800b0f0 <_strtoul_l.isra.0+0x68>
 800b0d8:	9102      	str	r1, [sp, #8]
 800b0da:	2d2b      	cmp	r5, #43	@ 0x2b
 800b0dc:	d1ed      	bne.n	800b0ba <_strtoul_l.isra.0+0x32>
 800b0de:	7825      	ldrb	r5, [r4, #0]
 800b0e0:	1c9c      	adds	r4, r3, #2
 800b0e2:	e7ea      	b.n	800b0ba <_strtoul_l.isra.0+0x32>
 800b0e4:	2e00      	cmp	r6, #0
 800b0e6:	d1f5      	bne.n	800b0d4 <_strtoul_l.isra.0+0x4c>
 800b0e8:	360a      	adds	r6, #10
 800b0ea:	2d30      	cmp	r5, #48	@ 0x30
 800b0ec:	d100      	bne.n	800b0f0 <_strtoul_l.isra.0+0x68>
 800b0ee:	3e02      	subs	r6, #2
 800b0f0:	2001      	movs	r0, #1
 800b0f2:	0031      	movs	r1, r6
 800b0f4:	4240      	negs	r0, r0
 800b0f6:	f7f5 f821 	bl	800013c <__udivsi3>
 800b0fa:	9001      	str	r0, [sp, #4]
 800b0fc:	2001      	movs	r0, #1
 800b0fe:	0031      	movs	r1, r6
 800b100:	4240      	negs	r0, r0
 800b102:	f7f5 f8a1 	bl	8000248 <__aeabi_uidivmod>
 800b106:	2300      	movs	r3, #0
 800b108:	2201      	movs	r2, #1
 800b10a:	0018      	movs	r0, r3
 800b10c:	4694      	mov	ip, r2
 800b10e:	002a      	movs	r2, r5
 800b110:	3a30      	subs	r2, #48	@ 0x30
 800b112:	2a09      	cmp	r2, #9
 800b114:	d812      	bhi.n	800b13c <_strtoul_l.isra.0+0xb4>
 800b116:	0015      	movs	r5, r2
 800b118:	42ae      	cmp	r6, r5
 800b11a:	dd1e      	ble.n	800b15a <_strtoul_l.isra.0+0xd2>
 800b11c:	1c5a      	adds	r2, r3, #1
 800b11e:	d00a      	beq.n	800b136 <_strtoul_l.isra.0+0xae>
 800b120:	2301      	movs	r3, #1
 800b122:	9a01      	ldr	r2, [sp, #4]
 800b124:	425b      	negs	r3, r3
 800b126:	4282      	cmp	r2, r0
 800b128:	d305      	bcc.n	800b136 <_strtoul_l.isra.0+0xae>
 800b12a:	d101      	bne.n	800b130 <_strtoul_l.isra.0+0xa8>
 800b12c:	42a9      	cmp	r1, r5
 800b12e:	db11      	blt.n	800b154 <_strtoul_l.isra.0+0xcc>
 800b130:	4663      	mov	r3, ip
 800b132:	4370      	muls	r0, r6
 800b134:	1828      	adds	r0, r5, r0
 800b136:	7825      	ldrb	r5, [r4, #0]
 800b138:	3401      	adds	r4, #1
 800b13a:	e7e8      	b.n	800b10e <_strtoul_l.isra.0+0x86>
 800b13c:	002a      	movs	r2, r5
 800b13e:	3a41      	subs	r2, #65	@ 0x41
 800b140:	2a19      	cmp	r2, #25
 800b142:	d801      	bhi.n	800b148 <_strtoul_l.isra.0+0xc0>
 800b144:	3d37      	subs	r5, #55	@ 0x37
 800b146:	e7e7      	b.n	800b118 <_strtoul_l.isra.0+0x90>
 800b148:	002a      	movs	r2, r5
 800b14a:	3a61      	subs	r2, #97	@ 0x61
 800b14c:	2a19      	cmp	r2, #25
 800b14e:	d804      	bhi.n	800b15a <_strtoul_l.isra.0+0xd2>
 800b150:	3d57      	subs	r5, #87	@ 0x57
 800b152:	e7e1      	b.n	800b118 <_strtoul_l.isra.0+0x90>
 800b154:	2301      	movs	r3, #1
 800b156:	425b      	negs	r3, r3
 800b158:	e7ed      	b.n	800b136 <_strtoul_l.isra.0+0xae>
 800b15a:	1c5a      	adds	r2, r3, #1
 800b15c:	d107      	bne.n	800b16e <_strtoul_l.isra.0+0xe6>
 800b15e:	2222      	movs	r2, #34	@ 0x22
 800b160:	9903      	ldr	r1, [sp, #12]
 800b162:	0018      	movs	r0, r3
 800b164:	600a      	str	r2, [r1, #0]
 800b166:	2f00      	cmp	r7, #0
 800b168:	d109      	bne.n	800b17e <_strtoul_l.isra.0+0xf6>
 800b16a:	b005      	add	sp, #20
 800b16c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b16e:	9a02      	ldr	r2, [sp, #8]
 800b170:	2a00      	cmp	r2, #0
 800b172:	d000      	beq.n	800b176 <_strtoul_l.isra.0+0xee>
 800b174:	4240      	negs	r0, r0
 800b176:	2f00      	cmp	r7, #0
 800b178:	d0f7      	beq.n	800b16a <_strtoul_l.isra.0+0xe2>
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d001      	beq.n	800b182 <_strtoul_l.isra.0+0xfa>
 800b17e:	1e63      	subs	r3, r4, #1
 800b180:	9300      	str	r3, [sp, #0]
 800b182:	9b00      	ldr	r3, [sp, #0]
 800b184:	603b      	str	r3, [r7, #0]
 800b186:	e7f0      	b.n	800b16a <_strtoul_l.isra.0+0xe2>
 800b188:	0800bb99 	.word	0x0800bb99

0800b18c <_strtoul_r>:
 800b18c:	b510      	push	{r4, lr}
 800b18e:	f7ff ff7b 	bl	800b088 <_strtoul_l.isra.0>
 800b192:	bd10      	pop	{r4, pc}

0800b194 <__ascii_wctomb>:
 800b194:	0003      	movs	r3, r0
 800b196:	1e08      	subs	r0, r1, #0
 800b198:	d005      	beq.n	800b1a6 <__ascii_wctomb+0x12>
 800b19a:	2aff      	cmp	r2, #255	@ 0xff
 800b19c:	d904      	bls.n	800b1a8 <__ascii_wctomb+0x14>
 800b19e:	228a      	movs	r2, #138	@ 0x8a
 800b1a0:	2001      	movs	r0, #1
 800b1a2:	601a      	str	r2, [r3, #0]
 800b1a4:	4240      	negs	r0, r0
 800b1a6:	4770      	bx	lr
 800b1a8:	2001      	movs	r0, #1
 800b1aa:	700a      	strb	r2, [r1, #0]
 800b1ac:	e7fb      	b.n	800b1a6 <__ascii_wctomb+0x12>
	...

0800b1b0 <fiprintf>:
 800b1b0:	b40e      	push	{r1, r2, r3}
 800b1b2:	b517      	push	{r0, r1, r2, r4, lr}
 800b1b4:	4c05      	ldr	r4, [pc, #20]	@ (800b1cc <fiprintf+0x1c>)
 800b1b6:	ab05      	add	r3, sp, #20
 800b1b8:	cb04      	ldmia	r3!, {r2}
 800b1ba:	0001      	movs	r1, r0
 800b1bc:	6820      	ldr	r0, [r4, #0]
 800b1be:	9301      	str	r3, [sp, #4]
 800b1c0:	f000 f83c 	bl	800b23c <_vfiprintf_r>
 800b1c4:	bc1e      	pop	{r1, r2, r3, r4}
 800b1c6:	bc08      	pop	{r3}
 800b1c8:	b003      	add	sp, #12
 800b1ca:	4718      	bx	r3
 800b1cc:	20000018 	.word	0x20000018

0800b1d0 <abort>:
 800b1d0:	2006      	movs	r0, #6
 800b1d2:	b510      	push	{r4, lr}
 800b1d4:	f000 fa18 	bl	800b608 <raise>
 800b1d8:	2001      	movs	r0, #1
 800b1da:	f7f7 fead 	bl	8002f38 <_exit>

0800b1de <_malloc_usable_size_r>:
 800b1de:	1f0b      	subs	r3, r1, #4
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	1f18      	subs	r0, r3, #4
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	da01      	bge.n	800b1ec <_malloc_usable_size_r+0xe>
 800b1e8:	580b      	ldr	r3, [r1, r0]
 800b1ea:	18c0      	adds	r0, r0, r3
 800b1ec:	4770      	bx	lr

0800b1ee <__sfputc_r>:
 800b1ee:	6893      	ldr	r3, [r2, #8]
 800b1f0:	b510      	push	{r4, lr}
 800b1f2:	3b01      	subs	r3, #1
 800b1f4:	6093      	str	r3, [r2, #8]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	da04      	bge.n	800b204 <__sfputc_r+0x16>
 800b1fa:	6994      	ldr	r4, [r2, #24]
 800b1fc:	42a3      	cmp	r3, r4
 800b1fe:	db07      	blt.n	800b210 <__sfputc_r+0x22>
 800b200:	290a      	cmp	r1, #10
 800b202:	d005      	beq.n	800b210 <__sfputc_r+0x22>
 800b204:	6813      	ldr	r3, [r2, #0]
 800b206:	1c58      	adds	r0, r3, #1
 800b208:	6010      	str	r0, [r2, #0]
 800b20a:	7019      	strb	r1, [r3, #0]
 800b20c:	0008      	movs	r0, r1
 800b20e:	bd10      	pop	{r4, pc}
 800b210:	f000 f930 	bl	800b474 <__swbuf_r>
 800b214:	0001      	movs	r1, r0
 800b216:	e7f9      	b.n	800b20c <__sfputc_r+0x1e>

0800b218 <__sfputs_r>:
 800b218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b21a:	0006      	movs	r6, r0
 800b21c:	000f      	movs	r7, r1
 800b21e:	0014      	movs	r4, r2
 800b220:	18d5      	adds	r5, r2, r3
 800b222:	42ac      	cmp	r4, r5
 800b224:	d101      	bne.n	800b22a <__sfputs_r+0x12>
 800b226:	2000      	movs	r0, #0
 800b228:	e007      	b.n	800b23a <__sfputs_r+0x22>
 800b22a:	7821      	ldrb	r1, [r4, #0]
 800b22c:	003a      	movs	r2, r7
 800b22e:	0030      	movs	r0, r6
 800b230:	f7ff ffdd 	bl	800b1ee <__sfputc_r>
 800b234:	3401      	adds	r4, #1
 800b236:	1c43      	adds	r3, r0, #1
 800b238:	d1f3      	bne.n	800b222 <__sfputs_r+0xa>
 800b23a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b23c <_vfiprintf_r>:
 800b23c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b23e:	b0a1      	sub	sp, #132	@ 0x84
 800b240:	000f      	movs	r7, r1
 800b242:	0015      	movs	r5, r2
 800b244:	001e      	movs	r6, r3
 800b246:	9003      	str	r0, [sp, #12]
 800b248:	2800      	cmp	r0, #0
 800b24a:	d004      	beq.n	800b256 <_vfiprintf_r+0x1a>
 800b24c:	6a03      	ldr	r3, [r0, #32]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d101      	bne.n	800b256 <_vfiprintf_r+0x1a>
 800b252:	f7fc f8f7 	bl	8007444 <__sinit>
 800b256:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b258:	07db      	lsls	r3, r3, #31
 800b25a:	d405      	bmi.n	800b268 <_vfiprintf_r+0x2c>
 800b25c:	89bb      	ldrh	r3, [r7, #12]
 800b25e:	059b      	lsls	r3, r3, #22
 800b260:	d402      	bmi.n	800b268 <_vfiprintf_r+0x2c>
 800b262:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b264:	f7fc fa41 	bl	80076ea <__retarget_lock_acquire_recursive>
 800b268:	89bb      	ldrh	r3, [r7, #12]
 800b26a:	071b      	lsls	r3, r3, #28
 800b26c:	d502      	bpl.n	800b274 <_vfiprintf_r+0x38>
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d113      	bne.n	800b29c <_vfiprintf_r+0x60>
 800b274:	0039      	movs	r1, r7
 800b276:	9803      	ldr	r0, [sp, #12]
 800b278:	f000 f93e 	bl	800b4f8 <__swsetup_r>
 800b27c:	2800      	cmp	r0, #0
 800b27e:	d00d      	beq.n	800b29c <_vfiprintf_r+0x60>
 800b280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b282:	07db      	lsls	r3, r3, #31
 800b284:	d503      	bpl.n	800b28e <_vfiprintf_r+0x52>
 800b286:	2001      	movs	r0, #1
 800b288:	4240      	negs	r0, r0
 800b28a:	b021      	add	sp, #132	@ 0x84
 800b28c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b28e:	89bb      	ldrh	r3, [r7, #12]
 800b290:	059b      	lsls	r3, r3, #22
 800b292:	d4f8      	bmi.n	800b286 <_vfiprintf_r+0x4a>
 800b294:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b296:	f7fc fa29 	bl	80076ec <__retarget_lock_release_recursive>
 800b29a:	e7f4      	b.n	800b286 <_vfiprintf_r+0x4a>
 800b29c:	2300      	movs	r3, #0
 800b29e:	ac08      	add	r4, sp, #32
 800b2a0:	6163      	str	r3, [r4, #20]
 800b2a2:	3320      	adds	r3, #32
 800b2a4:	7663      	strb	r3, [r4, #25]
 800b2a6:	3310      	adds	r3, #16
 800b2a8:	76a3      	strb	r3, [r4, #26]
 800b2aa:	9607      	str	r6, [sp, #28]
 800b2ac:	002e      	movs	r6, r5
 800b2ae:	7833      	ldrb	r3, [r6, #0]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d001      	beq.n	800b2b8 <_vfiprintf_r+0x7c>
 800b2b4:	2b25      	cmp	r3, #37	@ 0x25
 800b2b6:	d148      	bne.n	800b34a <_vfiprintf_r+0x10e>
 800b2b8:	1b73      	subs	r3, r6, r5
 800b2ba:	9305      	str	r3, [sp, #20]
 800b2bc:	42ae      	cmp	r6, r5
 800b2be:	d00b      	beq.n	800b2d8 <_vfiprintf_r+0x9c>
 800b2c0:	002a      	movs	r2, r5
 800b2c2:	0039      	movs	r1, r7
 800b2c4:	9803      	ldr	r0, [sp, #12]
 800b2c6:	f7ff ffa7 	bl	800b218 <__sfputs_r>
 800b2ca:	3001      	adds	r0, #1
 800b2cc:	d100      	bne.n	800b2d0 <_vfiprintf_r+0x94>
 800b2ce:	e0ae      	b.n	800b42e <_vfiprintf_r+0x1f2>
 800b2d0:	6963      	ldr	r3, [r4, #20]
 800b2d2:	9a05      	ldr	r2, [sp, #20]
 800b2d4:	189b      	adds	r3, r3, r2
 800b2d6:	6163      	str	r3, [r4, #20]
 800b2d8:	7833      	ldrb	r3, [r6, #0]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d100      	bne.n	800b2e0 <_vfiprintf_r+0xa4>
 800b2de:	e0a6      	b.n	800b42e <_vfiprintf_r+0x1f2>
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	4252      	negs	r2, r2
 800b2e6:	6062      	str	r2, [r4, #4]
 800b2e8:	a904      	add	r1, sp, #16
 800b2ea:	3254      	adds	r2, #84	@ 0x54
 800b2ec:	1852      	adds	r2, r2, r1
 800b2ee:	1c75      	adds	r5, r6, #1
 800b2f0:	6023      	str	r3, [r4, #0]
 800b2f2:	60e3      	str	r3, [r4, #12]
 800b2f4:	60a3      	str	r3, [r4, #8]
 800b2f6:	7013      	strb	r3, [r2, #0]
 800b2f8:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b2fa:	4b59      	ldr	r3, [pc, #356]	@ (800b460 <_vfiprintf_r+0x224>)
 800b2fc:	2205      	movs	r2, #5
 800b2fe:	0018      	movs	r0, r3
 800b300:	7829      	ldrb	r1, [r5, #0]
 800b302:	9305      	str	r3, [sp, #20]
 800b304:	f7fc f9f3 	bl	80076ee <memchr>
 800b308:	1c6e      	adds	r6, r5, #1
 800b30a:	2800      	cmp	r0, #0
 800b30c:	d11f      	bne.n	800b34e <_vfiprintf_r+0x112>
 800b30e:	6822      	ldr	r2, [r4, #0]
 800b310:	06d3      	lsls	r3, r2, #27
 800b312:	d504      	bpl.n	800b31e <_vfiprintf_r+0xe2>
 800b314:	2353      	movs	r3, #83	@ 0x53
 800b316:	a904      	add	r1, sp, #16
 800b318:	185b      	adds	r3, r3, r1
 800b31a:	2120      	movs	r1, #32
 800b31c:	7019      	strb	r1, [r3, #0]
 800b31e:	0713      	lsls	r3, r2, #28
 800b320:	d504      	bpl.n	800b32c <_vfiprintf_r+0xf0>
 800b322:	2353      	movs	r3, #83	@ 0x53
 800b324:	a904      	add	r1, sp, #16
 800b326:	185b      	adds	r3, r3, r1
 800b328:	212b      	movs	r1, #43	@ 0x2b
 800b32a:	7019      	strb	r1, [r3, #0]
 800b32c:	782b      	ldrb	r3, [r5, #0]
 800b32e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b330:	d016      	beq.n	800b360 <_vfiprintf_r+0x124>
 800b332:	002e      	movs	r6, r5
 800b334:	2100      	movs	r1, #0
 800b336:	200a      	movs	r0, #10
 800b338:	68e3      	ldr	r3, [r4, #12]
 800b33a:	7832      	ldrb	r2, [r6, #0]
 800b33c:	1c75      	adds	r5, r6, #1
 800b33e:	3a30      	subs	r2, #48	@ 0x30
 800b340:	2a09      	cmp	r2, #9
 800b342:	d950      	bls.n	800b3e6 <_vfiprintf_r+0x1aa>
 800b344:	2900      	cmp	r1, #0
 800b346:	d111      	bne.n	800b36c <_vfiprintf_r+0x130>
 800b348:	e017      	b.n	800b37a <_vfiprintf_r+0x13e>
 800b34a:	3601      	adds	r6, #1
 800b34c:	e7af      	b.n	800b2ae <_vfiprintf_r+0x72>
 800b34e:	9b05      	ldr	r3, [sp, #20]
 800b350:	6822      	ldr	r2, [r4, #0]
 800b352:	1ac0      	subs	r0, r0, r3
 800b354:	2301      	movs	r3, #1
 800b356:	4083      	lsls	r3, r0
 800b358:	4313      	orrs	r3, r2
 800b35a:	0035      	movs	r5, r6
 800b35c:	6023      	str	r3, [r4, #0]
 800b35e:	e7cc      	b.n	800b2fa <_vfiprintf_r+0xbe>
 800b360:	9b07      	ldr	r3, [sp, #28]
 800b362:	1d19      	adds	r1, r3, #4
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	9107      	str	r1, [sp, #28]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	db01      	blt.n	800b370 <_vfiprintf_r+0x134>
 800b36c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b36e:	e004      	b.n	800b37a <_vfiprintf_r+0x13e>
 800b370:	425b      	negs	r3, r3
 800b372:	60e3      	str	r3, [r4, #12]
 800b374:	2302      	movs	r3, #2
 800b376:	4313      	orrs	r3, r2
 800b378:	6023      	str	r3, [r4, #0]
 800b37a:	7833      	ldrb	r3, [r6, #0]
 800b37c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b37e:	d10c      	bne.n	800b39a <_vfiprintf_r+0x15e>
 800b380:	7873      	ldrb	r3, [r6, #1]
 800b382:	2b2a      	cmp	r3, #42	@ 0x2a
 800b384:	d134      	bne.n	800b3f0 <_vfiprintf_r+0x1b4>
 800b386:	9b07      	ldr	r3, [sp, #28]
 800b388:	3602      	adds	r6, #2
 800b38a:	1d1a      	adds	r2, r3, #4
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	9207      	str	r2, [sp, #28]
 800b390:	2b00      	cmp	r3, #0
 800b392:	da01      	bge.n	800b398 <_vfiprintf_r+0x15c>
 800b394:	2301      	movs	r3, #1
 800b396:	425b      	negs	r3, r3
 800b398:	9309      	str	r3, [sp, #36]	@ 0x24
 800b39a:	4d32      	ldr	r5, [pc, #200]	@ (800b464 <_vfiprintf_r+0x228>)
 800b39c:	2203      	movs	r2, #3
 800b39e:	0028      	movs	r0, r5
 800b3a0:	7831      	ldrb	r1, [r6, #0]
 800b3a2:	f7fc f9a4 	bl	80076ee <memchr>
 800b3a6:	2800      	cmp	r0, #0
 800b3a8:	d006      	beq.n	800b3b8 <_vfiprintf_r+0x17c>
 800b3aa:	2340      	movs	r3, #64	@ 0x40
 800b3ac:	1b40      	subs	r0, r0, r5
 800b3ae:	4083      	lsls	r3, r0
 800b3b0:	6822      	ldr	r2, [r4, #0]
 800b3b2:	3601      	adds	r6, #1
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	6023      	str	r3, [r4, #0]
 800b3b8:	7831      	ldrb	r1, [r6, #0]
 800b3ba:	2206      	movs	r2, #6
 800b3bc:	482a      	ldr	r0, [pc, #168]	@ (800b468 <_vfiprintf_r+0x22c>)
 800b3be:	1c75      	adds	r5, r6, #1
 800b3c0:	7621      	strb	r1, [r4, #24]
 800b3c2:	f7fc f994 	bl	80076ee <memchr>
 800b3c6:	2800      	cmp	r0, #0
 800b3c8:	d040      	beq.n	800b44c <_vfiprintf_r+0x210>
 800b3ca:	4b28      	ldr	r3, [pc, #160]	@ (800b46c <_vfiprintf_r+0x230>)
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d122      	bne.n	800b416 <_vfiprintf_r+0x1da>
 800b3d0:	2207      	movs	r2, #7
 800b3d2:	9b07      	ldr	r3, [sp, #28]
 800b3d4:	3307      	adds	r3, #7
 800b3d6:	4393      	bics	r3, r2
 800b3d8:	3308      	adds	r3, #8
 800b3da:	9307      	str	r3, [sp, #28]
 800b3dc:	6963      	ldr	r3, [r4, #20]
 800b3de:	9a04      	ldr	r2, [sp, #16]
 800b3e0:	189b      	adds	r3, r3, r2
 800b3e2:	6163      	str	r3, [r4, #20]
 800b3e4:	e762      	b.n	800b2ac <_vfiprintf_r+0x70>
 800b3e6:	4343      	muls	r3, r0
 800b3e8:	002e      	movs	r6, r5
 800b3ea:	2101      	movs	r1, #1
 800b3ec:	189b      	adds	r3, r3, r2
 800b3ee:	e7a4      	b.n	800b33a <_vfiprintf_r+0xfe>
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	200a      	movs	r0, #10
 800b3f4:	0019      	movs	r1, r3
 800b3f6:	3601      	adds	r6, #1
 800b3f8:	6063      	str	r3, [r4, #4]
 800b3fa:	7832      	ldrb	r2, [r6, #0]
 800b3fc:	1c75      	adds	r5, r6, #1
 800b3fe:	3a30      	subs	r2, #48	@ 0x30
 800b400:	2a09      	cmp	r2, #9
 800b402:	d903      	bls.n	800b40c <_vfiprintf_r+0x1d0>
 800b404:	2b00      	cmp	r3, #0
 800b406:	d0c8      	beq.n	800b39a <_vfiprintf_r+0x15e>
 800b408:	9109      	str	r1, [sp, #36]	@ 0x24
 800b40a:	e7c6      	b.n	800b39a <_vfiprintf_r+0x15e>
 800b40c:	4341      	muls	r1, r0
 800b40e:	002e      	movs	r6, r5
 800b410:	2301      	movs	r3, #1
 800b412:	1889      	adds	r1, r1, r2
 800b414:	e7f1      	b.n	800b3fa <_vfiprintf_r+0x1be>
 800b416:	aa07      	add	r2, sp, #28
 800b418:	9200      	str	r2, [sp, #0]
 800b41a:	0021      	movs	r1, r4
 800b41c:	003a      	movs	r2, r7
 800b41e:	4b14      	ldr	r3, [pc, #80]	@ (800b470 <_vfiprintf_r+0x234>)
 800b420:	9803      	ldr	r0, [sp, #12]
 800b422:	f7fb f9b9 	bl	8006798 <_printf_float>
 800b426:	9004      	str	r0, [sp, #16]
 800b428:	9b04      	ldr	r3, [sp, #16]
 800b42a:	3301      	adds	r3, #1
 800b42c:	d1d6      	bne.n	800b3dc <_vfiprintf_r+0x1a0>
 800b42e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b430:	07db      	lsls	r3, r3, #31
 800b432:	d405      	bmi.n	800b440 <_vfiprintf_r+0x204>
 800b434:	89bb      	ldrh	r3, [r7, #12]
 800b436:	059b      	lsls	r3, r3, #22
 800b438:	d402      	bmi.n	800b440 <_vfiprintf_r+0x204>
 800b43a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b43c:	f7fc f956 	bl	80076ec <__retarget_lock_release_recursive>
 800b440:	89bb      	ldrh	r3, [r7, #12]
 800b442:	065b      	lsls	r3, r3, #25
 800b444:	d500      	bpl.n	800b448 <_vfiprintf_r+0x20c>
 800b446:	e71e      	b.n	800b286 <_vfiprintf_r+0x4a>
 800b448:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b44a:	e71e      	b.n	800b28a <_vfiprintf_r+0x4e>
 800b44c:	aa07      	add	r2, sp, #28
 800b44e:	9200      	str	r2, [sp, #0]
 800b450:	0021      	movs	r1, r4
 800b452:	003a      	movs	r2, r7
 800b454:	4b06      	ldr	r3, [pc, #24]	@ (800b470 <_vfiprintf_r+0x234>)
 800b456:	9803      	ldr	r0, [sp, #12]
 800b458:	f7fb fc4c 	bl	8006cf4 <_printf_i>
 800b45c:	e7e3      	b.n	800b426 <_vfiprintf_r+0x1ea>
 800b45e:	46c0      	nop			@ (mov r8, r8)
 800b460:	0800b97b 	.word	0x0800b97b
 800b464:	0800b981 	.word	0x0800b981
 800b468:	0800b985 	.word	0x0800b985
 800b46c:	08006799 	.word	0x08006799
 800b470:	0800b219 	.word	0x0800b219

0800b474 <__swbuf_r>:
 800b474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b476:	0006      	movs	r6, r0
 800b478:	000d      	movs	r5, r1
 800b47a:	0014      	movs	r4, r2
 800b47c:	2800      	cmp	r0, #0
 800b47e:	d004      	beq.n	800b48a <__swbuf_r+0x16>
 800b480:	6a03      	ldr	r3, [r0, #32]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d101      	bne.n	800b48a <__swbuf_r+0x16>
 800b486:	f7fb ffdd 	bl	8007444 <__sinit>
 800b48a:	69a3      	ldr	r3, [r4, #24]
 800b48c:	60a3      	str	r3, [r4, #8]
 800b48e:	89a3      	ldrh	r3, [r4, #12]
 800b490:	071b      	lsls	r3, r3, #28
 800b492:	d502      	bpl.n	800b49a <__swbuf_r+0x26>
 800b494:	6923      	ldr	r3, [r4, #16]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d109      	bne.n	800b4ae <__swbuf_r+0x3a>
 800b49a:	0021      	movs	r1, r4
 800b49c:	0030      	movs	r0, r6
 800b49e:	f000 f82b 	bl	800b4f8 <__swsetup_r>
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	d003      	beq.n	800b4ae <__swbuf_r+0x3a>
 800b4a6:	2501      	movs	r5, #1
 800b4a8:	426d      	negs	r5, r5
 800b4aa:	0028      	movs	r0, r5
 800b4ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4ae:	6923      	ldr	r3, [r4, #16]
 800b4b0:	6820      	ldr	r0, [r4, #0]
 800b4b2:	b2ef      	uxtb	r7, r5
 800b4b4:	1ac0      	subs	r0, r0, r3
 800b4b6:	6963      	ldr	r3, [r4, #20]
 800b4b8:	b2ed      	uxtb	r5, r5
 800b4ba:	4283      	cmp	r3, r0
 800b4bc:	dc05      	bgt.n	800b4ca <__swbuf_r+0x56>
 800b4be:	0021      	movs	r1, r4
 800b4c0:	0030      	movs	r0, r6
 800b4c2:	f7ff f911 	bl	800a6e8 <_fflush_r>
 800b4c6:	2800      	cmp	r0, #0
 800b4c8:	d1ed      	bne.n	800b4a6 <__swbuf_r+0x32>
 800b4ca:	68a3      	ldr	r3, [r4, #8]
 800b4cc:	3001      	adds	r0, #1
 800b4ce:	3b01      	subs	r3, #1
 800b4d0:	60a3      	str	r3, [r4, #8]
 800b4d2:	6823      	ldr	r3, [r4, #0]
 800b4d4:	1c5a      	adds	r2, r3, #1
 800b4d6:	6022      	str	r2, [r4, #0]
 800b4d8:	701f      	strb	r7, [r3, #0]
 800b4da:	6963      	ldr	r3, [r4, #20]
 800b4dc:	4283      	cmp	r3, r0
 800b4de:	d004      	beq.n	800b4ea <__swbuf_r+0x76>
 800b4e0:	89a3      	ldrh	r3, [r4, #12]
 800b4e2:	07db      	lsls	r3, r3, #31
 800b4e4:	d5e1      	bpl.n	800b4aa <__swbuf_r+0x36>
 800b4e6:	2d0a      	cmp	r5, #10
 800b4e8:	d1df      	bne.n	800b4aa <__swbuf_r+0x36>
 800b4ea:	0021      	movs	r1, r4
 800b4ec:	0030      	movs	r0, r6
 800b4ee:	f7ff f8fb 	bl	800a6e8 <_fflush_r>
 800b4f2:	2800      	cmp	r0, #0
 800b4f4:	d0d9      	beq.n	800b4aa <__swbuf_r+0x36>
 800b4f6:	e7d6      	b.n	800b4a6 <__swbuf_r+0x32>

0800b4f8 <__swsetup_r>:
 800b4f8:	4b2d      	ldr	r3, [pc, #180]	@ (800b5b0 <__swsetup_r+0xb8>)
 800b4fa:	b570      	push	{r4, r5, r6, lr}
 800b4fc:	0005      	movs	r5, r0
 800b4fe:	6818      	ldr	r0, [r3, #0]
 800b500:	000c      	movs	r4, r1
 800b502:	2800      	cmp	r0, #0
 800b504:	d004      	beq.n	800b510 <__swsetup_r+0x18>
 800b506:	6a03      	ldr	r3, [r0, #32]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d101      	bne.n	800b510 <__swsetup_r+0x18>
 800b50c:	f7fb ff9a 	bl	8007444 <__sinit>
 800b510:	220c      	movs	r2, #12
 800b512:	5ea3      	ldrsh	r3, [r4, r2]
 800b514:	071a      	lsls	r2, r3, #28
 800b516:	d423      	bmi.n	800b560 <__swsetup_r+0x68>
 800b518:	06da      	lsls	r2, r3, #27
 800b51a:	d407      	bmi.n	800b52c <__swsetup_r+0x34>
 800b51c:	2209      	movs	r2, #9
 800b51e:	602a      	str	r2, [r5, #0]
 800b520:	2240      	movs	r2, #64	@ 0x40
 800b522:	2001      	movs	r0, #1
 800b524:	4313      	orrs	r3, r2
 800b526:	81a3      	strh	r3, [r4, #12]
 800b528:	4240      	negs	r0, r0
 800b52a:	e03a      	b.n	800b5a2 <__swsetup_r+0xaa>
 800b52c:	075b      	lsls	r3, r3, #29
 800b52e:	d513      	bpl.n	800b558 <__swsetup_r+0x60>
 800b530:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b532:	2900      	cmp	r1, #0
 800b534:	d008      	beq.n	800b548 <__swsetup_r+0x50>
 800b536:	0023      	movs	r3, r4
 800b538:	3344      	adds	r3, #68	@ 0x44
 800b53a:	4299      	cmp	r1, r3
 800b53c:	d002      	beq.n	800b544 <__swsetup_r+0x4c>
 800b53e:	0028      	movs	r0, r5
 800b540:	f7fc ff5a 	bl	80083f8 <_free_r>
 800b544:	2300      	movs	r3, #0
 800b546:	6363      	str	r3, [r4, #52]	@ 0x34
 800b548:	2224      	movs	r2, #36	@ 0x24
 800b54a:	89a3      	ldrh	r3, [r4, #12]
 800b54c:	4393      	bics	r3, r2
 800b54e:	81a3      	strh	r3, [r4, #12]
 800b550:	2300      	movs	r3, #0
 800b552:	6063      	str	r3, [r4, #4]
 800b554:	6923      	ldr	r3, [r4, #16]
 800b556:	6023      	str	r3, [r4, #0]
 800b558:	2308      	movs	r3, #8
 800b55a:	89a2      	ldrh	r2, [r4, #12]
 800b55c:	4313      	orrs	r3, r2
 800b55e:	81a3      	strh	r3, [r4, #12]
 800b560:	6923      	ldr	r3, [r4, #16]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d10b      	bne.n	800b57e <__swsetup_r+0x86>
 800b566:	21a0      	movs	r1, #160	@ 0xa0
 800b568:	2280      	movs	r2, #128	@ 0x80
 800b56a:	89a3      	ldrh	r3, [r4, #12]
 800b56c:	0089      	lsls	r1, r1, #2
 800b56e:	0092      	lsls	r2, r2, #2
 800b570:	400b      	ands	r3, r1
 800b572:	4293      	cmp	r3, r2
 800b574:	d003      	beq.n	800b57e <__swsetup_r+0x86>
 800b576:	0021      	movs	r1, r4
 800b578:	0028      	movs	r0, r5
 800b57a:	f000 f88f 	bl	800b69c <__smakebuf_r>
 800b57e:	220c      	movs	r2, #12
 800b580:	5ea3      	ldrsh	r3, [r4, r2]
 800b582:	2101      	movs	r1, #1
 800b584:	001a      	movs	r2, r3
 800b586:	400a      	ands	r2, r1
 800b588:	420b      	tst	r3, r1
 800b58a:	d00b      	beq.n	800b5a4 <__swsetup_r+0xac>
 800b58c:	2200      	movs	r2, #0
 800b58e:	60a2      	str	r2, [r4, #8]
 800b590:	6962      	ldr	r2, [r4, #20]
 800b592:	4252      	negs	r2, r2
 800b594:	61a2      	str	r2, [r4, #24]
 800b596:	2000      	movs	r0, #0
 800b598:	6922      	ldr	r2, [r4, #16]
 800b59a:	4282      	cmp	r2, r0
 800b59c:	d101      	bne.n	800b5a2 <__swsetup_r+0xaa>
 800b59e:	061a      	lsls	r2, r3, #24
 800b5a0:	d4be      	bmi.n	800b520 <__swsetup_r+0x28>
 800b5a2:	bd70      	pop	{r4, r5, r6, pc}
 800b5a4:	0799      	lsls	r1, r3, #30
 800b5a6:	d400      	bmi.n	800b5aa <__swsetup_r+0xb2>
 800b5a8:	6962      	ldr	r2, [r4, #20]
 800b5aa:	60a2      	str	r2, [r4, #8]
 800b5ac:	e7f3      	b.n	800b596 <__swsetup_r+0x9e>
 800b5ae:	46c0      	nop			@ (mov r8, r8)
 800b5b0:	20000018 	.word	0x20000018

0800b5b4 <_raise_r>:
 800b5b4:	b570      	push	{r4, r5, r6, lr}
 800b5b6:	0004      	movs	r4, r0
 800b5b8:	000d      	movs	r5, r1
 800b5ba:	291f      	cmp	r1, #31
 800b5bc:	d904      	bls.n	800b5c8 <_raise_r+0x14>
 800b5be:	2316      	movs	r3, #22
 800b5c0:	6003      	str	r3, [r0, #0]
 800b5c2:	2001      	movs	r0, #1
 800b5c4:	4240      	negs	r0, r0
 800b5c6:	bd70      	pop	{r4, r5, r6, pc}
 800b5c8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d004      	beq.n	800b5d8 <_raise_r+0x24>
 800b5ce:	008a      	lsls	r2, r1, #2
 800b5d0:	189b      	adds	r3, r3, r2
 800b5d2:	681a      	ldr	r2, [r3, #0]
 800b5d4:	2a00      	cmp	r2, #0
 800b5d6:	d108      	bne.n	800b5ea <_raise_r+0x36>
 800b5d8:	0020      	movs	r0, r4
 800b5da:	f000 f831 	bl	800b640 <_getpid_r>
 800b5de:	002a      	movs	r2, r5
 800b5e0:	0001      	movs	r1, r0
 800b5e2:	0020      	movs	r0, r4
 800b5e4:	f000 f81a 	bl	800b61c <_kill_r>
 800b5e8:	e7ed      	b.n	800b5c6 <_raise_r+0x12>
 800b5ea:	2a01      	cmp	r2, #1
 800b5ec:	d009      	beq.n	800b602 <_raise_r+0x4e>
 800b5ee:	1c51      	adds	r1, r2, #1
 800b5f0:	d103      	bne.n	800b5fa <_raise_r+0x46>
 800b5f2:	2316      	movs	r3, #22
 800b5f4:	6003      	str	r3, [r0, #0]
 800b5f6:	2001      	movs	r0, #1
 800b5f8:	e7e5      	b.n	800b5c6 <_raise_r+0x12>
 800b5fa:	2100      	movs	r1, #0
 800b5fc:	0028      	movs	r0, r5
 800b5fe:	6019      	str	r1, [r3, #0]
 800b600:	4790      	blx	r2
 800b602:	2000      	movs	r0, #0
 800b604:	e7df      	b.n	800b5c6 <_raise_r+0x12>
	...

0800b608 <raise>:
 800b608:	b510      	push	{r4, lr}
 800b60a:	4b03      	ldr	r3, [pc, #12]	@ (800b618 <raise+0x10>)
 800b60c:	0001      	movs	r1, r0
 800b60e:	6818      	ldr	r0, [r3, #0]
 800b610:	f7ff ffd0 	bl	800b5b4 <_raise_r>
 800b614:	bd10      	pop	{r4, pc}
 800b616:	46c0      	nop			@ (mov r8, r8)
 800b618:	20000018 	.word	0x20000018

0800b61c <_kill_r>:
 800b61c:	2300      	movs	r3, #0
 800b61e:	b570      	push	{r4, r5, r6, lr}
 800b620:	4d06      	ldr	r5, [pc, #24]	@ (800b63c <_kill_r+0x20>)
 800b622:	0004      	movs	r4, r0
 800b624:	0008      	movs	r0, r1
 800b626:	0011      	movs	r1, r2
 800b628:	602b      	str	r3, [r5, #0]
 800b62a:	f7f7 fc75 	bl	8002f18 <_kill>
 800b62e:	1c43      	adds	r3, r0, #1
 800b630:	d103      	bne.n	800b63a <_kill_r+0x1e>
 800b632:	682b      	ldr	r3, [r5, #0]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d000      	beq.n	800b63a <_kill_r+0x1e>
 800b638:	6023      	str	r3, [r4, #0]
 800b63a:	bd70      	pop	{r4, r5, r6, pc}
 800b63c:	20000510 	.word	0x20000510

0800b640 <_getpid_r>:
 800b640:	b510      	push	{r4, lr}
 800b642:	f7f7 fc63 	bl	8002f0c <_getpid>
 800b646:	bd10      	pop	{r4, pc}

0800b648 <__swhatbuf_r>:
 800b648:	b570      	push	{r4, r5, r6, lr}
 800b64a:	000e      	movs	r6, r1
 800b64c:	001d      	movs	r5, r3
 800b64e:	230e      	movs	r3, #14
 800b650:	5ec9      	ldrsh	r1, [r1, r3]
 800b652:	0014      	movs	r4, r2
 800b654:	b096      	sub	sp, #88	@ 0x58
 800b656:	2900      	cmp	r1, #0
 800b658:	da0c      	bge.n	800b674 <__swhatbuf_r+0x2c>
 800b65a:	89b2      	ldrh	r2, [r6, #12]
 800b65c:	2380      	movs	r3, #128	@ 0x80
 800b65e:	0011      	movs	r1, r2
 800b660:	4019      	ands	r1, r3
 800b662:	421a      	tst	r2, r3
 800b664:	d114      	bne.n	800b690 <__swhatbuf_r+0x48>
 800b666:	2380      	movs	r3, #128	@ 0x80
 800b668:	00db      	lsls	r3, r3, #3
 800b66a:	2000      	movs	r0, #0
 800b66c:	6029      	str	r1, [r5, #0]
 800b66e:	6023      	str	r3, [r4, #0]
 800b670:	b016      	add	sp, #88	@ 0x58
 800b672:	bd70      	pop	{r4, r5, r6, pc}
 800b674:	466a      	mov	r2, sp
 800b676:	f000 f853 	bl	800b720 <_fstat_r>
 800b67a:	2800      	cmp	r0, #0
 800b67c:	dbed      	blt.n	800b65a <__swhatbuf_r+0x12>
 800b67e:	23f0      	movs	r3, #240	@ 0xf0
 800b680:	9901      	ldr	r1, [sp, #4]
 800b682:	021b      	lsls	r3, r3, #8
 800b684:	4019      	ands	r1, r3
 800b686:	4b04      	ldr	r3, [pc, #16]	@ (800b698 <__swhatbuf_r+0x50>)
 800b688:	18c9      	adds	r1, r1, r3
 800b68a:	424b      	negs	r3, r1
 800b68c:	4159      	adcs	r1, r3
 800b68e:	e7ea      	b.n	800b666 <__swhatbuf_r+0x1e>
 800b690:	2100      	movs	r1, #0
 800b692:	2340      	movs	r3, #64	@ 0x40
 800b694:	e7e9      	b.n	800b66a <__swhatbuf_r+0x22>
 800b696:	46c0      	nop			@ (mov r8, r8)
 800b698:	ffffe000 	.word	0xffffe000

0800b69c <__smakebuf_r>:
 800b69c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b69e:	2602      	movs	r6, #2
 800b6a0:	898b      	ldrh	r3, [r1, #12]
 800b6a2:	0005      	movs	r5, r0
 800b6a4:	000c      	movs	r4, r1
 800b6a6:	b085      	sub	sp, #20
 800b6a8:	4233      	tst	r3, r6
 800b6aa:	d007      	beq.n	800b6bc <__smakebuf_r+0x20>
 800b6ac:	0023      	movs	r3, r4
 800b6ae:	3347      	adds	r3, #71	@ 0x47
 800b6b0:	6023      	str	r3, [r4, #0]
 800b6b2:	6123      	str	r3, [r4, #16]
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	6163      	str	r3, [r4, #20]
 800b6b8:	b005      	add	sp, #20
 800b6ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6bc:	ab03      	add	r3, sp, #12
 800b6be:	aa02      	add	r2, sp, #8
 800b6c0:	f7ff ffc2 	bl	800b648 <__swhatbuf_r>
 800b6c4:	9f02      	ldr	r7, [sp, #8]
 800b6c6:	9001      	str	r0, [sp, #4]
 800b6c8:	0039      	movs	r1, r7
 800b6ca:	0028      	movs	r0, r5
 800b6cc:	f7fc ff0a 	bl	80084e4 <_malloc_r>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	d108      	bne.n	800b6e6 <__smakebuf_r+0x4a>
 800b6d4:	220c      	movs	r2, #12
 800b6d6:	5ea3      	ldrsh	r3, [r4, r2]
 800b6d8:	059a      	lsls	r2, r3, #22
 800b6da:	d4ed      	bmi.n	800b6b8 <__smakebuf_r+0x1c>
 800b6dc:	2203      	movs	r2, #3
 800b6de:	4393      	bics	r3, r2
 800b6e0:	431e      	orrs	r6, r3
 800b6e2:	81a6      	strh	r6, [r4, #12]
 800b6e4:	e7e2      	b.n	800b6ac <__smakebuf_r+0x10>
 800b6e6:	2380      	movs	r3, #128	@ 0x80
 800b6e8:	89a2      	ldrh	r2, [r4, #12]
 800b6ea:	6020      	str	r0, [r4, #0]
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	81a3      	strh	r3, [r4, #12]
 800b6f0:	9b03      	ldr	r3, [sp, #12]
 800b6f2:	6120      	str	r0, [r4, #16]
 800b6f4:	6167      	str	r7, [r4, #20]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d00c      	beq.n	800b714 <__smakebuf_r+0x78>
 800b6fa:	0028      	movs	r0, r5
 800b6fc:	230e      	movs	r3, #14
 800b6fe:	5ee1      	ldrsh	r1, [r4, r3]
 800b700:	f000 f820 	bl	800b744 <_isatty_r>
 800b704:	2800      	cmp	r0, #0
 800b706:	d005      	beq.n	800b714 <__smakebuf_r+0x78>
 800b708:	2303      	movs	r3, #3
 800b70a:	89a2      	ldrh	r2, [r4, #12]
 800b70c:	439a      	bics	r2, r3
 800b70e:	3b02      	subs	r3, #2
 800b710:	4313      	orrs	r3, r2
 800b712:	81a3      	strh	r3, [r4, #12]
 800b714:	89a3      	ldrh	r3, [r4, #12]
 800b716:	9a01      	ldr	r2, [sp, #4]
 800b718:	4313      	orrs	r3, r2
 800b71a:	81a3      	strh	r3, [r4, #12]
 800b71c:	e7cc      	b.n	800b6b8 <__smakebuf_r+0x1c>
	...

0800b720 <_fstat_r>:
 800b720:	2300      	movs	r3, #0
 800b722:	b570      	push	{r4, r5, r6, lr}
 800b724:	4d06      	ldr	r5, [pc, #24]	@ (800b740 <_fstat_r+0x20>)
 800b726:	0004      	movs	r4, r0
 800b728:	0008      	movs	r0, r1
 800b72a:	0011      	movs	r1, r2
 800b72c:	602b      	str	r3, [r5, #0]
 800b72e:	f7f7 fc53 	bl	8002fd8 <_fstat>
 800b732:	1c43      	adds	r3, r0, #1
 800b734:	d103      	bne.n	800b73e <_fstat_r+0x1e>
 800b736:	682b      	ldr	r3, [r5, #0]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d000      	beq.n	800b73e <_fstat_r+0x1e>
 800b73c:	6023      	str	r3, [r4, #0]
 800b73e:	bd70      	pop	{r4, r5, r6, pc}
 800b740:	20000510 	.word	0x20000510

0800b744 <_isatty_r>:
 800b744:	2300      	movs	r3, #0
 800b746:	b570      	push	{r4, r5, r6, lr}
 800b748:	4d06      	ldr	r5, [pc, #24]	@ (800b764 <_isatty_r+0x20>)
 800b74a:	0004      	movs	r4, r0
 800b74c:	0008      	movs	r0, r1
 800b74e:	602b      	str	r3, [r5, #0]
 800b750:	f7f7 fc50 	bl	8002ff4 <_isatty>
 800b754:	1c43      	adds	r3, r0, #1
 800b756:	d103      	bne.n	800b760 <_isatty_r+0x1c>
 800b758:	682b      	ldr	r3, [r5, #0]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d000      	beq.n	800b760 <_isatty_r+0x1c>
 800b75e:	6023      	str	r3, [r4, #0]
 800b760:	bd70      	pop	{r4, r5, r6, pc}
 800b762:	46c0      	nop			@ (mov r8, r8)
 800b764:	20000510 	.word	0x20000510

0800b768 <_init>:
 800b768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b76a:	46c0      	nop			@ (mov r8, r8)
 800b76c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b76e:	bc08      	pop	{r3}
 800b770:	469e      	mov	lr, r3
 800b772:	4770      	bx	lr

0800b774 <_fini>:
 800b774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b776:	46c0      	nop			@ (mov r8, r8)
 800b778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b77a:	bc08      	pop	{r3}
 800b77c:	469e      	mov	lr, r3
 800b77e:	4770      	bx	lr
