regmap	,	V_6
pxtal_name	,	V_176
parent	,	V_46
of_clk_add_provider	,	F_72
regmap_bulk_read	,	F_5
si5351_pll_ops	,	V_181
of_match_node	,	F_55
si5351_msynth_ops	,	V_190
si5351_driver_data	,	V_1
si5351_dt_parse	,	F_54
new_rate	,	V_128
si5351_pll_names	,	V_180
SI5351_PLL_SRC_DEFAULT	,	V_50
"missing pll-source for pll %d\n"	,	L_12
si5351_vxco_recalc_rate	,	F_27
si5351_input_names	,	V_172
SI5351_PLLB_SOURCE	,	V_49
SI5351_OUTPUT_CLK_DIVBY4	,	V_82
SI5351_MULTISYNTH67_MAX_FREQ	,	V_84
dev	,	V_8
si5351_msynth_set_rate	,	F_44
SI5351_PLL_B_MAX	,	V_71
clk_xtal	,	V_148
"%s - %s: a = %lu, b = %lu, c = %lu, parent_rate = %lu, rate = %lu\n"	,	L_5
si5351_clkin_unprepare	,	F_21
si5351_msynth_params_address	,	F_12
xtal	,	V_29
"missing reg property of %s\n"	,	L_15
regmap_read	,	F_2
SI5351_PLLB_PARAMETERS	,	V_59
SI5351_CLKOUT_MIN_FREQ	,	V_125
SI5351_CLK_DRIVE_STRENGTH_4MA	,	V_109
"%s - %s: p1 = %lu, p2 = %lu, p3 = %lu, divby4 = %d, parent_rate = %lu, rate = %lu\n"	,	L_8
divby4	,	V_83
"%s - %s: a = %lu, b = %lu, c = %lu, divby4 = %d, parent_rate = %lu, rate = %lu\n"	,	L_7
do_div	,	F_33
__clk_get_name	,	F_34
pll_src	,	V_150
"%s - %s: rdiv = %u, parent_rate = %lu, rate = %lu\n"	,	L_9
of_node	,	V_135
si5351_bulk_write	,	F_8
GFP_KERNEL	,	V_144
drive	,	V_105
device	,	V_23
devm_clk_register	,	F_69
si5351_hw_data	,	V_44
of_prop_next_u32	,	F_61
SI5351_PLL_VCO_MAX	,	V_68
si5351_pll_recalc_rate	,	F_32
pdata	,	V_137
new_err	,	V_129
__be32	,	T_3
si5351_msynth_names	,	V_189
SI5351_CLK_INPUT_MULTISYNTH_0_4	,	V_98
SI5351_MULTISYNTH_C_MAX	,	V_93
SI5351_OUTPUT_CLK_DIV_128	,	V_127
device_node	,	V_132
SI5351_CLKOUT_SRC_MSYNTH_N	,	V_95
of_property_read_u32	,	F_63
rational_best_approximation	,	F_36
SI5351_DRIVE_4MA	,	V_108
devm_regmap_init_i2c	,	F_67
clk_hw	,	V_27
si5351_clkin_recalc_rate	,	F_22
a	,	V_63
clkin	,	V_32
b	,	V_64
msynth	,	V_185
u8	,	T_1
c	,	V_65
SI5351_CLK_INTEGER_MODE	,	V_74
SI5351_MULTISYNTH_MAX_FREQ	,	V_85
__clk_get_flags	,	F_43
m	,	V_81
n	,	V_165
"unable to read from reg%02x\n"	,	L_1
regmap_update_bits	,	F_11
p	,	V_142
pclkin_name	,	V_178
buf	,	V_10
i2c_set_clientdata	,	F_66
si5351_msynth_recalc_rate	,	F_41
SI5351_CLK7_4_DISABLE_STATE	,	V_171
CLK_IS_ROOT	,	V_184
SI5351_DEVICE_STATUS	,	V_24
"invalid parent %d for multisynth %d\n"	,	L_18
drvdata	,	V_2
of_property_read_bool	,	F_64
SI5351_CLK_DRIVE_STRENGTH_MASK	,	V_114
of_clk_src_onecell_get	,	V_193
SI5351_MULTISYNTH_A_MIN	,	V_89
clkout_src	,	V_155
si5351_clkout_set_rate	,	F_53
SI5351_CLK6_CTRL	,	V_73
SI5351_CLKIN_DIV_MASK	,	V_42
SI5351_CLK3_0_DISABLE_STATE	,	V_170
SI5351_OUTPUT_CLK_DIV_MASK	,	V_121
SI5351_PARAMETERS_LENGTH	,	V_15
"%s - clkin div = %d, rate = %lu\n"	,	L_2
SI5351_PLL_A_MAX	,	V_70
dev_dbg	,	F_23
si5351_clkout_src	,	V_94
SI5351_OUTPUT_CLK6_DIV_MASK	,	V_120
SI5351_PLL_RESET	,	V_26
reg	,	V_3
si5351_read_parameters	,	F_13
"silabs,pll-master"	,	L_24
si5351_reg_read	,	F_1
variant	,	V_52
SI5351_VARIANT_C	,	V_53
SI5351_VARIANT_B	,	V_182
si5351_vxco_prepare	,	F_24
_si5351_pll_reparent	,	F_29
ret	,	V_5
"unable to register %s\n"	,	L_31
si5351_bulk_read	,	F_4
count	,	V_9
SI5351_CLK_DRIVE_STRENGTH_6MA	,	V_111
si5351_regmap_is_writeable	,	F_16
"invalid parent %d for clkout %d\n"	,	L_20
si5351_multisynth_src	,	V_75
ops	,	V_173
SI5351_MULTISYNTH67_A_MAX	,	V_90
_si5351_clkout_set_drive_strength	,	F_46
name	,	V_151
child	,	V_133
num_clocks	,	V_164
SI5351_CLK_INPUT_MULTISYNTH_N	,	V_96
"failed to reparent pll %d to %d\n"	,	L_27
si5351_pll_get_parent	,	F_30
dev_err	,	F_3
rate	,	V_35
si5351_pll_set_rate	,	F_37
si5351_msynth_round_rate	,	F_42
SI5351_OUTPUT_ENABLE_CTRL	,	V_116
regmap_write	,	F_7
client	,	V_7
of_device_id	,	V_138
"unable to allocate driver data\n"	,	L_25
mask	,	V_11
SI5351_DRIVE_2MA	,	V_106
SI5351_CLKOUT_SRC_DEFAULT	,	V_117
si5351_variant	,	V_146
rdiv	,	V_118
SI5351_FANOUT_ENABLE	,	V_30
SI5351_CLK7_PARAMETERS	,	V_18
parent_names	,	V_162
si5351_pll_round_rate	,	F_35
SI5351_XTAL_ENABLE	,	V_31
pxtal	,	V_166
SI5351_CLKOUT_SRC_CLKIN	,	V_101
SI5351_INTERRUPT_MASK	,	V_169
si5351_msynth_get_parent	,	F_39
SI5351_CLKIN_DIV_4	,	V_38
SI5351_CLKOUT67_MAX_FREQ	,	V_123
ENOMEM	,	V_145
SI5351_CLKIN_DIV_1	,	V_40
SI5351_CLKIN_DIV_2	,	V_39
si5351_dt_ids	,	V_143
si5351_clkout_set_parent	,	F_50
i2c_client	,	V_131
SI5351_CLK0_CTRL	,	V_77
"%s - %s: p1 = %lu, p2 = %lu, p3 = %lu, m = %lu, parent_rate = %lu, rate = %lu\n"	,	L_6
hwdata	,	V_45
si5351_clkout_get_parent	,	F_49
SI5351_CLK6_7_OUTPUT_DIVIDER	,	V_119
regmap_raw_write	,	F_9
si5351_regmap_is_volatile	,	F_15
hw	,	V_28
SI5351_CLK_INPUT_MASK	,	V_103
SI5351_MULTISYNTH_SRC_VCO0	,	V_79
SI5351_MULTISYNTH_SRC_VCO1	,	V_80
"unable to add clk provider\n"	,	L_33
rfrac	,	V_61
SI5351_MULTISYNTH_SRC_DEFAULT	,	V_76
clk_put	,	F_59
"invalid drive strength %d for clkout %d\n"	,	L_22
property	,	V_140
clk_clkin	,	V_149
si5351_xtal_unprepare	,	F_19
denom	,	V_62
id	,	V_159
SI5351_PLLA_SOURCE	,	V_48
SI5351_OUTPUT_CLK_DIV_SHIFT	,	V_122
val	,	V_4
init	,	V_161
si5351_set_bits	,	F_10
clk	,	V_60
SI5351_CLKOUT_SRC_XTAL	,	V_99
"reg"	,	L_14
SI5351_CLK_PLL_SELECT	,	V_78
index	,	V_55
si5351_reg_write	,	F_6
params	,	V_17
si5351_platform_data	,	V_136
SI5351_CLK_DRIVE_STRENGTH_8MA	,	V_113
_si5351_clkout_reparent	,	F_45
"failed to reparent clkout %d to %d\n"	,	L_29
si5351_drive_strength	,	V_104
"failed to reparent multisynth %d to %d\n"	,	L_28
__func__	,	V_43
SI5351_INTERRUPT_STATUS	,	V_25
si5351_vxco_ops	,	V_183
SI5351_CLKIN_DIV_8	,	V_37
SI5351_PLL_SRC_CLKIN	,	V_57
si5351_clkout_names	,	V_191
of_property_for_each_u32	,	F_60
of_clk_get	,	F_57
EPERM	,	V_56
si5351_clkout_ops	,	V_192
flags	,	V_175
"invalid pll %d on pll-source prop\n"	,	L_11
si5351_clkout_prepare	,	F_47
valid	,	V_22
si5351_pll_src	,	V_47
SI5351_DRIVE_8MA	,	V_112
SI5351_MULTISYNTH_MIN_FREQ	,	V_86
prop	,	V_141
for_each_child_of_node	,	F_62
SI5351_MULTISYNTH_A_MAX	,	V_91
si5351_clkout_recalc_rate	,	F_51
err	,	V_130
"silabs,multisynth-source"	,	L_17
si5351_parameters	,	V_16
pll_master	,	V_156
num_parents	,	V_163
"%s - %s: p1 = %lu, p2 = %lu, p3 = %lu, parent_rate = %lu, rate = %lu\n"	,	L_4
EINVAL	,	V_51
CLK_SET_RATE_PARENT	,	V_88
SI5351_MULTISYNTH_DIVBY4_FREQ	,	V_87
SI5351_CLK0_PARAMETERS	,	V_14
"invalid parent %d for pll %d\n"	,	L_13
SI5351_CLK_POWERDOWN	,	V_115
SI5351_PLL_VCO_MIN	,	V_67
data	,	V_147
SI5351_PLL_SRC_XTAL	,	V_54
SI5351_PLLA_PARAMETERS	,	V_58
num	,	V_12
clk_init_data	,	V_160
clk_num	,	V_187
onecell	,	V_186
pclkin	,	V_167
SI5351_PLL_C_MAX	,	V_72
"silabs,pll-source"	,	L_10
u32	,	T_2
"VXCO currently unsupported\n"	,	L_3
SI5351_OUTPUT_CLK_DIV_1	,	V_126
i2c_device_id	,	V_158
"Cannot set rate : %d\n"	,	L_32
"invalid clkout %d\n"	,	L_16
SI5351_CLKOUT_SRC_MSYNTH_0_4	,	V_97
SI5351_CLK_DRIVE_STRENGTH_2MA	,	V_107
SI5351_PLL_INPUT_SOURCE	,	V_41
_si5351_msynth_reparent	,	F_38
PTR_ERR	,	F_68
si5351_clkout_round_rate	,	F_52
lltmp	,	V_66
SI5351_PLL_A_MIN	,	V_69
SI5351_CLKOUT_MAX_FREQ	,	V_124
si5351_i2c_probe	,	F_65
si5351_xtal_ops	,	V_174
idiv	,	V_36
"failed to allocate register map\n"	,	L_26
si5351_clkin_ops	,	V_177
multisynth_src	,	V_154
clk_set_rate	,	F_71
clks	,	V_188
SI5351_CLK_INPUT_XTAL	,	V_100
devm_kzalloc	,	F_56
p1	,	V_19
p2	,	V_20
np	,	V_134
p3	,	V_21
"silabs,drive-strength"	,	L_21
si5351_vxco_set_rate	,	F_28
"failed set drive strength of clkout%d to %d\n"	,	L_30
SI5351_VARIANT_A3	,	V_152
si5351_vxco_unprepare	,	F_26
si5351_clkin_prepare	,	F_20
si5351_msynth_set_parent	,	F_40
SI5351_MULTISYNTH_B_MAX	,	V_92
si5351_regmap_config	,	V_168
parent_rate	,	V_34
"silabs,clock-source"	,	L_19
si5351_pll_set_parent	,	F_31
SI5351_CLKIN_ENABLE	,	V_33
SI5351_DRIVE_6MA	,	V_110
SI5351_CLK6_PARAMETERS	,	V_13
match	,	V_139
"clock-frequency"	,	L_23
dev_warn	,	F_25
si5351_clkout_unprepare	,	F_48
WARN_ON	,	F_70
pll	,	V_179
container_of	,	F_18
SI5351_CLK_INPUT_CLKIN	,	V_102
si5351_write_parameters	,	F_14
si5351_xtal_prepare	,	F_17
clkout	,	V_153
platform_data	,	V_157
IS_ERR	,	F_58
