<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1870" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1870{left:563px;bottom:68px;letter-spacing:0.1px;}
#t2_1870{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1870{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1870{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1870{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_1870{left:69px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t7_1870{left:69px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t8_1870{left:69px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t9_1870{left:69px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#ta_1870{left:69px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1870{left:69px;bottom:952px;letter-spacing:0.13px;}
#tc_1870{left:69px;bottom:927px;letter-spacing:-0.14px;word-spacing:0.01px;}
#td_1870{left:69px;bottom:909px;letter-spacing:-0.12px;}
#te_1870{left:69px;bottom:891px;letter-spacing:-0.12px;}
#tf_1870{left:69px;bottom:872px;letter-spacing:-0.12px;}
#tg_1870{left:69px;bottom:854px;letter-spacing:-0.12px;}
#th_1870{left:69px;bottom:836px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#ti_1870{left:69px;bottom:799px;letter-spacing:-0.15px;word-spacing:0.03px;}
#tj_1870{left:69px;bottom:781px;letter-spacing:-0.12px;}
#tk_1870{left:69px;bottom:762px;letter-spacing:-0.12px;}
#tl_1870{left:69px;bottom:744px;letter-spacing:-0.12px;}
#tm_1870{left:69px;bottom:726px;letter-spacing:-0.12px;}
#tn_1870{left:69px;bottom:707px;letter-spacing:-0.12px;}
#to_1870{left:69px;bottom:689px;letter-spacing:-0.12px;}
#tp_1870{left:69px;bottom:671px;letter-spacing:-0.12px;}
#tq_1870{left:69px;bottom:652px;letter-spacing:-0.12px;}
#tr_1870{left:69px;bottom:616px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#ts_1870{left:69px;bottom:597px;letter-spacing:-0.12px;}
#tt_1870{left:69px;bottom:579px;letter-spacing:-0.12px;}
#tu_1870{left:69px;bottom:561px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#tv_1870{left:69px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#tw_1870{left:69px;bottom:506px;letter-spacing:-0.12px;}
#tx_1870{left:69px;bottom:487px;letter-spacing:-0.12px;}
#ty_1870{left:69px;bottom:469px;letter-spacing:-0.12px;}
#tz_1870{left:69px;bottom:451px;letter-spacing:-0.12px;}
#t10_1870{left:69px;bottom:414px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t11_1870{left:69px;bottom:396px;letter-spacing:-0.12px;}
#t12_1870{left:69px;bottom:377px;letter-spacing:-0.12px;}
#t13_1870{left:69px;bottom:359px;letter-spacing:-0.12px;}
#t14_1870{left:69px;bottom:341px;letter-spacing:-0.12px;}
#t15_1870{left:69px;bottom:304px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t16_1870{left:69px;bottom:286px;letter-spacing:-0.12px;}
#t17_1870{left:69px;bottom:267px;letter-spacing:-0.12px;}
#t18_1870{left:69px;bottom:249px;letter-spacing:-0.12px;}
#t19_1870{left:69px;bottom:231px;letter-spacing:-0.12px;}
#t1a_1870{left:69px;bottom:212px;letter-spacing:-0.12px;}
#t1b_1870{left:69px;bottom:194px;letter-spacing:-0.12px;}
#t1c_1870{left:69px;bottom:176px;letter-spacing:-0.12px;}
#t1d_1870{left:69px;bottom:157px;letter-spacing:-0.12px;}

.s1_1870{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1870{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1870{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_1870{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1870{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s6_1870{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1870" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1870Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1870" style="-webkit-user-select: none;"><object width="935" height="1210" data="1870/1870.svg" type="image/svg+xml" id="pdf1870" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1870" class="t s1_1870">VMASKMOVâ€”Conditional SIMD Packed Loads and Stores </span>
<span id="t2_1870" class="t s2_1870">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1870" class="t s1_1870">5-394 </span><span id="t4_1870" class="t s1_1870">Vol. 2C </span>
<span id="t5_1870" class="t s3_1870">In cases where mask bits indicate data should not be loaded or stored paging A and D bits will be set in an imple- </span>
<span id="t6_1870" class="t s3_1870">mentation dependent way. However, A and D bits are always set for pages where data is actually loaded/stored. </span>
<span id="t7_1870" class="t s3_1870">Note: for load forms, the first source (the mask) is encoded in VEX.vvvv; the second source is encoded in rm_field, </span>
<span id="t8_1870" class="t s3_1870">and the destination register is encoded in reg_field. </span>
<span id="t9_1870" class="t s3_1870">Note: for store forms, the first source (the mask) is encoded in VEX.vvvv; the second source register is encoded in </span>
<span id="ta_1870" class="t s3_1870">reg_field, and the destination memory location is encoded in rm_field. </span>
<span id="tb_1870" class="t s4_1870">Operation </span>
<span id="tc_1870" class="t s5_1870">VMASKMOVPS -128-bit load </span>
<span id="td_1870" class="t s6_1870">DEST[31:0] := IF (SRC1[31]) Load_32(mem) ELSE 0 </span>
<span id="te_1870" class="t s6_1870">DEST[63:32] := IF (SRC1[63]) Load_32(mem + 4) ELSE 0 </span>
<span id="tf_1870" class="t s6_1870">DEST[95:64] := IF (SRC1[95]) Load_32(mem + 8) ELSE 0 </span>
<span id="tg_1870" class="t s6_1870">DEST[127:97] := IF (SRC1[127]) Load_32(mem + 12) ELSE 0 </span>
<span id="th_1870" class="t s6_1870">DEST[MAXVL-1:128] := 0 </span>
<span id="ti_1870" class="t s5_1870">VMASKMOVPS - 256-bit load </span>
<span id="tj_1870" class="t s6_1870">DEST[31:0] := IF (SRC1[31]) Load_32(mem) ELSE 0 </span>
<span id="tk_1870" class="t s6_1870">DEST[63:32] := IF (SRC1[63]) Load_32(mem + 4) ELSE 0 </span>
<span id="tl_1870" class="t s6_1870">DEST[95:64] := IF (SRC1[95]) Load_32(mem + 8) ELSE 0 </span>
<span id="tm_1870" class="t s6_1870">DEST[127:96] := IF (SRC1[127]) Load_32(mem + 12) ELSE 0 </span>
<span id="tn_1870" class="t s6_1870">DEST[159:128] := IF (SRC1[159]) Load_32(mem + 16) ELSE 0 </span>
<span id="to_1870" class="t s6_1870">DEST[191:160] := IF (SRC1[191]) Load_32(mem + 20) ELSE 0 </span>
<span id="tp_1870" class="t s6_1870">DEST[223:192] := IF (SRC1[223]) Load_32(mem + 24) ELSE 0 </span>
<span id="tq_1870" class="t s6_1870">DEST[255:224] := IF (SRC1[255]) Load_32(mem + 28) ELSE 0 </span>
<span id="tr_1870" class="t s5_1870">VMASKMOVPD - 128-bit load </span>
<span id="ts_1870" class="t s6_1870">DEST[63:0] := IF (SRC1[63]) Load_64(mem) ELSE 0 </span>
<span id="tt_1870" class="t s6_1870">DEST[127:64] := IF (SRC1[127]) Load_64(mem + 16) ELSE 0 </span>
<span id="tu_1870" class="t s6_1870">DEST[MAXVL-1:128] := 0 </span>
<span id="tv_1870" class="t s5_1870">VMASKMOVPD - 256-bit load </span>
<span id="tw_1870" class="t s6_1870">DEST[63:0] := IF (SRC1[63]) Load_64(mem) ELSE 0 </span>
<span id="tx_1870" class="t s6_1870">DEST[127:64] := IF (SRC1[127]) Load_64(mem + 8) ELSE 0 </span>
<span id="ty_1870" class="t s6_1870">DEST[195:128] := IF (SRC1[191]) Load_64(mem + 16) ELSE 0 </span>
<span id="tz_1870" class="t s6_1870">DEST[255:196] := IF (SRC1[255]) Load_64(mem + 24) ELSE 0 </span>
<span id="t10_1870" class="t s5_1870">VMASKMOVPS - 128-bit store </span>
<span id="t11_1870" class="t s6_1870">IF (SRC1[31]) DEST[31:0] := SRC2[31:0] </span>
<span id="t12_1870" class="t s6_1870">IF (SRC1[63]) DEST[63:32] := SRC2[63:32] </span>
<span id="t13_1870" class="t s6_1870">IF (SRC1[95]) DEST[95:64] := SRC2[95:64] </span>
<span id="t14_1870" class="t s6_1870">IF (SRC1[127]) DEST[127:96] := SRC2[127:96] </span>
<span id="t15_1870" class="t s5_1870">VMASKMOVPS - 256-bit store </span>
<span id="t16_1870" class="t s6_1870">IF (SRC1[31]) DEST[31:0] := SRC2[31:0] </span>
<span id="t17_1870" class="t s6_1870">IF (SRC1[63]) DEST[63:32] := SRC2[63:32] </span>
<span id="t18_1870" class="t s6_1870">IF (SRC1[95]) DEST[95:64] := SRC2[95:64] </span>
<span id="t19_1870" class="t s6_1870">IF (SRC1[127]) DEST[127:96] := SRC2[127:96] </span>
<span id="t1a_1870" class="t s6_1870">IF (SRC1[159]) DEST[159:128] :=SRC2[159:128] </span>
<span id="t1b_1870" class="t s6_1870">IF (SRC1[191]) DEST[191:160] := SRC2[191:160] </span>
<span id="t1c_1870" class="t s6_1870">IF (SRC1[223]) DEST[223:192] := SRC2[223:192] </span>
<span id="t1d_1870" class="t s6_1870">IF (SRC1[255]) DEST[255:224] := SRC2[255:224] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
