Real time: Nov/23/2014 16:45:32

Profiler Stats
--------------
Elapsed_time_in_seconds: 462
Elapsed_time_in_minutes: 7.7
Elapsed_time_in_hours: 0.128333
Elapsed_time_in_days: 0.00534722

Virtual_time_in_seconds: 460.51
Virtual_time_in_minutes: 7.67517
Virtual_time_in_hours:   0.127919
Virtual_time_in_days:    0.127919

Ruby_current_time: 36596369
Ruby_start_time: 1
Ruby_cycles: 36596368

mbytes_resident: 90.5781
mbytes_total: 127.504
resident_ratio: 0.710395

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.65964e+07 [ 3.65964e+07 3.65964e+07 3.65964e+07 3.65964e+07 3.65964e+07 3.65964e+07 3.65964e+07 3.65964e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3923447
  L1D_cache_total_misses: 18951	(0.483019%)
  L1D_cache_total_demand_misses: 18951
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 18951
  L1D_cache_misses_per_instruction: 18951
  L1D_cache_instructions_per_misses: 5.27677e-05

  L1D_cache_request_type_LD:   3326596	(84.7876)%
  L1D_cache_request_type_ST:   596851	(15.2124)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3923447 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3923447 ]

  L1D_cache_miss_type_LD:   6332	(33.4125)%
  L1D_cache_miss_type_ST:   12619	(66.5875)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 984764
  L1T_cache_total_misses: 984764	(100%)
  L1T_cache_total_demand_misses: 984764
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 984764
  L1T_cache_misses_per_instruction: 984764
  L1T_cache_instructions_per_misses: 1.01547e-06

  L1T_cache_request_type_LD:   229176	(23.2722)%
  L1T_cache_request_type_ST:   755588	(76.7278)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 984764 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 984764 ]

  L1T_cache_miss_type_LD:   229176	(23.2722)%
  L1T_cache_miss_type_ST:   755588	(76.7278)%

L2_cache cache stats: 
  L2_cache_total_requests: 22184
  L2_cache_total_misses: 11897	(53.6287%)
  L2_cache_total_demand_misses: 11897
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 11897
  L2_cache_misses_per_instruction: 11897
  L2_cache_instructions_per_misses: 8.40548e-05

  L2_cache_request_type_LD:   6332	(28.5431)%
  L2_cache_request_type_ST:   15852	(71.4569)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 22184 average:     8 | standard deviation: 0 | 0 0 0 0 22184 ]

  L2_cache_miss_type_LD:   3129	(26.3007)%
  L2_cache_miss_type_ST:   8768	(73.6993)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 984764
  L2T_cache_total_misses: 3233	(0.328302%)
  L2T_cache_total_demand_misses: 3233
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 3233
  L2T_cache_misses_per_instruction: 3233
  L2T_cache_instructions_per_misses: 0.00030931

  L2T_cache_request_type_LD:   229176	(23.2722)%
  L2T_cache_request_type_ST:   755588	(76.7278)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 984764 average: 26.4147 | standard deviation: 10.1416 | 0 0 0 0 229176 0 755588 ]

  L2T_cache_miss_type_LD:   37	(1.14445)%
  L2T_cache_miss_type_ST:   3196	(98.8556)%


TBE Queries: 1036565
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 13 count: 1036565 average: 0.32574 | standard deviation: 0.554539 | 742449 251504 42210 167 95 59 47 21 6 2 2 1 1 1 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 11 count: 4908211 average: 2.21668 | standard deviation: 0.926259 | 0 1143771 2082692 1175274 487734 18562 81 57 26 10 2 2 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 2 max: 392 count: 4908211 average: 10.3489 | standard deviation: 19.011 | 0 0 3904496 0 0 0 0 0 0 0 0 0 0 0 0 884085 34528 62836 45 16 14 5 2 3863 118 13 0 0 0 0 0 0 1490 1616 910 1426 3 3 3 1 4 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 2 1 0 1 0 2 4 5 2 2 2 0 2 802 2 3 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 349 513 0 0 0 0 0 0 0 550 1218 598 1540 0 0 0 0 0 0 335 1467 10 2095 0 0 0 0 0 0 0 1 0 0 1 771 24 1 0 0 0 0 0 1 1582 585 232 4 4 4 0 1 1 0 0 2 0 1 0 1 ]
miss_latency_LD: [binsize: 64 max: 384 count: 3555772 average: 6.11809 | standard deviation: 11.3511 | 3551411 1182 20 0 2354 804 1 ]
miss_latency_ST: [binsize: 64 max: 392 count: 1352439 average: 21.4722 | standard deviation: 28.3213 | 1338610 4282 809 0 4232 4503 3 ]
miss_latency_NULL: [binsize: 2 max: 392 count: 4908211 average: 10.3489 | standard deviation: 19.011 | 0 0 3904496 0 0 0 0 0 0 0 0 0 0 0 0 884085 34528 62836 45 16 14 5 2 3863 118 13 0 0 0 0 0 0 1490 1616 910 1426 3 3 3 1 4 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 3 0 0 2 1 0 1 0 2 4 5 2 2 2 0 2 802 2 3 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 349 513 0 0 0 0 0 0 0 550 1218 598 1540 0 0 0 0 0 0 335 1467 10 2095 0 0 0 0 0 0 0 1 0 0 1 771 24 1 0 0 0 0 0 1 1582 585 232 4 4 4 0 1 1 0 0 2 0 1 0 1 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 11 count: 4908211 average: 2.21668 | standard deviation: 0.926259 | 0 1143771 2082692 1175274 487734 18562 81 57 26 10 2 2 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42054 | standard deviation: 0.875 | 0 481732 1833564 1103141 486502 18474 27 5 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 11 count: 594716 average: 1.60679 | standard deviation: 0.70465 | 0 308619 212785 72065 1162 32 13 20 12 4 2 2 ]
SequencerACC_1: [binsize: 1 max: 9 count: 140954 average: 1.25713 | standard deviation: 0.450898 | 0 105090 35718 42 44 25 13 13 5 4 ]
SequencerACC_2: [binsize: 1 max: 9 count: 249094 average: 1.00481 | standard deviation: 0.115257 | 0 248330 625 26 26 31 28 19 7 2 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 47 count: 109851 average: 21.3731 | standard deviation: 6.39013 | 0 0 0 0 0 0 0 0 0 0 0 17361 3255 115 17 2109 2438 530 1 9096 3354 28107 1699 258 112 4901 2508 6422 12859 12827 1031 9 6 4 5 4 6 0 1 2 0 1 74 735 2 0 1 1 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 47 count: 48574 average: 22.3729 | standard deviation: 6.41879 | 0 0 0 0 0 0 0 0 0 0 0 4866 1542 0 2 49 2438 530 1 7461 6 9973 252 229 0 1 2503 6418 2720 8751 10 6 1 1 2 0 1 0 0 0 0 0 74 733 2 0 1 1 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 43 count: 61277 average: 20.5806 | standard deviation: 6.25482 | 0 0 0 0 0 0 0 0 0 0 0 12495 1713 115 15 2060 0 0 0 1635 3348 18134 1447 29 112 4900 5 4 10139 4076 1021 3 5 3 3 4 5 0 1 2 0 1 0 2 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 13 average: 20.2308 | standard deviation: 2.78388 | 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 12 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 47 count: 48561 average: 22.3735 | standard deviation: 6.4194 | 0 0 0 0 0 0 0 0 0 0 0 4865 1542 0 2 49 2438 530 1 7461 6 9961 252 229 0 1 2503 6418 2720 8751 10 6 1 1 2 0 1 0 0 0 0 0 74 733 2 0 1 1 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 453
system_time: 7
page_reclaims: 23482
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 672

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 59485
L2_TO_L2T_MSG = 818
L2_DATA_GX = 59095
L2T_TO_L1T_DATA = 916704
L1_DATA_GX = 0
L2_TO_L2T_ACK = 818
L2T_TO_L1T_MSG = 755588
L2_DATA_S = 35660
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3135
L1_MSG = 0
L2_COHMSG_FWD = 13
L1_DATA_F = 0
L1_DATA_PX = 72890
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 3022352
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 16902
L2_ATOMIC = 0
L2_TO_L2T_DATA = 16165
L1_DATA = 0
L1_COHMSG = 44375
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 229176
----------------------
total_flits_messages = 5233176
----------------------

DMA = 0
DATA_GX_OW = 50476
DATA_PX_C = 58312
DATA_PX_D = 14578
DATA_GX_C = 12619
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.28294 | standard deviation: 0.851028 | 0 641374 1911986 988691 381396 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=1692002 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=563420 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=996106 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=105957 [L2TCache]=0 [L2Cache]=1139 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=16547 [L2TCache]=0 [L2Cache]=5312 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=4969 [L2TCache]=0 [L2Cache]=3966 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=1544819 [L2TCache]=0 [L2Cache]=111 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=2832 [L2Cache]=0 [L1Cache]=43794 [Directory]=4038 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=10770 [L2Cache]=0 [L1Cache]=2763 [Directory]=2058 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=4008 [L2Cache]=0 [L1Cache]=24500 [Directory]=2068 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=126 [L2Cache]=0 [L1Cache]=40613 [Directory]=3733 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=65 [L2Cache]=109872 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=14870 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=14880 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=14865 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=14870 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00452384 flits/cycle
total_flits_on_link = 10926700
-------------
Total VC Load [0] = 72688 flits
Total VC Load [1] = 80377 flits
Total VC Load [2] = 68853 flits
Total VC Load [3] = 86924 flits
Total VC Load [4] = 822 flits
Total VC Load [5] = 840 flits
Total VC Load [6] = 836 flits
Total VC Load [7] = 824 flits
Total VC Load [8] = 10398 flits
Total VC Load [9] = 10424 flits
Total VC Load [10] = 10422 flits
Total VC Load [11] = 10406 flits
Total VC Load [12] = 160774 flits
Total VC Load [13] = 163978 flits
Total VC Load [14] = 164307 flits
Total VC Load [15] = 162385 flits
Total VC Load [16] = 18431 flits
Total VC Load [17] = 18454 flits
Total VC Load [18] = 18472 flits
Total VC Load [19] = 18445 flits
Total VC Load [20] = 1625968 flits
Total VC Load [21] = 1625946 flits
Total VC Load [22] = 1625432 flits
Total VC Load [23] = 1625710 flits
Total VC Load [24] = 832193 flits
Total VC Load [25] = 837510 flits
Total VC Load [26] = 834414 flits
Total VC Load [27] = 840467 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00198621 flits/cycle 
Average VC Load [1] = 0.00219631 flits/cycle 
Average VC Load [2] = 0.00188142 flits/cycle 
Average VC Load [3] = 0.00237521 flits/cycle 
Average VC Load [4] = 2.24612e-05 flits/cycle 
Average VC Load [5] = 2.29531e-05 flits/cycle 
Average VC Load [6] = 2.28438e-05 flits/cycle 
Average VC Load [7] = 2.25159e-05 flits/cycle 
Average VC Load [8] = 0.000284127 flits/cycle 
Average VC Load [9] = 0.000284837 flits/cycle 
Average VC Load [10] = 0.000284782 flits/cycle 
Average VC Load [11] = 0.000284345 flits/cycle 
Average VC Load [12] = 0.00439317 flits/cycle 
Average VC Load [13] = 0.00448072 flits/cycle 
Average VC Load [14] = 0.00448971 flits/cycle 
Average VC Load [15] = 0.00443719 flits/cycle 
Average VC Load [16] = 0.000503629 flits/cycle 
Average VC Load [17] = 0.000504258 flits/cycle 
Average VC Load [18] = 0.00050475 flits/cycle 
Average VC Load [19] = 0.000504012 flits/cycle 
Average VC Load [20] = 0.0444298 flits/cycle 
Average VC Load [21] = 0.0444292 flits/cycle 
Average VC Load [22] = 0.0444151 flits/cycle 
Average VC Load [23] = 0.0444227 flits/cycle 
Average VC Load [24] = 0.0227398 flits/cycle 
Average VC Load [25] = 0.0228851 flits/cycle 
Average VC Load [26] = 0.0228005 flits/cycle 
Average VC Load [27] = 0.0229659 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.08085
-------------
Dynamic_Link_Power = 0.0330845
Static_Link_Power = 0.733365
Total_Link_Power = 0.76645
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00143961, Crossbar: 0.00258546, VC allocator: 0.000280741, SW allocator: 0.000805559, Clock: 0.153216, Total: 0.158327
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69724
Dynamic_Router_Power = 0.158327
Static_Router_Power = 1.53891
Total_Router_Power = 1.69724
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.191412
Total_Static_Power = 2.27227
Total_Power = 2.46368
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  229176
L1_WThru  755588
L1_Atomic  0
L1_Replacement  0
Data  0
Data_Done  229176
Ack  0
Ack_Done  755588
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  229176
I  L1_WThru  755588
I  L1_Atomic  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  L1_WThru  0 <-- 
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  229176

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  755588
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  0 <-- 

 --- L2TCache ---
 - Event Counts -
L1_GETS  229176
L1_Write  755588
L1_Upgrade_T  0
L1_Upgrade_NT  0
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  3233
Ack  0
Ack_all  0
WB_Ack  818
Fwd_GETX  800
Fwd_GETS  18
Inv  0

 - Transitions -
NP  L1_GETS  37
NP  L1_Write  3196
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  229139
E  L1_Write  752392
E  L1_Upgrade_NT  0 <-- 
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  800
E  Fwd_GETS  18
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  0 <-- 
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  37
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3196
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  818
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  6332
L1_GETX  15852
L1_UPGRADE  0
L1_PUTX  16902
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  11897
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  22184
PUTX_ACC  7
DATA_ACC  811

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  3129
NP  L1_GETX  8768
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  3185
M  L1_GETX  6271
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  18
MT  L1_GETX  813
MT  L1_PUTX  16902
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  3129

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  8768

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  22184
MT_MB  PUTX_ACC  0 <-- 
MT_MB  DATA_ACC  800

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  7
MT_IIB  DATA_ACC  11

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  3326596
Ifetch  0
Store  596851
Inv  0
L1_Replacement  16902
Fwd_GETX  13
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  7132
DataS_fromL1  0
Data_all_Acks  11819
Ack  0
Ack_all  0
WB_Ack  16902

 - Transitions -
NP  Load  6332
NP  Ifetch  0 <-- 
NP  Store  12618
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  1
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  389927
E  Ifetch  0 <-- 
E  Store  14
E  Inv  0 <-- 
E  L1_Replacement  5302
E  Fwd_GETX  3
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930337
M  Ifetch  0 <-- 
M  Store  584218
M  Inv  0 <-- 
M  L1_Replacement  11600
M  Fwd_GETX  10
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  6332
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  800
IM  Data_all_Acks  11819
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  16902

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  11897
Data  0

 - Transitions -
I  Fetch  11897
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:594716 full:0 size:[binsize: 1 max: 7 count: 594716 average: 1.10562 | standard deviation: 0.30985 | 0 532323 61992 390 5 3 2 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:140954 full:0 size:[binsize: 1 max: 5 count: 140954 average: 1.00839 | standard deviation: 0.0928816 | 0 139787 1155 9 2 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:249094 full:0 size:[binsize: 1 max: 5 count: 249094 average: 1.00026 | standard deviation: 0.0208224 | 0 249046 37 7 3 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:594716 full:0 size:[binsize: 1 max: 2 count: 594716 average: 1.00071 | standard deviation: 0.0266696 | 0 594293 423 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:140954 full:0 size:[binsize: 1 max: 2 count: 140954 average: 1.00038 | standard deviation: 0.019391 | 0 140901 53 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:249094 full:0 size:[binsize: 1 max: 2 count: 249094 average: 1.00002 | standard deviation: 0.00448027 | 0 249089 5 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:29868 full:0 size:[binsize: 1 max: 1 count: 29868 average:     1 | standard deviation: 0 | 0 29868 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:16445 full:0 size:[binsize: 1 max: 3 count: 16445 average: 1.00061 | standard deviation: 0.0270139 | 0 16436 8 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:4612 full:0 size:[binsize: 1 max: 4 count: 4612 average: 1.00911 | standard deviation: 0.114072 | 0 4578 27 6 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:933839 full:0 size:[binsize: 1 max: 4 count: 933839 average: 1.06066 | standard deviation: 0.238761 | 0 877203 56626 9 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:29868 full:0 size:[binsize: 1 max: 1 count: 29868 average:     1 | standard deviation: 0 | 0 29868 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:16445 full:0 size:[binsize: 1 max: 2 count: 16445 average: 1.00018 | standard deviation: 0.0135069 | 0 16442 3 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:4612 full:0 size:[binsize: 1 max: 2 count: 4612 average: 1.00282 | standard deviation: 0.0530975 | 0 4599 13 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:933839 full:0 size:[binsize: 1 max: 2 count: 933839 average: 1.02584 | standard deviation: 0.158652 | 0 909711 24128 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:567 full:0 size:[binsize: 1 max: 1 count: 567 average:     1 | standard deviation: 0 | 0 567 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:2062 full:0 size:[binsize: 1 max: 2 count: 2062 average: 1.00097 | standard deviation: 0.0311513 | 0 2060 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:582 full:0 size:[binsize: 1 max: 2 count: 582 average: 1.00859 | standard deviation: 0.0927677 | 0 577 5 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:29 full:0 size:[binsize: 1 max: 2 count: 29 average: 1.03448 | standard deviation: 0.188982 | 0 28 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:238 full:0 size:[binsize: 1 max: 1 count: 238 average:     1 | standard deviation: 0 | 0 238 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:561 full:0 size:[binsize: 1 max: 1 count: 561 average:     1 | standard deviation: 0 | 0 561 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.18182 | standard deviation: 0.447214 | 0 9 2 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:567 full:0 size:[binsize: 1 max: 1 count: 567 average:     1 | standard deviation: 0 | 0 567 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:2060 full:0 size:[binsize: 1 max: 1 count: 2060 average:     1 | standard deviation: 0 | 0 2060 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:579 full:0 size:[binsize: 1 max: 1 count: 579 average:     1 | standard deviation: 0 | 0 579 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:27 full:0 size:[binsize: 1 max: 1 count: 27 average:     1 | standard deviation: 0 | 0 27 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:240 full:0 size:[binsize: 1 max: 1 count: 240 average:     1 | standard deviation: 0 | 0 240 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:564 full:0 size:[binsize: 1 max: 1 count: 564 average:     1 | standard deviation: 0 | 0 564 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:568 full:0 size:[binsize: 1 max: 1 count: 568 average:     1 | standard deviation: 0 | 0 568 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:2300 full:0 size:[binsize: 1 max: 1 count: 2300 average:     1 | standard deviation: 0 | 0 2300 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:1143 full:0 size:[binsize: 1 max: 1 count: 1143 average:     1 | standard deviation: 0 | 0 1143 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:40 full:0 size:[binsize: 1 max: 1 count: 40 average:     1 | standard deviation: 0 | 0 40 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4038 full:0 size:[binsize: 1 max: 1 count: 4038 average:     1 | standard deviation: 0 | 0 4038 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:2058 full:0 size:[binsize: 1 max: 2 count: 2058 average: 1.00097 | standard deviation: 0.0311816 | 0 2056 2 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2068 full:0 size:[binsize: 1 max: 2 count: 2068 average: 1.00193 | standard deviation: 0.0439906 | 0 2064 4 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:3733 full:0 size:[binsize: 1 max: 2 count: 3733 average: 1.00054 | standard deviation: 0.0231496 | 0 3731 2 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:242 full:0 size:[binsize: 1 max: 1 count: 242 average:     1 | standard deviation: 0 | 0 242 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:567 full:0 size:[binsize: 1 max: 1 count: 567 average:     1 | standard deviation: 0 | 0 567 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:20 full:0 size:[binsize: 1 max: 2 count: 20 average:  1.05 | standard deviation: 0.229416 | 0 19 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14492 full:0 size:[binsize: 1 max: 2 count: 14492 average: 1.0058 | standard deviation: 0.0761361 | 0 14408 84 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:3215 full:0 size:[binsize: 1 max: 2 count: 3215 average: 1.07496 | standard deviation: 0.263408 | 0 2974 241 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:9201 full:0 size:[binsize: 1 max: 3 count: 9201 average: 1.16466 | standard deviation: 0.371834 | 0 7689 1509 3 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:12983 full:0 size:[binsize: 1 max: 3 count: 12983 average: 1.0141 | standard deviation: 0.120019 | 0 12803 177 3 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:8034 full:0 size:[binsize: 1 max: 1 count: 8034 average:     1 | standard deviation: 0 | 0 8034 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:2521 full:0 size:[binsize: 1 max: 1 count: 2521 average:     1 | standard deviation: 0 | 0 2521 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:4688 full:0 size:[binsize: 1 max: 1 count: 4688 average:     1 | standard deviation: 0 | 0 4688 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:6941 full:0 size:[binsize: 1 max: 1 count: 6941 average:     1 | standard deviation: 0 | 0 6941 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:14492 full:0 size:[binsize: 1 max: 2 count: 14492 average: 1.00062 | standard deviation: 0.0249214 | 0 14483 9 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:2979 full:0 size:[binsize: 1 max: 2 count: 2979 average: 1.00034 | standard deviation: 0.0183247 | 0 2978 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:8643 full:0 size:[binsize: 1 max: 2 count: 8643 average: 1.00069 | standard deviation: 0.0263493 | 0 8637 6 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:12979 full:0 size:[binsize: 1 max: 2 count: 12979 average: 1.04769 | standard deviation: 0.213217 | 0 12360 619 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4039 full:0 size:[binsize: 1 max: 1 count: 4039 average:     1 | standard deviation: 0 | 0 4039 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:2296 full:0 size:[binsize: 1 max: 1 count: 2296 average:     1 | standard deviation: 0 | 0 2296 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:2629 full:0 size:[binsize: 1 max: 1 count: 2629 average:     1 | standard deviation: 0 | 0 2629 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:3744 full:0 size:[binsize: 1 max: 1 count: 3744 average:     1 | standard deviation: 0 | 0 3744 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35853 full:0 size:[binsize: 1 max: 6 count: 35853 average: 1.47338 | standard deviation: 0.504305 | 0 18932 16896 9 9 4 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18951 full:0 size:[binsize: 1 max: 2 count: 18951 average: 1.00016 | standard deviation: 0.0125822 | 0 18948 3 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35853 full:0 size:[binsize: 1 max: 2 count: 35853 average: 1.00033 | standard deviation: 0.0182951 | 0 35841 12 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:2974 full:0 size:[binsize: 1 max: 2 count: 2974 average: 1.00034 | standard deviation: 0.0183401 | 0 2973 1 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:2976 full:0 size:[binsize: 1 max: 1 count: 2976 average:     1 | standard deviation: 0 | 0 2976 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:2973 full:0 size:[binsize: 1 max: 2 count: 2973 average: 1.00034 | standard deviation: 0.0183432 | 0 2972 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:2974 full:0 size:[binsize: 1 max: 1 count: 2974 average:     1 | standard deviation: 0 | 0 2974 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:2974 full:0 size:[binsize: 1 max: 3 count: 2974 average: 1.00235 | standard deviation: 0.0608273 | 0 2969 3 2 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:2976 full:0 size:[binsize: 1 max: 2 count: 2976 average: 1.00101 | standard deviation: 0.0317554 | 0 2973 3 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:2973 full:0 size:[binsize: 1 max: 3 count: 2973 average: 1.00168 | standard deviation: 0.0485316 | 0 2969 3 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:2974 full:0 size:[binsize: 1 max: 3 count: 2974 average: 1.00202 | standard deviation: 0.0579966 | 0 2970 2 2 ]
