// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
// Date        : Sun Aug 24 22:19:12 2014
// Host        : umma running 64-bit Ubuntu 12.04.4 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/wjun/headless/vivado/a7/project_1/project_1.srcs/sources_1/ip/aurora_8b10b/aurora_8b10b_funcsim.v
// Design      : aurora_8b10b
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tfbg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* core_generation_info = "aurora_8b10b,aurora_8b10b_v10_2,{user_interface=AXI_4_Streaming,backchannel_mode=Sidebands,c_aurora_lanes=4,c_column_used=None,c_gt_clock_1=GTPQ2,c_gt_clock_2=None,c_gt_loc_1=X,c_gt_loc_10=2,c_gt_loc_11=3,c_gt_loc_12=4,c_gt_loc_13=X,c_gt_loc_14=X,c_gt_loc_15=X,c_gt_loc_16=X,c_gt_loc_17=X,c_gt_loc_18=X,c_gt_loc_19=X,c_gt_loc_2=X,c_gt_loc_20=X,c_gt_loc_21=X,c_gt_loc_22=X,c_gt_loc_23=X,c_gt_loc_24=X,c_gt_loc_25=X,c_gt_loc_26=X,c_gt_loc_27=X,c_gt_loc_28=X,c_gt_loc_29=X,c_gt_loc_3=X,c_gt_loc_30=X,c_gt_loc_31=X,c_gt_loc_32=X,c_gt_loc_33=X,c_gt_loc_34=X,c_gt_loc_35=X,c_gt_loc_36=X,c_gt_loc_37=X,c_gt_loc_38=X,c_gt_loc_39=X,c_gt_loc_4=X,c_gt_loc_40=X,c_gt_loc_41=X,c_gt_loc_42=X,c_gt_loc_43=X,c_gt_loc_44=X,c_gt_loc_45=X,c_gt_loc_46=X,c_gt_loc_47=X,c_gt_loc_48=X,c_gt_loc_5=X,c_gt_loc_6=X,c_gt_loc_7=X,c_gt_loc_8=X,c_gt_loc_9=1,c_lane_width=4,c_line_rate=44000,c_nfc=false,c_nfc_mode=IMM,c_refclk_frequency=275000,c_simplex=false,c_simplex_mode=TX,c_stream=true,c_ufc=false,flow_mode=None,interface_mode=Streaming,dataflow_config=Duplex}" *) 
(* NotValidForBitStream *)
module aurora_8b10b
   (s_axi_tx_tdata,
    s_axi_tx_tvalid,
    s_axi_tx_tready,
    m_axi_rx_tdata,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    txp,
    txn,
    gt_refclk1,
    hard_err,
    soft_err,
    lane_up,
    channel_up,
    warn_cc,
    do_cc,
    user_clk,
    sync_clk,
    gt_reset,
    reset,
    sys_reset_out,
    power_down,
    loopback,
    tx_lock,
    init_clk_in,
    tx_resetdone_out,
    rx_resetdone_out,
    link_reset_out,
    drpclk_in,
    drpaddr_in,
    drpen_in,
    drpdi_in,
    drprdy_out,
    drpdo_out,
    drpwe_in,
    drpaddr_in_lane1,
    drpen_in_lane1,
    drpdi_in_lane1,
    drprdy_out_lane1,
    drpdo_out_lane1,
    drpwe_in_lane1,
    drpaddr_in_lane2,
    drpen_in_lane2,
    drpdi_in_lane2,
    drprdy_out_lane2,
    drpdo_out_lane2,
    drpwe_in_lane2,
    drpaddr_in_lane3,
    drpen_in_lane3,
    drpdi_in_lane3,
    drprdy_out_lane3,
    drpdo_out_lane3,
    drpwe_in_lane3,
    gt_common_reset_out,
    gt0_pll0refclklost_in,
    quad1_common_lock_in,
    gt0_pll0outclk_in,
    gt0_pll1outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outrefclk_in,
    tx_out_clk,
    pll_not_locked);
  input [0:127]s_axi_tx_tdata;
  input s_axi_tx_tvalid;
  output s_axi_tx_tready;
  output [0:127]m_axi_rx_tdata;
  output m_axi_rx_tvalid;
  input [0:3]rxp;
  input [0:3]rxn;
  output [0:3]txp;
  output [0:3]txn;
  input gt_refclk1;
  output hard_err;
  output soft_err;
  output [0:3]lane_up;
  output channel_up;
  input warn_cc;
  input do_cc;
  input user_clk;
  input sync_clk;
  input gt_reset;
  input reset;
  output sys_reset_out;
  input power_down;
  input [2:0]loopback;
  output tx_lock;
  input init_clk_in;
  output tx_resetdone_out;
  output rx_resetdone_out;
  output link_reset_out;
  input drpclk_in;
  input [8:0]drpaddr_in;
  input drpen_in;
  input [15:0]drpdi_in;
  output drprdy_out;
  output [15:0]drpdo_out;
  input drpwe_in;
  input [8:0]drpaddr_in_lane1;
  input drpen_in_lane1;
  input [15:0]drpdi_in_lane1;
  output drprdy_out_lane1;
  output [15:0]drpdo_out_lane1;
  input drpwe_in_lane1;
  input [8:0]drpaddr_in_lane2;
  input drpen_in_lane2;
  input [15:0]drpdi_in_lane2;
  output drprdy_out_lane2;
  output [15:0]drpdo_out_lane2;
  input drpwe_in_lane2;
  input [8:0]drpaddr_in_lane3;
  input drpen_in_lane3;
  input [15:0]drpdi_in_lane3;
  output drprdy_out_lane3;
  output [15:0]drpdo_out_lane3;
  input drpwe_in_lane3;
  output gt_common_reset_out;
  input gt0_pll0refclklost_in;
  input quad1_common_lock_in;
  input gt0_pll0outclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outrefclk_in;
  output tx_out_clk;
  input pll_not_locked;

  wire \<const0> ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6 ;
  wire \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to ;
  wire \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2 ;
  wire \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3 ;
  wire \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4 ;
  wire \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5 ;
  wire \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6 ;
  wire \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6 ;
  wire \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to ;
  wire \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2 ;
  wire \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3 ;
  wire \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4 ;
  wire \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5 ;
  wire \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6 ;
  wire \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6 ;
  wire \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to ;
  wire \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2 ;
  wire \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3 ;
  wire \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4 ;
  wire \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5 ;
  wire \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6 ;
  wire \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6 ;
  wire \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to ;
  wire \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2 ;
  wire \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3 ;
  wire \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4 ;
  wire \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5 ;
  wire \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6 ;
  wire \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7 ;
  wire channel_up;
  wire [1:0]\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d6 ;
  wire \core_reset_logic_i/link_reset_cdc_sync/s_out_d1_cdc_to ;
  wire \core_reset_logic_i/link_reset_cdc_sync/s_out_d2 ;
  wire \core_reset_logic_i/link_reset_cdc_sync/s_out_d3 ;
  wire \core_reset_logic_i/link_reset_cdc_sync/s_out_d4 ;
  wire \core_reset_logic_i/link_reset_cdc_sync/s_out_d5 ;
  wire \core_reset_logic_i/link_reset_cdc_sync/s_out_d6 ;
  wire \core_reset_logic_i/link_reset_cdc_sync/s_out_d7 ;
  wire [1:0]\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d6 ;
  wire \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d1_cdc_to ;
  wire \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d2 ;
  wire \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d3 ;
  wire \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d4 ;
  wire \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d5 ;
  wire \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d6 ;
  wire \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d7 ;
  wire [1:0]\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d6 ;
  wire \core_reset_logic_i/tx_lock_cdc_sync/s_out_d1_cdc_to ;
  wire \core_reset_logic_i/tx_lock_cdc_sync/s_out_d2 ;
  wire \core_reset_logic_i/tx_lock_cdc_sync/s_out_d3 ;
  wire \core_reset_logic_i/tx_lock_cdc_sync/s_out_d4 ;
  wire \core_reset_logic_i/tx_lock_cdc_sync/s_out_d5 ;
  wire \core_reset_logic_i/tx_lock_cdc_sync/s_out_d6 ;
  wire \core_reset_logic_i/tx_lock_cdc_sync/s_out_d7 ;
  wire [1:0]\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d6 ;
  wire \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d1_cdc_to ;
  wire \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d2 ;
  wire \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d3 ;
  wire \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d4 ;
  wire \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d5 ;
  wire \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d6 ;
  wire \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d7 ;
  wire do_cc;
  wire [8:0]drpaddr_in;
  wire [8:0]drpaddr_in_lane1;
  wire [8:0]drpaddr_in_lane2;
  wire [8:0]drpaddr_in_lane3;
  wire drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdi_in_lane1;
  wire [15:0]drpdi_in_lane2;
  wire [15:0]drpdi_in_lane3;
  wire [15:0]drpdo_out;
  wire [15:0]drpdo_out_lane1;
  wire [15:0]drpdo_out_lane2;
  wire [15:0]drpdo_out_lane3;
  wire drpen_in;
  wire drpen_in_lane1;
  wire drpen_in_lane2;
  wire drpen_in_lane3;
  wire drprdy_out;
  wire drprdy_out_lane1;
  wire drprdy_out_lane2;
  wire drprdy_out_lane3;
  wire drpwe_in;
  wire drpwe_in_lane1;
  wire drpwe_in_lane2;
  wire drpwe_in_lane3;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll0refclklost_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt_reset;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d7 ;
  wire [1:0]\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d1_cdc_to ;
  wire [1:0]\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d2 ;
  wire [1:0]\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d3 ;
  wire [1:0]\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d4 ;
  wire [1:0]\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d5 ;
  wire [1:0]\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d6 ;
  wire \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d1_cdc_to ;
  wire \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d2 ;
  wire \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d3 ;
  wire \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d4 ;
  wire \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d5 ;
  wire \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d6 ;
  wire \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d7 ;
  wire hard_err;
  wire init_clk_in;
  wire [0:3]lane_up;
  wire link_reset_out;
  wire [2:0]loopback;
  wire [0:127]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire pll_not_locked;
  wire power_down;
  wire quad1_common_lock_in;
  wire reset;
  wire rx_resetdone_out;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [0:127]s_axi_tx_tdata;
  wire s_axi_tx_tready;
  wire s_axi_tx_tvalid;
  wire soft_err;
  wire sync_clk;
  wire sys_reset_out;
  wire tx_lock;
  wire tx_out_clk;
  wire tx_resetdone_out;
  wire [0:3]txn;
  wire [0:3]txp;
  wire user_clk;

  assign gt_common_reset_out = \<const0> ;
GND GND
       (.G(\<const0> ));
aurora_8b10baurora_8b10b_core inst
       (.CHANNEL_UP(channel_up),
        .O1(\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d2 ),
        .O10(\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d5 ),
        .O100(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d5 ),
        .O101(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d6 ),
        .O102(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O103(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2 ),
        .O104(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3 ),
        .O105(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4 ),
        .O106(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5 ),
        .O107(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6 ),
        .O108(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O109(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d2 ),
        .O11(\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d6 ),
        .O110(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d3 ),
        .O111(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d4 ),
        .O112(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d5 ),
        .O113(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d6 ),
        .O114(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O115(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d2 ),
        .O116(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d3 ),
        .O117(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d4 ),
        .O118(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d5 ),
        .O119(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d6 ),
        .O12(\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O120(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O121(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2 ),
        .O122(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3 ),
        .O123(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4 ),
        .O124(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5 ),
        .O125(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6 ),
        .O126(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O127(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d2 ),
        .O128(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d3 ),
        .O129(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d4 ),
        .O13(\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d2 ),
        .O130(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d5 ),
        .O131(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d6 ),
        .O132(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O133(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d2 ),
        .O134(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d3 ),
        .O135(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d4 ),
        .O136(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d5 ),
        .O137(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d6 ),
        .O138(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O139(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d2 ),
        .O14(\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d3 ),
        .O140(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d3 ),
        .O141(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d4 ),
        .O142(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d5 ),
        .O143(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d6 ),
        .O144(drprdy_out),
        .O145(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O146(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2 ),
        .O147(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3 ),
        .O148(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4 ),
        .O149(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5 ),
        .O15(\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d4 ),
        .O150(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6 ),
        .O151(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O152(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2 ),
        .O153(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3 ),
        .O154(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4 ),
        .O155(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5 ),
        .O156(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6 ),
        .O157(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O158(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2 ),
        .O159(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3 ),
        .O16(\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d5 ),
        .O160(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4 ),
        .O161(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5 ),
        .O162(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6 ),
        .O163(drprdy_out_lane1),
        .O164(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O165(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2 ),
        .O166(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3 ),
        .O167(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4 ),
        .O168(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5 ),
        .O169(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6 ),
        .O17(\core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d6 ),
        .O170(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O171(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2 ),
        .O172(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3 ),
        .O173(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4 ),
        .O174(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5 ),
        .O175(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6 ),
        .O176(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O177(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2 ),
        .O178(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3 ),
        .O179(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4 ),
        .O18(\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O180(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5 ),
        .O181(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6 ),
        .O182(drprdy_out_lane2),
        .O183(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O184(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2 ),
        .O185(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3 ),
        .O186(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4 ),
        .O187(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5 ),
        .O188(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6 ),
        .O189(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O19(\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d2 ),
        .O190(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2 ),
        .O191(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3 ),
        .O192(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4 ),
        .O193(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5 ),
        .O194(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6 ),
        .O195(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O196(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2 ),
        .O197(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3 ),
        .O198(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4 ),
        .O199(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5 ),
        .O2(\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d3 ),
        .O20(\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d3 ),
        .O200(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6 ),
        .O201(drprdy_out_lane3),
        .O202(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O203(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2 ),
        .O204(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3 ),
        .O205(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4 ),
        .O206(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5 ),
        .O207(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6 ),
        .O208(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O209(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2 ),
        .O21(\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d4 ),
        .O210(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3 ),
        .O211(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4 ),
        .O212(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5 ),
        .O213(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6 ),
        .O214(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O215(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2 ),
        .O216(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3 ),
        .O217(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4 ),
        .O218(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5 ),
        .O219(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6 ),
        .O22(\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d5 ),
        .O220(sys_reset_out),
        .O23(\core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d6 ),
        .O24(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O25(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2 ),
        .O26(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3 ),
        .O27(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4 ),
        .O28(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5 ),
        .O29(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6 ),
        .O3(\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d4 ),
        .O30(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O31(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2 ),
        .O32(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3 ),
        .O33(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4 ),
        .O34(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5 ),
        .O35(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6 ),
        .O36(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O37(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2 ),
        .O38(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3 ),
        .O39(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4 ),
        .O4(\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d5 ),
        .O40(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5 ),
        .O41(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6 ),
        .O42(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O43(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2 ),
        .O44(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3 ),
        .O45(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4 ),
        .O46(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5 ),
        .O47(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6 ),
        .O48(\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O49(\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d2 ),
        .O5(\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d6 ),
        .O50(\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d3 ),
        .O51(\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d4 ),
        .O52(\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d5 ),
        .O53(\gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d6 ),
        .O54(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O55(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d2 ),
        .O56(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d3 ),
        .O57(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d4 ),
        .O58(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d5 ),
        .O59(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d6 ),
        .O6(\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O60(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O61(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2 ),
        .O62(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3 ),
        .O63(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4 ),
        .O64(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5 ),
        .O65(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6 ),
        .O66(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O67(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d2 ),
        .O68(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d3 ),
        .O69(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d4 ),
        .O7(\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d2 ),
        .O70(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d5 ),
        .O71(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d6 ),
        .O72(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O73(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d2 ),
        .O74(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d3 ),
        .O75(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d4 ),
        .O76(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d5 ),
        .O77(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d6 ),
        .O78(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O79(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2 ),
        .O8(\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d3 ),
        .O80(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3 ),
        .O81(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4 ),
        .O82(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5 ),
        .O83(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6 ),
        .O84(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O85(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d2 ),
        .O86(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d3 ),
        .O87(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d4 ),
        .O88(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d5 ),
        .O89(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d6 ),
        .O9(\core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d4 ),
        .O90(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O91(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d2 ),
        .O92(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d3 ),
        .O93(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d4 ),
        .O94(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d5 ),
        .O95(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d6 ),
        .O96(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .O97(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d2 ),
        .O98(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d3 ),
        .O99(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d4 ),
        .do_cc(do_cc),
        .drpaddr_in(drpaddr_in),
        .drpaddr_in_lane1(drpaddr_in_lane1),
        .drpaddr_in_lane2(drpaddr_in_lane2),
        .drpaddr_in_lane3(drpaddr_in_lane3),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdi_in_lane1(drpdi_in_lane1),
        .drpdi_in_lane2(drpdi_in_lane2),
        .drpdi_in_lane3(drpdi_in_lane3),
        .drpdo_out(drpdo_out),
        .drpdo_out_lane1(drpdo_out_lane1),
        .drpdo_out_lane2(drpdo_out_lane2),
        .drpdo_out_lane3(drpdo_out_lane3),
        .drpen_in(drpen_in),
        .drpen_in_lane1(drpen_in_lane1),
        .drpen_in_lane2(drpen_in_lane2),
        .drpen_in_lane3(drpen_in_lane3),
        .drpwe_in(drpwe_in),
        .drpwe_in_lane1(drpwe_in_lane1),
        .drpwe_in_lane2(drpwe_in_lane2),
        .drpwe_in_lane3(drpwe_in_lane3),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll0refclklost_in(gt0_pll0refclklost_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt_reset(gt_reset),
        .hard_err(hard_err),
        .init_clk_in(init_clk_in),
        .lane_up(lane_up),
        .link_reset_out(link_reset_out),
        .loopback(loopback),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .out(\core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d1_cdc_to ),
        .pll_not_locked(pll_not_locked),
        .power_down(power_down),
        .quad1_common_lock_in(quad1_common_lock_in),
        .reset(reset),
        .rx_resetdone_out(rx_resetdone_out),
        .rxn(rxn),
        .rxp(rxp),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .s_axi_tx_tready(s_axi_tx_tready),
        .s_axi_tx_tvalid(s_axi_tx_tvalid),
        .s_out_d1_cdc_to(\core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_0(\core_reset_logic_i/link_reset_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_105(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_112(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_119(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_126(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_133(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_14(\core_reset_logic_i/tx_lock_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_140(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_147(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_154(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_161(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_168(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_175(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_182(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_189(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_196(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_203(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_21(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_210(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_217(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_224(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_231(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_238(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_28(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_35(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_42(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_49(\gt_wrapper_i/gtrxreset_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_56(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_63(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_7(\core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_70(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_77(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_84(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_91(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d1_cdc_to_98(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d1_cdc_to ),
        .s_out_d2(\core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d2 ),
        .s_out_d2_1(\core_reset_logic_i/link_reset_cdc_sync/s_out_d2 ),
        .s_out_d2_106(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d2 ),
        .s_out_d2_113(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d2 ),
        .s_out_d2_120(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d2 ),
        .s_out_d2_127(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d2 ),
        .s_out_d2_134(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d2 ),
        .s_out_d2_141(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d2 ),
        .s_out_d2_148(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d2 ),
        .s_out_d2_15(\core_reset_logic_i/tx_lock_cdc_sync/s_out_d2 ),
        .s_out_d2_155(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d2 ),
        .s_out_d2_162(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2 ),
        .s_out_d2_169(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2 ),
        .s_out_d2_176(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2 ),
        .s_out_d2_183(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2 ),
        .s_out_d2_190(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2 ),
        .s_out_d2_197(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2 ),
        .s_out_d2_204(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2 ),
        .s_out_d2_211(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2 ),
        .s_out_d2_218(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2 ),
        .s_out_d2_22(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2 ),
        .s_out_d2_225(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2 ),
        .s_out_d2_232(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2 ),
        .s_out_d2_239(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2 ),
        .s_out_d2_29(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2 ),
        .s_out_d2_36(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2 ),
        .s_out_d2_43(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2 ),
        .s_out_d2_50(\gt_wrapper_i/gtrxreset_cdc_sync/s_out_d2 ),
        .s_out_d2_57(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d2 ),
        .s_out_d2_64(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d2 ),
        .s_out_d2_71(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d2 ),
        .s_out_d2_78(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d2 ),
        .s_out_d2_8(\core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d2 ),
        .s_out_d2_85(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d2 ),
        .s_out_d2_92(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d2 ),
        .s_out_d2_99(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d2 ),
        .s_out_d3(\core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d3 ),
        .s_out_d3_100(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d3 ),
        .s_out_d3_107(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d3 ),
        .s_out_d3_114(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d3 ),
        .s_out_d3_121(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d3 ),
        .s_out_d3_128(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d3 ),
        .s_out_d3_135(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d3 ),
        .s_out_d3_142(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d3 ),
        .s_out_d3_149(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d3 ),
        .s_out_d3_156(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d3 ),
        .s_out_d3_16(\core_reset_logic_i/tx_lock_cdc_sync/s_out_d3 ),
        .s_out_d3_163(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3 ),
        .s_out_d3_170(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3 ),
        .s_out_d3_177(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3 ),
        .s_out_d3_184(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3 ),
        .s_out_d3_191(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3 ),
        .s_out_d3_198(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3 ),
        .s_out_d3_2(\core_reset_logic_i/link_reset_cdc_sync/s_out_d3 ),
        .s_out_d3_205(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3 ),
        .s_out_d3_212(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3 ),
        .s_out_d3_219(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3 ),
        .s_out_d3_226(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3 ),
        .s_out_d3_23(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3 ),
        .s_out_d3_233(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3 ),
        .s_out_d3_240(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3 ),
        .s_out_d3_30(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3 ),
        .s_out_d3_37(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3 ),
        .s_out_d3_44(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3 ),
        .s_out_d3_51(\gt_wrapper_i/gtrxreset_cdc_sync/s_out_d3 ),
        .s_out_d3_58(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d3 ),
        .s_out_d3_65(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d3 ),
        .s_out_d3_72(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d3 ),
        .s_out_d3_79(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d3 ),
        .s_out_d3_86(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d3 ),
        .s_out_d3_9(\core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d3 ),
        .s_out_d3_93(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d3 ),
        .s_out_d4(\core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d4 ),
        .s_out_d4_10(\core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d4 ),
        .s_out_d4_101(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d4 ),
        .s_out_d4_108(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d4 ),
        .s_out_d4_115(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d4 ),
        .s_out_d4_122(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d4 ),
        .s_out_d4_129(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d4 ),
        .s_out_d4_136(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d4 ),
        .s_out_d4_143(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d4 ),
        .s_out_d4_150(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d4 ),
        .s_out_d4_157(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d4 ),
        .s_out_d4_164(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4 ),
        .s_out_d4_17(\core_reset_logic_i/tx_lock_cdc_sync/s_out_d4 ),
        .s_out_d4_171(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4 ),
        .s_out_d4_178(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4 ),
        .s_out_d4_185(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4 ),
        .s_out_d4_192(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4 ),
        .s_out_d4_199(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4 ),
        .s_out_d4_206(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4 ),
        .s_out_d4_213(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4 ),
        .s_out_d4_220(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4 ),
        .s_out_d4_227(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4 ),
        .s_out_d4_234(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4 ),
        .s_out_d4_24(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4 ),
        .s_out_d4_241(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4 ),
        .s_out_d4_3(\core_reset_logic_i/link_reset_cdc_sync/s_out_d4 ),
        .s_out_d4_31(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4 ),
        .s_out_d4_38(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4 ),
        .s_out_d4_45(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4 ),
        .s_out_d4_52(\gt_wrapper_i/gtrxreset_cdc_sync/s_out_d4 ),
        .s_out_d4_59(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d4 ),
        .s_out_d4_66(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d4 ),
        .s_out_d4_73(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d4 ),
        .s_out_d4_80(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d4 ),
        .s_out_d4_87(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d4 ),
        .s_out_d4_94(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d4 ),
        .s_out_d5(\core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d5 ),
        .s_out_d5_102(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d5 ),
        .s_out_d5_109(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d5 ),
        .s_out_d5_11(\core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d5 ),
        .s_out_d5_116(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d5 ),
        .s_out_d5_123(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d5 ),
        .s_out_d5_130(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d5 ),
        .s_out_d5_137(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d5 ),
        .s_out_d5_144(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d5 ),
        .s_out_d5_151(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d5 ),
        .s_out_d5_158(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d5 ),
        .s_out_d5_165(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5 ),
        .s_out_d5_172(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5 ),
        .s_out_d5_179(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5 ),
        .s_out_d5_18(\core_reset_logic_i/tx_lock_cdc_sync/s_out_d5 ),
        .s_out_d5_186(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5 ),
        .s_out_d5_193(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5 ),
        .s_out_d5_200(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5 ),
        .s_out_d5_207(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5 ),
        .s_out_d5_214(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5 ),
        .s_out_d5_221(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5 ),
        .s_out_d5_228(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5 ),
        .s_out_d5_235(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5 ),
        .s_out_d5_242(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5 ),
        .s_out_d5_25(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5 ),
        .s_out_d5_32(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5 ),
        .s_out_d5_39(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5 ),
        .s_out_d5_4(\core_reset_logic_i/link_reset_cdc_sync/s_out_d5 ),
        .s_out_d5_46(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5 ),
        .s_out_d5_53(\gt_wrapper_i/gtrxreset_cdc_sync/s_out_d5 ),
        .s_out_d5_60(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d5 ),
        .s_out_d5_67(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d5 ),
        .s_out_d5_74(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d5 ),
        .s_out_d5_81(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d5 ),
        .s_out_d5_88(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d5 ),
        .s_out_d5_95(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d5 ),
        .s_out_d6(\core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d6 ),
        .s_out_d6_103(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d6 ),
        .s_out_d6_110(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d6 ),
        .s_out_d6_117(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d6 ),
        .s_out_d6_12(\core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d6 ),
        .s_out_d6_124(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d6 ),
        .s_out_d6_131(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d6 ),
        .s_out_d6_138(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d6 ),
        .s_out_d6_145(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d6 ),
        .s_out_d6_152(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d6 ),
        .s_out_d6_159(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d6 ),
        .s_out_d6_166(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6 ),
        .s_out_d6_173(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6 ),
        .s_out_d6_180(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6 ),
        .s_out_d6_187(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6 ),
        .s_out_d6_19(\core_reset_logic_i/tx_lock_cdc_sync/s_out_d6 ),
        .s_out_d6_194(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6 ),
        .s_out_d6_201(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6 ),
        .s_out_d6_208(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6 ),
        .s_out_d6_215(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6 ),
        .s_out_d6_222(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6 ),
        .s_out_d6_229(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6 ),
        .s_out_d6_236(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6 ),
        .s_out_d6_243(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6 ),
        .s_out_d6_26(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6 ),
        .s_out_d6_33(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6 ),
        .s_out_d6_40(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6 ),
        .s_out_d6_47(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6 ),
        .s_out_d6_5(\core_reset_logic_i/link_reset_cdc_sync/s_out_d6 ),
        .s_out_d6_54(\gt_wrapper_i/gtrxreset_cdc_sync/s_out_d6 ),
        .s_out_d6_61(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d6 ),
        .s_out_d6_68(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d6 ),
        .s_out_d6_75(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d6 ),
        .s_out_d6_82(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d6 ),
        .s_out_d6_89(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d6 ),
        .s_out_d6_96(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d6 ),
        .s_out_d7(\core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d7 ),
        .s_out_d7_104(\gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d7 ),
        .s_out_d7_111(\gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d7 ),
        .s_out_d7_118(\gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d7 ),
        .s_out_d7_125(\gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d7 ),
        .s_out_d7_13(\core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d7 ),
        .s_out_d7_132(\gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d7 ),
        .s_out_d7_139(\gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d7 ),
        .s_out_d7_146(\gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d7 ),
        .s_out_d7_153(\gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d7 ),
        .s_out_d7_160(\gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d7 ),
        .s_out_d7_167(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7 ),
        .s_out_d7_174(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7 ),
        .s_out_d7_181(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7 ),
        .s_out_d7_188(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7 ),
        .s_out_d7_195(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7 ),
        .s_out_d7_20(\core_reset_logic_i/tx_lock_cdc_sync/s_out_d7 ),
        .s_out_d7_202(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7 ),
        .s_out_d7_209(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7 ),
        .s_out_d7_216(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7 ),
        .s_out_d7_223(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7 ),
        .s_out_d7_230(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7 ),
        .s_out_d7_237(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7 ),
        .s_out_d7_244(\gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7 ),
        .s_out_d7_27(\aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7 ),
        .s_out_d7_34(\aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7 ),
        .s_out_d7_41(\aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7 ),
        .s_out_d7_48(\aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7 ),
        .s_out_d7_55(\gt_wrapper_i/gtrxreset_cdc_sync/s_out_d7 ),
        .s_out_d7_6(\core_reset_logic_i/link_reset_cdc_sync/s_out_d7 ),
        .s_out_d7_62(\gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d7 ),
        .s_out_d7_69(\gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d7 ),
        .s_out_d7_76(\gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d7 ),
        .s_out_d7_83(\gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d7 ),
        .s_out_d7_90(\gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d7 ),
        .s_out_d7_97(\gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d7 ),
        .soft_err(soft_err),
        .sync_clk(sync_clk),
        .tx_lock(tx_lock),
        .tx_out_clk(tx_out_clk),
        .tx_resetdone_out(tx_resetdone_out),
        .txn(txn),
        .txp(txp),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_AURORA_LANE_4BYTE" *) 
module aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE
   (LANE_UP,
    ready_r,
    s_out_d1_cdc_to_21,
    s_out_d2_22,
    s_out_d3_23,
    s_out_d4_24,
    s_out_d5_25,
    s_out_d6_26,
    s_out_d7_27,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O1,
    consecutive_commas_r,
    TXCHARISK,
    got_v_i,
    link_reset_lane0_i,
    O2,
    first_v_received_r,
    O3,
    gen_cc_r,
    O4,
    O5,
    m_axi_rx_tvalid,
    O6,
    Q,
    D,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    HARD_ERR,
    O18,
    O19,
    TXDATA,
    m_axi_rx_tdata,
    O20,
    O21,
    RESET_LANES,
    user_clk,
    gen_scp_i,
    GEN_A,
    hard_err_gt0,
    init_clk_in,
    I1,
    I2,
    I3,
    gen_cc_i,
    I4,
    I5,
    I6,
    infinite_frame_started_r,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    RXDATA,
    RXCHARISK,
    I14,
    GEN_V,
    GEN_R,
    GEN_K,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    s_axi_tx_tdata);
  output [0:0]LANE_UP;
  output ready_r;
  output s_out_d1_cdc_to_21;
  output s_out_d2_22;
  output s_out_d3_23;
  output s_out_d4_24;
  output s_out_d5_25;
  output s_out_d6_26;
  output s_out_d7_27;
  output [1:0]O24;
  output [1:0]O25;
  output [1:0]O26;
  output [1:0]O27;
  output [1:0]O28;
  output [1:0]O29;
  output O1;
  output consecutive_commas_r;
  output [3:0]TXCHARISK;
  output [0:0]got_v_i;
  output link_reset_lane0_i;
  output O2;
  output first_v_received_r;
  output O3;
  output gen_cc_r;
  output O4;
  output O5;
  output m_axi_rx_tvalid;
  output O6;
  output [3:0]Q;
  output [2:0]D;
  output [1:0]O7;
  output [1:0]O8;
  output [1:0]O9;
  output [2:0]O10;
  output [1:0]O11;
  output [1:0]O12;
  output [1:0]O13;
  output [2:0]O14;
  output [1:0]O15;
  output [1:0]O16;
  output [1:0]O17;
  output [0:0]HARD_ERR;
  output [7:0]O18;
  output [0:0]O19;
  output [31:0]TXDATA;
  output [31:0]m_axi_rx_tdata;
  output [1:0]O20;
  output [1:0]O21;
  input [0:0]RESET_LANES;
  input user_clk;
  input gen_scp_i;
  input [0:0]GEN_A;
  input hard_err_gt0;
  input init_clk_in;
  input I1;
  input I2;
  input I3;
  input gen_cc_i;
  input I4;
  input I5;
  input I6;
  input infinite_frame_started_r;
  input [0:0]I7;
  input [8:0]I8;
  input [8:0]I9;
  input [8:0]I10;
  input I11;
  input I12;
  input I13;
  input [31:0]RXDATA;
  input [3:0]RXCHARISK;
  input [3:0]I14;
  input [2:0]GEN_V;
  input [3:0]GEN_R;
  input [3:0]GEN_K;
  input [7:0]I15;
  input [7:0]I16;
  input [7:0]I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input [31:0]s_axi_tx_tdata;

  wire [2:0]D;
  wire [0:0]GEN_A;
  wire [3:0]GEN_K;
  wire [3:0]GEN_R;
  wire GEN_SP;
  wire [2:0]GEN_V;
  wire [0:0]HARD_ERR;
  wire I1;
  wire [8:0]I10;
  wire I11;
  wire I12;
  wire I13;
  wire [3:0]I14;
  wire [7:0]I15;
  wire [7:0]I16;
  wire [7:0]I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [8:0]I8;
  wire [8:0]I9;
  wire [0:0]LANE_UP;
  wire O1;
  wire [2:0]O10;
  wire [1:0]O11;
  wire [1:0]O12;
  wire [1:0]O13;
  wire [2:0]O14;
  wire [1:0]O15;
  wire [1:0]O16;
  wire [1:0]O17;
  wire [7:0]O18;
  wire [0:0]O19;
  wire O2;
  wire [1:0]O20;
  wire [1:0]O21;
  wire [1:0]O24;
  wire [1:0]O25;
  wire [1:0]O26;
  wire [1:0]O27;
  wire [1:0]O28;
  wire [1:0]O29;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [1:0]O7;
  wire [1:0]O8;
  wire [1:0]O9;
  wire [3:0]Q;
  wire [0:0]RESET_LANES;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire RX_NEG;
  wire [3:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire consecutive_commas_r;
  wire counter3_r0;
  wire counter4_r0;
  wire enable_err_detect_i;
  wire first_v_received_r;
  wire gen_cc_i;
  wire gen_cc_r;
  wire gen_scp_i;
  wire gen_spa_i;
  wire gen_spa_r;
  wire [0:0]got_v_i;
  wire hard_err_gt0;
  wire infinite_frame_started_r;
  wire init_clk_in;
  wire link_reset_lane0_i;
  wire [31:0]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire n_8_aurora_8b10b_lane_init_sm_4byte_i;
  wire ready_r;
  wire ready_r0;
  wire rx_cc_i;
  wire [31:0]s_axi_tx_tdata;
  wire s_out_d1_cdc_to_21;
  wire s_out_d2_22;
  wire s_out_d3_23;
  wire s_out_d4_24;
  wire s_out_d5_25;
  wire s_out_d6_26;
  wire s_out_d7_27;
  wire user_clk;

aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_53 aurora_8b10b_err_detect_4byte_i
       (.HARD_ERR(HARD_ERR),
        .I1(n_8_aurora_8b10b_lane_init_sm_4byte_i),
        .I18(I18),
        .I19(I19),
        .I20(I20),
        .I21(I21),
        .O21(O21),
        .RESET_LANES(RESET_LANES),
        .enable_err_detect_i(enable_err_detect_i),
        .hard_err_gt0(hard_err_gt0),
        .ready_r0(ready_r0),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_hotplug_54 aurora_8b10b_hotplug_i
       (.O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .RESET_LANES(RESET_LANES),
        .init_clk_in(init_clk_in),
        .link_reset_lane0_i(link_reset_lane0_i),
        .rx_cc_i(rx_cc_i),
        .s_out_d1_cdc_to_21(s_out_d1_cdc_to_21),
        .s_out_d2_22(s_out_d2_22),
        .s_out_d3_23(s_out_d3_23),
        .s_out_d4_24(s_out_d4_24),
        .s_out_d5_25(s_out_d5_25),
        .s_out_d6_26(s_out_d6_26),
        .s_out_d7_27(s_out_d7_27),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_55 aurora_8b10b_lane_init_sm_4byte_i
       (.GEN_SP(GEN_SP),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .LANE_UP(LANE_UP),
        .O1(ready_r),
        .O2(O1),
        .O3(O2),
        .O4(n_8_aurora_8b10b_lane_init_sm_4byte_i),
        .RESET_LANES(RESET_LANES),
        .RX_NEG(RX_NEG),
        .consecutive_commas_r(consecutive_commas_r),
        .counter3_r0(counter3_r0),
        .counter4_r0(counter4_r0),
        .enable_err_detect_i(enable_err_detect_i),
        .gen_spa_i(gen_spa_i),
        .gen_spa_r(gen_spa_r),
        .ready_r0(ready_r0),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_56 aurora_8b10b_sym_dec_4byte_i
       (.I1(I1),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I2(I2),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .LANE_UP(LANE_UP),
        .O1(O4),
        .O18(O18),
        .O19(O19),
        .O2(O5),
        .O20(O20),
        .O6(O6),
        .Q(Q),
        .RXCHARISK(RXCHARISK),
        .RXDATA(RXDATA),
        .RX_NEG(RX_NEG),
        .counter3_r0(counter3_r0),
        .counter4_r0(counter4_r0),
        .first_v_received_r(first_v_received_r),
        .gen_spa_i(gen_spa_i),
        .got_v_i(got_v_i),
        .infinite_frame_started_r(infinite_frame_started_r),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .ready_r(ready_r),
        .rx_cc_i(rx_cc_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_57 aurora_8b10b_sym_gen_4byte_i
       (.D(D),
        .GEN_A(GEN_A),
        .GEN_K(GEN_K),
        .GEN_R(GEN_R),
        .GEN_SP(GEN_SP),
        .GEN_V(GEN_V),
        .I10(I10),
        .I3(I3),
        .I4(I4),
        .I8(I8),
        .I9(I9),
        .O1(O3),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O2(gen_cc_r),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .TXCHARISK(TXCHARISK),
        .TXDATA(TXDATA),
        .gen_cc_i(gen_cc_i),
        .gen_scp_i(gen_scp_i),
        .gen_spa_i(gen_spa_i),
        .gen_spa_r(gen_spa_r),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_AURORA_LANE_4BYTE" *) 
module aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_0
   (D,
    ready_r,
    s_out_d1_cdc_to_28,
    s_out_d2_29,
    s_out_d3_30,
    s_out_d4_31,
    s_out_d5_32,
    s_out_d6_33,
    s_out_d7_34,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O1,
    consecutive_commas_r,
    TXCHARISK,
    O2,
    first_v_received_r,
    O3,
    O4,
    link_reset_out,
    Q,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    all_lanes_v_c,
    good_as_r0,
    TXDATA,
    m_axi_rx_tdata,
    O11,
    reset_lanes_i,
    user_clk,
    gen_a_i,
    I1,
    hard_err_gt0,
    init_clk_in,
    I2,
    I3,
    I4,
    I5,
    link_reset_lane2_i,
    link_reset_lane0_i,
    link_reset_lane3_i,
    got_a_i,
    I6,
    I7,
    I8,
    O20,
    I9,
    start_rx_i,
    infinite_frame_started_r,
    gen_cc_r,
    I10,
    I11,
    I12,
    I13,
    RXDATA,
    RXCHARISK,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    s_axi_tx_tdata);
  output [0:0]D;
  output ready_r;
  output s_out_d1_cdc_to_28;
  output s_out_d2_29;
  output s_out_d3_30;
  output s_out_d4_31;
  output s_out_d5_32;
  output s_out_d6_33;
  output s_out_d7_34;
  output [1:0]O30;
  output [1:0]O31;
  output [1:0]O32;
  output [1:0]O33;
  output [1:0]O34;
  output [1:0]O35;
  output O1;
  output consecutive_commas_r;
  output [2:0]TXCHARISK;
  output O2;
  output first_v_received_r;
  output O3;
  output O4;
  output link_reset_out;
  output [3:0]Q;
  output O5;
  output [0:0]O6;
  output [8:0]O7;
  output [0:0]O8;
  output [7:0]O9;
  output [0:0]O10;
  output all_lanes_v_c;
  output good_as_r0;
  output [31:0]TXDATA;
  output [31:0]m_axi_rx_tdata;
  output [1:0]O11;
  input [0:0]reset_lanes_i;
  input user_clk;
  input [0:0]gen_a_i;
  input [2:0]I1;
  input hard_err_gt0;
  input init_clk_in;
  input I2;
  input I3;
  input I4;
  input I5;
  input link_reset_lane2_i;
  input link_reset_lane0_i;
  input link_reset_lane3_i;
  input [7:0]got_a_i;
  input I6;
  input I7;
  input I8;
  input [0:0]O20;
  input I9;
  input start_rx_i;
  input infinite_frame_started_r;
  input gen_cc_r;
  input I10;
  input I11;
  input I12;
  input I13;
  input [31:0]RXDATA;
  input [3:0]RXCHARISK;
  input [3:0]I14;
  input [2:0]I15;
  input [3:0]I16;
  input [3:0]I17;
  input [2:0]I18;
  input [1:0]I19;
  input [1:0]I20;
  input [1:0]I21;
  input [7:0]I22;
  input [7:0]I23;
  input [7:0]I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input [31:0]s_axi_tx_tdata;

  wire [0:0]D;
  wire GEN_SP;
  wire [2:0]I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire [3:0]I14;
  wire [2:0]I15;
  wire [3:0]I16;
  wire [3:0]I17;
  wire [2:0]I18;
  wire [1:0]I19;
  wire I2;
  wire [1:0]I20;
  wire [1:0]I21;
  wire [7:0]I22;
  wire [7:0]I23;
  wire [7:0]I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [0:0]O10;
  wire [1:0]O11;
  wire O2;
  wire [0:0]O20;
  wire O3;
  wire [1:0]O30;
  wire [1:0]O31;
  wire [1:0]O32;
  wire [1:0]O33;
  wire [1:0]O34;
  wire [1:0]O35;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire [8:0]O7;
  wire [0:0]O8;
  wire [7:0]O9;
  wire [3:0]Q;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire RX_NEG;
  wire [2:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire all_lanes_v_c;
  wire consecutive_commas_r;
  wire counter3_r0;
  wire counter4_r0;
  wire enable_err_detect_i;
  wire first_v_received_r;
  wire [0:0]gen_a_i;
  wire gen_cc_r;
  wire gen_spa_i;
  wire gen_spa_r;
  wire good_as_r0;
  wire [7:0]got_a_i;
  wire hard_err_gt0;
  wire infinite_frame_started_r;
  wire init_clk_in;
  wire link_reset_lane0_i;
  wire link_reset_lane2_i;
  wire link_reset_lane3_i;
  wire link_reset_out;
  wire [31:0]m_axi_rx_tdata;
  wire n_8_aurora_8b10b_lane_init_sm_4byte_i;
  wire ready_r;
  wire ready_r0;
  wire [0:0]reset_lanes_i;
  wire rx_cc_i;
  wire [31:0]s_axi_tx_tdata;
  wire s_out_d1_cdc_to_28;
  wire s_out_d2_29;
  wire s_out_d3_30;
  wire s_out_d4_31;
  wire s_out_d5_32;
  wire s_out_d6_33;
  wire s_out_d7_34;
  wire start_rx_i;
  wire user_clk;

aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_47 aurora_8b10b_err_detect_4byte_i
       (.I1(n_8_aurora_8b10b_lane_init_sm_4byte_i),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .O11(O11),
        .O8(O8),
        .enable_err_detect_i(enable_err_detect_i),
        .hard_err_gt0(hard_err_gt0),
        .ready_r0(ready_r0),
        .reset_lanes_i(reset_lanes_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_hotplug_48 aurora_8b10b_hotplug_i
       (.O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .init_clk_in(init_clk_in),
        .link_reset_lane0_i(link_reset_lane0_i),
        .link_reset_lane2_i(link_reset_lane2_i),
        .link_reset_lane3_i(link_reset_lane3_i),
        .link_reset_out(link_reset_out),
        .reset_lanes_i(reset_lanes_i),
        .rx_cc_i(rx_cc_i),
        .s_out_d1_cdc_to_28(s_out_d1_cdc_to_28),
        .s_out_d2_29(s_out_d2_29),
        .s_out_d3_30(s_out_d3_30),
        .s_out_d4_31(s_out_d4_31),
        .s_out_d5_32(s_out_d5_32),
        .s_out_d6_33(s_out_d6_33),
        .s_out_d7_34(s_out_d7_34),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_49 aurora_8b10b_lane_init_sm_4byte_i
       (.D(D),
        .GEN_SP(GEN_SP),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .O1(ready_r),
        .O2(O1),
        .O3(O2),
        .O4(n_8_aurora_8b10b_lane_init_sm_4byte_i),
        .RX_NEG(RX_NEG),
        .consecutive_commas_r(consecutive_commas_r),
        .counter3_r0(counter3_r0),
        .counter4_r0(counter4_r0),
        .enable_err_detect_i(enable_err_detect_i),
        .gen_spa_i(gen_spa_i),
        .gen_spa_r(gen_spa_r),
        .ready_r0(ready_r0),
        .reset_lanes_i(reset_lanes_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_50 aurora_8b10b_sym_dec_4byte_i
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O3),
        .O10(O10),
        .O2(O4),
        .O20(O20),
        .O5(O5),
        .O6(O6),
        .O9(O9),
        .Q(Q),
        .RXCHARISK(RXCHARISK),
        .RXDATA(RXDATA),
        .RX_NEG(RX_NEG),
        .all_lanes_v_c(all_lanes_v_c),
        .counter3_r0(counter3_r0),
        .counter4_r0(counter4_r0),
        .first_v_received_r(first_v_received_r),
        .gen_spa_i(gen_spa_i),
        .good_as_r0(good_as_r0),
        .got_a_i(got_a_i),
        .infinite_frame_started_r(infinite_frame_started_r),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .ready_r(ready_r),
        .rx_cc_i(rx_cc_i),
        .start_rx_i(start_rx_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_51 aurora_8b10b_sym_gen_4byte_i
       (.GEN_SP(GEN_SP),
        .I10(I10),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I20(I20),
        .I21(I21),
        .O7(O7),
        .TXCHARISK(TXCHARISK),
        .TXDATA(TXDATA),
        .gen_a_i(gen_a_i),
        .gen_cc_r(gen_cc_r),
        .gen_spa_i(gen_spa_i),
        .gen_spa_r(gen_spa_r),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_AURORA_LANE_4BYTE" *) 
module aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_1
   (D,
    ready_r,
    s_out_d1_cdc_to_35,
    s_out_d2_36,
    s_out_d3_37,
    s_out_d4_38,
    s_out_d5_39,
    s_out_d6_40,
    s_out_d7_41,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O1,
    consecutive_commas_r,
    TXCHARISK,
    I1,
    link_reset_lane2_i,
    O2,
    first_v_received_r,
    O3,
    O4,
    O5,
    O6,
    Q,
    O7,
    O8,
    O9,
    TXDATA,
    m_axi_rx_tdata,
    O10,
    O11,
    reset_lanes_i,
    user_clk,
    gen_a_i,
    hard_err_gt0,
    init_clk_in,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    gen_cc_r,
    I8,
    I9,
    I10,
    I11,
    RXDATA,
    RXCHARISK,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    s_axi_tx_tdata);
  output [0:0]D;
  output ready_r;
  output s_out_d1_cdc_to_35;
  output s_out_d2_36;
  output s_out_d3_37;
  output s_out_d4_38;
  output s_out_d5_39;
  output s_out_d6_40;
  output s_out_d7_41;
  output [1:0]O36;
  output [1:0]O37;
  output [1:0]O38;
  output [1:0]O39;
  output [1:0]O40;
  output [1:0]O41;
  output O1;
  output consecutive_commas_r;
  output [2:0]TXCHARISK;
  output [0:0]I1;
  output link_reset_lane2_i;
  output O2;
  output first_v_received_r;
  output O3;
  output O4;
  output O5;
  output O6;
  output [8:0]Q;
  output [0:0]O7;
  output [7:0]O8;
  output [0:0]O9;
  output [31:0]TXDATA;
  output [31:0]m_axi_rx_tdata;
  output [3:0]O10;
  output [1:0]O11;
  input [0:0]reset_lanes_i;
  input user_clk;
  input [0:0]gen_a_i;
  input hard_err_gt0;
  input init_clk_in;
  input I2;
  input I3;
  input I4;
  input I5;
  input [3:0]I6;
  input [2:0]I7;
  input gen_cc_r;
  input I8;
  input I9;
  input I10;
  input I11;
  input [31:0]RXDATA;
  input [3:0]RXCHARISK;
  input [3:0]I12;
  input [2:0]I13;
  input [3:0]I14;
  input [3:0]I15;
  input [2:0]I16;
  input [1:0]I17;
  input [1:0]I18;
  input [1:0]I19;
  input [7:0]I20;
  input [7:0]I21;
  input [7:0]I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input [31:0]s_axi_tx_tdata;

  wire [0:0]D;
  wire GEN_SP;
  wire [0:0]I1;
  wire I10;
  wire I11;
  wire [3:0]I12;
  wire [2:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [2:0]I16;
  wire [1:0]I17;
  wire [1:0]I18;
  wire [1:0]I19;
  wire I2;
  wire [7:0]I20;
  wire [7:0]I21;
  wire [7:0]I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire [2:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire [3:0]O10;
  wire [1:0]O11;
  wire O2;
  wire O3;
  wire [1:0]O36;
  wire [1:0]O37;
  wire [1:0]O38;
  wire [1:0]O39;
  wire O4;
  wire [1:0]O40;
  wire [1:0]O41;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [7:0]O8;
  wire [0:0]O9;
  wire [8:0]Q;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire RX_NEG;
  wire [2:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire consecutive_commas_r;
  wire counter3_r0;
  wire counter4_r0;
  wire enable_err_detect_i;
  wire first_v_received_r;
  wire [0:0]gen_a_i;
  wire gen_cc_r;
  wire gen_spa_i;
  wire gen_spa_r;
  wire hard_err_gt0;
  wire init_clk_in;
  wire link_reset_lane2_i;
  wire [31:0]m_axi_rx_tdata;
  wire n_9_aurora_8b10b_lane_init_sm_4byte_i;
  wire ready_r;
  wire ready_r0;
  wire [0:0]reset_lanes_i;
  wire rx_cc_i;
  wire [31:0]s_axi_tx_tdata;
  wire s_out_d1_cdc_to_35;
  wire s_out_d2_36;
  wire s_out_d3_37;
  wire s_out_d4_38;
  wire s_out_d5_39;
  wire s_out_d6_40;
  wire s_out_d7_41;
  wire user_clk;

aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_41 aurora_8b10b_err_detect_4byte_i
       (.I1(n_9_aurora_8b10b_lane_init_sm_4byte_i),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .O11(O11),
        .O7(O7),
        .enable_err_detect_i(enable_err_detect_i),
        .hard_err_gt0(hard_err_gt0),
        .ready_r0(ready_r0),
        .reset_lanes_i(reset_lanes_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_hotplug_42 aurora_8b10b_hotplug_i
       (.O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O40(O40),
        .O41(O41),
        .init_clk_in(init_clk_in),
        .link_reset_lane2_i(link_reset_lane2_i),
        .reset_lanes_i(reset_lanes_i),
        .rx_cc_i(rx_cc_i),
        .s_out_d1_cdc_to_35(s_out_d1_cdc_to_35),
        .s_out_d2_36(s_out_d2_36),
        .s_out_d3_37(s_out_d3_37),
        .s_out_d4_38(s_out_d4_38),
        .s_out_d5_39(s_out_d5_39),
        .s_out_d6_40(s_out_d6_40),
        .s_out_d7_41(s_out_d7_41),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_43 aurora_8b10b_lane_init_sm_4byte_i
       (.D(D),
        .GEN_SP(GEN_SP),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I7(I7),
        .I9(I9),
        .O1(ready_r),
        .O2(O1),
        .O3(O2),
        .O4(n_9_aurora_8b10b_lane_init_sm_4byte_i),
        .O6(O6),
        .RX_NEG(RX_NEG),
        .consecutive_commas_r(consecutive_commas_r),
        .counter3_r0(counter3_r0),
        .counter4_r0(counter4_r0),
        .enable_err_detect_i(enable_err_detect_i),
        .gen_spa_i(gen_spa_i),
        .gen_spa_r(gen_spa_r),
        .ready_r0(ready_r0),
        .reset_lanes_i(reset_lanes_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_44 aurora_8b10b_sym_dec_4byte_i
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(O3),
        .O10(O10),
        .O2(O4),
        .O5(O5),
        .O8(O8),
        .O9(O9),
        .RXCHARISK(RXCHARISK),
        .RXDATA(RXDATA),
        .RX_NEG(RX_NEG),
        .counter3_r0(counter3_r0),
        .counter4_r0(counter4_r0),
        .first_v_received_r(first_v_received_r),
        .gen_spa_i(gen_spa_i),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .ready_r(ready_r),
        .rx_cc_i(rx_cc_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_45 aurora_8b10b_sym_gen_4byte_i
       (.GEN_SP(GEN_SP),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I8(I8),
        .Q(Q),
        .TXCHARISK(TXCHARISK),
        .TXDATA(TXDATA),
        .gen_a_i(gen_a_i),
        .gen_cc_r(gen_cc_r),
        .gen_spa_i(gen_spa_i),
        .gen_spa_r(gen_spa_r),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_AURORA_LANE_4BYTE" *) 
module aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_2
   (D,
    ready_r,
    s_out_d1_cdc_to_42,
    s_out_d2_43,
    s_out_d3_44,
    s_out_d4_45,
    s_out_d5_46,
    s_out_d6_47,
    s_out_d7_48,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O1,
    consecutive_commas_r,
    TXCHARISK,
    I1,
    link_reset_lane3_i,
    O2,
    first_v_received_r,
    O3,
    O4,
    Q,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    TXDATA,
    m_axi_rx_tdata,
    O12,
    O13,
    reset_lanes_i,
    user_clk,
    gen_a_i,
    hard_err_gt0,
    init_clk_in,
    I2,
    I3,
    I4,
    I5,
    I6,
    gen_cc_r,
    I7,
    I8,
    I9,
    I10,
    RXDATA,
    RXCHARISK,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    s_axi_tx_tdata);
  output [0:0]D;
  output ready_r;
  output s_out_d1_cdc_to_42;
  output s_out_d2_43;
  output s_out_d3_44;
  output s_out_d4_45;
  output s_out_d5_46;
  output s_out_d6_47;
  output s_out_d7_48;
  output [1:0]O42;
  output [1:0]O43;
  output [1:0]O44;
  output [1:0]O45;
  output [1:0]O46;
  output [1:0]O47;
  output O1;
  output consecutive_commas_r;
  output [2:0]TXCHARISK;
  output [0:0]I1;
  output link_reset_lane3_i;
  output O2;
  output first_v_received_r;
  output O3;
  output O4;
  output [2:0]Q;
  output O5;
  output O6;
  output [8:0]O7;
  output [0:0]O8;
  output [7:0]O9;
  output [0:0]O10;
  output O11;
  output [31:0]TXDATA;
  output [31:0]m_axi_rx_tdata;
  output [1:0]O12;
  output [1:0]O13;
  input [0:0]reset_lanes_i;
  input user_clk;
  input [0:0]gen_a_i;
  input hard_err_gt0;
  input init_clk_in;
  input I2;
  input I3;
  input I4;
  input I5;
  input [11:0]I6;
  input gen_cc_r;
  input I7;
  input I8;
  input I9;
  input I10;
  input [31:0]RXDATA;
  input [3:0]RXCHARISK;
  input [3:0]I11;
  input [2:0]I12;
  input [3:0]I13;
  input [3:0]I14;
  input [2:0]I15;
  input [1:0]I16;
  input [1:0]I17;
  input [1:0]I18;
  input [7:0]I19;
  input [7:0]I20;
  input [7:0]I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input [31:0]s_axi_tx_tdata;

  wire [0:0]D;
  wire GEN_SP;
  wire [0:0]I1;
  wire I10;
  wire [3:0]I11;
  wire [2:0]I12;
  wire [3:0]I13;
  wire [3:0]I14;
  wire [2:0]I15;
  wire [1:0]I16;
  wire [1:0]I17;
  wire [1:0]I18;
  wire [7:0]I19;
  wire I2;
  wire [7:0]I20;
  wire [7:0]I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I3;
  wire I4;
  wire I5;
  wire [11:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [0:0]O10;
  wire O11;
  wire [1:0]O12;
  wire [1:0]O13;
  wire O2;
  wire O3;
  wire O4;
  wire [1:0]O42;
  wire [1:0]O43;
  wire [1:0]O44;
  wire [1:0]O45;
  wire [1:0]O46;
  wire [1:0]O47;
  wire O5;
  wire O6;
  wire [8:0]O7;
  wire [0:0]O8;
  wire [7:0]O9;
  wire [2:0]Q;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire RX_NEG;
  wire [2:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire consecutive_commas_r;
  wire counter3_r0;
  wire counter4_r0;
  wire enable_err_detect_i;
  wire first_v_received_r;
  wire [0:0]gen_a_i;
  wire gen_cc_r;
  wire gen_spa_i;
  wire gen_spa_r;
  wire hard_err_gt0;
  wire init_clk_in;
  wire link_reset_lane3_i;
  wire [31:0]m_axi_rx_tdata;
  wire n_8_aurora_8b10b_lane_init_sm_4byte_i;
  wire ready_r;
  wire ready_r0;
  wire [0:0]reset_lanes_i;
  wire rx_cc_i;
  wire [31:0]s_axi_tx_tdata;
  wire s_out_d1_cdc_to_42;
  wire s_out_d2_43;
  wire s_out_d3_44;
  wire s_out_d4_45;
  wire s_out_d5_46;
  wire s_out_d6_47;
  wire s_out_d7_48;
  wire user_clk;

aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE aurora_8b10b_err_detect_4byte_i
       (.I1(n_8_aurora_8b10b_lane_init_sm_4byte_i),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .O13(O13),
        .O8(O8),
        .enable_err_detect_i(enable_err_detect_i),
        .hard_err_gt0(hard_err_gt0),
        .ready_r0(ready_r0),
        .reset_lanes_i(reset_lanes_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_hotplug aurora_8b10b_hotplug_i
       (.O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .init_clk_in(init_clk_in),
        .link_reset_lane3_i(link_reset_lane3_i),
        .reset_lanes_i(reset_lanes_i),
        .rx_cc_i(rx_cc_i),
        .s_out_d1_cdc_to_42(s_out_d1_cdc_to_42),
        .s_out_d2_43(s_out_d2_43),
        .s_out_d3_44(s_out_d3_44),
        .s_out_d4_45(s_out_d4_45),
        .s_out_d5_46(s_out_d5_46),
        .s_out_d6_47(s_out_d6_47),
        .s_out_d7_48(s_out_d7_48),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE aurora_8b10b_lane_init_sm_4byte_i
       (.D(D),
        .GEN_SP(GEN_SP),
        .I10(I10),
        .I11(I11),
        .I8(I8),
        .I9(I9),
        .O1(ready_r),
        .O2(O1),
        .O3(O2),
        .O4(n_8_aurora_8b10b_lane_init_sm_4byte_i),
        .RX_NEG(RX_NEG),
        .consecutive_commas_r(consecutive_commas_r),
        .counter3_r0(counter3_r0),
        .counter4_r0(counter4_r0),
        .enable_err_detect_i(enable_err_detect_i),
        .gen_spa_i(gen_spa_i),
        .gen_spa_r(gen_spa_r),
        .ready_r0(ready_r0),
        .reset_lanes_i(reset_lanes_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_SYM_DEC_4BYTE aurora_8b10b_sym_dec_4byte_i
       (.D(D),
        .I1(I1),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(O3),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O2(O4),
        .O5(O5),
        .O6(O6),
        .O9(O9),
        .Q(Q),
        .RXCHARISK(RXCHARISK),
        .RXDATA(RXDATA),
        .RX_NEG(RX_NEG),
        .counter3_r0(counter3_r0),
        .counter4_r0(counter4_r0),
        .first_v_received_r(first_v_received_r),
        .gen_spa_i(gen_spa_i),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .ready_r(ready_r),
        .rx_cc_i(rx_cc_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_SYM_GEN_4BYTE aurora_8b10b_sym_gen_4byte_i
       (.GEN_SP(GEN_SP),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I7(I7),
        .O7(O7),
        .TXCHARISK(TXCHARISK),
        .TXDATA(TXDATA),
        .gen_a_i(gen_a_i),
        .gen_cc_r(gen_cc_r),
        .gen_spa_i(gen_spa_i),
        .gen_spa_r(gen_spa_r),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_CHANNEL_ERR_DETECT" *) 
module aurora_8b10baurora_8b10b_CHANNEL_ERR_DETECT
   (soft_err,
    hard_err,
    reset_channel_i,
    wait_for_lane_up_r0,
    user_clk,
    power_down,
    SR,
    I2,
    I3,
    lane_up);
  output soft_err;
  output hard_err;
  output reset_channel_i;
  output wait_for_lane_up_r0;
  input user_clk;
  input power_down;
  input [0:0]SR;
  input [7:0]I2;
  input [3:0]I3;
  input [0:3]lane_up;

  wire [7:0]I2;
  wire [3:0]I3;
  wire RESET_CHANNEL0;
  wire [0:0]SR;
  wire channel_hard_err_c;
  wire channel_soft_err_c;
  wire hard_err;
  wire [0:3]lane_up;
  wire [0:3]lane_up_r;
  wire n_0_CHANNEL_SOFT_ERR_i_2;
  wire \n_0_hard_err_r_reg[0] ;
  wire \n_0_hard_err_r_reg[3] ;
  wire \n_0_soft_err_r_reg[0] ;
  wire \n_0_soft_err_r_reg[7] ;
  wire p_0_in;
  wire p_0_in3_in;
  wire p_1_in;
  wire p_1_in4_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire power_down;
  wire reset_channel_i;
  wire soft_err;
  wire user_clk;
  wire wait_for_lane_up_r0;

LUT4 #(
    .INIT(16'hFFFE)) 
     CHANNEL_HARD_ERR_i_1
       (.I0(p_0_in),
        .I1(p_1_in),
        .I2(\n_0_hard_err_r_reg[0] ),
        .I3(\n_0_hard_err_r_reg[3] ),
        .O(channel_hard_err_c));
FDRE #(
    .INIT(1'b1)) 
     CHANNEL_HARD_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_hard_err_c),
        .Q(hard_err),
        .R(1'b0));
LUT3 #(
    .INIT(8'hFE)) 
     CHANNEL_SOFT_ERR_i_1
       (.I0(p_1_in4_in),
        .I1(n_0_CHANNEL_SOFT_ERR_i_2),
        .I2(p_0_in3_in),
        .O(channel_soft_err_c));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     CHANNEL_SOFT_ERR_i_2
       (.I0(p_3_in),
        .I1(p_2_in),
        .I2(p_5_in),
        .I3(p_4_in),
        .I4(\n_0_soft_err_r_reg[0] ),
        .I5(\n_0_soft_err_r_reg[7] ),
        .O(n_0_CHANNEL_SOFT_ERR_i_2));
FDRE #(
    .INIT(1'b1)) 
     CHANNEL_SOFT_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_soft_err_c),
        .Q(soft_err),
        .R(1'b0));
LUT5 #(
    .INIT(32'hBFFFFFFF)) 
     RESET_CHANNEL_i_1
       (.I0(power_down),
        .I1(lane_up_r[3]),
        .I2(lane_up_r[0]),
        .I3(lane_up_r[2]),
        .I4(lane_up_r[1]),
        .O(RESET_CHANNEL0));
FDRE #(
    .INIT(1'b1)) 
     RESET_CHANNEL_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RESET_CHANNEL0),
        .Q(reset_channel_i),
        .R(1'b0));
FDRE \hard_err_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I3[3]),
        .Q(\n_0_hard_err_r_reg[0] ),
        .R(1'b0));
FDRE \hard_err_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I3[2]),
        .Q(p_0_in),
        .R(1'b0));
FDRE \hard_err_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I3[1]),
        .Q(p_1_in),
        .R(1'b0));
FDRE \hard_err_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I3[0]),
        .Q(\n_0_hard_err_r_reg[3] ),
        .R(1'b0));
FDRE \lane_up_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(lane_up[0]),
        .Q(lane_up_r[0]),
        .R(1'b0));
FDRE \lane_up_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(lane_up[1]),
        .Q(lane_up_r[1]),
        .R(1'b0));
FDRE \lane_up_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(lane_up[2]),
        .Q(lane_up_r[2]),
        .R(1'b0));
FDRE \lane_up_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(lane_up[3]),
        .Q(lane_up_r[3]),
        .R(1'b0));
FDRE \soft_err_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2[7]),
        .Q(\n_0_soft_err_r_reg[0] ),
        .R(1'b0));
FDRE \soft_err_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2[6]),
        .Q(p_0_in3_in),
        .R(1'b0));
FDRE \soft_err_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2[5]),
        .Q(p_1_in4_in),
        .R(1'b0));
FDRE \soft_err_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2[4]),
        .Q(p_2_in),
        .R(1'b0));
FDRE \soft_err_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2[3]),
        .Q(p_3_in),
        .R(1'b0));
FDRE \soft_err_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2[2]),
        .Q(p_4_in),
        .R(1'b0));
FDRE \soft_err_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2[1]),
        .Q(p_5_in),
        .R(1'b0));
FDRE \soft_err_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2[0]),
        .Q(\n_0_soft_err_r_reg[7] ),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     verify_r_i_1
       (.I0(reset_channel_i),
        .I1(SR),
        .O(wait_for_lane_up_r0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_CHANNEL_INIT_SM" *) 
module aurora_8b10baurora_8b10b_CHANNEL_INIT_SM
   (D,
    gen_ver_i,
    reset_lanes_i,
    en_chan_sync_i,
    O1,
    start_rx_i,
    gtrxreset_i,
    ch_bond_done_i,
    user_clk,
    txver_count_r0,
    all_lanes_v_c,
    wait_for_lane_up_r0,
    I1,
    SR,
    good_as_r0,
    reset_channel_i,
    Q);
  output [3:0]D;
  output gen_ver_i;
  output [0:3]reset_lanes_i;
  output en_chan_sync_i;
  output O1;
  output start_rx_i;
  output gtrxreset_i;
  input [3:0]ch_bond_done_i;
  input user_clk;
  input txver_count_r0;
  input all_lanes_v_c;
  input wait_for_lane_up_r0;
  input I1;
  input [0:0]SR;
  input good_as_r0;
  input reset_channel_i;
  input [3:0]Q;

  wire [3:0]D;
  wire I1;
  wire O1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire START_RX0;
  wire all_ch_bond_done_r;
  wire all_channel_bond_load_c;
  wire all_channel_bond_load_r;
  wire all_lanes_v_c;
  wire all_lanes_v_r;
  wire bad_as_r;
  wire bad_v_r;
  wire bad_v_r0;
  wire bond_passed_r;
  wire [15:15]bonding_watchdog_r;
  wire bonding_watchdog_r0;
  wire bonding_watchdog_r05_out;
  wire [3:0]ch_bond_done_i;
  wire channel_bond_r;
  wire check_bond_r;
  wire en_chan_sync_i;
  wire four_as_r;
  wire [0:13]free_count_r_reg;
  wire gen_ver_i;
  wire good_as_r;
  wire good_as_r0;
  wire got_first_v_r;
  wire [7:1]gtrxreset_extend_r;
  wire gtrxreset_i;
  wire gtrxreset_nxt;
  wire n_0_GTRXRESET_OUT_i_1;
  wire n_0_GTRXRESET_OUT_i_2;
  wire \n_0_a_count_r[0]_i_1 ;
  wire \n_0_a_count_r[1]_i_1 ;
  wire \n_0_a_count_r[2]_i_1 ;
  wire \n_0_a_count_r_reg[1] ;
  wire \n_0_a_count_r_reg[2] ;
  wire n_0_all_ch_bond_done_r_i_1;
  wire \n_0_bonding_watchdog_r_reg[14]_srl15 ;
  wire \n_0_bonding_watchdog_r_reg[14]_srl15_i_3 ;
  wire \n_0_bonding_watchdog_r_reg[14]_srl15_i_4 ;
  wire \n_0_bonding_watchdog_r_reg[14]_srl15_i_5 ;
  wire \n_0_channel_bond_load_r_reg[0] ;
  wire \n_0_channel_bond_load_r_reg[3] ;
  wire \n_0_free_count_r[13]_i_2 ;
  wire \n_0_free_count_r[13]_i_3 ;
  wire \n_0_free_count_r[13]_i_4 ;
  wire \n_0_free_count_r[13]_i_5 ;
  wire \n_0_free_count_r[1]_i_2 ;
  wire \n_0_free_count_r[1]_i_3 ;
  wire \n_0_free_count_r[5]_i_2 ;
  wire \n_0_free_count_r[5]_i_3 ;
  wire \n_0_free_count_r[5]_i_4 ;
  wire \n_0_free_count_r[5]_i_5 ;
  wire \n_0_free_count_r[9]_i_2 ;
  wire \n_0_free_count_r[9]_i_3 ;
  wire \n_0_free_count_r[9]_i_4 ;
  wire \n_0_free_count_r[9]_i_5 ;
  wire \n_0_free_count_r_reg[13]_i_1 ;
  wire \n_0_free_count_r_reg[5]_i_1 ;
  wire \n_0_free_count_r_reg[9]_i_1 ;
  wire n_0_got_first_v_r_i_1;
  wire n_0_gtreset_flop_0_i_i_2;
  wire \n_0_gtrxreset_extend_r_reg[0] ;
  wire \n_0_rxver_count_r_reg[1]_srl2 ;
  wire \n_0_rxver_count_r_reg[1]_srl2_i_1 ;
  wire \n_0_txver_count_r_reg[6]_srl7 ;
  wire \n_0_v_count_r_reg[14]_srl15 ;
  wire \n_0_verify_watchdog_r_reg[14]_srl15 ;
  wire \n_0_verify_watchdog_r_reg[14]_srl15_i_1 ;
  wire \n_1_free_count_r_reg[13]_i_1 ;
  wire \n_1_free_count_r_reg[5]_i_1 ;
  wire \n_1_free_count_r_reg[9]_i_1 ;
  wire \n_2_free_count_r_reg[13]_i_1 ;
  wire \n_2_free_count_r_reg[5]_i_1 ;
  wire \n_2_free_count_r_reg[9]_i_1 ;
  wire \n_3_free_count_r_reg[13]_i_1 ;
  wire \n_3_free_count_r_reg[1]_i_1 ;
  wire \n_3_free_count_r_reg[5]_i_1 ;
  wire \n_3_free_count_r_reg[9]_i_1 ;
  wire \n_4_free_count_r_reg[13]_i_1 ;
  wire \n_4_free_count_r_reg[5]_i_1 ;
  wire \n_4_free_count_r_reg[9]_i_1 ;
  wire \n_5_free_count_r_reg[13]_i_1 ;
  wire \n_5_free_count_r_reg[5]_i_1 ;
  wire \n_5_free_count_r_reg[9]_i_1 ;
  wire \n_6_free_count_r_reg[13]_i_1 ;
  wire \n_6_free_count_r_reg[1]_i_1 ;
  wire \n_6_free_count_r_reg[5]_i_1 ;
  wire \n_6_free_count_r_reg[9]_i_1 ;
  wire \n_7_free_count_r_reg[13]_i_1 ;
  wire \n_7_free_count_r_reg[1]_i_1 ;
  wire \n_7_free_count_r_reg[5]_i_1 ;
  wire \n_7_free_count_r_reg[9]_i_1 ;
  wire next_channel_bond_c;
  wire next_check_bond_c;
  wire next_ready_c;
  wire next_verify_c;
  wire p_0_in6_in;
  wire p_10_in11_in;
  wire p_1_in7_in;
  wire [15:15]p_2_out;
  wire ready_r;
  wire ready_r2;
  wire reset_channel_i;
  wire reset_lanes_c;
  wire [0:3]reset_lanes_i;
  wire [2:2]rxver_count_r;
  wire start_rx_i;
  wire [7:7]txver_count_r;
  wire txver_count_r0;
  wire user_clk;
  wire [15:15]v_count_r;
  wire [15:15]verify_watchdog_r;
  wire wait_for_lane_up_r;
  wire wait_for_lane_up_r0;
  wire [3:1]\NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED ;

FDRE CHANNEL_UP_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r2),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hFE)) 
     GTRXRESET_OUT_i_1
       (.I0(gtrxreset_extend_r[2]),
        .I1(n_0_GTRXRESET_OUT_i_2),
        .I2(gtrxreset_extend_r[3]),
        .O(n_0_GTRXRESET_OUT_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     GTRXRESET_OUT_i_2
       (.I0(gtrxreset_extend_r[1]),
        .I1(\n_0_gtrxreset_extend_r_reg[0] ),
        .I2(gtrxreset_extend_r[6]),
        .I3(gtrxreset_extend_r[7]),
        .I4(gtrxreset_extend_r[5]),
        .I5(gtrxreset_extend_r[4]),
        .O(n_0_GTRXRESET_OUT_i_2));
FDRE #(
    .INIT(1'b0)) 
     GTRXRESET_OUT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_GTRXRESET_OUT_i_1),
        .Q(gtrxreset_i),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT1 #(
    .INIT(2'h1)) 
     START_RX_i_1
       (.I0(wait_for_lane_up_r),
        .O(START_RX0));
FDRE START_RX_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(START_RX0),
        .Q(start_rx_i),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT5 #(
    .INIT(32'h6AAA0000)) 
     \a_count_r[0]_i_1 
       (.I0(four_as_r),
        .I1(good_as_r),
        .I2(\n_0_a_count_r_reg[2] ),
        .I3(\n_0_a_count_r_reg[1] ),
        .I4(check_bond_r),
        .O(\n_0_a_count_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT4 #(
    .INIT(16'h6A00)) 
     \a_count_r[1]_i_1 
       (.I0(\n_0_a_count_r_reg[1] ),
        .I1(good_as_r),
        .I2(\n_0_a_count_r_reg[2] ),
        .I3(check_bond_r),
        .O(\n_0_a_count_r[1]_i_1 ));
LUT3 #(
    .INIT(8'h60)) 
     \a_count_r[2]_i_1 
       (.I0(\n_0_a_count_r_reg[2] ),
        .I1(good_as_r),
        .I2(check_bond_r),
        .O(\n_0_a_count_r[2]_i_1 ));
FDRE \a_count_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_a_count_r[0]_i_1 ),
        .Q(four_as_r),
        .R(1'b0));
FDRE \a_count_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_a_count_r[1]_i_1 ),
        .Q(\n_0_a_count_r_reg[1] ),
        .R(1'b0));
FDRE \a_count_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_a_count_r[2]_i_1 ),
        .Q(\n_0_a_count_r_reg[2] ),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     all_ch_bond_done_r_i_1
       (.I0(channel_bond_r),
        .I1(D[0]),
        .I2(D[3]),
        .I3(D[1]),
        .I4(D[2]),
        .O(n_0_all_ch_bond_done_r_i_1));
FDRE all_ch_bond_done_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_all_ch_bond_done_r_i_1),
        .Q(all_ch_bond_done_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     all_channel_bond_load_r_i_1
       (.I0(p_0_in6_in),
        .I1(p_1_in7_in),
        .I2(\n_0_channel_bond_load_r_reg[0] ),
        .I3(\n_0_channel_bond_load_r_reg[3] ),
        .O(all_channel_bond_load_c));
FDRE all_channel_bond_load_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(all_channel_bond_load_c),
        .Q(all_channel_bond_load_r),
        .R(1'b0));
FDRE all_lanes_v_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(all_lanes_v_c),
        .Q(all_lanes_v_r),
        .R(1'b0));
FDRE bad_as_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(I1),
        .Q(bad_as_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'h28)) 
     bad_v_r_i_1
       (.I0(got_first_v_r),
        .I1(v_count_r),
        .I2(all_lanes_v_r),
        .O(bad_v_r0));
FDRE bad_v_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(bad_v_r0),
        .Q(bad_v_r),
        .R(1'b0));
FDRE bond_passed_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(all_ch_bond_done_r),
        .Q(bond_passed_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/bonding_watchdog_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/bonding_watchdog_r_reg[14]_srl15 " *) 
   SRL16E \bonding_watchdog_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(bonding_watchdog_r0),
        .CLK(user_clk),
        .D(bonding_watchdog_r05_out),
        .Q(\n_0_bonding_watchdog_r_reg[14]_srl15 ));
LUT4 #(
    .INIT(16'hFFAB)) 
     \bonding_watchdog_r_reg[14]_srl15_i_1 
       (.I0(\n_0_bonding_watchdog_r_reg[14]_srl15_i_3 ),
        .I1(check_bond_r),
        .I2(channel_bond_r),
        .I3(all_channel_bond_load_r),
        .O(bonding_watchdog_r0));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \bonding_watchdog_r_reg[14]_srl15_i_2 
       (.I0(channel_bond_r),
        .I1(check_bond_r),
        .O(bonding_watchdog_r05_out));
LUT4 #(
    .INIT(16'h1000)) 
     \bonding_watchdog_r_reg[14]_srl15_i_3 
       (.I0(free_count_r_reg[0]),
        .I1(free_count_r_reg[7]),
        .I2(\n_0_bonding_watchdog_r_reg[14]_srl15_i_4 ),
        .I3(\n_0_bonding_watchdog_r_reg[14]_srl15_i_5 ),
        .O(\n_0_bonding_watchdog_r_reg[14]_srl15_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \bonding_watchdog_r_reg[14]_srl15_i_4 
       (.I0(free_count_r_reg[9]),
        .I1(free_count_r_reg[8]),
        .I2(free_count_r_reg[12]),
        .I3(free_count_r_reg[2]),
        .I4(free_count_r_reg[11]),
        .I5(free_count_r_reg[3]),
        .O(\n_0_bonding_watchdog_r_reg[14]_srl15_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \bonding_watchdog_r_reg[14]_srl15_i_5 
       (.I0(free_count_r_reg[1]),
        .I1(free_count_r_reg[4]),
        .I2(free_count_r_reg[5]),
        .I3(free_count_r_reg[6]),
        .I4(free_count_r_reg[10]),
        .I5(free_count_r_reg[13]),
        .O(\n_0_bonding_watchdog_r_reg[14]_srl15_i_5 ));
FDRE \bonding_watchdog_r_reg[15] 
       (.C(user_clk),
        .CE(bonding_watchdog_r0),
        .D(\n_0_bonding_watchdog_r_reg[14]_srl15 ),
        .Q(bonding_watchdog_r),
        .R(1'b0));
FDRE \ch_bond_done_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_done_i[3]),
        .Q(D[3]),
        .R(1'b0));
FDRE \ch_bond_done_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_done_i[2]),
        .Q(D[2]),
        .R(1'b0));
FDRE \ch_bond_done_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_done_i[1]),
        .Q(D[1]),
        .R(1'b0));
FDRE \ch_bond_done_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_done_i[0]),
        .Q(D[0]),
        .R(1'b0));
FDRE \channel_bond_load_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\n_0_channel_bond_load_r_reg[0] ),
        .R(1'b0));
FDRE \channel_bond_load_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(p_0_in6_in),
        .R(1'b0));
FDRE \channel_bond_load_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(p_1_in7_in),
        .R(1'b0));
FDRE \channel_bond_load_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\n_0_channel_bond_load_r_reg[3] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT5 #(
    .INIT(32'hFFFFF444)) 
     channel_bond_r_i_1
       (.I0(bond_passed_r),
        .I1(channel_bond_r),
        .I2(check_bond_r),
        .I3(bad_as_r),
        .I4(wait_for_lane_up_r),
        .O(next_channel_bond_c));
FDRE channel_bond_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_channel_bond_c),
        .Q(channel_bond_r),
        .R(wait_for_lane_up_r0));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'hFF040404)) 
     check_bond_r_i_1
       (.I0(bad_as_r),
        .I1(check_bond_r),
        .I2(four_as_r),
        .I3(bond_passed_r),
        .I4(channel_bond_r),
        .O(next_check_bond_c));
FDRE check_bond_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_check_bond_c),
        .Q(check_bond_r),
        .R(wait_for_lane_up_r0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     en_chan_sync_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_bond_r),
        .Q(en_chan_sync_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[13]_i_2 
       (.I0(free_count_r_reg[10]),
        .O(\n_0_free_count_r[13]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[13]_i_3 
       (.I0(free_count_r_reg[11]),
        .O(\n_0_free_count_r[13]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[13]_i_4 
       (.I0(free_count_r_reg[12]),
        .O(\n_0_free_count_r[13]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[13]_i_5 
       (.I0(free_count_r_reg[13]),
        .O(\n_0_free_count_r[13]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[1]_i_2 
       (.I0(free_count_r_reg[0]),
        .O(\n_0_free_count_r[1]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[1]_i_3 
       (.I0(free_count_r_reg[1]),
        .O(\n_0_free_count_r[1]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[5]_i_2 
       (.I0(free_count_r_reg[2]),
        .O(\n_0_free_count_r[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[5]_i_3 
       (.I0(free_count_r_reg[3]),
        .O(\n_0_free_count_r[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[5]_i_4 
       (.I0(free_count_r_reg[4]),
        .O(\n_0_free_count_r[5]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[5]_i_5 
       (.I0(free_count_r_reg[5]),
        .O(\n_0_free_count_r[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[9]_i_2 
       (.I0(free_count_r_reg[6]),
        .O(\n_0_free_count_r[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[9]_i_3 
       (.I0(free_count_r_reg[7]),
        .O(\n_0_free_count_r[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[9]_i_4 
       (.I0(free_count_r_reg[8]),
        .O(\n_0_free_count_r[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \free_count_r[9]_i_5 
       (.I0(free_count_r_reg[9]),
        .O(\n_0_free_count_r[9]_i_5 ));
(* counter = "32" *) 
   FDSE \free_count_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_6_free_count_r_reg[1]_i_1 ),
        .Q(free_count_r_reg[0]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_4_free_count_r_reg[13]_i_1 ),
        .Q(free_count_r_reg[10]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_5_free_count_r_reg[13]_i_1 ),
        .Q(free_count_r_reg[11]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_6_free_count_r_reg[13]_i_1 ),
        .Q(free_count_r_reg[12]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_7_free_count_r_reg[13]_i_1 ),
        .Q(free_count_r_reg[13]),
        .S(wait_for_lane_up_r0));
CARRY4 \free_count_r_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\n_0_free_count_r_reg[13]_i_1 ,\n_1_free_count_r_reg[13]_i_1 ,\n_2_free_count_r_reg[13]_i_1 ,\n_3_free_count_r_reg[13]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_4_free_count_r_reg[13]_i_1 ,\n_5_free_count_r_reg[13]_i_1 ,\n_6_free_count_r_reg[13]_i_1 ,\n_7_free_count_r_reg[13]_i_1 }),
        .S({\n_0_free_count_r[13]_i_2 ,\n_0_free_count_r[13]_i_3 ,\n_0_free_count_r[13]_i_4 ,\n_0_free_count_r[13]_i_5 }));
(* counter = "32" *) 
   FDSE \free_count_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_7_free_count_r_reg[1]_i_1 ),
        .Q(free_count_r_reg[1]),
        .S(wait_for_lane_up_r0));
CARRY4 \free_count_r_reg[1]_i_1 
       (.CI(\n_0_free_count_r_reg[5]_i_1 ),
        .CO({\NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED [3:1],\n_3_free_count_r_reg[1]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED [3:2],\n_6_free_count_r_reg[1]_i_1 ,\n_7_free_count_r_reg[1]_i_1 }),
        .S({1'b0,1'b0,\n_0_free_count_r[1]_i_2 ,\n_0_free_count_r[1]_i_3 }));
(* counter = "32" *) 
   FDSE \free_count_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_4_free_count_r_reg[5]_i_1 ),
        .Q(free_count_r_reg[2]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_5_free_count_r_reg[5]_i_1 ),
        .Q(free_count_r_reg[3]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_6_free_count_r_reg[5]_i_1 ),
        .Q(free_count_r_reg[4]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_7_free_count_r_reg[5]_i_1 ),
        .Q(free_count_r_reg[5]),
        .S(wait_for_lane_up_r0));
CARRY4 \free_count_r_reg[5]_i_1 
       (.CI(\n_0_free_count_r_reg[9]_i_1 ),
        .CO({\n_0_free_count_r_reg[5]_i_1 ,\n_1_free_count_r_reg[5]_i_1 ,\n_2_free_count_r_reg[5]_i_1 ,\n_3_free_count_r_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_4_free_count_r_reg[5]_i_1 ,\n_5_free_count_r_reg[5]_i_1 ,\n_6_free_count_r_reg[5]_i_1 ,\n_7_free_count_r_reg[5]_i_1 }),
        .S({\n_0_free_count_r[5]_i_2 ,\n_0_free_count_r[5]_i_3 ,\n_0_free_count_r[5]_i_4 ,\n_0_free_count_r[5]_i_5 }));
(* counter = "32" *) 
   FDSE \free_count_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_4_free_count_r_reg[9]_i_1 ),
        .Q(free_count_r_reg[6]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_5_free_count_r_reg[9]_i_1 ),
        .Q(free_count_r_reg[7]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_6_free_count_r_reg[9]_i_1 ),
        .Q(free_count_r_reg[8]),
        .S(wait_for_lane_up_r0));
(* counter = "32" *) 
   FDSE \free_count_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_7_free_count_r_reg[9]_i_1 ),
        .Q(free_count_r_reg[9]),
        .S(wait_for_lane_up_r0));
CARRY4 \free_count_r_reg[9]_i_1 
       (.CI(\n_0_free_count_r_reg[13]_i_1 ),
        .CO({\n_0_free_count_r_reg[9]_i_1 ,\n_1_free_count_r_reg[9]_i_1 ,\n_2_free_count_r_reg[9]_i_1 ,\n_3_free_count_r_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_4_free_count_r_reg[9]_i_1 ,\n_5_free_count_r_reg[9]_i_1 ,\n_6_free_count_r_reg[9]_i_1 ,\n_7_free_count_r_reg[9]_i_1 }),
        .S({\n_0_free_count_r[9]_i_2 ,\n_0_free_count_r[9]_i_3 ,\n_0_free_count_r[9]_i_4 ,\n_0_free_count_r[9]_i_5 }));
FDRE good_as_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(good_as_r0),
        .Q(good_as_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     got_first_v_r_i_1
       (.I0(gen_ver_i),
        .I1(got_first_v_r),
        .I2(all_lanes_v_r),
        .O(n_0_got_first_v_r_i_1));
FDRE got_first_v_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_got_first_v_r_i_1),
        .Q(got_first_v_r),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b1)) 
     gtreset_flop_0_i
       (.C(user_clk),
        .CE(1'b1),
        .D(p_10_in11_in),
        .Q(gtrxreset_nxt),
        .R(1'b0));
LUT6 #(
    .INIT(64'hF200FFFFF200F200)) 
     gtreset_flop_0_i_i_1
       (.I0(bad_v_r),
        .I1(rxver_count_r),
        .I2(verify_watchdog_r),
        .I3(gen_ver_i),
        .I4(n_0_gtreset_flop_0_i_i_2),
        .I5(bonding_watchdog_r),
        .O(p_10_in11_in));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'h1)) 
     gtreset_flop_0_i_i_2
       (.I0(check_bond_r),
        .I1(channel_bond_r),
        .O(n_0_gtreset_flop_0_i_i_2));
FDRE #(
    .INIT(1'b0)) 
     \gtrxreset_extend_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gtrxreset_extend_r[1]),
        .Q(\n_0_gtrxreset_extend_r_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gtrxreset_extend_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gtrxreset_extend_r[2]),
        .Q(gtrxreset_extend_r[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gtrxreset_extend_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gtrxreset_extend_r[3]),
        .Q(gtrxreset_extend_r[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gtrxreset_extend_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gtrxreset_extend_r[4]),
        .Q(gtrxreset_extend_r[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gtrxreset_extend_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gtrxreset_extend_r[5]),
        .Q(gtrxreset_extend_r[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gtrxreset_extend_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gtrxreset_extend_r[6]),
        .Q(gtrxreset_extend_r[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gtrxreset_extend_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gtrxreset_extend_r[7]),
        .Q(gtrxreset_extend_r[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \gtrxreset_extend_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gtrxreset_nxt),
        .Q(gtrxreset_extend_r[7]),
        .R(SR));
FDRE ready_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r),
        .Q(ready_r2),
        .R(1'b0));
LUT4 #(
    .INIT(16'hEAAA)) 
     ready_r_i_1__3
       (.I0(ready_r),
        .I1(rxver_count_r),
        .I2(txver_count_r),
        .I3(gen_ver_i),
        .O(next_ready_c));
FDRE ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(wait_for_lane_up_r0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b1)) 
     reset_lanes_flop_0_i
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_lanes_c),
        .Q(reset_lanes_i[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT4 #(
    .INIT(16'hFFAE)) 
     reset_lanes_flop_0_i_i_1
       (.I0(p_10_in11_in),
        .I1(reset_channel_i),
        .I2(wait_for_lane_up_r),
        .I3(SR),
        .O(reset_lanes_c));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b1)) 
     reset_lanes_flop_1_i
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_lanes_c),
        .Q(reset_lanes_i[1]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b1)) 
     reset_lanes_flop_2_i
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_lanes_c),
        .Q(reset_lanes_i[2]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b1)) 
     reset_lanes_flop_3_i
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_lanes_c),
        .Q(reset_lanes_i[3]),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/rxver_count_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2 " *) 
   SRL16E \rxver_count_r_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\n_0_rxver_count_r_reg[1]_srl2_i_1 ),
        .CLK(user_clk),
        .D(gen_ver_i),
        .Q(\n_0_rxver_count_r_reg[1]_srl2 ));
LUT3 #(
    .INIT(8'h8F)) 
     \rxver_count_r_reg[1]_srl2_i_1 
       (.I0(v_count_r),
        .I1(all_lanes_v_r),
        .I2(gen_ver_i),
        .O(\n_0_rxver_count_r_reg[1]_srl2_i_1 ));
FDRE \rxver_count_r_reg[2] 
       (.C(user_clk),
        .CE(\n_0_rxver_count_r_reg[1]_srl2_i_1 ),
        .D(\n_0_rxver_count_r_reg[1]_srl2 ),
        .Q(rxver_count_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/txver_count_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7 " *) 
   SRL16E \txver_count_r_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(txver_count_r0),
        .CLK(user_clk),
        .D(gen_ver_i),
        .Q(\n_0_txver_count_r_reg[6]_srl7 ));
FDRE \txver_count_r_reg[7] 
       (.C(user_clk),
        .CE(txver_count_r0),
        .D(\n_0_txver_count_r_reg[6]_srl7 ),
        .Q(txver_count_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/v_count_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15 " *) 
   SRL16E \v_count_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(user_clk),
        .D(p_2_out),
        .Q(\n_0_v_count_r_reg[14]_srl15 ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT4 #(
    .INIT(16'h8F88)) 
     \v_count_r_reg[14]_srl15_i_1 
       (.I0(v_count_r),
        .I1(gen_ver_i),
        .I2(got_first_v_r),
        .I3(all_lanes_v_r),
        .O(p_2_out));
FDRE \v_count_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_v_count_r_reg[14]_srl15 ),
        .Q(v_count_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4040FF40FF40FF40)) 
     verify_r_i_2
       (.I0(bad_as_r),
        .I1(check_bond_r),
        .I2(four_as_r),
        .I3(gen_ver_i),
        .I4(rxver_count_r),
        .I5(txver_count_r),
        .O(next_verify_c));
FDRE verify_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_verify_c),
        .Q(gen_ver_i),
        .R(wait_for_lane_up_r0));
(* srl_bus_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15 " *) 
   SRL16E \verify_watchdog_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(\n_0_verify_watchdog_r_reg[14]_srl15_i_1 ),
        .CLK(user_clk),
        .D(gen_ver_i),
        .Q(\n_0_verify_watchdog_r_reg[14]_srl15 ));
LUT2 #(
    .INIT(4'hB)) 
     \verify_watchdog_r_reg[14]_srl15_i_1 
       (.I0(\n_0_bonding_watchdog_r_reg[14]_srl15_i_3 ),
        .I1(gen_ver_i),
        .O(\n_0_verify_watchdog_r_reg[14]_srl15_i_1 ));
FDRE \verify_watchdog_r_reg[15] 
       (.C(user_clk),
        .CE(\n_0_verify_watchdog_r_reg[14]_srl15_i_1 ),
        .D(\n_0_verify_watchdog_r_reg[14]_srl15 ),
        .Q(verify_watchdog_r),
        .R(1'b0));
FDRE wait_for_lane_up_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wait_for_lane_up_r0),
        .Q(wait_for_lane_up_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_ERR_DETECT_4BYTE" *) 
module aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE
   (ready_r0,
    O8,
    O13,
    I1,
    user_clk,
    hard_err_gt0,
    reset_lanes_i,
    enable_err_detect_i,
    I22,
    I23,
    I24,
    I25);
  output ready_r0;
  output [0:0]O8;
  output [1:0]O13;
  input I1;
  input user_clk;
  input hard_err_gt0;
  input [0:0]reset_lanes_i;
  input enable_err_detect_i;
  input I22;
  input I23;
  input I24;
  input I25;

  wire I1;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire [1:0]O13;
  wire [0:0]O8;
  wire SOFT_ERR0;
  wire cnt_good_code_r;
  wire cnt_soft_err_r;
  wire enable_err_detect_i;
  wire [1:0]err_cnt_r;
  wire err_cnt_r22_out;
  wire [3:0]good_cnt_r_reg__0;
  wire hard_err_frm_soft_err;
  wire hard_err_gt;
  wire hard_err_gt0;
  wire \n_0_SOFT_ERR[1]_i_1__2 ;
  wire n_0_cnt_good_code_r_i_2__2;
  wire \n_0_err_cnt_r[0]_i_1__2 ;
  wire \n_0_err_cnt_r[1]_i_1__2 ;
  wire \n_0_err_cnt_r[2]_i_1__2 ;
  wire \n_0_good_cnt_r[3]_i_1__2 ;
  wire next_good_code_c;
  wire next_soft_err_c;
  wire next_start_c;
  wire next_start_c2;
  wire [3:0]p_0_in__0;
  wire p_1_in11_in;
  wire ready_r0;
  wire [0:0]reset_lanes_i;
  wire [0:3]soft_err_r;
  wire start_r;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \SOFT_ERR[0]_i_1__2 
       (.I0(soft_err_r[0]),
        .I1(soft_err_r[1]),
        .O(SOFT_ERR0));
LUT2 #(
    .INIT(4'hE)) 
     \SOFT_ERR[1]_i_1__2 
       (.I0(soft_err_r[2]),
        .I1(soft_err_r[3]),
        .O(\n_0_SOFT_ERR[1]_i_1__2 ));
FDRE \SOFT_ERR_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(SOFT_ERR0),
        .Q(O13[1]),
        .R(1'b0));
FDRE \SOFT_ERR_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_SOFT_ERR[1]_i_1__2 ),
        .Q(O13[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT4 #(
    .INIT(16'hEEFE)) 
     align_r_i_1__2
       (.I0(reset_lanes_i),
        .I1(hard_err_gt),
        .I2(p_1_in11_in),
        .I3(hard_err_frm_soft_err),
        .O(ready_r0));
LUT6 #(
    .INIT(64'h0000FFFF00002AAA)) 
     cnt_good_code_r_i_1__2
       (.I0(cnt_good_code_r),
        .I1(n_0_cnt_good_code_r_i_2__2),
        .I2(good_cnt_r_reg__0[2]),
        .I3(good_cnt_r_reg__0[3]),
        .I4(next_start_c2),
        .I5(cnt_soft_err_r),
        .O(next_good_code_c));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT2 #(
    .INIT(4'h8)) 
     cnt_good_code_r_i_2__2
       (.I0(good_cnt_r_reg__0[1]),
        .I1(good_cnt_r_reg__0[0]),
        .O(n_0_cnt_good_code_r_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     cnt_good_code_r_i_3__2
       (.I0(soft_err_r[1]),
        .I1(soft_err_r[0]),
        .I2(soft_err_r[3]),
        .I3(soft_err_r[2]),
        .O(next_start_c2));
FDRE cnt_good_code_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_good_code_c),
        .Q(cnt_good_code_r),
        .R(I1));
LUT4 #(
    .INIT(16'hAAA8)) 
     cnt_soft_err_r_i_1__2
       (.I0(next_start_c2),
        .I1(cnt_good_code_r),
        .I2(cnt_soft_err_r),
        .I3(start_r),
        .O(next_soft_err_c));
FDRE cnt_soft_err_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_soft_err_c),
        .Q(cnt_soft_err_r),
        .R(I1));
LUT5 #(
    .INIT(32'hFF990062)) 
     \err_cnt_r[0]_i_1__2 
       (.I0(cnt_soft_err_r),
        .I1(err_cnt_r22_out),
        .I2(err_cnt_r[1]),
        .I3(p_1_in11_in),
        .I4(err_cnt_r[0]),
        .O(\n_0_err_cnt_r[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'hCC9CC8CC)) 
     \err_cnt_r[1]_i_1__2 
       (.I0(p_1_in11_in),
        .I1(err_cnt_r[1]),
        .I2(err_cnt_r[0]),
        .I3(err_cnt_r22_out),
        .I4(cnt_soft_err_r),
        .O(\n_0_err_cnt_r[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'hAAEAAAAA)) 
     \err_cnt_r[2]_i_1__2 
       (.I0(p_1_in11_in),
        .I1(err_cnt_r[1]),
        .I2(err_cnt_r[0]),
        .I3(err_cnt_r22_out),
        .I4(cnt_soft_err_r),
        .O(\n_0_err_cnt_r[2]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h1110)) 
     \err_cnt_r[2]_i_2__2 
       (.I0(good_cnt_r_reg__0[1]),
        .I1(good_cnt_r_reg__0[0]),
        .I2(good_cnt_r_reg__0[2]),
        .I3(good_cnt_r_reg__0[3]),
        .O(err_cnt_r22_out));
FDRE \err_cnt_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[0]_i_1__2 ),
        .Q(err_cnt_r[0]),
        .R(I1));
FDRE \err_cnt_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[1]_i_1__2 ),
        .Q(err_cnt_r[1]),
        .R(I1));
FDRE \err_cnt_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[2]_i_1__2 ),
        .Q(p_1_in11_in),
        .R(I1));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \good_cnt_r[0]_i_1__2 
       (.I0(good_cnt_r_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \good_cnt_r[1]_i_1__2 
       (.I0(good_cnt_r_reg__0[0]),
        .I1(good_cnt_r_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \good_cnt_r[2]_i_1__2 
       (.I0(good_cnt_r_reg__0[0]),
        .I1(good_cnt_r_reg__0[1]),
        .I2(good_cnt_r_reg__0[2]),
        .O(p_0_in__0[2]));
LUT4 #(
    .INIT(16'hFFF7)) 
     \good_cnt_r[3]_i_1__2 
       (.I0(enable_err_detect_i),
        .I1(cnt_good_code_r),
        .I2(start_r),
        .I3(cnt_soft_err_r),
        .O(\n_0_good_cnt_r[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \good_cnt_r[3]_i_2__2 
       (.I0(good_cnt_r_reg__0[1]),
        .I1(good_cnt_r_reg__0[0]),
        .I2(good_cnt_r_reg__0[2]),
        .I3(good_cnt_r_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(good_cnt_r_reg__0[0]),
        .R(\n_0_good_cnt_r[3]_i_1__2 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(good_cnt_r_reg__0[1]),
        .R(\n_0_good_cnt_r[3]_i_1__2 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(good_cnt_r_reg__0[2]),
        .R(\n_0_good_cnt_r[3]_i_1__2 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(good_cnt_r_reg__0[3]),
        .R(\n_0_good_cnt_r[3]_i_1__2 ));
FDRE hard_err_frm_soft_err_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in11_in),
        .Q(hard_err_frm_soft_err),
        .R(I1));
FDRE hard_err_gt_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hard_err_gt0),
        .Q(hard_err_gt),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     \hard_err_r[3]_i_1 
       (.I0(hard_err_frm_soft_err),
        .I1(p_1_in11_in),
        .I2(hard_err_gt),
        .O(O8));
FDRE \soft_err_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22),
        .Q(soft_err_r[0]),
        .R(I1));
FDRE \soft_err_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23),
        .Q(soft_err_r[1]),
        .R(I1));
FDRE \soft_err_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24),
        .Q(soft_err_r[2]),
        .R(I1));
FDRE \soft_err_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I25),
        .Q(soft_err_r[3]),
        .R(I1));
LUT6 #(
    .INIT(64'h0000FFFF00008000)) 
     start_r_i_1__2
       (.I0(n_0_cnt_good_code_r_i_2__2),
        .I1(good_cnt_r_reg__0[2]),
        .I2(good_cnt_r_reg__0[3]),
        .I3(cnt_good_code_r),
        .I4(next_start_c2),
        .I5(start_r),
        .O(next_start_c));
FDSE start_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_start_c),
        .Q(start_r),
        .S(I1));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_ERR_DETECT_4BYTE" *) 
module aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_41
   (ready_r0,
    O7,
    O11,
    I1,
    user_clk,
    hard_err_gt0,
    reset_lanes_i,
    enable_err_detect_i,
    I23,
    I24,
    I25,
    I26);
  output ready_r0;
  output [0:0]O7;
  output [1:0]O11;
  input I1;
  input user_clk;
  input hard_err_gt0;
  input [0:0]reset_lanes_i;
  input enable_err_detect_i;
  input I23;
  input I24;
  input I25;
  input I26;

  wire I1;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire [1:0]O11;
  wire [0:0]O7;
  wire SOFT_ERR0;
  wire cnt_good_code_r;
  wire cnt_soft_err_r;
  wire enable_err_detect_i;
  wire [1:0]err_cnt_r;
  wire err_cnt_r22_out;
  wire [3:0]good_cnt_r_reg__0;
  wire hard_err_frm_soft_err;
  wire hard_err_gt;
  wire hard_err_gt0;
  wire \n_0_SOFT_ERR[1]_i_1__1 ;
  wire n_0_cnt_good_code_r_i_2__1;
  wire \n_0_err_cnt_r[0]_i_1__1 ;
  wire \n_0_err_cnt_r[1]_i_1__1 ;
  wire \n_0_err_cnt_r[2]_i_1__1 ;
  wire \n_0_good_cnt_r[3]_i_1__1 ;
  wire next_good_code_c;
  wire next_soft_err_c;
  wire next_start_c;
  wire next_start_c2;
  wire [3:0]p_0_in__0;
  wire p_1_in11_in;
  wire ready_r0;
  wire [0:0]reset_lanes_i;
  wire [0:3]soft_err_r;
  wire start_r;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \SOFT_ERR[0]_i_1__1 
       (.I0(soft_err_r[0]),
        .I1(soft_err_r[1]),
        .O(SOFT_ERR0));
LUT2 #(
    .INIT(4'hE)) 
     \SOFT_ERR[1]_i_1__1 
       (.I0(soft_err_r[2]),
        .I1(soft_err_r[3]),
        .O(\n_0_SOFT_ERR[1]_i_1__1 ));
FDRE \SOFT_ERR_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(SOFT_ERR0),
        .Q(O11[1]),
        .R(1'b0));
FDRE \SOFT_ERR_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_SOFT_ERR[1]_i_1__1 ),
        .Q(O11[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT4 #(
    .INIT(16'hEEFE)) 
     align_r_i_1__1
       (.I0(reset_lanes_i),
        .I1(hard_err_gt),
        .I2(p_1_in11_in),
        .I3(hard_err_frm_soft_err),
        .O(ready_r0));
LUT6 #(
    .INIT(64'h0000FFFF00002AAA)) 
     cnt_good_code_r_i_1__1
       (.I0(cnt_good_code_r),
        .I1(n_0_cnt_good_code_r_i_2__1),
        .I2(good_cnt_r_reg__0[2]),
        .I3(good_cnt_r_reg__0[3]),
        .I4(next_start_c2),
        .I5(cnt_soft_err_r),
        .O(next_good_code_c));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT2 #(
    .INIT(4'h8)) 
     cnt_good_code_r_i_2__1
       (.I0(good_cnt_r_reg__0[1]),
        .I1(good_cnt_r_reg__0[0]),
        .O(n_0_cnt_good_code_r_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     cnt_good_code_r_i_3__1
       (.I0(soft_err_r[1]),
        .I1(soft_err_r[0]),
        .I2(soft_err_r[3]),
        .I3(soft_err_r[2]),
        .O(next_start_c2));
FDRE cnt_good_code_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_good_code_c),
        .Q(cnt_good_code_r),
        .R(I1));
LUT4 #(
    .INIT(16'hAAA8)) 
     cnt_soft_err_r_i_1__1
       (.I0(next_start_c2),
        .I1(cnt_good_code_r),
        .I2(cnt_soft_err_r),
        .I3(start_r),
        .O(next_soft_err_c));
FDRE cnt_soft_err_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_soft_err_c),
        .Q(cnt_soft_err_r),
        .R(I1));
LUT5 #(
    .INIT(32'hFF990062)) 
     \err_cnt_r[0]_i_1__1 
       (.I0(cnt_soft_err_r),
        .I1(err_cnt_r22_out),
        .I2(err_cnt_r[1]),
        .I3(p_1_in11_in),
        .I4(err_cnt_r[0]),
        .O(\n_0_err_cnt_r[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'hCC9CC8CC)) 
     \err_cnt_r[1]_i_1__1 
       (.I0(p_1_in11_in),
        .I1(err_cnt_r[1]),
        .I2(err_cnt_r[0]),
        .I3(err_cnt_r22_out),
        .I4(cnt_soft_err_r),
        .O(\n_0_err_cnt_r[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'hAAEAAAAA)) 
     \err_cnt_r[2]_i_1__1 
       (.I0(p_1_in11_in),
        .I1(err_cnt_r[1]),
        .I2(err_cnt_r[0]),
        .I3(err_cnt_r22_out),
        .I4(cnt_soft_err_r),
        .O(\n_0_err_cnt_r[2]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT4 #(
    .INIT(16'h1110)) 
     \err_cnt_r[2]_i_2__1 
       (.I0(good_cnt_r_reg__0[1]),
        .I1(good_cnt_r_reg__0[0]),
        .I2(good_cnt_r_reg__0[2]),
        .I3(good_cnt_r_reg__0[3]),
        .O(err_cnt_r22_out));
FDRE \err_cnt_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[0]_i_1__1 ),
        .Q(err_cnt_r[0]),
        .R(I1));
FDRE \err_cnt_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[1]_i_1__1 ),
        .Q(err_cnt_r[1]),
        .R(I1));
FDRE \err_cnt_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[2]_i_1__1 ),
        .Q(p_1_in11_in),
        .R(I1));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \good_cnt_r[0]_i_1__1 
       (.I0(good_cnt_r_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \good_cnt_r[1]_i_1__1 
       (.I0(good_cnt_r_reg__0[0]),
        .I1(good_cnt_r_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \good_cnt_r[2]_i_1__1 
       (.I0(good_cnt_r_reg__0[0]),
        .I1(good_cnt_r_reg__0[1]),
        .I2(good_cnt_r_reg__0[2]),
        .O(p_0_in__0[2]));
LUT4 #(
    .INIT(16'hFFF7)) 
     \good_cnt_r[3]_i_1__1 
       (.I0(enable_err_detect_i),
        .I1(cnt_good_code_r),
        .I2(start_r),
        .I3(cnt_soft_err_r),
        .O(\n_0_good_cnt_r[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \good_cnt_r[3]_i_2__1 
       (.I0(good_cnt_r_reg__0[1]),
        .I1(good_cnt_r_reg__0[0]),
        .I2(good_cnt_r_reg__0[2]),
        .I3(good_cnt_r_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(good_cnt_r_reg__0[0]),
        .R(\n_0_good_cnt_r[3]_i_1__1 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(good_cnt_r_reg__0[1]),
        .R(\n_0_good_cnt_r[3]_i_1__1 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(good_cnt_r_reg__0[2]),
        .R(\n_0_good_cnt_r[3]_i_1__1 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(good_cnt_r_reg__0[3]),
        .R(\n_0_good_cnt_r[3]_i_1__1 ));
FDRE hard_err_frm_soft_err_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in11_in),
        .Q(hard_err_frm_soft_err),
        .R(I1));
FDRE hard_err_gt_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hard_err_gt0),
        .Q(hard_err_gt),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     \hard_err_r[2]_i_1 
       (.I0(hard_err_frm_soft_err),
        .I1(p_1_in11_in),
        .I2(hard_err_gt),
        .O(O7));
FDRE \soft_err_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23),
        .Q(soft_err_r[0]),
        .R(I1));
FDRE \soft_err_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24),
        .Q(soft_err_r[1]),
        .R(I1));
FDRE \soft_err_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I25),
        .Q(soft_err_r[2]),
        .R(I1));
FDRE \soft_err_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I26),
        .Q(soft_err_r[3]),
        .R(I1));
LUT6 #(
    .INIT(64'h0000FFFF00008000)) 
     start_r_i_1__1
       (.I0(n_0_cnt_good_code_r_i_2__1),
        .I1(good_cnt_r_reg__0[2]),
        .I2(good_cnt_r_reg__0[3]),
        .I3(cnt_good_code_r),
        .I4(next_start_c2),
        .I5(start_r),
        .O(next_start_c));
FDSE start_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_start_c),
        .Q(start_r),
        .S(I1));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_ERR_DETECT_4BYTE" *) 
module aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_47
   (ready_r0,
    O8,
    O11,
    I1,
    user_clk,
    hard_err_gt0,
    reset_lanes_i,
    enable_err_detect_i,
    I25,
    I26,
    I27,
    I28);
  output ready_r0;
  output [0:0]O8;
  output [1:0]O11;
  input I1;
  input user_clk;
  input hard_err_gt0;
  input [0:0]reset_lanes_i;
  input enable_err_detect_i;
  input I25;
  input I26;
  input I27;
  input I28;

  wire I1;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire [1:0]O11;
  wire [0:0]O8;
  wire SOFT_ERR0;
  wire cnt_good_code_r;
  wire cnt_soft_err_r;
  wire enable_err_detect_i;
  wire [1:0]err_cnt_r;
  wire err_cnt_r22_out;
  wire [3:0]good_cnt_r_reg__0__0;
  wire hard_err_frm_soft_err;
  wire hard_err_gt;
  wire hard_err_gt0;
  wire \n_0_SOFT_ERR[1]_i_1__0 ;
  wire n_0_cnt_good_code_r_i_2__0;
  wire \n_0_err_cnt_r[0]_i_1__0 ;
  wire \n_0_err_cnt_r[1]_i_1__0 ;
  wire \n_0_err_cnt_r[2]_i_1__0 ;
  wire \n_0_good_cnt_r[3]_i_1__0 ;
  wire next_good_code_c;
  wire next_soft_err_c;
  wire next_start_c;
  wire next_start_c2;
  wire [3:0]p_0_in__0;
  wire p_1_in11_in;
  wire ready_r0;
  wire [0:0]reset_lanes_i;
  wire [0:3]soft_err_r;
  wire start_r;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \SOFT_ERR[0]_i_1__0 
       (.I0(soft_err_r[0]),
        .I1(soft_err_r[1]),
        .O(SOFT_ERR0));
LUT2 #(
    .INIT(4'hE)) 
     \SOFT_ERR[1]_i_1__0 
       (.I0(soft_err_r[2]),
        .I1(soft_err_r[3]),
        .O(\n_0_SOFT_ERR[1]_i_1__0 ));
FDRE \SOFT_ERR_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(SOFT_ERR0),
        .Q(O11[1]),
        .R(1'b0));
FDRE \SOFT_ERR_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_SOFT_ERR[1]_i_1__0 ),
        .Q(O11[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT4 #(
    .INIT(16'hEEFE)) 
     align_r_i_1__0
       (.I0(reset_lanes_i),
        .I1(hard_err_gt),
        .I2(p_1_in11_in),
        .I3(hard_err_frm_soft_err),
        .O(ready_r0));
LUT6 #(
    .INIT(64'h0000FFFF00002AAA)) 
     cnt_good_code_r_i_1__0
       (.I0(cnt_good_code_r),
        .I1(n_0_cnt_good_code_r_i_2__0),
        .I2(good_cnt_r_reg__0__0[2]),
        .I3(good_cnt_r_reg__0__0[3]),
        .I4(next_start_c2),
        .I5(cnt_soft_err_r),
        .O(next_good_code_c));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT2 #(
    .INIT(4'h8)) 
     cnt_good_code_r_i_2__0
       (.I0(good_cnt_r_reg__0__0[1]),
        .I1(good_cnt_r_reg__0__0[0]),
        .O(n_0_cnt_good_code_r_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     cnt_good_code_r_i_3__0
       (.I0(soft_err_r[1]),
        .I1(soft_err_r[0]),
        .I2(soft_err_r[3]),
        .I3(soft_err_r[2]),
        .O(next_start_c2));
FDRE cnt_good_code_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_good_code_c),
        .Q(cnt_good_code_r),
        .R(I1));
LUT4 #(
    .INIT(16'hAAA8)) 
     cnt_soft_err_r_i_1__0
       (.I0(next_start_c2),
        .I1(cnt_good_code_r),
        .I2(cnt_soft_err_r),
        .I3(start_r),
        .O(next_soft_err_c));
FDRE cnt_soft_err_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_soft_err_c),
        .Q(cnt_soft_err_r),
        .R(I1));
LUT5 #(
    .INIT(32'hFF990062)) 
     \err_cnt_r[0]_i_1__0 
       (.I0(cnt_soft_err_r),
        .I1(err_cnt_r22_out),
        .I2(err_cnt_r[1]),
        .I3(p_1_in11_in),
        .I4(err_cnt_r[0]),
        .O(\n_0_err_cnt_r[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'hCC9CC8CC)) 
     \err_cnt_r[1]_i_1__0 
       (.I0(p_1_in11_in),
        .I1(err_cnt_r[1]),
        .I2(err_cnt_r[0]),
        .I3(err_cnt_r22_out),
        .I4(cnt_soft_err_r),
        .O(\n_0_err_cnt_r[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'hAAEAAAAA)) 
     \err_cnt_r[2]_i_1__0 
       (.I0(p_1_in11_in),
        .I1(err_cnt_r[1]),
        .I2(err_cnt_r[0]),
        .I3(err_cnt_r22_out),
        .I4(cnt_soft_err_r),
        .O(\n_0_err_cnt_r[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT4 #(
    .INIT(16'h1110)) 
     \err_cnt_r[2]_i_2__0 
       (.I0(good_cnt_r_reg__0__0[1]),
        .I1(good_cnt_r_reg__0__0[0]),
        .I2(good_cnt_r_reg__0__0[2]),
        .I3(good_cnt_r_reg__0__0[3]),
        .O(err_cnt_r22_out));
FDRE \err_cnt_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[0]_i_1__0 ),
        .Q(err_cnt_r[0]),
        .R(I1));
FDRE \err_cnt_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[1]_i_1__0 ),
        .Q(err_cnt_r[1]),
        .R(I1));
FDRE \err_cnt_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[2]_i_1__0 ),
        .Q(p_1_in11_in),
        .R(I1));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \good_cnt_r[0]_i_1__0 
       (.I0(good_cnt_r_reg__0__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \good_cnt_r[1]_i_1__0 
       (.I0(good_cnt_r_reg__0__0[0]),
        .I1(good_cnt_r_reg__0__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \good_cnt_r[2]_i_1__0 
       (.I0(good_cnt_r_reg__0__0[0]),
        .I1(good_cnt_r_reg__0__0[1]),
        .I2(good_cnt_r_reg__0__0[2]),
        .O(p_0_in__0[2]));
LUT4 #(
    .INIT(16'hFFF7)) 
     \good_cnt_r[3]_i_1__0 
       (.I0(enable_err_detect_i),
        .I1(cnt_good_code_r),
        .I2(start_r),
        .I3(cnt_soft_err_r),
        .O(\n_0_good_cnt_r[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \good_cnt_r[3]_i_2__0 
       (.I0(good_cnt_r_reg__0__0[1]),
        .I1(good_cnt_r_reg__0__0[0]),
        .I2(good_cnt_r_reg__0__0[2]),
        .I3(good_cnt_r_reg__0__0[3]),
        .O(p_0_in__0[3]));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(good_cnt_r_reg__0__0[0]),
        .R(\n_0_good_cnt_r[3]_i_1__0 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(good_cnt_r_reg__0__0[1]),
        .R(\n_0_good_cnt_r[3]_i_1__0 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(good_cnt_r_reg__0__0[2]),
        .R(\n_0_good_cnt_r[3]_i_1__0 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(good_cnt_r_reg__0__0[3]),
        .R(\n_0_good_cnt_r[3]_i_1__0 ));
FDRE hard_err_frm_soft_err_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in11_in),
        .Q(hard_err_frm_soft_err),
        .R(I1));
FDRE hard_err_gt_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hard_err_gt0),
        .Q(hard_err_gt),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     \hard_err_r[1]_i_1 
       (.I0(hard_err_frm_soft_err),
        .I1(p_1_in11_in),
        .I2(hard_err_gt),
        .O(O8));
FDRE \soft_err_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I25),
        .Q(soft_err_r[0]),
        .R(I1));
FDRE \soft_err_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I26),
        .Q(soft_err_r[1]),
        .R(I1));
FDRE \soft_err_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I27),
        .Q(soft_err_r[2]),
        .R(I1));
FDRE \soft_err_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I28),
        .Q(soft_err_r[3]),
        .R(I1));
LUT6 #(
    .INIT(64'h0000FFFF00008000)) 
     start_r_i_1__0
       (.I0(n_0_cnt_good_code_r_i_2__0),
        .I1(good_cnt_r_reg__0__0[2]),
        .I2(good_cnt_r_reg__0__0[3]),
        .I3(cnt_good_code_r),
        .I4(next_start_c2),
        .I5(start_r),
        .O(next_start_c));
FDSE start_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_start_c),
        .Q(start_r),
        .S(I1));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_ERR_DETECT_4BYTE" *) 
module aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_53
   (ready_r0,
    HARD_ERR,
    O21,
    I1,
    user_clk,
    hard_err_gt0,
    RESET_LANES,
    enable_err_detect_i,
    I18,
    I19,
    I20,
    I21);
  output ready_r0;
  output [0:0]HARD_ERR;
  output [1:0]O21;
  input I1;
  input user_clk;
  input hard_err_gt0;
  input [0:0]RESET_LANES;
  input enable_err_detect_i;
  input I18;
  input I19;
  input I20;
  input I21;

  wire [0:0]HARD_ERR;
  wire I1;
  wire I18;
  wire I19;
  wire I20;
  wire I21;
  wire [1:0]O21;
  wire [0:0]RESET_LANES;
  wire SOFT_ERR0;
  wire cnt_good_code_r;
  wire cnt_soft_err_r;
  wire enable_err_detect_i;
  wire [1:0]err_cnt_r;
  wire err_cnt_r22_out;
  wire [3:0]good_cnt_r_reg__0;
  wire hard_err_frm_soft_err;
  wire hard_err_gt;
  wire hard_err_gt0;
  wire \n_0_SOFT_ERR[1]_i_1 ;
  wire n_0_cnt_good_code_r_i_2;
  wire \n_0_err_cnt_r[0]_i_1 ;
  wire \n_0_err_cnt_r[1]_i_1 ;
  wire \n_0_err_cnt_r[2]_i_1 ;
  wire \n_0_good_cnt_r[3]_i_1 ;
  wire next_good_code_c;
  wire next_soft_err_c;
  wire next_start_c;
  wire next_start_c2;
  wire [3:0]p_0_in__0;
  wire p_1_in11_in;
  wire ready_r0;
  wire [0:3]soft_err_r;
  wire start_r;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \SOFT_ERR[0]_i_1 
       (.I0(soft_err_r[0]),
        .I1(soft_err_r[1]),
        .O(SOFT_ERR0));
LUT2 #(
    .INIT(4'hE)) 
     \SOFT_ERR[1]_i_1 
       (.I0(soft_err_r[2]),
        .I1(soft_err_r[3]),
        .O(\n_0_SOFT_ERR[1]_i_1 ));
FDRE \SOFT_ERR_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(SOFT_ERR0),
        .Q(O21[1]),
        .R(1'b0));
FDRE \SOFT_ERR_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_SOFT_ERR[1]_i_1 ),
        .Q(O21[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'hEEFE)) 
     align_r_i_1
       (.I0(RESET_LANES),
        .I1(hard_err_gt),
        .I2(p_1_in11_in),
        .I3(hard_err_frm_soft_err),
        .O(ready_r0));
LUT6 #(
    .INIT(64'h0000FFFF00002AAA)) 
     cnt_good_code_r_i_1
       (.I0(cnt_good_code_r),
        .I1(n_0_cnt_good_code_r_i_2),
        .I2(good_cnt_r_reg__0[2]),
        .I3(good_cnt_r_reg__0[3]),
        .I4(next_start_c2),
        .I5(cnt_soft_err_r),
        .O(next_good_code_c));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'h8)) 
     cnt_good_code_r_i_2
       (.I0(good_cnt_r_reg__0[1]),
        .I1(good_cnt_r_reg__0[0]),
        .O(n_0_cnt_good_code_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     cnt_good_code_r_i_3
       (.I0(soft_err_r[1]),
        .I1(soft_err_r[0]),
        .I2(soft_err_r[3]),
        .I3(soft_err_r[2]),
        .O(next_start_c2));
FDRE cnt_good_code_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_good_code_c),
        .Q(cnt_good_code_r),
        .R(I1));
LUT4 #(
    .INIT(16'hAAA8)) 
     cnt_soft_err_r_i_1
       (.I0(next_start_c2),
        .I1(cnt_good_code_r),
        .I2(cnt_soft_err_r),
        .I3(start_r),
        .O(next_soft_err_c));
FDRE cnt_soft_err_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_soft_err_c),
        .Q(cnt_soft_err_r),
        .R(I1));
LUT5 #(
    .INIT(32'hFF990062)) 
     \err_cnt_r[0]_i_1 
       (.I0(cnt_soft_err_r),
        .I1(err_cnt_r22_out),
        .I2(err_cnt_r[1]),
        .I3(p_1_in11_in),
        .I4(err_cnt_r[0]),
        .O(\n_0_err_cnt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'hCC9CC8CC)) 
     \err_cnt_r[1]_i_1 
       (.I0(p_1_in11_in),
        .I1(err_cnt_r[1]),
        .I2(err_cnt_r[0]),
        .I3(err_cnt_r22_out),
        .I4(cnt_soft_err_r),
        .O(\n_0_err_cnt_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'hAAEAAAAA)) 
     \err_cnt_r[2]_i_1 
       (.I0(p_1_in11_in),
        .I1(err_cnt_r[1]),
        .I2(err_cnt_r[0]),
        .I3(err_cnt_r22_out),
        .I4(cnt_soft_err_r),
        .O(\n_0_err_cnt_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h1110)) 
     \err_cnt_r[2]_i_2 
       (.I0(good_cnt_r_reg__0[1]),
        .I1(good_cnt_r_reg__0[0]),
        .I2(good_cnt_r_reg__0[2]),
        .I3(good_cnt_r_reg__0[3]),
        .O(err_cnt_r22_out));
FDRE \err_cnt_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[0]_i_1 ),
        .Q(err_cnt_r[0]),
        .R(I1));
FDRE \err_cnt_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[1]_i_1 ),
        .Q(err_cnt_r[1]),
        .R(I1));
FDRE \err_cnt_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_err_cnt_r[2]_i_1 ),
        .Q(p_1_in11_in),
        .R(I1));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \good_cnt_r[0]_i_1 
       (.I0(good_cnt_r_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \good_cnt_r[1]_i_1 
       (.I0(good_cnt_r_reg__0[0]),
        .I1(good_cnt_r_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \good_cnt_r[2]_i_1 
       (.I0(good_cnt_r_reg__0[0]),
        .I1(good_cnt_r_reg__0[1]),
        .I2(good_cnt_r_reg__0[2]),
        .O(p_0_in__0[2]));
LUT4 #(
    .INIT(16'hFFF7)) 
     \good_cnt_r[3]_i_1 
       (.I0(enable_err_detect_i),
        .I1(cnt_good_code_r),
        .I2(start_r),
        .I3(cnt_soft_err_r),
        .O(\n_0_good_cnt_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \good_cnt_r[3]_i_2 
       (.I0(good_cnt_r_reg__0[1]),
        .I1(good_cnt_r_reg__0[0]),
        .I2(good_cnt_r_reg__0[2]),
        .I3(good_cnt_r_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(good_cnt_r_reg__0[0]),
        .R(\n_0_good_cnt_r[3]_i_1 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(good_cnt_r_reg__0[1]),
        .R(\n_0_good_cnt_r[3]_i_1 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(good_cnt_r_reg__0[2]),
        .R(\n_0_good_cnt_r[3]_i_1 ));
(* counter = "22" *) 
   FDRE \good_cnt_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(good_cnt_r_reg__0[3]),
        .R(\n_0_good_cnt_r[3]_i_1 ));
FDRE hard_err_frm_soft_err_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in11_in),
        .Q(hard_err_frm_soft_err),
        .R(I1));
FDRE hard_err_gt_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hard_err_gt0),
        .Q(hard_err_gt),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     \hard_err_r[0]_i_1 
       (.I0(hard_err_frm_soft_err),
        .I1(p_1_in11_in),
        .I2(hard_err_gt),
        .O(HARD_ERR));
FDRE \soft_err_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I18),
        .Q(soft_err_r[0]),
        .R(I1));
FDRE \soft_err_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I19),
        .Q(soft_err_r[1]),
        .R(I1));
FDRE \soft_err_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20),
        .Q(soft_err_r[2]),
        .R(I1));
FDRE \soft_err_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21),
        .Q(soft_err_r[3]),
        .R(I1));
LUT6 #(
    .INIT(64'h0000FFFF00008000)) 
     start_r_i_1
       (.I0(n_0_cnt_good_code_r_i_2),
        .I1(good_cnt_r_reg__0[2]),
        .I2(good_cnt_r_reg__0[3]),
        .I3(cnt_good_code_r),
        .I4(next_start_c2),
        .I5(start_r),
        .O(next_start_c));
FDSE start_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_start_c),
        .Q(start_r),
        .S(I1));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_GLOBAL_LOGIC" *) 
module aurora_8b10baurora_8b10b_GLOBAL_LOGIC
   (D,
    reset_lanes_i,
    en_chan_sync_i,
    gen_v_i,
    gen_a_i,
    gen_k_i,
    gen_r_i,
    O1,
    start_rx_i,
    gtrxreset_i,
    soft_err,
    hard_err,
    ch_bond_done_i,
    user_clk,
    all_lanes_v_c,
    I1,
    SR,
    good_as_r0,
    power_down,
    Q,
    I2,
    I3,
    lane_up);
  output [3:0]D;
  output [0:3]reset_lanes_i;
  output en_chan_sync_i;
  output [11:0]gen_v_i;
  output [0:3]gen_a_i;
  output [0:15]gen_k_i;
  output [0:15]gen_r_i;
  output O1;
  output start_rx_i;
  output gtrxreset_i;
  output soft_err;
  output hard_err;
  input [3:0]ch_bond_done_i;
  input user_clk;
  input all_lanes_v_c;
  input I1;
  input [0:0]SR;
  input good_as_r0;
  input power_down;
  input [3:0]Q;
  input [7:0]I2;
  input [3:0]I3;
  input [0:3]lane_up;

  wire [3:0]D;
  wire I1;
  wire [7:0]I2;
  wire [3:0]I3;
  wire O1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire all_lanes_v_c;
  wire [3:0]ch_bond_done_i;
  wire en_chan_sync_i;
  wire [0:3]gen_a_i;
  wire [0:15]gen_k_i;
  wire [0:15]gen_r_i;
  wire [11:0]gen_v_i;
  wire gen_ver_i;
  wire good_as_r0;
  wire gtrxreset_i;
  wire hard_err;
  wire [0:3]lane_up;
  wire power_down;
  wire reset_channel_i;
  wire [0:3]reset_lanes_i;
  wire soft_err;
  wire start_rx_i;
  wire txver_count_r0;
  wire user_clk;
  wire wait_for_lane_up_r0;

aurora_8b10baurora_8b10b_CHANNEL_ERR_DETECT channel_err_detect_i
       (.I2(I2),
        .I3(I3),
        .SR(SR),
        .hard_err(hard_err),
        .lane_up(lane_up),
        .power_down(power_down),
        .reset_channel_i(reset_channel_i),
        .soft_err(soft_err),
        .user_clk(user_clk),
        .wait_for_lane_up_r0(wait_for_lane_up_r0));
aurora_8b10baurora_8b10b_CHANNEL_INIT_SM channel_init_sm_i
       (.D(D),
        .I1(I1),
        .O1(O1),
        .Q(Q),
        .SR(SR),
        .all_lanes_v_c(all_lanes_v_c),
        .ch_bond_done_i(ch_bond_done_i),
        .en_chan_sync_i(en_chan_sync_i),
        .gen_ver_i(gen_ver_i),
        .good_as_r0(good_as_r0),
        .gtrxreset_i(gtrxreset_i),
        .reset_channel_i(reset_channel_i),
        .reset_lanes_i(reset_lanes_i),
        .start_rx_i(start_rx_i),
        .txver_count_r0(txver_count_r0),
        .user_clk(user_clk),
        .wait_for_lane_up_r0(wait_for_lane_up_r0));
aurora_8b10baurora_8b10b_IDLE_AND_VER_GEN idle_and_ver_gen_i
       (.SR(SR),
        .gen_a_i(gen_a_i),
        .gen_k_i(gen_k_i),
        .gen_r_i(gen_r_i),
        .gen_v_i(gen_v_i),
        .gen_ver_i(gen_ver_i),
        .txver_count_r0(txver_count_r0),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_GT_WRAPPER" *) 
module aurora_8b10baurora_8b10b_GT_WRAPPER
   (s_out_d1_cdc_to_49,
    s_out_d2_50,
    s_out_d3_51,
    s_out_d4_52,
    s_out_d5_53,
    s_out_d6_54,
    s_out_d7_55,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    s_out_d1_cdc_to_56,
    s_out_d2_57,
    s_out_d3_58,
    s_out_d4_59,
    s_out_d5_60,
    s_out_d6_61,
    s_out_d7_62,
    O54,
    O55,
    O56,
    O57,
    O58,
    O59,
    s_out_d1_cdc_to_63,
    s_out_d2_64,
    s_out_d3_65,
    s_out_d4_66,
    s_out_d5_67,
    s_out_d6_68,
    s_out_d7_69,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    s_out_d1_cdc_to_70,
    s_out_d2_71,
    s_out_d3_72,
    s_out_d4_73,
    s_out_d5_74,
    s_out_d6_75,
    s_out_d7_76,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    s_out_d1_cdc_to_77,
    s_out_d2_78,
    s_out_d3_79,
    s_out_d4_80,
    s_out_d5_81,
    s_out_d6_82,
    s_out_d7_83,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    s_out_d1_cdc_to_84,
    s_out_d2_85,
    s_out_d3_86,
    s_out_d4_87,
    s_out_d5_88,
    s_out_d6_89,
    s_out_d7_90,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    s_out_d1_cdc_to_91,
    s_out_d2_92,
    s_out_d3_93,
    s_out_d4_94,
    s_out_d5_95,
    s_out_d6_96,
    s_out_d7_97,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    s_out_d1_cdc_to_98,
    s_out_d2_99,
    s_out_d3_100,
    s_out_d4_101,
    s_out_d5_102,
    s_out_d6_103,
    s_out_d7_104,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    s_out_d1_cdc_to_105,
    s_out_d2_106,
    s_out_d3_107,
    s_out_d4_108,
    s_out_d5_109,
    s_out_d6_110,
    s_out_d7_111,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    s_out_d1_cdc_to_112,
    s_out_d2_113,
    s_out_d3_114,
    s_out_d4_115,
    s_out_d5_116,
    s_out_d6_117,
    s_out_d7_118,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    s_out_d1_cdc_to_119,
    s_out_d2_120,
    s_out_d3_121,
    s_out_d4_122,
    s_out_d5_123,
    s_out_d6_124,
    s_out_d7_125,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    s_out_d1_cdc_to_126,
    s_out_d2_127,
    s_out_d3_128,
    s_out_d4_129,
    s_out_d5_130,
    s_out_d6_131,
    s_out_d7_132,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    s_out_d1_cdc_to_133,
    s_out_d2_134,
    s_out_d3_135,
    s_out_d4_136,
    s_out_d5_137,
    s_out_d6_138,
    s_out_d7_139,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    s_out_d1_cdc_to_140,
    s_out_d2_141,
    s_out_d3_142,
    s_out_d4_143,
    s_out_d5_144,
    s_out_d6_145,
    s_out_d7_146,
    O126,
    O127,
    O128,
    O129,
    O130,
    O131,
    s_out_d1_cdc_to_147,
    s_out_d2_148,
    s_out_d3_149,
    s_out_d4_150,
    s_out_d5_151,
    s_out_d6_152,
    s_out_d7_153,
    O132,
    O133,
    O134,
    O135,
    O136,
    O137,
    s_out_d1_cdc_to_154,
    s_out_d2_155,
    s_out_d3_156,
    s_out_d4_157,
    s_out_d5_158,
    s_out_d6_159,
    s_out_d7_160,
    O138,
    O139,
    O140,
    O141,
    O142,
    O143,
    O1,
    txn,
    txp,
    O2,
    ch_bond_done_i,
    tx_out_clk,
    drpdo_out,
    RXDATA,
    I14,
    RXCHARISK,
    s_out_d1_cdc_to_161,
    s_out_d2_162,
    s_out_d3_163,
    s_out_d4_164,
    s_out_d5_165,
    s_out_d6_166,
    s_out_d7_167,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    s_out_d1_cdc_to_168,
    s_out_d2_169,
    s_out_d3_170,
    s_out_d4_171,
    s_out_d5_172,
    s_out_d6_173,
    s_out_d7_174,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    s_out_d1_cdc_to_175,
    s_out_d2_176,
    s_out_d3_177,
    s_out_d4_178,
    s_out_d5_179,
    s_out_d6_180,
    s_out_d7_181,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    O3,
    O4,
    drpdo_out_lane1,
    O5,
    O6,
    O7,
    s_out_d1_cdc_to_182,
    s_out_d2_183,
    s_out_d3_184,
    s_out_d4_185,
    s_out_d5_186,
    s_out_d6_187,
    s_out_d7_188,
    O164,
    O165,
    O166,
    O167,
    O168,
    O169,
    s_out_d1_cdc_to_189,
    s_out_d2_190,
    s_out_d3_191,
    s_out_d4_192,
    s_out_d5_193,
    s_out_d6_194,
    s_out_d7_195,
    O170,
    O171,
    O172,
    O173,
    O174,
    O175,
    s_out_d1_cdc_to_196,
    s_out_d2_197,
    s_out_d3_198,
    s_out_d4_199,
    s_out_d5_200,
    s_out_d6_201,
    s_out_d7_202,
    O176,
    O177,
    O178,
    O179,
    O180,
    O181,
    O8,
    O9,
    drpdo_out_lane2,
    O10,
    I12,
    O11,
    s_out_d1_cdc_to_203,
    s_out_d2_204,
    s_out_d3_205,
    s_out_d4_206,
    s_out_d5_207,
    s_out_d6_208,
    s_out_d7_209,
    O183,
    O184,
    O185,
    O186,
    O187,
    O188,
    s_out_d1_cdc_to_210,
    s_out_d2_211,
    s_out_d3_212,
    s_out_d4_213,
    s_out_d5_214,
    s_out_d6_215,
    s_out_d7_216,
    O189,
    O190,
    O191,
    O192,
    O193,
    O194,
    s_out_d1_cdc_to_217,
    s_out_d2_218,
    s_out_d3_219,
    s_out_d4_220,
    s_out_d5_221,
    s_out_d6_222,
    s_out_d7_223,
    O195,
    O196,
    O197,
    O198,
    O199,
    O200,
    O12,
    O13,
    drpdo_out_lane3,
    O14,
    O15,
    O16,
    s_out_d1_cdc_to_224,
    s_out_d2_225,
    s_out_d3_226,
    s_out_d4_227,
    s_out_d5_228,
    s_out_d6_229,
    s_out_d7_230,
    O202,
    O203,
    O204,
    O205,
    O206,
    O207,
    s_out_d1_cdc_to_231,
    s_out_d2_232,
    s_out_d3_233,
    s_out_d4_234,
    s_out_d5_235,
    s_out_d6_236,
    s_out_d7_237,
    O208,
    O209,
    O210,
    O211,
    O212,
    O213,
    s_out_d1_cdc_to_238,
    s_out_d2_239,
    s_out_d3_240,
    s_out_d4_241,
    s_out_d5_242,
    s_out_d6_243,
    s_out_d7_244,
    O214,
    O215,
    O216,
    O217,
    O218,
    O219,
    rx_resetdone_out,
    link_reset_r,
    tx_resetdone_out,
    O17,
    tx_lock,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    hard_err_gt0,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    I23,
    O35,
    O36,
    O37,
    hard_err_gt0_0,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O144,
    hard_err_gt0_1,
    O163,
    O182,
    O201,
    O220,
    O221,
    O222,
    O223,
    O224,
    O225,
    O226,
    O227,
    hard_err_gt0_2,
    O228,
    O229,
    O230,
    O231,
    O232,
    O233,
    O234,
    O235,
    O236,
    I1,
    user_clk,
    init_clk_in,
    rxfsm_data_valid_r,
    drpclk_in,
    rxn,
    rxp,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    I2,
    I3,
    sync_clk,
    power_down,
    loopback,
    TXDATA,
    TXCHARISK,
    en_chan_sync_i,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I13,
    I15,
    I16,
    I17,
    gtrxreset_i,
    quad1_common_lock_in,
    link_reset_out,
    pll_not_locked,
    gt0_pll0refclklost_in,
    consecutive_commas_r,
    ready_r,
    I18,
    I19,
    I20,
    I21,
    consecutive_commas_r_3,
    ready_r_4,
    I22,
    I24,
    I25,
    I26,
    consecutive_commas_r_5,
    ready_r_6,
    I27,
    I28,
    I29,
    I30,
    consecutive_commas_r_7,
    ready_r_8,
    I31,
    I32,
    I33,
    I34,
    first_v_received_r,
    first_v_received_r_9,
    first_v_received_r_10,
    first_v_received_r_11,
    drpen_in,
    drpdi_in,
    drpwe_in,
    drpaddr_in,
    drpen_in_lane1,
    drpdi_in_lane1,
    drpwe_in_lane1,
    drpaddr_in_lane1,
    drpen_in_lane2,
    drpdi_in_lane2,
    drpwe_in_lane2,
    drpaddr_in_lane2,
    drpen_in_lane3,
    drpdi_in_lane3,
    drpwe_in_lane3,
    drpaddr_in_lane3,
    gt_reset);
  output s_out_d1_cdc_to_49;
  output s_out_d2_50;
  output s_out_d3_51;
  output s_out_d4_52;
  output s_out_d5_53;
  output s_out_d6_54;
  output s_out_d7_55;
  output [1:0]O48;
  output [1:0]O49;
  output [1:0]O50;
  output [1:0]O51;
  output [1:0]O52;
  output [1:0]O53;
  output s_out_d1_cdc_to_56;
  output s_out_d2_57;
  output s_out_d3_58;
  output s_out_d4_59;
  output s_out_d5_60;
  output s_out_d6_61;
  output s_out_d7_62;
  output [1:0]O54;
  output [1:0]O55;
  output [1:0]O56;
  output [1:0]O57;
  output [1:0]O58;
  output [1:0]O59;
  output s_out_d1_cdc_to_63;
  output s_out_d2_64;
  output s_out_d3_65;
  output s_out_d4_66;
  output s_out_d5_67;
  output s_out_d6_68;
  output s_out_d7_69;
  output [1:0]O60;
  output [1:0]O61;
  output [1:0]O62;
  output [1:0]O63;
  output [1:0]O64;
  output [1:0]O65;
  output s_out_d1_cdc_to_70;
  output s_out_d2_71;
  output s_out_d3_72;
  output s_out_d4_73;
  output s_out_d5_74;
  output s_out_d6_75;
  output s_out_d7_76;
  output [1:0]O66;
  output [1:0]O67;
  output [1:0]O68;
  output [1:0]O69;
  output [1:0]O70;
  output [1:0]O71;
  output s_out_d1_cdc_to_77;
  output s_out_d2_78;
  output s_out_d3_79;
  output s_out_d4_80;
  output s_out_d5_81;
  output s_out_d6_82;
  output s_out_d7_83;
  output [1:0]O72;
  output [1:0]O73;
  output [1:0]O74;
  output [1:0]O75;
  output [1:0]O76;
  output [1:0]O77;
  output s_out_d1_cdc_to_84;
  output s_out_d2_85;
  output s_out_d3_86;
  output s_out_d4_87;
  output s_out_d5_88;
  output s_out_d6_89;
  output s_out_d7_90;
  output [1:0]O78;
  output [1:0]O79;
  output [1:0]O80;
  output [1:0]O81;
  output [1:0]O82;
  output [1:0]O83;
  output s_out_d1_cdc_to_91;
  output s_out_d2_92;
  output s_out_d3_93;
  output s_out_d4_94;
  output s_out_d5_95;
  output s_out_d6_96;
  output s_out_d7_97;
  output [1:0]O84;
  output [1:0]O85;
  output [1:0]O86;
  output [1:0]O87;
  output [1:0]O88;
  output [1:0]O89;
  output s_out_d1_cdc_to_98;
  output s_out_d2_99;
  output s_out_d3_100;
  output s_out_d4_101;
  output s_out_d5_102;
  output s_out_d6_103;
  output s_out_d7_104;
  output [1:0]O90;
  output [1:0]O91;
  output [1:0]O92;
  output [1:0]O93;
  output [1:0]O94;
  output [1:0]O95;
  output s_out_d1_cdc_to_105;
  output s_out_d2_106;
  output s_out_d3_107;
  output s_out_d4_108;
  output s_out_d5_109;
  output s_out_d6_110;
  output s_out_d7_111;
  output [1:0]O96;
  output [1:0]O97;
  output [1:0]O98;
  output [1:0]O99;
  output [1:0]O100;
  output [1:0]O101;
  output s_out_d1_cdc_to_112;
  output s_out_d2_113;
  output s_out_d3_114;
  output s_out_d4_115;
  output s_out_d5_116;
  output s_out_d6_117;
  output s_out_d7_118;
  output [1:0]O102;
  output [1:0]O103;
  output [1:0]O104;
  output [1:0]O105;
  output [1:0]O106;
  output [1:0]O107;
  output s_out_d1_cdc_to_119;
  output s_out_d2_120;
  output s_out_d3_121;
  output s_out_d4_122;
  output s_out_d5_123;
  output s_out_d6_124;
  output s_out_d7_125;
  output [1:0]O108;
  output [1:0]O109;
  output [1:0]O110;
  output [1:0]O111;
  output [1:0]O112;
  output [1:0]O113;
  output s_out_d1_cdc_to_126;
  output s_out_d2_127;
  output s_out_d3_128;
  output s_out_d4_129;
  output s_out_d5_130;
  output s_out_d6_131;
  output s_out_d7_132;
  output [1:0]O114;
  output [1:0]O115;
  output [1:0]O116;
  output [1:0]O117;
  output [1:0]O118;
  output [1:0]O119;
  output s_out_d1_cdc_to_133;
  output s_out_d2_134;
  output s_out_d3_135;
  output s_out_d4_136;
  output s_out_d5_137;
  output s_out_d6_138;
  output s_out_d7_139;
  output [1:0]O120;
  output [1:0]O121;
  output [1:0]O122;
  output [1:0]O123;
  output [1:0]O124;
  output [1:0]O125;
  output s_out_d1_cdc_to_140;
  output s_out_d2_141;
  output s_out_d3_142;
  output s_out_d4_143;
  output s_out_d5_144;
  output s_out_d6_145;
  output s_out_d7_146;
  output [1:0]O126;
  output [1:0]O127;
  output [1:0]O128;
  output [1:0]O129;
  output [1:0]O130;
  output [1:0]O131;
  output s_out_d1_cdc_to_147;
  output s_out_d2_148;
  output s_out_d3_149;
  output s_out_d4_150;
  output s_out_d5_151;
  output s_out_d6_152;
  output s_out_d7_153;
  output [1:0]O132;
  output [1:0]O133;
  output [1:0]O134;
  output [1:0]O135;
  output [1:0]O136;
  output [1:0]O137;
  output s_out_d1_cdc_to_154;
  output s_out_d2_155;
  output s_out_d3_156;
  output s_out_d4_157;
  output s_out_d5_158;
  output s_out_d6_159;
  output s_out_d7_160;
  output [1:0]O138;
  output [1:0]O139;
  output [1:0]O140;
  output [1:0]O141;
  output [1:0]O142;
  output [1:0]O143;
  output O1;
  output [0:3]txn;
  output [0:3]txp;
  output O2;
  output [3:0]ch_bond_done_i;
  output tx_out_clk;
  output [15:0]drpdo_out;
  output [31:0]RXDATA;
  output [3:0]I14;
  output [3:0]RXCHARISK;
  output s_out_d1_cdc_to_161;
  output s_out_d2_162;
  output s_out_d3_163;
  output s_out_d4_164;
  output s_out_d5_165;
  output s_out_d6_166;
  output s_out_d7_167;
  output [1:0]O145;
  output [1:0]O146;
  output [1:0]O147;
  output [1:0]O148;
  output [1:0]O149;
  output [1:0]O150;
  output s_out_d1_cdc_to_168;
  output s_out_d2_169;
  output s_out_d3_170;
  output s_out_d4_171;
  output s_out_d5_172;
  output s_out_d6_173;
  output s_out_d7_174;
  output [1:0]O151;
  output [1:0]O152;
  output [1:0]O153;
  output [1:0]O154;
  output [1:0]O155;
  output [1:0]O156;
  output s_out_d1_cdc_to_175;
  output s_out_d2_176;
  output s_out_d3_177;
  output s_out_d4_178;
  output s_out_d5_179;
  output s_out_d6_180;
  output s_out_d7_181;
  output [1:0]O157;
  output [1:0]O158;
  output [1:0]O159;
  output [1:0]O160;
  output [1:0]O161;
  output [1:0]O162;
  output O3;
  output O4;
  output [15:0]drpdo_out_lane1;
  output [31:0]O5;
  output [3:0]O6;
  output [3:0]O7;
  output s_out_d1_cdc_to_182;
  output s_out_d2_183;
  output s_out_d3_184;
  output s_out_d4_185;
  output s_out_d5_186;
  output s_out_d6_187;
  output s_out_d7_188;
  output [1:0]O164;
  output [1:0]O165;
  output [1:0]O166;
  output [1:0]O167;
  output [1:0]O168;
  output [1:0]O169;
  output s_out_d1_cdc_to_189;
  output s_out_d2_190;
  output s_out_d3_191;
  output s_out_d4_192;
  output s_out_d5_193;
  output s_out_d6_194;
  output s_out_d7_195;
  output [1:0]O170;
  output [1:0]O171;
  output [1:0]O172;
  output [1:0]O173;
  output [1:0]O174;
  output [1:0]O175;
  output s_out_d1_cdc_to_196;
  output s_out_d2_197;
  output s_out_d3_198;
  output s_out_d4_199;
  output s_out_d5_200;
  output s_out_d6_201;
  output s_out_d7_202;
  output [1:0]O176;
  output [1:0]O177;
  output [1:0]O178;
  output [1:0]O179;
  output [1:0]O180;
  output [1:0]O181;
  output O8;
  output O9;
  output [15:0]drpdo_out_lane2;
  output [31:0]O10;
  output [3:0]I12;
  output [3:0]O11;
  output s_out_d1_cdc_to_203;
  output s_out_d2_204;
  output s_out_d3_205;
  output s_out_d4_206;
  output s_out_d5_207;
  output s_out_d6_208;
  output s_out_d7_209;
  output [1:0]O183;
  output [1:0]O184;
  output [1:0]O185;
  output [1:0]O186;
  output [1:0]O187;
  output [1:0]O188;
  output s_out_d1_cdc_to_210;
  output s_out_d2_211;
  output s_out_d3_212;
  output s_out_d4_213;
  output s_out_d5_214;
  output s_out_d6_215;
  output s_out_d7_216;
  output [1:0]O189;
  output [1:0]O190;
  output [1:0]O191;
  output [1:0]O192;
  output [1:0]O193;
  output [1:0]O194;
  output s_out_d1_cdc_to_217;
  output s_out_d2_218;
  output s_out_d3_219;
  output s_out_d4_220;
  output s_out_d5_221;
  output s_out_d6_222;
  output s_out_d7_223;
  output [1:0]O195;
  output [1:0]O196;
  output [1:0]O197;
  output [1:0]O198;
  output [1:0]O199;
  output [1:0]O200;
  output O12;
  output O13;
  output [15:0]drpdo_out_lane3;
  output [31:0]O14;
  output [3:0]O15;
  output [3:0]O16;
  output s_out_d1_cdc_to_224;
  output s_out_d2_225;
  output s_out_d3_226;
  output s_out_d4_227;
  output s_out_d5_228;
  output s_out_d6_229;
  output s_out_d7_230;
  output [1:0]O202;
  output [1:0]O203;
  output [1:0]O204;
  output [1:0]O205;
  output [1:0]O206;
  output [1:0]O207;
  output s_out_d1_cdc_to_231;
  output s_out_d2_232;
  output s_out_d3_233;
  output s_out_d4_234;
  output s_out_d5_235;
  output s_out_d6_236;
  output s_out_d7_237;
  output [1:0]O208;
  output [1:0]O209;
  output [1:0]O210;
  output [1:0]O211;
  output [1:0]O212;
  output [1:0]O213;
  output s_out_d1_cdc_to_238;
  output s_out_d2_239;
  output s_out_d3_240;
  output s_out_d4_241;
  output s_out_d5_242;
  output s_out_d6_243;
  output s_out_d7_244;
  output [1:0]O214;
  output [1:0]O215;
  output [1:0]O216;
  output [1:0]O217;
  output [1:0]O218;
  output [1:0]O219;
  output rx_resetdone_out;
  output link_reset_r;
  output tx_resetdone_out;
  output O17;
  output tx_lock;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output [7:0]O24;
  output [7:0]O25;
  output O26;
  output O27;
  output hard_err_gt0;
  output [7:0]O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output [7:0]I23;
  output [7:0]O35;
  output O36;
  output O37;
  output hard_err_gt0_0;
  output [7:0]O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output [7:0]O45;
  output [7:0]O46;
  output O47;
  output O144;
  output hard_err_gt0_1;
  output [7:0]O163;
  output O182;
  output O201;
  output O220;
  output O221;
  output O222;
  output O223;
  output [7:0]O224;
  output [7:0]O225;
  output O226;
  output O227;
  output hard_err_gt0_2;
  output [7:0]O228;
  output O229;
  output O230;
  output O231;
  output O232;
  output O233;
  output O234;
  output O235;
  output O236;
  input I1;
  input user_clk;
  input init_clk_in;
  input rxfsm_data_valid_r;
  input drpclk_in;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input I2;
  input I3;
  input sync_clk;
  input power_down;
  input [2:0]loopback;
  input [31:0]TXDATA;
  input [3:0]TXCHARISK;
  input en_chan_sync_i;
  input I4;
  input I5;
  input [31:0]I6;
  input [2:0]I7;
  input I8;
  input I9;
  input [31:0]I10;
  input [2:0]I11;
  input I13;
  input I15;
  input [31:0]I16;
  input [2:0]I17;
  input gtrxreset_i;
  input quad1_common_lock_in;
  input link_reset_out;
  input pll_not_locked;
  input gt0_pll0refclklost_in;
  input consecutive_commas_r;
  input ready_r;
  input I18;
  input I19;
  input [7:0]I20;
  input [0:0]I21;
  input consecutive_commas_r_3;
  input ready_r_4;
  input I22;
  input I24;
  input [7:0]I25;
  input [0:0]I26;
  input consecutive_commas_r_5;
  input ready_r_6;
  input I27;
  input I28;
  input [7:0]I29;
  input [0:0]I30;
  input consecutive_commas_r_7;
  input ready_r_8;
  input I31;
  input I32;
  input [7:0]I33;
  input [0:0]I34;
  input first_v_received_r;
  input first_v_received_r_9;
  input first_v_received_r_10;
  input first_v_received_r_11;
  input drpen_in;
  input [15:0]drpdi_in;
  input drpwe_in;
  input [8:0]drpaddr_in;
  input drpen_in_lane1;
  input [15:0]drpdi_in_lane1;
  input drpwe_in_lane1;
  input [8:0]drpaddr_in_lane1;
  input drpen_in_lane2;
  input [15:0]drpdi_in_lane2;
  input drpwe_in_lane2;
  input [8:0]drpaddr_in_lane2;
  input drpen_in_lane3;
  input [15:0]drpdi_in_lane3;
  input drpwe_in_lane3;
  input [8:0]drpaddr_in_lane3;
  input gt_reset;

  wire I1;
  wire [31:0]I10;
  wire [2:0]I11;
  wire [3:0]I12;
  wire I13;
  wire [3:0]I14;
  wire I15;
  wire [31:0]I16;
  wire [2:0]I17;
  wire I18;
  wire I19;
  wire I2;
  wire [7:0]I20;
  wire [0:0]I21;
  wire I22;
  wire [7:0]I23;
  wire I24;
  wire [7:0]I25;
  wire [0:0]I26;
  wire I27;
  wire I28;
  wire [7:0]I29;
  wire I3;
  wire [0:0]I30;
  wire I31;
  wire I32;
  wire [7:0]I33;
  wire [0:0]I34;
  wire I4;
  wire I5;
  wire [31:0]I6;
  wire [2:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire [31:0]O10;
  wire [1:0]O100;
  wire [1:0]O101;
  wire [1:0]O102;
  wire [1:0]O103;
  wire [1:0]O104;
  wire [1:0]O105;
  wire [1:0]O106;
  wire [1:0]O107;
  wire [1:0]O108;
  wire [1:0]O109;
  wire [3:0]O11;
  wire [1:0]O110;
  wire [1:0]O111;
  wire [1:0]O112;
  wire [1:0]O113;
  wire [1:0]O114;
  wire [1:0]O115;
  wire [1:0]O116;
  wire [1:0]O117;
  wire [1:0]O118;
  wire [1:0]O119;
  wire O12;
  wire [1:0]O120;
  wire [1:0]O121;
  wire [1:0]O122;
  wire [1:0]O123;
  wire [1:0]O124;
  wire [1:0]O125;
  wire [1:0]O126;
  wire [1:0]O127;
  wire [1:0]O128;
  wire [1:0]O129;
  wire O13;
  wire [1:0]O130;
  wire [1:0]O131;
  wire [1:0]O132;
  wire [1:0]O133;
  wire [1:0]O134;
  wire [1:0]O135;
  wire [1:0]O136;
  wire [1:0]O137;
  wire [1:0]O138;
  wire [1:0]O139;
  wire [31:0]O14;
  wire [1:0]O140;
  wire [1:0]O141;
  wire [1:0]O142;
  wire [1:0]O143;
  wire O144;
  wire [1:0]O145;
  wire [1:0]O146;
  wire [1:0]O147;
  wire [1:0]O148;
  wire [1:0]O149;
  wire [3:0]O15;
  wire [1:0]O150;
  wire [1:0]O151;
  wire [1:0]O152;
  wire [1:0]O153;
  wire [1:0]O154;
  wire [1:0]O155;
  wire [1:0]O156;
  wire [1:0]O157;
  wire [1:0]O158;
  wire [1:0]O159;
  wire [3:0]O16;
  wire [1:0]O160;
  wire [1:0]O161;
  wire [1:0]O162;
  wire [7:0]O163;
  wire [1:0]O164;
  wire [1:0]O165;
  wire [1:0]O166;
  wire [1:0]O167;
  wire [1:0]O168;
  wire [1:0]O169;
  wire O17;
  wire [1:0]O170;
  wire [1:0]O171;
  wire [1:0]O172;
  wire [1:0]O173;
  wire [1:0]O174;
  wire [1:0]O175;
  wire [1:0]O176;
  wire [1:0]O177;
  wire [1:0]O178;
  wire [1:0]O179;
  wire O18;
  wire [1:0]O180;
  wire [1:0]O181;
  wire O182;
  wire [1:0]O183;
  wire [1:0]O184;
  wire [1:0]O185;
  wire [1:0]O186;
  wire [1:0]O187;
  wire [1:0]O188;
  wire [1:0]O189;
  wire O19;
  wire [1:0]O190;
  wire [1:0]O191;
  wire [1:0]O192;
  wire [1:0]O193;
  wire [1:0]O194;
  wire [1:0]O195;
  wire [1:0]O196;
  wire [1:0]O197;
  wire [1:0]O198;
  wire [1:0]O199;
  wire O2;
  wire O20;
  wire [1:0]O200;
  wire O201;
  wire [1:0]O202;
  wire [1:0]O203;
  wire [1:0]O204;
  wire [1:0]O205;
  wire [1:0]O206;
  wire [1:0]O207;
  wire [1:0]O208;
  wire [1:0]O209;
  wire O21;
  wire [1:0]O210;
  wire [1:0]O211;
  wire [1:0]O212;
  wire [1:0]O213;
  wire [1:0]O214;
  wire [1:0]O215;
  wire [1:0]O216;
  wire [1:0]O217;
  wire [1:0]O218;
  wire [1:0]O219;
  wire O22;
  wire O220;
  wire O221;
  wire O222;
  wire O223;
  wire [7:0]O224;
  wire [7:0]O225;
  wire O226;
  wire O227;
  wire [7:0]O228;
  wire O229;
  wire O23;
  wire O230;
  wire O231;
  wire O232;
  wire O233;
  wire O234;
  wire O235;
  wire O236;
  wire [7:0]O24;
  wire [7:0]O25;
  wire O26;
  wire O27;
  wire [7:0]O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire [7:0]O35;
  wire O36;
  wire O37;
  wire [7:0]O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire [7:0]O45;
  wire [7:0]O46;
  wire O47;
  wire [1:0]O48;
  wire [1:0]O49;
  wire [31:0]O5;
  wire [1:0]O50;
  wire [1:0]O51;
  wire [1:0]O52;
  wire [1:0]O53;
  wire [1:0]O54;
  wire [1:0]O55;
  wire [1:0]O56;
  wire [1:0]O57;
  wire [1:0]O58;
  wire [1:0]O59;
  wire [3:0]O6;
  wire [1:0]O60;
  wire [1:0]O61;
  wire [1:0]O62;
  wire [1:0]O63;
  wire [1:0]O64;
  wire [1:0]O65;
  wire [1:0]O66;
  wire [1:0]O67;
  wire [1:0]O68;
  wire [1:0]O69;
  wire [3:0]O7;
  wire [1:0]O70;
  wire [1:0]O71;
  wire [1:0]O72;
  wire [1:0]O73;
  wire [1:0]O74;
  wire [1:0]O75;
  wire [1:0]O76;
  wire [1:0]O77;
  wire [1:0]O78;
  wire [1:0]O79;
  wire O8;
  wire [1:0]O80;
  wire [1:0]O81;
  wire [1:0]O82;
  wire [1:0]O83;
  wire [1:0]O84;
  wire [1:0]O85;
  wire [1:0]O86;
  wire [1:0]O87;
  wire [1:0]O88;
  wire [1:0]O89;
  wire O9;
  wire [1:0]O90;
  wire [1:0]O91;
  wire [1:0]O92;
  wire [1:0]O93;
  wire [1:0]O94;
  wire [1:0]O95;
  wire [1:0]O96;
  wire [1:0]O97;
  wire [1:0]O98;
  wire [1:0]O99;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [3:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire [3:0]ch_bond_done_i;
  wire common_reset_i;
  wire consecutive_commas_r;
  wire consecutive_commas_r_3;
  wire consecutive_commas_r_5;
  wire consecutive_commas_r_7;
  wire [8:0]drpaddr_in;
  wire [8:0]drpaddr_in_lane1;
  wire [8:0]drpaddr_in_lane2;
  wire [8:0]drpaddr_in_lane3;
  wire drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdi_in_lane1;
  wire [15:0]drpdi_in_lane2;
  wire [15:0]drpdi_in_lane3;
  wire [15:0]drpdo_out;
  wire [15:0]drpdo_out_lane1;
  wire [15:0]drpdo_out_lane2;
  wire [15:0]drpdo_out_lane3;
  wire drpen_in;
  wire drpen_in_lane1;
  wire drpen_in_lane2;
  wire drpen_in_lane3;
  wire drpwe_in;
  wire drpwe_in_lane1;
  wire drpwe_in_lane2;
  wire drpwe_in_lane3;
  wire en_chan_sync_i;
  wire first_v_received_r;
  wire first_v_received_r_10;
  wire first_v_received_r_11;
  wire first_v_received_r_9;
  wire fsm_gt_rx_reset_t;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll0refclklost_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt0_rxresetdone_r3;
  wire gt0_txresetdone_r3;
  wire gt1_rxresetdone_r3;
  wire gt1_txresetdone_r3;
  wire gt2_rxresetdone_r3;
  wire gt2_txresetdone_r3;
  wire gt3_rxresetdone_r3;
  wire gt3_txresetdone_r3;
  wire gt_reset;
  wire gt_rx_reset_i;
  wire gt_rxuserrdy_i;
  wire gt_tx_reset_i;
  wire gt_txuserrdy_i;
  wire gtrxreset_i;
  wire gtrxreset_pulse;
  wire gtrxreset_r2;
  wire gtrxreset_r3;
  wire hard_err_gt0;
  wire hard_err_gt0_0;
  wire hard_err_gt0_1;
  wire hard_err_gt0_2;
  wire init_clk_in;
  wire link_reset_out;
  wire link_reset_r;
  wire link_reset_r2;
  wire [2:0]loopback;
  wire n_0_gt0_rxresetdone_r2_reg_srl2;
  wire n_0_gt0_txresetdone_r2_reg_srl2;
  wire n_0_gt1_rxresetdone_r2_reg_srl2;
  wire n_0_gt1_txresetdone_r2_reg_srl2;
  wire n_0_gt2_rxresetdone_r2_reg_srl2;
  wire n_0_gt2_txresetdone_r2_reg_srl2;
  wire n_0_gt3_rxresetdone_r2_reg_srl2;
  wire n_0_gt3_txresetdone_r2_reg_srl2;
  wire n_0_gtrxreset_cdc_sync;
  wire n_0_gtrxreset_pulse_i_1;
  wire \n_0_rx_cdrlock_counter[12]_i_3 ;
  wire \n_0_rx_cdrlock_counter[12]_i_4 ;
  wire \n_0_rx_cdrlock_counter[12]_i_5 ;
  wire \n_0_rx_cdrlock_counter[12]_i_6 ;
  wire \n_0_rx_cdrlock_counter[16]_i_3 ;
  wire \n_0_rx_cdrlock_counter[16]_i_4 ;
  wire \n_0_rx_cdrlock_counter[16]_i_5 ;
  wire \n_0_rx_cdrlock_counter[16]_i_6 ;
  wire \n_0_rx_cdrlock_counter[20]_i_3 ;
  wire \n_0_rx_cdrlock_counter[20]_i_4 ;
  wire \n_0_rx_cdrlock_counter[20]_i_5 ;
  wire \n_0_rx_cdrlock_counter[20]_i_6 ;
  wire \n_0_rx_cdrlock_counter[24]_i_3 ;
  wire \n_0_rx_cdrlock_counter[24]_i_4 ;
  wire \n_0_rx_cdrlock_counter[24]_i_5 ;
  wire \n_0_rx_cdrlock_counter[24]_i_6 ;
  wire \n_0_rx_cdrlock_counter[28]_i_3 ;
  wire \n_0_rx_cdrlock_counter[28]_i_4 ;
  wire \n_0_rx_cdrlock_counter[28]_i_5 ;
  wire \n_0_rx_cdrlock_counter[28]_i_6 ;
  wire \n_0_rx_cdrlock_counter[31]_i_10 ;
  wire \n_0_rx_cdrlock_counter[31]_i_11 ;
  wire \n_0_rx_cdrlock_counter[31]_i_2 ;
  wire \n_0_rx_cdrlock_counter[31]_i_4 ;
  wire \n_0_rx_cdrlock_counter[31]_i_5 ;
  wire \n_0_rx_cdrlock_counter[31]_i_6 ;
  wire \n_0_rx_cdrlock_counter[31]_i_7 ;
  wire \n_0_rx_cdrlock_counter[31]_i_8 ;
  wire \n_0_rx_cdrlock_counter[31]_i_9 ;
  wire \n_0_rx_cdrlock_counter[4]_i_3 ;
  wire \n_0_rx_cdrlock_counter[4]_i_4 ;
  wire \n_0_rx_cdrlock_counter[4]_i_5 ;
  wire \n_0_rx_cdrlock_counter[4]_i_6 ;
  wire \n_0_rx_cdrlock_counter[8]_i_3 ;
  wire \n_0_rx_cdrlock_counter[8]_i_4 ;
  wire \n_0_rx_cdrlock_counter[8]_i_5 ;
  wire \n_0_rx_cdrlock_counter[8]_i_6 ;
  wire \n_0_rx_cdrlock_counter_reg[12]_i_2 ;
  wire \n_0_rx_cdrlock_counter_reg[16]_i_2 ;
  wire \n_0_rx_cdrlock_counter_reg[20]_i_2 ;
  wire \n_0_rx_cdrlock_counter_reg[24]_i_2 ;
  wire \n_0_rx_cdrlock_counter_reg[28]_i_2 ;
  wire \n_0_rx_cdrlock_counter_reg[4]_i_2 ;
  wire \n_0_rx_cdrlock_counter_reg[8]_i_2 ;
  wire n_0_rx_cdrlocked_i_1;
  wire n_0_rxfsm_soft_reset_r_i_1;
  wire n_132_aurora_8b10b_multi_gt_i;
  wire n_133_aurora_8b10b_multi_gt_i;
  wire n_14_aurora_8b10b_multi_gt_i;
  wire n_16_aurora_8b10b_multi_gt_i;
  wire \n_1_rx_cdrlock_counter_reg[12]_i_2 ;
  wire \n_1_rx_cdrlock_counter_reg[16]_i_2 ;
  wire \n_1_rx_cdrlock_counter_reg[20]_i_2 ;
  wire \n_1_rx_cdrlock_counter_reg[24]_i_2 ;
  wire \n_1_rx_cdrlock_counter_reg[28]_i_2 ;
  wire \n_1_rx_cdrlock_counter_reg[4]_i_2 ;
  wire \n_1_rx_cdrlock_counter_reg[8]_i_2 ;
  wire n_249_aurora_8b10b_multi_gt_i;
  wire n_250_aurora_8b10b_multi_gt_i;
  wire \n_2_rx_cdrlock_counter_reg[12]_i_2 ;
  wire \n_2_rx_cdrlock_counter_reg[16]_i_2 ;
  wire \n_2_rx_cdrlock_counter_reg[20]_i_2 ;
  wire \n_2_rx_cdrlock_counter_reg[24]_i_2 ;
  wire \n_2_rx_cdrlock_counter_reg[28]_i_2 ;
  wire \n_2_rx_cdrlock_counter_reg[31]_i_3 ;
  wire \n_2_rx_cdrlock_counter_reg[4]_i_2 ;
  wire \n_2_rx_cdrlock_counter_reg[8]_i_2 ;
  wire n_366_aurora_8b10b_multi_gt_i;
  wire n_367_aurora_8b10b_multi_gt_i;
  wire \n_3_rx_cdrlock_counter_reg[12]_i_2 ;
  wire \n_3_rx_cdrlock_counter_reg[16]_i_2 ;
  wire \n_3_rx_cdrlock_counter_reg[20]_i_2 ;
  wire \n_3_rx_cdrlock_counter_reg[24]_i_2 ;
  wire \n_3_rx_cdrlock_counter_reg[28]_i_2 ;
  wire \n_3_rx_cdrlock_counter_reg[31]_i_3 ;
  wire \n_3_rx_cdrlock_counter_reg[4]_i_2 ;
  wire \n_3_rx_cdrlock_counter_reg[8]_i_2 ;
  wire n_95_gt_txresetfsm_i;
  wire [31:0]p_0_in;
  wire pll_not_locked;
  wire power_down;
  wire quad1_common_lock_in;
  wire ready_r;
  wire ready_r_4;
  wire ready_r_6;
  wire ready_r_8;
  wire [31:0]rx_cdrlock_counter;
  wire [31:1]rx_cdrlock_counter0;
  wire rx_cdrlocked;
  wire rx_resetdone_out;
  wire rxfsm_data_valid_r;
  wire rxfsm_rxresetdone_i;
  wire rxfsm_rxresetdone_r;
  wire rxfsm_rxresetdone_r2;
  wire rxfsm_soft_reset_r;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire s_out_d1_cdc_to_105;
  wire s_out_d1_cdc_to_112;
  wire s_out_d1_cdc_to_119;
  wire s_out_d1_cdc_to_126;
  wire s_out_d1_cdc_to_133;
  wire s_out_d1_cdc_to_140;
  wire s_out_d1_cdc_to_147;
  wire s_out_d1_cdc_to_154;
  wire s_out_d1_cdc_to_161;
  wire s_out_d1_cdc_to_168;
  wire s_out_d1_cdc_to_175;
  wire s_out_d1_cdc_to_182;
  wire s_out_d1_cdc_to_189;
  wire s_out_d1_cdc_to_196;
  wire s_out_d1_cdc_to_203;
  wire s_out_d1_cdc_to_210;
  wire s_out_d1_cdc_to_217;
  wire s_out_d1_cdc_to_224;
  wire s_out_d1_cdc_to_231;
  wire s_out_d1_cdc_to_238;
  wire s_out_d1_cdc_to_49;
  wire s_out_d1_cdc_to_56;
  wire s_out_d1_cdc_to_63;
  wire s_out_d1_cdc_to_70;
  wire s_out_d1_cdc_to_77;
  wire s_out_d1_cdc_to_84;
  wire s_out_d1_cdc_to_91;
  wire s_out_d1_cdc_to_98;
  wire s_out_d2_106;
  wire s_out_d2_113;
  wire s_out_d2_120;
  wire s_out_d2_127;
  wire s_out_d2_134;
  wire s_out_d2_141;
  wire s_out_d2_148;
  wire s_out_d2_155;
  wire s_out_d2_162;
  wire s_out_d2_169;
  wire s_out_d2_176;
  wire s_out_d2_183;
  wire s_out_d2_190;
  wire s_out_d2_197;
  wire s_out_d2_204;
  wire s_out_d2_211;
  wire s_out_d2_218;
  wire s_out_d2_225;
  wire s_out_d2_232;
  wire s_out_d2_239;
  wire s_out_d2_50;
  wire s_out_d2_57;
  wire s_out_d2_64;
  wire s_out_d2_71;
  wire s_out_d2_78;
  wire s_out_d2_85;
  wire s_out_d2_92;
  wire s_out_d2_99;
  wire s_out_d3_100;
  wire s_out_d3_107;
  wire s_out_d3_114;
  wire s_out_d3_121;
  wire s_out_d3_128;
  wire s_out_d3_135;
  wire s_out_d3_142;
  wire s_out_d3_149;
  wire s_out_d3_156;
  wire s_out_d3_163;
  wire s_out_d3_170;
  wire s_out_d3_177;
  wire s_out_d3_184;
  wire s_out_d3_191;
  wire s_out_d3_198;
  wire s_out_d3_205;
  wire s_out_d3_212;
  wire s_out_d3_219;
  wire s_out_d3_226;
  wire s_out_d3_233;
  wire s_out_d3_240;
  wire s_out_d3_51;
  wire s_out_d3_58;
  wire s_out_d3_65;
  wire s_out_d3_72;
  wire s_out_d3_79;
  wire s_out_d3_86;
  wire s_out_d3_93;
  wire s_out_d4_101;
  wire s_out_d4_108;
  wire s_out_d4_115;
  wire s_out_d4_122;
  wire s_out_d4_129;
  wire s_out_d4_136;
  wire s_out_d4_143;
  wire s_out_d4_150;
  wire s_out_d4_157;
  wire s_out_d4_164;
  wire s_out_d4_171;
  wire s_out_d4_178;
  wire s_out_d4_185;
  wire s_out_d4_192;
  wire s_out_d4_199;
  wire s_out_d4_206;
  wire s_out_d4_213;
  wire s_out_d4_220;
  wire s_out_d4_227;
  wire s_out_d4_234;
  wire s_out_d4_241;
  wire s_out_d4_52;
  wire s_out_d4_59;
  wire s_out_d4_66;
  wire s_out_d4_73;
  wire s_out_d4_80;
  wire s_out_d4_87;
  wire s_out_d4_94;
  wire s_out_d5_102;
  wire s_out_d5_109;
  wire s_out_d5_116;
  wire s_out_d5_123;
  wire s_out_d5_130;
  wire s_out_d5_137;
  wire s_out_d5_144;
  wire s_out_d5_151;
  wire s_out_d5_158;
  wire s_out_d5_165;
  wire s_out_d5_172;
  wire s_out_d5_179;
  wire s_out_d5_186;
  wire s_out_d5_193;
  wire s_out_d5_200;
  wire s_out_d5_207;
  wire s_out_d5_214;
  wire s_out_d5_221;
  wire s_out_d5_228;
  wire s_out_d5_235;
  wire s_out_d5_242;
  wire s_out_d5_53;
  wire s_out_d5_60;
  wire s_out_d5_67;
  wire s_out_d5_74;
  wire s_out_d5_81;
  wire s_out_d5_88;
  wire s_out_d5_95;
  wire s_out_d6_103;
  wire s_out_d6_110;
  wire s_out_d6_117;
  wire s_out_d6_124;
  wire s_out_d6_131;
  wire s_out_d6_138;
  wire s_out_d6_145;
  wire s_out_d6_152;
  wire s_out_d6_159;
  wire s_out_d6_166;
  wire s_out_d6_173;
  wire s_out_d6_180;
  wire s_out_d6_187;
  wire s_out_d6_194;
  wire s_out_d6_201;
  wire s_out_d6_208;
  wire s_out_d6_215;
  wire s_out_d6_222;
  wire s_out_d6_229;
  wire s_out_d6_236;
  wire s_out_d6_243;
  wire s_out_d6_54;
  wire s_out_d6_61;
  wire s_out_d6_68;
  wire s_out_d6_75;
  wire s_out_d6_82;
  wire s_out_d6_89;
  wire s_out_d6_96;
  wire s_out_d7_104;
  wire s_out_d7_111;
  wire s_out_d7_118;
  wire s_out_d7_125;
  wire s_out_d7_132;
  wire s_out_d7_139;
  wire s_out_d7_146;
  wire s_out_d7_153;
  wire s_out_d7_160;
  wire s_out_d7_167;
  wire s_out_d7_174;
  wire s_out_d7_181;
  wire s_out_d7_188;
  wire s_out_d7_195;
  wire s_out_d7_202;
  wire s_out_d7_209;
  wire s_out_d7_216;
  wire s_out_d7_223;
  wire s_out_d7_230;
  wire s_out_d7_237;
  wire s_out_d7_244;
  wire s_out_d7_55;
  wire s_out_d7_62;
  wire s_out_d7_69;
  wire s_out_d7_76;
  wire s_out_d7_83;
  wire s_out_d7_90;
  wire s_out_d7_97;
  wire sync_clk;
  wire tx_lock;
  wire tx_out_clk;
  wire tx_resetdone_out;
  wire txfsm_txresetdone_i;
  wire txfsm_txresetdone_r;
  wire [0:3]txn;
  wire [0:3]txp;
  wire user_clk;
  wire [3:2]\NLW_rx_cdrlock_counter_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_rx_cdrlock_counter_reg[31]_i_3_O_UNCONNECTED ;

aurora_8b10baurora_8b10b_multi_gt aurora_8b10b_multi_gt_i
       (.I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(O6),
        .O11(O7),
        .O12(O8),
        .O13(O9),
        .O14(n_249_aurora_8b10b_multi_gt_i),
        .O144(O144),
        .O145(O145),
        .O146(O146),
        .O147(O147),
        .O148(O148),
        .O149(O149),
        .O15(n_250_aurora_8b10b_multi_gt_i),
        .O150(O150),
        .O151(O151),
        .O152(O152),
        .O153(O153),
        .O154(O154),
        .O155(O155),
        .O156(O156),
        .O157(O157),
        .O158(O158),
        .O159(O159),
        .O16(O10),
        .O160(O160),
        .O161(O161),
        .O162(O162),
        .O163(O163),
        .O164(O164),
        .O165(O165),
        .O166(O166),
        .O167(O167),
        .O168(O168),
        .O169(O169),
        .O17(O11),
        .O170(O170),
        .O171(O171),
        .O172(O172),
        .O173(O173),
        .O174(O174),
        .O175(O175),
        .O176(O176),
        .O177(O177),
        .O178(O178),
        .O179(O179),
        .O18(O12),
        .O180(O180),
        .O181(O181),
        .O182(O182),
        .O183(O183),
        .O184(O184),
        .O185(O185),
        .O186(O186),
        .O187(O187),
        .O188(O188),
        .O189(O189),
        .O19(O13),
        .O190(O190),
        .O191(O191),
        .O192(O192),
        .O193(O193),
        .O194(O194),
        .O195(O195),
        .O196(O196),
        .O197(O197),
        .O198(O198),
        .O199(O199),
        .O2(O2),
        .O20(n_366_aurora_8b10b_multi_gt_i),
        .O200(O200),
        .O201(O201),
        .O202(O202),
        .O203(O203),
        .O204(O204),
        .O205(O205),
        .O206(O206),
        .O207(O207),
        .O208(O208),
        .O209(O209),
        .O21(n_367_aurora_8b10b_multi_gt_i),
        .O210(O210),
        .O211(O211),
        .O212(O212),
        .O213(O213),
        .O214(O214),
        .O215(O215),
        .O216(O216),
        .O217(O217),
        .O218(O218),
        .O219(O219),
        .O22(O14),
        .O220(O220),
        .O221(O221),
        .O222(O222),
        .O223(O223),
        .O224(O224),
        .O225(O225),
        .O226(O226),
        .O227(O227),
        .O228(O228),
        .O229(O229),
        .O23(O15),
        .O230(O230),
        .O231(O231),
        .O232(O232),
        .O233(O233),
        .O234(O234),
        .O235(O235),
        .O236(O236),
        .O24(O16),
        .O25(O18),
        .O26(O19),
        .O27(O20),
        .O28(O21),
        .O29(O22),
        .O3(n_14_aurora_8b10b_multi_gt_i),
        .O30(O23),
        .O31(O24),
        .O32(O25),
        .O33(O26),
        .O34(O27),
        .O35(O28),
        .O36(O29),
        .O37(O30),
        .O38(O31),
        .O39(O32),
        .O4(n_16_aurora_8b10b_multi_gt_i),
        .O40(O33),
        .O41(O34),
        .O42(O35),
        .O43(O36),
        .O44(O37),
        .O45(O38),
        .O46(O39),
        .O47(O40),
        .O48(O41),
        .O49(O42),
        .O5(O3),
        .O50(O43),
        .O51(O44),
        .O52(O45),
        .O53(O46),
        .O54(O47),
        .O6(O4),
        .O7(n_132_aurora_8b10b_multi_gt_i),
        .O8(n_133_aurora_8b10b_multi_gt_i),
        .O9(O5),
        .RXCHARISK(RXCHARISK),
        .RXDATA(RXDATA),
        .SR(gt_rx_reset_i),
        .TXCHARISK(TXCHARISK),
        .TXDATA(TXDATA),
        .ch_bond_done_i(ch_bond_done_i),
        .common_reset_i(common_reset_i),
        .consecutive_commas_r(consecutive_commas_r),
        .consecutive_commas_r_3(consecutive_commas_r_3),
        .consecutive_commas_r_5(consecutive_commas_r_5),
        .consecutive_commas_r_7(consecutive_commas_r_7),
        .drpaddr_in(drpaddr_in),
        .drpaddr_in_lane1(drpaddr_in_lane1),
        .drpaddr_in_lane2(drpaddr_in_lane2),
        .drpaddr_in_lane3(drpaddr_in_lane3),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdi_in_lane1(drpdi_in_lane1),
        .drpdi_in_lane2(drpdi_in_lane2),
        .drpdi_in_lane3(drpdi_in_lane3),
        .drpdo_out(drpdo_out),
        .drpdo_out_lane1(drpdo_out_lane1),
        .drpdo_out_lane2(drpdo_out_lane2),
        .drpdo_out_lane3(drpdo_out_lane3),
        .drpen_in(drpen_in),
        .drpen_in_lane1(drpen_in_lane1),
        .drpen_in_lane2(drpen_in_lane2),
        .drpen_in_lane3(drpen_in_lane3),
        .drpwe_in(drpwe_in),
        .drpwe_in_lane1(drpwe_in_lane1),
        .drpwe_in_lane2(drpwe_in_lane2),
        .drpwe_in_lane3(drpwe_in_lane3),
        .en_chan_sync_i(en_chan_sync_i),
        .first_v_received_r(first_v_received_r),
        .first_v_received_r_10(first_v_received_r_10),
        .first_v_received_r_11(first_v_received_r_11),
        .first_v_received_r_9(first_v_received_r_9),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt_rxuserrdy_i(gt_rxuserrdy_i),
        .gt_tx_reset_i(gt_tx_reset_i),
        .gt_txuserrdy_i(gt_txuserrdy_i),
        .hard_err_gt0(hard_err_gt0),
        .hard_err_gt0_0(hard_err_gt0_0),
        .hard_err_gt0_1(hard_err_gt0_1),
        .hard_err_gt0_2(hard_err_gt0_2),
        .loopback(loopback),
        .power_down(power_down),
        .ready_r(ready_r),
        .ready_r_4(ready_r_4),
        .ready_r_6(ready_r_6),
        .ready_r_8(ready_r_8),
        .rxn(rxn),
        .rxp(rxp),
        .s_out_d1_cdc_to_161(s_out_d1_cdc_to_161),
        .s_out_d1_cdc_to_168(s_out_d1_cdc_to_168),
        .s_out_d1_cdc_to_175(s_out_d1_cdc_to_175),
        .s_out_d1_cdc_to_182(s_out_d1_cdc_to_182),
        .s_out_d1_cdc_to_189(s_out_d1_cdc_to_189),
        .s_out_d1_cdc_to_196(s_out_d1_cdc_to_196),
        .s_out_d1_cdc_to_203(s_out_d1_cdc_to_203),
        .s_out_d1_cdc_to_210(s_out_d1_cdc_to_210),
        .s_out_d1_cdc_to_217(s_out_d1_cdc_to_217),
        .s_out_d1_cdc_to_224(s_out_d1_cdc_to_224),
        .s_out_d1_cdc_to_231(s_out_d1_cdc_to_231),
        .s_out_d1_cdc_to_238(s_out_d1_cdc_to_238),
        .s_out_d2_162(s_out_d2_162),
        .s_out_d2_169(s_out_d2_169),
        .s_out_d2_176(s_out_d2_176),
        .s_out_d2_183(s_out_d2_183),
        .s_out_d2_190(s_out_d2_190),
        .s_out_d2_197(s_out_d2_197),
        .s_out_d2_204(s_out_d2_204),
        .s_out_d2_211(s_out_d2_211),
        .s_out_d2_218(s_out_d2_218),
        .s_out_d2_225(s_out_d2_225),
        .s_out_d2_232(s_out_d2_232),
        .s_out_d2_239(s_out_d2_239),
        .s_out_d3_163(s_out_d3_163),
        .s_out_d3_170(s_out_d3_170),
        .s_out_d3_177(s_out_d3_177),
        .s_out_d3_184(s_out_d3_184),
        .s_out_d3_191(s_out_d3_191),
        .s_out_d3_198(s_out_d3_198),
        .s_out_d3_205(s_out_d3_205),
        .s_out_d3_212(s_out_d3_212),
        .s_out_d3_219(s_out_d3_219),
        .s_out_d3_226(s_out_d3_226),
        .s_out_d3_233(s_out_d3_233),
        .s_out_d3_240(s_out_d3_240),
        .s_out_d4_164(s_out_d4_164),
        .s_out_d4_171(s_out_d4_171),
        .s_out_d4_178(s_out_d4_178),
        .s_out_d4_185(s_out_d4_185),
        .s_out_d4_192(s_out_d4_192),
        .s_out_d4_199(s_out_d4_199),
        .s_out_d4_206(s_out_d4_206),
        .s_out_d4_213(s_out_d4_213),
        .s_out_d4_220(s_out_d4_220),
        .s_out_d4_227(s_out_d4_227),
        .s_out_d4_234(s_out_d4_234),
        .s_out_d4_241(s_out_d4_241),
        .s_out_d5_165(s_out_d5_165),
        .s_out_d5_172(s_out_d5_172),
        .s_out_d5_179(s_out_d5_179),
        .s_out_d5_186(s_out_d5_186),
        .s_out_d5_193(s_out_d5_193),
        .s_out_d5_200(s_out_d5_200),
        .s_out_d5_207(s_out_d5_207),
        .s_out_d5_214(s_out_d5_214),
        .s_out_d5_221(s_out_d5_221),
        .s_out_d5_228(s_out_d5_228),
        .s_out_d5_235(s_out_d5_235),
        .s_out_d5_242(s_out_d5_242),
        .s_out_d6_166(s_out_d6_166),
        .s_out_d6_173(s_out_d6_173),
        .s_out_d6_180(s_out_d6_180),
        .s_out_d6_187(s_out_d6_187),
        .s_out_d6_194(s_out_d6_194),
        .s_out_d6_201(s_out_d6_201),
        .s_out_d6_208(s_out_d6_208),
        .s_out_d6_215(s_out_d6_215),
        .s_out_d6_222(s_out_d6_222),
        .s_out_d6_229(s_out_d6_229),
        .s_out_d6_236(s_out_d6_236),
        .s_out_d6_243(s_out_d6_243),
        .s_out_d7_167(s_out_d7_167),
        .s_out_d7_174(s_out_d7_174),
        .s_out_d7_181(s_out_d7_181),
        .s_out_d7_188(s_out_d7_188),
        .s_out_d7_195(s_out_d7_195),
        .s_out_d7_202(s_out_d7_202),
        .s_out_d7_209(s_out_d7_209),
        .s_out_d7_216(s_out_d7_216),
        .s_out_d7_223(s_out_d7_223),
        .s_out_d7_230(s_out_d7_230),
        .s_out_d7_237(s_out_d7_237),
        .s_out_d7_244(s_out_d7_244),
        .sync_clk(sync_clk),
        .tx_out_clk(tx_out_clk),
        .txn(txn),
        .txp(txp),
        .user_clk(user_clk));
(* srl_name = "\inst/gt_wrapper_i/gt0_rxresetdone_r2_reg_srl2 " *) 
   SRL16E gt0_rxresetdone_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(user_clk),
        .D(n_14_aurora_8b10b_multi_gt_i),
        .Q(n_0_gt0_rxresetdone_r2_reg_srl2));
FDRE gt0_rxresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gt0_rxresetdone_r2_reg_srl2),
        .Q(gt0_rxresetdone_r3),
        .R(1'b0));
(* srl_name = "\inst/gt_wrapper_i/gt0_txresetdone_r2_reg_srl2 " *) 
   SRL16E gt0_txresetdone_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(user_clk),
        .D(n_16_aurora_8b10b_multi_gt_i),
        .Q(n_0_gt0_txresetdone_r2_reg_srl2));
FDRE gt0_txresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gt0_txresetdone_r2_reg_srl2),
        .Q(gt0_txresetdone_r3),
        .R(1'b0));
(* srl_name = "\inst/gt_wrapper_i/gt1_rxresetdone_r2_reg_srl2 " *) 
   SRL16E gt1_rxresetdone_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(user_clk),
        .D(n_132_aurora_8b10b_multi_gt_i),
        .Q(n_0_gt1_rxresetdone_r2_reg_srl2));
FDRE gt1_rxresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gt1_rxresetdone_r2_reg_srl2),
        .Q(gt1_rxresetdone_r3),
        .R(1'b0));
(* srl_name = "\inst/gt_wrapper_i/gt1_txresetdone_r2_reg_srl2 " *) 
   SRL16E gt1_txresetdone_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(user_clk),
        .D(n_133_aurora_8b10b_multi_gt_i),
        .Q(n_0_gt1_txresetdone_r2_reg_srl2));
FDRE gt1_txresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gt1_txresetdone_r2_reg_srl2),
        .Q(gt1_txresetdone_r3),
        .R(1'b0));
(* srl_name = "\inst/gt_wrapper_i/gt2_rxresetdone_r2_reg_srl2 " *) 
   SRL16E gt2_rxresetdone_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(user_clk),
        .D(n_249_aurora_8b10b_multi_gt_i),
        .Q(n_0_gt2_rxresetdone_r2_reg_srl2));
FDRE gt2_rxresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gt2_rxresetdone_r2_reg_srl2),
        .Q(gt2_rxresetdone_r3),
        .R(1'b0));
(* srl_name = "\inst/gt_wrapper_i/gt2_txresetdone_r2_reg_srl2 " *) 
   SRL16E gt2_txresetdone_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(user_clk),
        .D(n_250_aurora_8b10b_multi_gt_i),
        .Q(n_0_gt2_txresetdone_r2_reg_srl2));
FDRE gt2_txresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gt2_txresetdone_r2_reg_srl2),
        .Q(gt2_txresetdone_r3),
        .R(1'b0));
(* srl_name = "\inst/gt_wrapper_i/gt3_rxresetdone_r2_reg_srl2 " *) 
   SRL16E gt3_rxresetdone_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(user_clk),
        .D(n_366_aurora_8b10b_multi_gt_i),
        .Q(n_0_gt3_rxresetdone_r2_reg_srl2));
FDRE gt3_rxresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gt3_rxresetdone_r2_reg_srl2),
        .Q(gt3_rxresetdone_r3),
        .R(1'b0));
(* srl_name = "\inst/gt_wrapper_i/gt3_txresetdone_r2_reg_srl2 " *) 
   SRL16E gt3_txresetdone_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(user_clk),
        .D(n_367_aurora_8b10b_multi_gt_i),
        .Q(n_0_gt3_txresetdone_r2_reg_srl2));
FDRE gt3_txresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gt3_txresetdone_r2_reg_srl2),
        .Q(gt3_txresetdone_r3),
        .R(1'b0));
FDRE gt_rx_reset_i_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(fsm_gt_rx_reset_t),
        .Q(gt_rx_reset_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     gt_rxresetdone_r2_i_1
       (.I0(rx_resetdone_out),
        .O(O17));
aurora_8b10baurora_8b10b_rx_startup_fsm gt_rxresetfsm_i
       (.I1(n_95_gt_txresetfsm_i),
        .O100(O100),
        .O101(O101),
        .O102(O102),
        .O103(O103),
        .O104(O104),
        .O105(O105),
        .O106(O106),
        .O107(O107),
        .O108(O108),
        .O109(O109),
        .O110(O110),
        .O111(O111),
        .O112(O112),
        .O113(O113),
        .O114(O114),
        .O115(O115),
        .O116(O116),
        .O117(O117),
        .O118(O118),
        .O119(O119),
        .O120(O120),
        .O121(O121),
        .O122(O122),
        .O123(O123),
        .O124(O124),
        .O125(O125),
        .O126(O126),
        .O127(O127),
        .O128(O128),
        .O129(O129),
        .O130(O130),
        .O131(O131),
        .O132(O132),
        .O133(O133),
        .O134(O134),
        .O135(O135),
        .O136(O136),
        .O137(O137),
        .O138(O138),
        .O139(O139),
        .O140(O140),
        .O141(O141),
        .O142(O142),
        .O143(O143),
        .O96(O96),
        .O97(O97),
        .O98(O98),
        .O99(O99),
        .fsm_gt_rx_reset_t(fsm_gt_rx_reset_t),
        .gt0_pll0refclklost_in(gt0_pll0refclklost_in),
        .gt_rxuserrdy_i(gt_rxuserrdy_i),
        .gt_txuserrdy_i(gt_txuserrdy_i),
        .init_clk_in(init_clk_in),
        .rx_cdrlocked(rx_cdrlocked),
        .rxfsm_data_valid_r(rxfsm_data_valid_r),
        .rxfsm_rxresetdone_r(rxfsm_rxresetdone_r),
        .rxfsm_soft_reset_r(rxfsm_soft_reset_r),
        .s_out_d1_cdc_to_105(s_out_d1_cdc_to_105),
        .s_out_d1_cdc_to_112(s_out_d1_cdc_to_112),
        .s_out_d1_cdc_to_119(s_out_d1_cdc_to_119),
        .s_out_d1_cdc_to_126(s_out_d1_cdc_to_126),
        .s_out_d1_cdc_to_133(s_out_d1_cdc_to_133),
        .s_out_d1_cdc_to_140(s_out_d1_cdc_to_140),
        .s_out_d1_cdc_to_147(s_out_d1_cdc_to_147),
        .s_out_d1_cdc_to_154(s_out_d1_cdc_to_154),
        .s_out_d2_106(s_out_d2_106),
        .s_out_d2_113(s_out_d2_113),
        .s_out_d2_120(s_out_d2_120),
        .s_out_d2_127(s_out_d2_127),
        .s_out_d2_134(s_out_d2_134),
        .s_out_d2_141(s_out_d2_141),
        .s_out_d2_148(s_out_d2_148),
        .s_out_d2_155(s_out_d2_155),
        .s_out_d3_107(s_out_d3_107),
        .s_out_d3_114(s_out_d3_114),
        .s_out_d3_121(s_out_d3_121),
        .s_out_d3_128(s_out_d3_128),
        .s_out_d3_135(s_out_d3_135),
        .s_out_d3_142(s_out_d3_142),
        .s_out_d3_149(s_out_d3_149),
        .s_out_d3_156(s_out_d3_156),
        .s_out_d4_108(s_out_d4_108),
        .s_out_d4_115(s_out_d4_115),
        .s_out_d4_122(s_out_d4_122),
        .s_out_d4_129(s_out_d4_129),
        .s_out_d4_136(s_out_d4_136),
        .s_out_d4_143(s_out_d4_143),
        .s_out_d4_150(s_out_d4_150),
        .s_out_d4_157(s_out_d4_157),
        .s_out_d5_109(s_out_d5_109),
        .s_out_d5_116(s_out_d5_116),
        .s_out_d5_123(s_out_d5_123),
        .s_out_d5_130(s_out_d5_130),
        .s_out_d5_137(s_out_d5_137),
        .s_out_d5_144(s_out_d5_144),
        .s_out_d5_151(s_out_d5_151),
        .s_out_d5_158(s_out_d5_158),
        .s_out_d6_110(s_out_d6_110),
        .s_out_d6_117(s_out_d6_117),
        .s_out_d6_124(s_out_d6_124),
        .s_out_d6_131(s_out_d6_131),
        .s_out_d6_138(s_out_d6_138),
        .s_out_d6_145(s_out_d6_145),
        .s_out_d6_152(s_out_d6_152),
        .s_out_d6_159(s_out_d6_159),
        .s_out_d7_111(s_out_d7_111),
        .s_out_d7_118(s_out_d7_118),
        .s_out_d7_125(s_out_d7_125),
        .s_out_d7_132(s_out_d7_132),
        .s_out_d7_139(s_out_d7_139),
        .s_out_d7_146(s_out_d7_146),
        .s_out_d7_153(s_out_d7_153),
        .s_out_d7_160(s_out_d7_160),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_tx_startup_fsm gt_txresetfsm_i
       (.I1(I1),
        .O1(n_95_gt_txresetfsm_i),
        .O54(O54),
        .O55(O55),
        .O56(O56),
        .O57(O57),
        .O58(O58),
        .O59(O59),
        .O60(O60),
        .O61(O61),
        .O62(O62),
        .O63(O63),
        .O64(O64),
        .O65(O65),
        .O66(O66),
        .O67(O67),
        .O68(O68),
        .O69(O69),
        .O70(O70),
        .O71(O71),
        .O72(O72),
        .O73(O73),
        .O74(O74),
        .O75(O75),
        .O76(O76),
        .O77(O77),
        .O78(O78),
        .O79(O79),
        .O80(O80),
        .O81(O81),
        .O82(O82),
        .O83(O83),
        .O84(O84),
        .O85(O85),
        .O86(O86),
        .O87(O87),
        .O88(O88),
        .O89(O89),
        .O90(O90),
        .O91(O91),
        .O92(O92),
        .O93(O93),
        .O94(O94),
        .O95(O95),
        .common_reset_i(common_reset_i),
        .gt0_pll0refclklost_in(gt0_pll0refclklost_in),
        .gt_reset(gt_reset),
        .gt_tx_reset_i(gt_tx_reset_i),
        .gt_txuserrdy_i(gt_txuserrdy_i),
        .init_clk_in(init_clk_in),
        .pll_not_locked(pll_not_locked),
        .quad1_common_lock_in(quad1_common_lock_in),
        .s_out_d1_cdc_to_56(s_out_d1_cdc_to_56),
        .s_out_d1_cdc_to_63(s_out_d1_cdc_to_63),
        .s_out_d1_cdc_to_70(s_out_d1_cdc_to_70),
        .s_out_d1_cdc_to_77(s_out_d1_cdc_to_77),
        .s_out_d1_cdc_to_84(s_out_d1_cdc_to_84),
        .s_out_d1_cdc_to_91(s_out_d1_cdc_to_91),
        .s_out_d1_cdc_to_98(s_out_d1_cdc_to_98),
        .s_out_d2_57(s_out_d2_57),
        .s_out_d2_64(s_out_d2_64),
        .s_out_d2_71(s_out_d2_71),
        .s_out_d2_78(s_out_d2_78),
        .s_out_d2_85(s_out_d2_85),
        .s_out_d2_92(s_out_d2_92),
        .s_out_d2_99(s_out_d2_99),
        .s_out_d3_100(s_out_d3_100),
        .s_out_d3_58(s_out_d3_58),
        .s_out_d3_65(s_out_d3_65),
        .s_out_d3_72(s_out_d3_72),
        .s_out_d3_79(s_out_d3_79),
        .s_out_d3_86(s_out_d3_86),
        .s_out_d3_93(s_out_d3_93),
        .s_out_d4_101(s_out_d4_101),
        .s_out_d4_59(s_out_d4_59),
        .s_out_d4_66(s_out_d4_66),
        .s_out_d4_73(s_out_d4_73),
        .s_out_d4_80(s_out_d4_80),
        .s_out_d4_87(s_out_d4_87),
        .s_out_d4_94(s_out_d4_94),
        .s_out_d5_102(s_out_d5_102),
        .s_out_d5_60(s_out_d5_60),
        .s_out_d5_67(s_out_d5_67),
        .s_out_d5_74(s_out_d5_74),
        .s_out_d5_81(s_out_d5_81),
        .s_out_d5_88(s_out_d5_88),
        .s_out_d5_95(s_out_d5_95),
        .s_out_d6_103(s_out_d6_103),
        .s_out_d6_61(s_out_d6_61),
        .s_out_d6_68(s_out_d6_68),
        .s_out_d6_75(s_out_d6_75),
        .s_out_d6_82(s_out_d6_82),
        .s_out_d6_89(s_out_d6_89),
        .s_out_d6_96(s_out_d6_96),
        .s_out_d7_104(s_out_d7_104),
        .s_out_d7_62(s_out_d7_62),
        .s_out_d7_69(s_out_d7_69),
        .s_out_d7_76(s_out_d7_76),
        .s_out_d7_83(s_out_d7_83),
        .s_out_d7_90(s_out_d7_90),
        .s_out_d7_97(s_out_d7_97),
        .tx_lock(tx_lock),
        .tx_resetdone_out(tx_resetdone_out),
        .txfsm_txresetdone_r(txfsm_txresetdone_r),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_cdc_sync gtrxreset_cdc_sync
       (.O1(n_0_gtrxreset_cdc_sync),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O52(O52),
        .O53(O53),
        .gtrxreset_i(gtrxreset_i),
        .init_clk_in(init_clk_in),
        .s_out_d1_cdc_to_49(s_out_d1_cdc_to_49),
        .s_out_d2_50(s_out_d2_50),
        .s_out_d3_51(s_out_d3_51),
        .s_out_d4_52(s_out_d4_52),
        .s_out_d5_53(s_out_d5_53),
        .s_out_d6_54(s_out_d6_54),
        .s_out_d7_55(s_out_d7_55));
LUT2 #(
    .INIT(4'h2)) 
     gtrxreset_pulse_i_1
       (.I0(gtrxreset_r2),
        .I1(gtrxreset_r3),
        .O(n_0_gtrxreset_pulse_i_1));
FDRE gtrxreset_pulse_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_gtrxreset_pulse_i_1),
        .Q(gtrxreset_pulse),
        .R(1'b0));
FDRE gtrxreset_r2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_gtrxreset_cdc_sync),
        .Q(gtrxreset_r2),
        .R(1'b0));
FDRE gtrxreset_r3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(gtrxreset_r2),
        .Q(gtrxreset_r3),
        .R(1'b0));
FDRE link_reset_r2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(link_reset_r),
        .Q(link_reset_r2),
        .R(1'b0));
FDRE link_reset_r_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(link_reset_out),
        .Q(link_reset_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \rx_cdrlock_counter[0]_i_1 
       (.I0(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I1(rx_cdrlock_counter[0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[10]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[10]),
        .O(p_0_in[10]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[11]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[11]),
        .O(p_0_in[11]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[12]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[12]),
        .O(p_0_in[12]));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[12]_i_3 
       (.I0(rx_cdrlock_counter[12]),
        .O(\n_0_rx_cdrlock_counter[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[12]_i_4 
       (.I0(rx_cdrlock_counter[11]),
        .O(\n_0_rx_cdrlock_counter[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[12]_i_5 
       (.I0(rx_cdrlock_counter[10]),
        .O(\n_0_rx_cdrlock_counter[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[12]_i_6 
       (.I0(rx_cdrlock_counter[9]),
        .O(\n_0_rx_cdrlock_counter[12]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[13]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[13]),
        .O(p_0_in[13]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[14]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[14]),
        .O(p_0_in[14]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[15]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[15]),
        .O(p_0_in[15]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[16]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[16]),
        .O(p_0_in[16]));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[16]_i_3 
       (.I0(rx_cdrlock_counter[16]),
        .O(\n_0_rx_cdrlock_counter[16]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[16]_i_4 
       (.I0(rx_cdrlock_counter[15]),
        .O(\n_0_rx_cdrlock_counter[16]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[16]_i_5 
       (.I0(rx_cdrlock_counter[14]),
        .O(\n_0_rx_cdrlock_counter[16]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[16]_i_6 
       (.I0(rx_cdrlock_counter[13]),
        .O(\n_0_rx_cdrlock_counter[16]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[17]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[17]),
        .O(p_0_in[17]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[18]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[18]),
        .O(p_0_in[18]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[19]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[19]),
        .O(p_0_in[19]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[1]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[20]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[20]),
        .O(p_0_in[20]));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[20]_i_3 
       (.I0(rx_cdrlock_counter[20]),
        .O(\n_0_rx_cdrlock_counter[20]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[20]_i_4 
       (.I0(rx_cdrlock_counter[19]),
        .O(\n_0_rx_cdrlock_counter[20]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[20]_i_5 
       (.I0(rx_cdrlock_counter[18]),
        .O(\n_0_rx_cdrlock_counter[20]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[20]_i_6 
       (.I0(rx_cdrlock_counter[17]),
        .O(\n_0_rx_cdrlock_counter[20]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[21]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[21]),
        .O(p_0_in[21]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[22]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[22]),
        .O(p_0_in[22]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[23]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[23]),
        .O(p_0_in[23]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[24]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[24]),
        .O(p_0_in[24]));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[24]_i_3 
       (.I0(rx_cdrlock_counter[24]),
        .O(\n_0_rx_cdrlock_counter[24]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[24]_i_4 
       (.I0(rx_cdrlock_counter[23]),
        .O(\n_0_rx_cdrlock_counter[24]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[24]_i_5 
       (.I0(rx_cdrlock_counter[22]),
        .O(\n_0_rx_cdrlock_counter[24]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[24]_i_6 
       (.I0(rx_cdrlock_counter[21]),
        .O(\n_0_rx_cdrlock_counter[24]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[25]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[25]),
        .O(p_0_in[25]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[26]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[26]),
        .O(p_0_in[26]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[27]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[27]),
        .O(p_0_in[27]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[28]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[28]),
        .O(p_0_in[28]));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[28]_i_3 
       (.I0(rx_cdrlock_counter[28]),
        .O(\n_0_rx_cdrlock_counter[28]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[28]_i_4 
       (.I0(rx_cdrlock_counter[27]),
        .O(\n_0_rx_cdrlock_counter[28]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[28]_i_5 
       (.I0(rx_cdrlock_counter[26]),
        .O(\n_0_rx_cdrlock_counter[28]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[28]_i_6 
       (.I0(rx_cdrlock_counter[25]),
        .O(\n_0_rx_cdrlock_counter[28]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[29]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[29]),
        .O(p_0_in[29]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[2]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[2]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[30]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[30]),
        .O(p_0_in[30]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[31]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[31]),
        .O(p_0_in[31]));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[31]_i_10 
       (.I0(rx_cdrlock_counter[30]),
        .O(\n_0_rx_cdrlock_counter[31]_i_10 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[31]_i_11 
       (.I0(rx_cdrlock_counter[29]),
        .O(\n_0_rx_cdrlock_counter[31]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \rx_cdrlock_counter[31]_i_2 
       (.I0(\n_0_rx_cdrlock_counter[31]_i_4 ),
        .I1(\n_0_rx_cdrlock_counter[31]_i_5 ),
        .I2(\n_0_rx_cdrlock_counter[31]_i_6 ),
        .I3(rx_cdrlock_counter[29]),
        .I4(\n_0_rx_cdrlock_counter[31]_i_7 ),
        .I5(\n_0_rx_cdrlock_counter[31]_i_8 ),
        .O(\n_0_rx_cdrlock_counter[31]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \rx_cdrlock_counter[31]_i_4 
       (.I0(rx_cdrlock_counter[31]),
        .I1(rx_cdrlock_counter[30]),
        .I2(rx_cdrlock_counter[27]),
        .I3(rx_cdrlock_counter[28]),
        .I4(rx_cdrlock_counter[25]),
        .I5(rx_cdrlock_counter[26]),
        .O(\n_0_rx_cdrlock_counter[31]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
     \rx_cdrlock_counter[31]_i_5 
       (.I0(rx_cdrlock_counter[8]),
        .I1(rx_cdrlock_counter[7]),
        .I2(rx_cdrlock_counter[3]),
        .I3(rx_cdrlock_counter[4]),
        .I4(rx_cdrlock_counter[1]),
        .I5(rx_cdrlock_counter[2]),
        .O(\n_0_rx_cdrlock_counter[31]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \rx_cdrlock_counter[31]_i_6 
       (.I0(rx_cdrlock_counter[9]),
        .I1(rx_cdrlock_counter[10]),
        .I2(rx_cdrlock_counter[6]),
        .I3(rx_cdrlock_counter[5]),
        .I4(rx_cdrlock_counter[11]),
        .I5(rx_cdrlock_counter[12]),
        .O(\n_0_rx_cdrlock_counter[31]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \rx_cdrlock_counter[31]_i_7 
       (.I0(rx_cdrlock_counter[20]),
        .I1(rx_cdrlock_counter[19]),
        .I2(rx_cdrlock_counter[15]),
        .I3(rx_cdrlock_counter[16]),
        .I4(rx_cdrlock_counter[13]),
        .I5(rx_cdrlock_counter[14]),
        .O(\n_0_rx_cdrlock_counter[31]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \rx_cdrlock_counter[31]_i_8 
       (.I0(rx_cdrlock_counter[22]),
        .I1(rx_cdrlock_counter[21]),
        .I2(rx_cdrlock_counter[17]),
        .I3(rx_cdrlock_counter[18]),
        .I4(rx_cdrlock_counter[23]),
        .I5(rx_cdrlock_counter[24]),
        .O(\n_0_rx_cdrlock_counter[31]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[31]_i_9 
       (.I0(rx_cdrlock_counter[31]),
        .O(\n_0_rx_cdrlock_counter[31]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \rx_cdrlock_counter[3]_i_1 
       (.I0(rx_cdrlock_counter0[3]),
        .I1(rx_cdrlock_counter[0]),
        .I2(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \rx_cdrlock_counter[4]_i_1 
       (.I0(rx_cdrlock_counter0[4]),
        .I1(rx_cdrlock_counter[0]),
        .I2(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .O(p_0_in[4]));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[4]_i_3 
       (.I0(rx_cdrlock_counter[4]),
        .O(\n_0_rx_cdrlock_counter[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[4]_i_4 
       (.I0(rx_cdrlock_counter[3]),
        .O(\n_0_rx_cdrlock_counter[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[4]_i_5 
       (.I0(rx_cdrlock_counter[2]),
        .O(\n_0_rx_cdrlock_counter[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[4]_i_6 
       (.I0(rx_cdrlock_counter[1]),
        .O(\n_0_rx_cdrlock_counter[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \rx_cdrlock_counter[5]_i_1 
       (.I0(rx_cdrlock_counter0[5]),
        .I1(rx_cdrlock_counter[0]),
        .I2(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[6]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[6]),
        .O(p_0_in[6]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[7]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[7]),
        .O(p_0_in[7]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \rx_cdrlock_counter[8]_i_1 
       (.I0(rx_cdrlock_counter[0]),
        .I1(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .I2(rx_cdrlock_counter0[8]),
        .O(p_0_in[8]));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[8]_i_3 
       (.I0(rx_cdrlock_counter[8]),
        .O(\n_0_rx_cdrlock_counter[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[8]_i_4 
       (.I0(rx_cdrlock_counter[7]),
        .O(\n_0_rx_cdrlock_counter[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[8]_i_5 
       (.I0(rx_cdrlock_counter[6]),
        .O(\n_0_rx_cdrlock_counter[8]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \rx_cdrlock_counter[8]_i_6 
       (.I0(rx_cdrlock_counter[5]),
        .O(\n_0_rx_cdrlock_counter[8]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \rx_cdrlock_counter[9]_i_1 
       (.I0(rx_cdrlock_counter0[9]),
        .I1(rx_cdrlock_counter[0]),
        .I2(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .O(p_0_in[9]));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[0] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(rx_cdrlock_counter[0]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[10] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(rx_cdrlock_counter[10]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[11] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(rx_cdrlock_counter[11]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[12] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(rx_cdrlock_counter[12]),
        .R(gt_rx_reset_i));
CARRY4 \rx_cdrlock_counter_reg[12]_i_2 
       (.CI(\n_0_rx_cdrlock_counter_reg[8]_i_2 ),
        .CO({\n_0_rx_cdrlock_counter_reg[12]_i_2 ,\n_1_rx_cdrlock_counter_reg[12]_i_2 ,\n_2_rx_cdrlock_counter_reg[12]_i_2 ,\n_3_rx_cdrlock_counter_reg[12]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rx_cdrlock_counter0[12:9]),
        .S({\n_0_rx_cdrlock_counter[12]_i_3 ,\n_0_rx_cdrlock_counter[12]_i_4 ,\n_0_rx_cdrlock_counter[12]_i_5 ,\n_0_rx_cdrlock_counter[12]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[13] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(rx_cdrlock_counter[13]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[14] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(rx_cdrlock_counter[14]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[15] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(rx_cdrlock_counter[15]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[16] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(rx_cdrlock_counter[16]),
        .R(gt_rx_reset_i));
CARRY4 \rx_cdrlock_counter_reg[16]_i_2 
       (.CI(\n_0_rx_cdrlock_counter_reg[12]_i_2 ),
        .CO({\n_0_rx_cdrlock_counter_reg[16]_i_2 ,\n_1_rx_cdrlock_counter_reg[16]_i_2 ,\n_2_rx_cdrlock_counter_reg[16]_i_2 ,\n_3_rx_cdrlock_counter_reg[16]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rx_cdrlock_counter0[16:13]),
        .S({\n_0_rx_cdrlock_counter[16]_i_3 ,\n_0_rx_cdrlock_counter[16]_i_4 ,\n_0_rx_cdrlock_counter[16]_i_5 ,\n_0_rx_cdrlock_counter[16]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[17] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[17]),
        .Q(rx_cdrlock_counter[17]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[18] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[18]),
        .Q(rx_cdrlock_counter[18]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[19] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[19]),
        .Q(rx_cdrlock_counter[19]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[1] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(rx_cdrlock_counter[1]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[20] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[20]),
        .Q(rx_cdrlock_counter[20]),
        .R(gt_rx_reset_i));
CARRY4 \rx_cdrlock_counter_reg[20]_i_2 
       (.CI(\n_0_rx_cdrlock_counter_reg[16]_i_2 ),
        .CO({\n_0_rx_cdrlock_counter_reg[20]_i_2 ,\n_1_rx_cdrlock_counter_reg[20]_i_2 ,\n_2_rx_cdrlock_counter_reg[20]_i_2 ,\n_3_rx_cdrlock_counter_reg[20]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rx_cdrlock_counter0[20:17]),
        .S({\n_0_rx_cdrlock_counter[20]_i_3 ,\n_0_rx_cdrlock_counter[20]_i_4 ,\n_0_rx_cdrlock_counter[20]_i_5 ,\n_0_rx_cdrlock_counter[20]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[21] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[21]),
        .Q(rx_cdrlock_counter[21]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[22] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[22]),
        .Q(rx_cdrlock_counter[22]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[23] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[23]),
        .Q(rx_cdrlock_counter[23]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[24] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[24]),
        .Q(rx_cdrlock_counter[24]),
        .R(gt_rx_reset_i));
CARRY4 \rx_cdrlock_counter_reg[24]_i_2 
       (.CI(\n_0_rx_cdrlock_counter_reg[20]_i_2 ),
        .CO({\n_0_rx_cdrlock_counter_reg[24]_i_2 ,\n_1_rx_cdrlock_counter_reg[24]_i_2 ,\n_2_rx_cdrlock_counter_reg[24]_i_2 ,\n_3_rx_cdrlock_counter_reg[24]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rx_cdrlock_counter0[24:21]),
        .S({\n_0_rx_cdrlock_counter[24]_i_3 ,\n_0_rx_cdrlock_counter[24]_i_4 ,\n_0_rx_cdrlock_counter[24]_i_5 ,\n_0_rx_cdrlock_counter[24]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[25] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[25]),
        .Q(rx_cdrlock_counter[25]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[26] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[26]),
        .Q(rx_cdrlock_counter[26]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[27] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[27]),
        .Q(rx_cdrlock_counter[27]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[28] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[28]),
        .Q(rx_cdrlock_counter[28]),
        .R(gt_rx_reset_i));
CARRY4 \rx_cdrlock_counter_reg[28]_i_2 
       (.CI(\n_0_rx_cdrlock_counter_reg[24]_i_2 ),
        .CO({\n_0_rx_cdrlock_counter_reg[28]_i_2 ,\n_1_rx_cdrlock_counter_reg[28]_i_2 ,\n_2_rx_cdrlock_counter_reg[28]_i_2 ,\n_3_rx_cdrlock_counter_reg[28]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rx_cdrlock_counter0[28:25]),
        .S({\n_0_rx_cdrlock_counter[28]_i_3 ,\n_0_rx_cdrlock_counter[28]_i_4 ,\n_0_rx_cdrlock_counter[28]_i_5 ,\n_0_rx_cdrlock_counter[28]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[29] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[29]),
        .Q(rx_cdrlock_counter[29]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[2] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(rx_cdrlock_counter[2]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[30] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[30]),
        .Q(rx_cdrlock_counter[30]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[31] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[31]),
        .Q(rx_cdrlock_counter[31]),
        .R(gt_rx_reset_i));
CARRY4 \rx_cdrlock_counter_reg[31]_i_3 
       (.CI(\n_0_rx_cdrlock_counter_reg[28]_i_2 ),
        .CO({\NLW_rx_cdrlock_counter_reg[31]_i_3_CO_UNCONNECTED [3:2],\n_2_rx_cdrlock_counter_reg[31]_i_3 ,\n_3_rx_cdrlock_counter_reg[31]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rx_cdrlock_counter_reg[31]_i_3_O_UNCONNECTED [3],rx_cdrlock_counter0[31:29]}),
        .S({1'b0,\n_0_rx_cdrlock_counter[31]_i_9 ,\n_0_rx_cdrlock_counter[31]_i_10 ,\n_0_rx_cdrlock_counter[31]_i_11 }));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[3] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(rx_cdrlock_counter[3]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[4] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(rx_cdrlock_counter[4]),
        .R(gt_rx_reset_i));
CARRY4 \rx_cdrlock_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\n_0_rx_cdrlock_counter_reg[4]_i_2 ,\n_1_rx_cdrlock_counter_reg[4]_i_2 ,\n_2_rx_cdrlock_counter_reg[4]_i_2 ,\n_3_rx_cdrlock_counter_reg[4]_i_2 }),
        .CYINIT(rx_cdrlock_counter[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rx_cdrlock_counter0[4:1]),
        .S({\n_0_rx_cdrlock_counter[4]_i_3 ,\n_0_rx_cdrlock_counter[4]_i_4 ,\n_0_rx_cdrlock_counter[4]_i_5 ,\n_0_rx_cdrlock_counter[4]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[5] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(rx_cdrlock_counter[5]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[6] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(rx_cdrlock_counter[6]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[7] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(rx_cdrlock_counter[7]),
        .R(gt_rx_reset_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[8] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(rx_cdrlock_counter[8]),
        .R(gt_rx_reset_i));
CARRY4 \rx_cdrlock_counter_reg[8]_i_2 
       (.CI(\n_0_rx_cdrlock_counter_reg[4]_i_2 ),
        .CO({\n_0_rx_cdrlock_counter_reg[8]_i_2 ,\n_1_rx_cdrlock_counter_reg[8]_i_2 ,\n_2_rx_cdrlock_counter_reg[8]_i_2 ,\n_3_rx_cdrlock_counter_reg[8]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rx_cdrlock_counter0[8:5]),
        .S({\n_0_rx_cdrlock_counter[8]_i_3 ,\n_0_rx_cdrlock_counter[8]_i_4 ,\n_0_rx_cdrlock_counter[8]_i_5 ,\n_0_rx_cdrlock_counter[8]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \rx_cdrlock_counter_reg[9] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(rx_cdrlock_counter[9]),
        .R(gt_rx_reset_i));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     rx_cdrlocked_i_1
       (.I0(rx_cdrlocked),
        .I1(rx_cdrlock_counter[0]),
        .I2(\n_0_rx_cdrlock_counter[31]_i_2 ),
        .O(n_0_rx_cdrlocked_i_1));
FDRE rx_cdrlocked_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_rx_cdrlocked_i_1),
        .Q(rx_cdrlocked),
        .R(gt_rx_reset_i));
FDRE rxfsm_rxresetdone_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxfsm_rxresetdone_r),
        .Q(rxfsm_rxresetdone_r2),
        .R(1'b0));
FDRE rxfsm_rxresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxfsm_rxresetdone_r2),
        .Q(rx_resetdone_out),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     rxfsm_rxresetdone_r_i_1
       (.I0(gt1_rxresetdone_r3),
        .I1(gt2_rxresetdone_r3),
        .I2(gt0_rxresetdone_r3),
        .I3(gt3_rxresetdone_r3),
        .O(rxfsm_rxresetdone_i));
FDRE rxfsm_rxresetdone_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxfsm_rxresetdone_i),
        .Q(rxfsm_rxresetdone_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'hFE)) 
     rxfsm_soft_reset_r_i_1
       (.I0(gt_reset),
        .I1(link_reset_r2),
        .I2(gtrxreset_pulse),
        .O(n_0_rxfsm_soft_reset_r_i_1));
FDRE rxfsm_soft_reset_r_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_rxfsm_soft_reset_r_i_1),
        .Q(rxfsm_soft_reset_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     txfsm_txresetdone_r_i_1
       (.I0(gt1_txresetdone_r3),
        .I1(gt2_txresetdone_r3),
        .I2(gt0_txresetdone_r3),
        .I3(gt3_txresetdone_r3),
        .O(txfsm_txresetdone_i));
FDRE txfsm_txresetdone_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(txfsm_txresetdone_i),
        .Q(txfsm_txresetdone_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_IDLE_AND_VER_GEN" *) 
module aurora_8b10baurora_8b10b_IDLE_AND_VER_GEN
   (gen_v_i,
    gen_a_i,
    gen_k_i,
    gen_r_i,
    txver_count_r0,
    user_clk,
    gen_ver_i,
    SR);
  output [11:0]gen_v_i;
  output [0:3]gen_a_i;
  output [0:15]gen_k_i;
  output [0:15]gen_r_i;
  output txver_count_r0;
  input user_clk;
  input gen_ver_i;
  input [0:0]SR;

  wire D0;
  wire [0:0]SR;
  wire did_ver_i;
  wire [0:2]down_count_r;
  wire gen_a_flop_c;
  wire [0:3]gen_a_i;
  wire [1:3]gen_k_c;
  wire [0:15]gen_k_i;
  wire [0:15]gen_r_i;
  wire [11:0]gen_v_i;
  wire gen_ver_i;
  wire insert_ver_c;
  wire \n_0_down_count_r[0]_i_1 ;
  wire \n_0_down_count_r[1]_i_1 ;
  wire \n_0_downcounter_r[0]_i_1 ;
  wire \n_0_downcounter_r[1]_i_1 ;
  wire \n_0_downcounter_r[2]_i_1 ;
  wire \n_0_downcounter_r_reg[0] ;
  wire \n_0_downcounter_r_reg[1] ;
  wire \n_0_downcounter_r_reg[2] ;
  wire n_0_gen_r_flop_0_i_i_1;
  wire \n_0_lfsr_reg[3]_i_1 ;
  wire \n_0_lfsr_reg_reg[1] ;
  wire \n_0_lfsr_reg_reg[3] ;
  wire p_1_in;
  wire p_2_in;
  wire prev_cycle_gen_ver_r;
  wire recycle_gen_ver_c;
  wire txver_count_r0;
  wire user_clk;
  wire ver_counter_c;

FDRE DID_VER_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ver_counter_c),
        .Q(did_ver_i),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \down_count_r[0]_i_1 
       (.I0(\n_0_lfsr_reg_reg[3] ),
        .I1(p_2_in),
        .O(\n_0_down_count_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \down_count_r[1]_i_1 
       (.I0(\n_0_lfsr_reg_reg[3] ),
        .I1(p_2_in),
        .O(\n_0_down_count_r[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \down_count_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_down_count_r[0]_i_1 ),
        .Q(down_count_r[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \down_count_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_down_count_r[1]_i_1 ),
        .Q(down_count_r[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \down_count_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[3]),
        .Q(down_count_r[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'hF0C2)) 
     \downcounter_r[0]_i_1 
       (.I0(down_count_r[0]),
        .I1(\n_0_downcounter_r_reg[2] ),
        .I2(\n_0_downcounter_r_reg[0] ),
        .I3(\n_0_downcounter_r_reg[1] ),
        .O(\n_0_downcounter_r[0]_i_1 ));
LUT4 #(
    .INIT(16'hCC32)) 
     \downcounter_r[1]_i_1 
       (.I0(down_count_r[1]),
        .I1(\n_0_downcounter_r_reg[2] ),
        .I2(\n_0_downcounter_r_reg[0] ),
        .I3(\n_0_downcounter_r_reg[1] ),
        .O(\n_0_downcounter_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h5554)) 
     \downcounter_r[2]_i_1 
       (.I0(\n_0_downcounter_r_reg[2] ),
        .I1(\n_0_downcounter_r_reg[1] ),
        .I2(\n_0_downcounter_r_reg[0] ),
        .I3(down_count_r[2]),
        .O(\n_0_downcounter_r[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \downcounter_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_downcounter_r[0]_i_1 ),
        .Q(\n_0_downcounter_r_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \downcounter_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_downcounter_r[1]_i_1 ),
        .Q(\n_0_downcounter_r_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \downcounter_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_downcounter_r[2]_i_1 ),
        .Q(\n_0_downcounter_r_reg[2] ),
        .R(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_a_flop_0_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_a_flop_c),
        .Q(gen_a_i[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT5 #(
    .INIT(32'h00010101)) 
     gen_a_flop_0_i_i_1
       (.I0(\n_0_downcounter_r_reg[1] ),
        .I1(\n_0_downcounter_r_reg[0] ),
        .I2(\n_0_downcounter_r_reg[2] ),
        .I3(gen_ver_i),
        .I4(did_ver_i),
        .O(gen_a_flop_c));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_a_flop_1_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_a_flop_c),
        .Q(gen_a_i[1]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_a_flop_2_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_a_flop_c),
        .Q(gen_a_i[2]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_a_flop_3_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_a_flop_c),
        .Q(gen_a_i[3]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_0_i
       (.C(user_clk),
        .CE(1'b1),
        .D(D0),
        .Q(gen_k_i[0]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hD5D5D5D5D5D5D5C0)) 
     gen_k_flop_0_i_i_1
       (.I0(p_1_in),
        .I1(did_ver_i),
        .I2(gen_ver_i),
        .I3(\n_0_downcounter_r_reg[2] ),
        .I4(\n_0_downcounter_r_reg[0] ),
        .I5(\n_0_downcounter_r_reg[1] ),
        .O(D0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_10_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[2]),
        .Q(gen_k_i[10]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_11_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[3]),
        .Q(gen_k_i[11]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_12_i
       (.C(user_clk),
        .CE(1'b1),
        .D(D0),
        .Q(gen_k_i[12]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_13_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[1]),
        .Q(gen_k_i[13]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_14_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[2]),
        .Q(gen_k_i[14]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_15_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[3]),
        .Q(gen_k_i[15]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_1_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[1]),
        .Q(gen_k_i[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     gen_k_flop_1_i_i_1
       (.I0(\n_0_lfsr_reg_reg[1] ),
        .O(gen_k_c[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_2_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[2]),
        .Q(gen_k_i[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     gen_k_flop_2_i_i_1
       (.I0(p_2_in),
        .O(gen_k_c[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_3_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[3]),
        .Q(gen_k_i[3]),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT1 #(
    .INIT(2'h1)) 
     gen_k_flop_3_i_i_1
       (.I0(\n_0_lfsr_reg_reg[3] ),
        .O(gen_k_c[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_4_i
       (.C(user_clk),
        .CE(1'b1),
        .D(D0),
        .Q(gen_k_i[4]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_5_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[1]),
        .Q(gen_k_i[5]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_6_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[2]),
        .Q(gen_k_i[6]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_7_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[3]),
        .Q(gen_k_i[7]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_8_i
       (.C(user_clk),
        .CE(1'b1),
        .D(D0),
        .Q(gen_k_i[8]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_k_flop_9_i
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_k_c[1]),
        .Q(gen_k_i[9]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_0_i
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gen_r_flop_0_i_i_1),
        .Q(gen_r_i[0]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000FE00FE00FE00)) 
     gen_r_flop_0_i_i_1
       (.I0(\n_0_downcounter_r_reg[1] ),
        .I1(\n_0_downcounter_r_reg[0] ),
        .I2(\n_0_downcounter_r_reg[2] ),
        .I3(p_1_in),
        .I4(did_ver_i),
        .I5(gen_ver_i),
        .O(n_0_gen_r_flop_0_i_i_1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_10_i
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(gen_r_i[10]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_11_i
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[3] ),
        .Q(gen_r_i[11]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_12_i
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gen_r_flop_0_i_i_1),
        .Q(gen_r_i[12]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_13_i
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[1] ),
        .Q(gen_r_i[13]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_14_i
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(gen_r_i[14]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_15_i
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[3] ),
        .Q(gen_r_i[15]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_1_i
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[1] ),
        .Q(gen_r_i[1]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_2_i
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(gen_r_i[2]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_3_i
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[3] ),
        .Q(gen_r_i[3]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_4_i
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gen_r_flop_0_i_i_1),
        .Q(gen_r_i[4]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_5_i
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[1] ),
        .Q(gen_r_i[5]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_6_i
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(gen_r_i[6]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_7_i
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[3] ),
        .Q(gen_r_i[7]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_8_i
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_gen_r_flop_0_i_i_1),
        .Q(gen_r_i[8]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_r_flop_9_i
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[1] ),
        .Q(gen_r_i[9]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_10_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[4]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_11_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[3]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_13_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[2]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_14_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[1]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_15_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[0]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_1_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[11]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gen_v_flop_1_i_i_1
       (.I0(did_ver_i),
        .I1(gen_ver_i),
        .O(recycle_gen_ver_c));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_2_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[10]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_3_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[9]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_5_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[8]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_6_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[7]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_7_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[6]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   FDRE #(
    .INIT(1'b0)) 
     gen_v_flop_9_i
       (.C(user_clk),
        .CE(1'b1),
        .D(recycle_gen_ver_c),
        .Q(gen_v_i[5]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'h55A9)) 
     \lfsr_reg[3]_i_1 
       (.I0(p_1_in),
        .I1(p_2_in),
        .I2(\n_0_lfsr_reg_reg[1] ),
        .I3(\n_0_lfsr_reg_reg[3] ),
        .O(\n_0_lfsr_reg[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \lfsr_reg_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[1] ),
        .Q(p_1_in),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \lfsr_reg_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(\n_0_lfsr_reg_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \lfsr_reg_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg_reg[3] ),
        .Q(p_2_in),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \lfsr_reg_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_lfsr_reg[3]_i_1 ),
        .Q(\n_0_lfsr_reg_reg[3] ),
        .R(1'b0));
FDRE prev_cycle_gen_ver_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_ver_i),
        .Q(prev_cycle_gen_ver_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \txver_count_r_reg[6]_srl7_i_1 
       (.I0(did_ver_i),
        .I1(gen_ver_i),
        .O(txver_count_r0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRL16" *) 
   (* srl_name = "\inst/aurora_8b10b_global_logic_i/idle_and_ver_gen_i/ver_counter_i " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     ver_counter_i
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(user_clk),
        .D(insert_ver_c),
        .Q(ver_counter_c));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     ver_counter_i_i_1
       (.I0(gen_ver_i),
        .I1(did_ver_i),
        .I2(prev_cycle_gen_ver_r),
        .O(insert_ver_c));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_LANE_INIT_SM_4BYTE" *) 
module aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE
   (D,
    O1,
    O2,
    gen_spa_i,
    consecutive_commas_r,
    enable_err_detect_i,
    O3,
    GEN_SP,
    O4,
    reset_lanes_i,
    user_clk,
    ready_r0,
    counter4_r0,
    counter3_r0,
    gen_spa_r,
    RX_NEG,
    I8,
    I9,
    I10,
    I11);
  output [0:0]D;
  output O1;
  output O2;
  output gen_spa_i;
  output consecutive_commas_r;
  output enable_err_detect_i;
  output O3;
  output GEN_SP;
  output O4;
  input [0:0]reset_lanes_i;
  input user_clk;
  input ready_r0;
  input counter4_r0;
  input counter3_r0;
  input gen_spa_r;
  input RX_NEG;
  input I8;
  input I9;
  input I10;
  input [3:0]I11;

  wire [0:0]D;
  wire ENABLE_ERR_DETECT0;
  wire GEN_SP;
  wire I10;
  wire [3:0]I11;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire RX_NEG;
  wire begin_r;
  wire consecutive_commas_r;
  wire consecutive_commas_r0;
  wire count_128d_done_r;
  wire count_32d_done_r;
  wire count_8d_done_r;
  wire counter1_r0;
  wire [15:15]counter2_r;
  wire [3:3]counter3_r;
  wire counter3_r0;
  wire [15:15]counter4_r;
  wire counter4_r0;
  wire [15:15]counter5_r;
  wire counter5_r0;
  wire do_watchdog_count_r;
  wire do_watchdog_count_r0;
  wire enable_err_detect_i;
  wire gen_spa_i;
  wire gen_spa_r;
  wire \n_0_RX_CHAR_IS_COMMA_R_reg[0] ;
  wire \n_0_RX_CHAR_IS_COMMA_R_reg[3] ;
  wire n_0_begin_r_i_2__2;
  wire \n_0_counter1_r[0]_i_3__2 ;
  wire \n_0_counter1_r_reg[1] ;
  wire \n_0_counter1_r_reg[3] ;
  wire \n_0_counter1_r_reg[5] ;
  wire \n_0_counter1_r_reg[6] ;
  wire \n_0_counter1_r_reg[7] ;
  wire \n_0_counter2_r_reg[14]_srl14 ;
  wire \n_0_counter3_r_reg[2]_srl3 ;
  wire \n_0_counter4_r_reg[14]_srl15 ;
  wire \n_0_counter5_r_reg[14]_srl15 ;
  wire n_0_rst_r_reg;
  wire n_0_rx_polarity_r_i_1__2;
  wire next_ack_c;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_realign_c;
  wire next_rst_c;
  wire [7:0]p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire polarity_r;
  wire prev_count_128d_done_r;
  wire ready_r0;
  wire realign_r;
  wire reset_count_r;
  wire reset_count_r0;
  wire [0:0]reset_lanes_i;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'hE)) 
     ENABLE_ERR_DETECT_i_1__2
       (.I0(O1),
        .I1(gen_spa_i),
        .O(ENABLE_ERR_DETECT0));
FDRE ENABLE_ERR_DETECT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ENABLE_ERR_DETECT0),
        .Q(enable_err_detect_i),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I11[0]),
        .Q(\n_0_RX_CHAR_IS_COMMA_R_reg[0] ),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I11[1]),
        .Q(p_1_in),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I11[2]),
        .Q(p_0_in2_in),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I11[3]),
        .Q(\n_0_RX_CHAR_IS_COMMA_R_reg[3] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0222FFFF02220222)) 
     ack_r_i_1__2
       (.I0(gen_spa_i),
        .I1(counter5_r),
        .I2(counter2_r),
        .I3(counter3_r),
        .I4(RX_NEG),
        .I5(polarity_r),
        .O(next_ack_c));
FDRE ack_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ack_c),
        .Q(gen_spa_i),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'hF444)) 
     align_r_i_2__2
       (.I0(count_128d_done_r),
        .I1(O2),
        .I2(n_0_rst_r_reg),
        .I3(count_8d_done_r),
        .O(next_align_c));
FDRE align_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_align_c),
        .Q(O2),
        .R(ready_r0));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     begin_r_i_1__2
       (.I0(realign_r),
        .I1(I8),
        .I2(gen_spa_i),
        .I3(counter5_r),
        .I4(n_0_begin_r_i_2__2),
        .O(next_begin_c));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'hF888)) 
     begin_r_i_2__2
       (.I0(polarity_r),
        .I1(RX_NEG),
        .I2(counter4_r),
        .I3(O1),
        .O(n_0_begin_r_i_2__2));
FDSE begin_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r0));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     consecutive_commas_r_i_1__2
       (.I0(\n_0_RX_CHAR_IS_COMMA_R_reg[0] ),
        .I1(p_0_in2_in),
        .I2(O2),
        .I3(p_1_in),
        .I4(\n_0_RX_CHAR_IS_COMMA_R_reg[3] ),
        .O(consecutive_commas_r0));
FDRE consecutive_commas_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(consecutive_commas_r0),
        .Q(consecutive_commas_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     \counter1_r[0]_i_1__2 
       (.I0(reset_count_r),
        .I1(O1),
        .O(counter1_r0));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \counter1_r[0]_i_2__2 
       (.I0(\n_0_counter1_r[0]_i_3__2 ),
        .I1(\n_0_counter1_r_reg[1] ),
        .I2(count_128d_done_r),
        .O(p_0_in[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \counter1_r[0]_i_3__2 
       (.I0(count_32d_done_r),
        .I1(count_8d_done_r),
        .I2(\n_0_counter1_r_reg[6] ),
        .I3(\n_0_counter1_r_reg[7] ),
        .I4(\n_0_counter1_r_reg[5] ),
        .I5(\n_0_counter1_r_reg[3] ),
        .O(\n_0_counter1_r[0]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \counter1_r[1]_i_1__2 
       (.I0(\n_0_counter1_r[0]_i_3__2 ),
        .I1(\n_0_counter1_r_reg[1] ),
        .O(p_0_in[6]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \counter1_r[2]_i_1__2 
       (.I0(count_8d_done_r),
        .I1(\n_0_counter1_r_reg[6] ),
        .I2(\n_0_counter1_r_reg[7] ),
        .I3(\n_0_counter1_r_reg[5] ),
        .I4(\n_0_counter1_r_reg[3] ),
        .I5(count_32d_done_r),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \counter1_r[3]_i_1__2 
       (.I0(\n_0_counter1_r_reg[5] ),
        .I1(\n_0_counter1_r_reg[7] ),
        .I2(\n_0_counter1_r_reg[6] ),
        .I3(count_8d_done_r),
        .I4(\n_0_counter1_r_reg[3] ),
        .O(p_0_in[4]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \counter1_r[4]_i_1__2 
       (.I0(\n_0_counter1_r_reg[6] ),
        .I1(\n_0_counter1_r_reg[7] ),
        .I2(\n_0_counter1_r_reg[5] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \counter1_r[5]_i_1__2 
       (.I0(\n_0_counter1_r_reg[7] ),
        .I1(\n_0_counter1_r_reg[6] ),
        .I2(\n_0_counter1_r_reg[5] ),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \counter1_r[6]_i_1__2 
       (.I0(\n_0_counter1_r_reg[7] ),
        .I1(\n_0_counter1_r_reg[6] ),
        .O(p_0_in[1]));
LUT1 #(
    .INIT(2'h1)) 
     \counter1_r[7]_i_1__2 
       (.I0(\n_0_counter1_r_reg[7] ),
        .O(p_0_in[0]));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[0] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[7]),
        .Q(count_128d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[1] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[6]),
        .Q(\n_0_counter1_r_reg[1] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[2] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[5]),
        .Q(count_32d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[3] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[4]),
        .Q(\n_0_counter1_r_reg[3] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[4] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[5] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[2]),
        .Q(\n_0_counter1_r_reg[5] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[6] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[1]),
        .Q(\n_0_counter1_r_reg[6] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDSE #(
    .INIT(1'b1)) 
     \counter1_r_reg[7] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[0]),
        .Q(\n_0_counter1_r_reg[7] ),
        .S(counter1_r0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 " *) 
   SRL16E \counter2_r_reg[14]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(user_clk),
        .D(gen_spa_r),
        .Q(\n_0_counter2_r_reg[14]_srl14 ));
FDRE \counter2_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_counter2_r_reg[14]_srl14 ),
        .Q(counter2_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 " *) 
   SRL16E \counter3_r_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(counter3_r0),
        .CLK(user_clk),
        .D(gen_spa_i),
        .Q(\n_0_counter3_r_reg[2]_srl3 ));
FDRE \counter3_r_reg[3] 
       (.C(user_clk),
        .CE(counter3_r0),
        .D(\n_0_counter3_r_reg[2]_srl3 ),
        .Q(counter3_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 " *) 
   SRL16E \counter4_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(counter4_r0),
        .CLK(user_clk),
        .D(O1),
        .Q(\n_0_counter4_r_reg[14]_srl15 ));
FDRE \counter4_r_reg[15] 
       (.C(user_clk),
        .CE(counter4_r0),
        .D(\n_0_counter4_r_reg[14]_srl15 ),
        .Q(counter4_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 " *) 
   SRL16E \counter5_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(counter5_r0),
        .CLK(user_clk),
        .D(gen_spa_i),
        .Q(\n_0_counter5_r_reg[14]_srl15 ));
LUT2 #(
    .INIT(4'hB)) 
     \counter5_r_reg[14]_srl15_i_1__2 
       (.I0(do_watchdog_count_r),
        .I1(gen_spa_i),
        .O(counter5_r0));
FDRE \counter5_r_reg[15] 
       (.C(user_clk),
        .CE(counter5_r0),
        .D(\n_0_counter5_r_reg[14]_srl15 ),
        .Q(counter5_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     do_watchdog_count_r_i_1__2
       (.I0(count_128d_done_r),
        .I1(prev_count_128d_done_r),
        .O(do_watchdog_count_r0));
FDRE do_watchdog_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(do_watchdog_count_r0),
        .Q(do_watchdog_count_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'h1)) 
     gen_sp_r_i_1__2
       (.I0(gen_spa_i),
        .I1(O1),
        .O(GEN_SP));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     lane_up_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(O1),
        .Q(D),
        .R(reset_lanes_i));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT3 #(
    .INIT(8'h08)) 
     polarity_r_i_1__2
       (.I0(count_32d_done_r),
        .I1(realign_r),
        .I2(I8),
        .O(next_polarity_c));
FDRE polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r),
        .R(ready_r0));
FDRE prev_count_128d_done_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_128d_done_r),
        .Q(prev_count_128d_done_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
     ready_r_i_1__2
       (.I0(counter2_r),
        .I1(counter3_r),
        .I2(gen_spa_i),
        .I3(counter5_r),
        .I4(counter4_r),
        .I5(O1),
        .O(next_ready_c));
FDRE ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(O1),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'hFF040404)) 
     realign_r_i_1__2
       (.I0(I8),
        .I1(realign_r),
        .I2(count_32d_done_r),
        .I3(O2),
        .I4(count_128d_done_r),
        .O(next_realign_c));
FDRE realign_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_realign_c),
        .Q(realign_r),
        .R(ready_r0));
LUT6 #(
    .INIT(64'hBAEEBAFFBAFFBAFF)) 
     reset_count_r_i_1__2
       (.I0(reset_lanes_i),
        .I1(begin_r),
        .I2(count_8d_done_r),
        .I3(n_0_rst_r_reg),
        .I4(I9),
        .I5(I10),
        .O(reset_count_r0));
FDRE reset_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_count_r0),
        .Q(reset_count_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     rst_r_i_1__2
       (.I0(count_8d_done_r),
        .I1(n_0_rst_r_reg),
        .I2(begin_r),
        .O(next_rst_c));
FDRE rst_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(n_0_rst_r_reg),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT3 #(
    .INIT(8'h78)) 
     rx_polarity_r_i_1__2
       (.I0(polarity_r),
        .I1(RX_NEG),
        .I2(O3),
        .O(n_0_rx_polarity_r_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_rx_polarity_r_i_1__2),
        .Q(O3),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \soft_err_r[0]_i_1__2 
       (.I0(enable_err_detect_i),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_LANE_INIT_SM_4BYTE" *) 
module aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_43
   (D,
    O1,
    O2,
    gen_spa_i,
    consecutive_commas_r,
    enable_err_detect_i,
    O3,
    O6,
    GEN_SP,
    O4,
    reset_lanes_i,
    user_clk,
    ready_r0,
    counter4_r0,
    counter3_r0,
    gen_spa_r,
    RX_NEG,
    I7,
    I9,
    I10,
    I11,
    I12);
  output [0:0]D;
  output O1;
  output O2;
  output gen_spa_i;
  output consecutive_commas_r;
  output enable_err_detect_i;
  output O3;
  output O6;
  output GEN_SP;
  output O4;
  input [0:0]reset_lanes_i;
  input user_clk;
  input ready_r0;
  input counter4_r0;
  input counter3_r0;
  input gen_spa_r;
  input RX_NEG;
  input [2:0]I7;
  input I9;
  input I10;
  input I11;
  input [3:0]I12;

  wire [0:0]D;
  wire ENABLE_ERR_DETECT0;
  wire GEN_SP;
  wire I10;
  wire I11;
  wire [3:0]I12;
  wire [2:0]I7;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire RX_NEG;
  wire begin_r;
  wire consecutive_commas_r;
  wire consecutive_commas_r0;
  wire count_128d_done_r;
  wire count_32d_done_r;
  wire count_8d_done_r;
  wire counter1_r0;
  wire [15:15]counter2_r;
  wire [3:3]counter3_r;
  wire counter3_r0;
  wire [15:15]counter4_r;
  wire counter4_r0;
  wire [15:15]counter5_r;
  wire counter5_r0;
  wire do_watchdog_count_r;
  wire do_watchdog_count_r0;
  wire enable_err_detect_i;
  wire gen_spa_i;
  wire gen_spa_r;
  wire \n_0_RX_CHAR_IS_COMMA_R_reg[0] ;
  wire \n_0_RX_CHAR_IS_COMMA_R_reg[3] ;
  wire n_0_begin_r_i_2__1;
  wire \n_0_counter1_r[0]_i_3__1 ;
  wire \n_0_counter1_r_reg[1] ;
  wire \n_0_counter1_r_reg[3] ;
  wire \n_0_counter1_r_reg[5] ;
  wire \n_0_counter1_r_reg[6] ;
  wire \n_0_counter1_r_reg[7] ;
  wire \n_0_counter2_r_reg[14]_srl14 ;
  wire \n_0_counter3_r_reg[2]_srl3 ;
  wire \n_0_counter4_r_reg[14]_srl15 ;
  wire \n_0_counter5_r_reg[14]_srl15 ;
  wire n_0_rst_r_reg;
  wire n_0_rx_polarity_r_i_1__1;
  wire next_ack_c;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_realign_c;
  wire next_rst_c;
  wire [7:0]p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire polarity_r;
  wire prev_count_128d_done_r;
  wire ready_r0;
  wire realign_r;
  wire reset_count_r;
  wire reset_count_r0;
  wire [0:0]reset_lanes_i;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT2 #(
    .INIT(4'hE)) 
     ENABLE_ERR_DETECT_i_1__1
       (.I0(O1),
        .I1(gen_spa_i),
        .O(ENABLE_ERR_DETECT0));
FDRE ENABLE_ERR_DETECT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ENABLE_ERR_DETECT0),
        .Q(enable_err_detect_i),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I12[0]),
        .Q(\n_0_RX_CHAR_IS_COMMA_R_reg[0] ),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I12[1]),
        .Q(p_1_in),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I12[2]),
        .Q(p_0_in2_in),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I12[3]),
        .Q(\n_0_RX_CHAR_IS_COMMA_R_reg[3] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0222FFFF02220222)) 
     ack_r_i_1__1
       (.I0(gen_spa_i),
        .I1(counter5_r),
        .I2(counter2_r),
        .I3(counter3_r),
        .I4(RX_NEG),
        .I5(polarity_r),
        .O(next_ack_c));
FDRE ack_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ack_c),
        .Q(gen_spa_i),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'hF444)) 
     align_r_i_2__1
       (.I0(count_128d_done_r),
        .I1(O2),
        .I2(n_0_rst_r_reg),
        .I3(count_8d_done_r),
        .O(next_align_c));
FDRE align_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_align_c),
        .Q(O2),
        .R(ready_r0));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     begin_r_i_1__1
       (.I0(realign_r),
        .I1(I9),
        .I2(gen_spa_i),
        .I3(counter5_r),
        .I4(n_0_begin_r_i_2__1),
        .O(next_begin_c));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT4 #(
    .INIT(16'hF888)) 
     begin_r_i_2__1
       (.I0(polarity_r),
        .I1(RX_NEG),
        .I2(counter4_r),
        .I3(O1),
        .O(n_0_begin_r_i_2__1));
FDSE begin_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r0));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     consecutive_commas_r_i_1__1
       (.I0(\n_0_RX_CHAR_IS_COMMA_R_reg[0] ),
        .I1(p_0_in2_in),
        .I2(O2),
        .I3(p_1_in),
        .I4(\n_0_RX_CHAR_IS_COMMA_R_reg[3] ),
        .O(consecutive_commas_r0));
FDRE consecutive_commas_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(consecutive_commas_r0),
        .Q(consecutive_commas_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     \counter1_r[0]_i_1__1 
       (.I0(reset_count_r),
        .I1(O1),
        .O(counter1_r0));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \counter1_r[0]_i_2__1 
       (.I0(\n_0_counter1_r[0]_i_3__1 ),
        .I1(\n_0_counter1_r_reg[1] ),
        .I2(count_128d_done_r),
        .O(p_0_in[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \counter1_r[0]_i_3__1 
       (.I0(count_32d_done_r),
        .I1(count_8d_done_r),
        .I2(\n_0_counter1_r_reg[6] ),
        .I3(\n_0_counter1_r_reg[7] ),
        .I4(\n_0_counter1_r_reg[5] ),
        .I5(\n_0_counter1_r_reg[3] ),
        .O(\n_0_counter1_r[0]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \counter1_r[1]_i_1__1 
       (.I0(\n_0_counter1_r[0]_i_3__1 ),
        .I1(\n_0_counter1_r_reg[1] ),
        .O(p_0_in[6]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \counter1_r[2]_i_1__1 
       (.I0(count_8d_done_r),
        .I1(\n_0_counter1_r_reg[6] ),
        .I2(\n_0_counter1_r_reg[7] ),
        .I3(\n_0_counter1_r_reg[5] ),
        .I4(\n_0_counter1_r_reg[3] ),
        .I5(count_32d_done_r),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \counter1_r[3]_i_1__1 
       (.I0(\n_0_counter1_r_reg[5] ),
        .I1(\n_0_counter1_r_reg[7] ),
        .I2(\n_0_counter1_r_reg[6] ),
        .I3(count_8d_done_r),
        .I4(\n_0_counter1_r_reg[3] ),
        .O(p_0_in[4]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \counter1_r[4]_i_1__1 
       (.I0(\n_0_counter1_r_reg[6] ),
        .I1(\n_0_counter1_r_reg[7] ),
        .I2(\n_0_counter1_r_reg[5] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \counter1_r[5]_i_1__1 
       (.I0(\n_0_counter1_r_reg[7] ),
        .I1(\n_0_counter1_r_reg[6] ),
        .I2(\n_0_counter1_r_reg[5] ),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \counter1_r[6]_i_1__1 
       (.I0(\n_0_counter1_r_reg[7] ),
        .I1(\n_0_counter1_r_reg[6] ),
        .O(p_0_in[1]));
LUT1 #(
    .INIT(2'h1)) 
     \counter1_r[7]_i_1__1 
       (.I0(\n_0_counter1_r_reg[7] ),
        .O(p_0_in[0]));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[0] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[7]),
        .Q(count_128d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[1] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[6]),
        .Q(\n_0_counter1_r_reg[1] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[2] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[5]),
        .Q(count_32d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[3] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[4]),
        .Q(\n_0_counter1_r_reg[3] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[4] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[5] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[2]),
        .Q(\n_0_counter1_r_reg[5] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[6] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[1]),
        .Q(\n_0_counter1_r_reg[6] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDSE #(
    .INIT(1'b1)) 
     \counter1_r_reg[7] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[0]),
        .Q(\n_0_counter1_r_reg[7] ),
        .S(counter1_r0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 " *) 
   SRL16E \counter2_r_reg[14]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(user_clk),
        .D(gen_spa_r),
        .Q(\n_0_counter2_r_reg[14]_srl14 ));
FDRE \counter2_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_counter2_r_reg[14]_srl14 ),
        .Q(counter2_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 " *) 
   SRL16E \counter3_r_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(counter3_r0),
        .CLK(user_clk),
        .D(gen_spa_i),
        .Q(\n_0_counter3_r_reg[2]_srl3 ));
FDRE \counter3_r_reg[3] 
       (.C(user_clk),
        .CE(counter3_r0),
        .D(\n_0_counter3_r_reg[2]_srl3 ),
        .Q(counter3_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 " *) 
   SRL16E \counter4_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(counter4_r0),
        .CLK(user_clk),
        .D(O1),
        .Q(\n_0_counter4_r_reg[14]_srl15 ));
FDRE \counter4_r_reg[15] 
       (.C(user_clk),
        .CE(counter4_r0),
        .D(\n_0_counter4_r_reg[14]_srl15 ),
        .Q(counter4_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 " *) 
   SRL16E \counter5_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(counter5_r0),
        .CLK(user_clk),
        .D(gen_spa_i),
        .Q(\n_0_counter5_r_reg[14]_srl15 ));
LUT2 #(
    .INIT(4'hB)) 
     \counter5_r_reg[14]_srl15_i_1__1 
       (.I0(do_watchdog_count_r),
        .I1(gen_spa_i),
        .O(counter5_r0));
FDRE \counter5_r_reg[15] 
       (.C(user_clk),
        .CE(counter5_r0),
        .D(\n_0_counter5_r_reg[14]_srl15 ),
        .Q(counter5_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     do_watchdog_count_r_i_1__1
       (.I0(count_128d_done_r),
        .I1(prev_count_128d_done_r),
        .O(do_watchdog_count_r0));
FDRE do_watchdog_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(do_watchdog_count_r0),
        .Q(do_watchdog_count_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT2 #(
    .INIT(4'h1)) 
     gen_sp_r_i_1__1
       (.I0(gen_spa_i),
        .I1(O1),
        .O(GEN_SP));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     lane_up_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(O1),
        .Q(D),
        .R(reset_lanes_i));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'h08)) 
     polarity_r_i_1__1
       (.I0(count_32d_done_r),
        .I1(realign_r),
        .I2(I9),
        .O(next_polarity_c));
FDRE polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r),
        .R(ready_r0));
FDRE prev_count_128d_done_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_128d_done_r),
        .Q(prev_count_128d_done_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
     ready_r_i_1__1
       (.I0(counter2_r),
        .I1(counter3_r),
        .I2(gen_spa_i),
        .I3(counter5_r),
        .I4(counter4_r),
        .I5(O1),
        .O(next_ready_c));
FDRE ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(O1),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'hFF040404)) 
     realign_r_i_1__1
       (.I0(I9),
        .I1(realign_r),
        .I2(count_32d_done_r),
        .I3(O2),
        .I4(count_128d_done_r),
        .O(next_realign_c));
FDRE realign_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_realign_c),
        .Q(realign_r),
        .R(ready_r0));
LUT6 #(
    .INIT(64'hBAEEBAFFBAFFBAFF)) 
     reset_count_r_i_1__1
       (.I0(reset_lanes_i),
        .I1(begin_r),
        .I2(count_8d_done_r),
        .I3(n_0_rst_r_reg),
        .I4(I10),
        .I5(I11),
        .O(reset_count_r0));
FDRE reset_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_count_r0),
        .Q(reset_count_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     rst_r_i_1__1
       (.I0(count_8d_done_r),
        .I1(n_0_rst_r_reg),
        .I2(begin_r),
        .O(next_rst_c));
FDRE rst_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(n_0_rst_r_reg),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'h78)) 
     rx_polarity_r_i_1__1
       (.I0(polarity_r),
        .I1(RX_NEG),
        .I2(O3),
        .O(n_0_rx_polarity_r_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_rx_polarity_r_i_1__1),
        .Q(O3),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     rxfsm_data_valid_r_i_1
       (.I0(D),
        .I1(I7[0]),
        .I2(I7[1]),
        .I3(I7[2]),
        .O(O6));
LUT1 #(
    .INIT(2'h1)) 
     \soft_err_r[0]_i_1__1 
       (.I0(enable_err_detect_i),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_LANE_INIT_SM_4BYTE" *) 
module aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_49
   (D,
    O1,
    O2,
    gen_spa_i,
    consecutive_commas_r,
    enable_err_detect_i,
    O3,
    GEN_SP,
    O4,
    reset_lanes_i,
    user_clk,
    ready_r0,
    counter4_r0,
    counter3_r0,
    gen_spa_r,
    RX_NEG,
    I11,
    I12,
    I13,
    I14);
  output [0:0]D;
  output O1;
  output O2;
  output gen_spa_i;
  output consecutive_commas_r;
  output enable_err_detect_i;
  output O3;
  output GEN_SP;
  output O4;
  input [0:0]reset_lanes_i;
  input user_clk;
  input ready_r0;
  input counter4_r0;
  input counter3_r0;
  input gen_spa_r;
  input RX_NEG;
  input I11;
  input I12;
  input I13;
  input [3:0]I14;

  wire [0:0]D;
  wire ENABLE_ERR_DETECT0;
  wire GEN_SP;
  wire I11;
  wire I12;
  wire I13;
  wire [3:0]I14;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire RX_NEG;
  wire begin_r;
  wire consecutive_commas_r;
  wire consecutive_commas_r0;
  wire count_128d_done_r;
  wire count_32d_done_r;
  wire count_8d_done_r;
  wire counter1_r0;
  wire [15:15]counter2_r;
  wire [3:3]counter3_r;
  wire counter3_r0;
  wire [15:15]counter4_r;
  wire counter4_r0;
  wire [15:15]counter5_r;
  wire counter5_r0;
  wire do_watchdog_count_r;
  wire do_watchdog_count_r0;
  wire enable_err_detect_i;
  wire gen_spa_i;
  wire gen_spa_r;
  wire \n_0_RX_CHAR_IS_COMMA_R_reg[0] ;
  wire \n_0_RX_CHAR_IS_COMMA_R_reg[3] ;
  wire n_0_begin_r_i_2__0;
  wire \n_0_counter1_r[0]_i_3__0 ;
  wire \n_0_counter1_r_reg[1] ;
  wire \n_0_counter1_r_reg[3] ;
  wire \n_0_counter1_r_reg[5] ;
  wire \n_0_counter1_r_reg[6] ;
  wire \n_0_counter1_r_reg[7] ;
  wire \n_0_counter2_r_reg[14]_srl14 ;
  wire \n_0_counter3_r_reg[2]_srl3 ;
  wire \n_0_counter4_r_reg[14]_srl15 ;
  wire \n_0_counter5_r_reg[14]_srl15 ;
  wire n_0_rst_r_reg;
  wire n_0_rx_polarity_r_i_1__0;
  wire next_ack_c;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_realign_c;
  wire next_rst_c;
  wire [7:0]p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire polarity_r;
  wire prev_count_128d_done_r;
  wire ready_r0;
  wire realign_r;
  wire reset_count_r;
  wire reset_count_r0;
  wire [0:0]reset_lanes_i;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'hE)) 
     ENABLE_ERR_DETECT_i_1__0
       (.I0(O1),
        .I1(gen_spa_i),
        .O(ENABLE_ERR_DETECT0));
FDRE ENABLE_ERR_DETECT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ENABLE_ERR_DETECT0),
        .Q(enable_err_detect_i),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[0]),
        .Q(\n_0_RX_CHAR_IS_COMMA_R_reg[0] ),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[1]),
        .Q(p_1_in),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[2]),
        .Q(p_0_in2_in),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[3]),
        .Q(\n_0_RX_CHAR_IS_COMMA_R_reg[3] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0222FFFF02220222)) 
     ack_r_i_1__0
       (.I0(gen_spa_i),
        .I1(counter5_r),
        .I2(counter2_r),
        .I3(counter3_r),
        .I4(RX_NEG),
        .I5(polarity_r),
        .O(next_ack_c));
FDRE ack_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ack_c),
        .Q(gen_spa_i),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT4 #(
    .INIT(16'hF444)) 
     align_r_i_2__0
       (.I0(count_128d_done_r),
        .I1(O2),
        .I2(n_0_rst_r_reg),
        .I3(count_8d_done_r),
        .O(next_align_c));
FDRE align_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_align_c),
        .Q(O2),
        .R(ready_r0));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     begin_r_i_1__0
       (.I0(realign_r),
        .I1(I11),
        .I2(gen_spa_i),
        .I3(counter5_r),
        .I4(n_0_begin_r_i_2__0),
        .O(next_begin_c));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT4 #(
    .INIT(16'hF888)) 
     begin_r_i_2__0
       (.I0(polarity_r),
        .I1(RX_NEG),
        .I2(counter4_r),
        .I3(O1),
        .O(n_0_begin_r_i_2__0));
FDSE begin_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r0));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     consecutive_commas_r_i_1__0
       (.I0(\n_0_RX_CHAR_IS_COMMA_R_reg[0] ),
        .I1(p_0_in2_in),
        .I2(O2),
        .I3(p_1_in),
        .I4(\n_0_RX_CHAR_IS_COMMA_R_reg[3] ),
        .O(consecutive_commas_r0));
FDRE consecutive_commas_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(consecutive_commas_r0),
        .Q(consecutive_commas_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     \counter1_r[0]_i_1__0 
       (.I0(reset_count_r),
        .I1(O1),
        .O(counter1_r0));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \counter1_r[0]_i_2__0 
       (.I0(\n_0_counter1_r[0]_i_3__0 ),
        .I1(\n_0_counter1_r_reg[1] ),
        .I2(count_128d_done_r),
        .O(p_0_in[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \counter1_r[0]_i_3__0 
       (.I0(count_32d_done_r),
        .I1(count_8d_done_r),
        .I2(\n_0_counter1_r_reg[6] ),
        .I3(\n_0_counter1_r_reg[7] ),
        .I4(\n_0_counter1_r_reg[5] ),
        .I5(\n_0_counter1_r_reg[3] ),
        .O(\n_0_counter1_r[0]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \counter1_r[1]_i_1__0 
       (.I0(\n_0_counter1_r[0]_i_3__0 ),
        .I1(\n_0_counter1_r_reg[1] ),
        .O(p_0_in[6]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \counter1_r[2]_i_1__0 
       (.I0(count_8d_done_r),
        .I1(\n_0_counter1_r_reg[6] ),
        .I2(\n_0_counter1_r_reg[7] ),
        .I3(\n_0_counter1_r_reg[5] ),
        .I4(\n_0_counter1_r_reg[3] ),
        .I5(count_32d_done_r),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \counter1_r[3]_i_1__0 
       (.I0(\n_0_counter1_r_reg[5] ),
        .I1(\n_0_counter1_r_reg[7] ),
        .I2(\n_0_counter1_r_reg[6] ),
        .I3(count_8d_done_r),
        .I4(\n_0_counter1_r_reg[3] ),
        .O(p_0_in[4]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \counter1_r[4]_i_1__0 
       (.I0(\n_0_counter1_r_reg[6] ),
        .I1(\n_0_counter1_r_reg[7] ),
        .I2(\n_0_counter1_r_reg[5] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \counter1_r[5]_i_1__0 
       (.I0(\n_0_counter1_r_reg[7] ),
        .I1(\n_0_counter1_r_reg[6] ),
        .I2(\n_0_counter1_r_reg[5] ),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \counter1_r[6]_i_1__0 
       (.I0(\n_0_counter1_r_reg[7] ),
        .I1(\n_0_counter1_r_reg[6] ),
        .O(p_0_in[1]));
LUT1 #(
    .INIT(2'h1)) 
     \counter1_r[7]_i_1__0 
       (.I0(\n_0_counter1_r_reg[7] ),
        .O(p_0_in[0]));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[0] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[7]),
        .Q(count_128d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[1] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[6]),
        .Q(\n_0_counter1_r_reg[1] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[2] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[5]),
        .Q(count_32d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[3] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[4]),
        .Q(\n_0_counter1_r_reg[3] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[4] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[5] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[2]),
        .Q(\n_0_counter1_r_reg[5] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[6] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[1]),
        .Q(\n_0_counter1_r_reg[6] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDSE #(
    .INIT(1'b1)) 
     \counter1_r_reg[7] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[0]),
        .Q(\n_0_counter1_r_reg[7] ),
        .S(counter1_r0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 " *) 
   SRL16E \counter2_r_reg[14]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(user_clk),
        .D(gen_spa_r),
        .Q(\n_0_counter2_r_reg[14]_srl14 ));
FDRE \counter2_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_counter2_r_reg[14]_srl14 ),
        .Q(counter2_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 " *) 
   SRL16E \counter3_r_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(counter3_r0),
        .CLK(user_clk),
        .D(gen_spa_i),
        .Q(\n_0_counter3_r_reg[2]_srl3 ));
FDRE \counter3_r_reg[3] 
       (.C(user_clk),
        .CE(counter3_r0),
        .D(\n_0_counter3_r_reg[2]_srl3 ),
        .Q(counter3_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 " *) 
   SRL16E \counter4_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(counter4_r0),
        .CLK(user_clk),
        .D(O1),
        .Q(\n_0_counter4_r_reg[14]_srl15 ));
FDRE \counter4_r_reg[15] 
       (.C(user_clk),
        .CE(counter4_r0),
        .D(\n_0_counter4_r_reg[14]_srl15 ),
        .Q(counter4_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 " *) 
   SRL16E \counter5_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(counter5_r0),
        .CLK(user_clk),
        .D(gen_spa_i),
        .Q(\n_0_counter5_r_reg[14]_srl15 ));
LUT2 #(
    .INIT(4'hB)) 
     \counter5_r_reg[14]_srl15_i_1__0 
       (.I0(do_watchdog_count_r),
        .I1(gen_spa_i),
        .O(counter5_r0));
FDRE \counter5_r_reg[15] 
       (.C(user_clk),
        .CE(counter5_r0),
        .D(\n_0_counter5_r_reg[14]_srl15 ),
        .Q(counter5_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     do_watchdog_count_r_i_1__0
       (.I0(count_128d_done_r),
        .I1(prev_count_128d_done_r),
        .O(do_watchdog_count_r0));
FDRE do_watchdog_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(do_watchdog_count_r0),
        .Q(do_watchdog_count_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h1)) 
     gen_sp_r_i_1__0
       (.I0(gen_spa_i),
        .I1(O1),
        .O(GEN_SP));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     lane_up_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(O1),
        .Q(D),
        .R(reset_lanes_i));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'h08)) 
     polarity_r_i_1__0
       (.I0(count_32d_done_r),
        .I1(realign_r),
        .I2(I11),
        .O(next_polarity_c));
FDRE polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r),
        .R(ready_r0));
FDRE prev_count_128d_done_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_128d_done_r),
        .Q(prev_count_128d_done_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
     ready_r_i_1__0
       (.I0(counter2_r),
        .I1(counter3_r),
        .I2(gen_spa_i),
        .I3(counter5_r),
        .I4(counter4_r),
        .I5(O1),
        .O(next_ready_c));
FDRE ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(O1),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'hFF040404)) 
     realign_r_i_1__0
       (.I0(I11),
        .I1(realign_r),
        .I2(count_32d_done_r),
        .I3(O2),
        .I4(count_128d_done_r),
        .O(next_realign_c));
FDRE realign_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_realign_c),
        .Q(realign_r),
        .R(ready_r0));
LUT6 #(
    .INIT(64'hBAEEBAFFBAFFBAFF)) 
     reset_count_r_i_1__0
       (.I0(reset_lanes_i),
        .I1(begin_r),
        .I2(count_8d_done_r),
        .I3(n_0_rst_r_reg),
        .I4(I12),
        .I5(I13),
        .O(reset_count_r0));
FDRE reset_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_count_r0),
        .Q(reset_count_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     rst_r_i_1__0
       (.I0(count_8d_done_r),
        .I1(n_0_rst_r_reg),
        .I2(begin_r),
        .O(next_rst_c));
FDRE rst_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(n_0_rst_r_reg),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'h78)) 
     rx_polarity_r_i_1__0
       (.I0(polarity_r),
        .I1(RX_NEG),
        .I2(O3),
        .O(n_0_rx_polarity_r_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_rx_polarity_r_i_1__0),
        .Q(O3),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \soft_err_r[0]_i_1__0 
       (.I0(enable_err_detect_i),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_LANE_INIT_SM_4BYTE" *) 
module aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_55
   (LANE_UP,
    O1,
    O2,
    gen_spa_i,
    consecutive_commas_r,
    enable_err_detect_i,
    O3,
    GEN_SP,
    O4,
    RESET_LANES,
    user_clk,
    ready_r0,
    counter4_r0,
    counter3_r0,
    gen_spa_r,
    RX_NEG,
    I11,
    I12,
    I13,
    I14);
  output [0:0]LANE_UP;
  output O1;
  output O2;
  output gen_spa_i;
  output consecutive_commas_r;
  output enable_err_detect_i;
  output O3;
  output GEN_SP;
  output O4;
  input [0:0]RESET_LANES;
  input user_clk;
  input ready_r0;
  input counter4_r0;
  input counter3_r0;
  input gen_spa_r;
  input RX_NEG;
  input I11;
  input I12;
  input I13;
  input [3:0]I14;

  wire ENABLE_ERR_DETECT0;
  wire GEN_SP;
  wire I11;
  wire I12;
  wire I13;
  wire [3:0]I14;
  wire [0:0]LANE_UP;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]RESET_LANES;
  wire RX_NEG;
  wire begin_r;
  wire consecutive_commas_r;
  wire consecutive_commas_r0;
  wire count_128d_done_r;
  wire count_32d_done_r;
  wire count_8d_done_r;
  wire counter1_r0;
  wire [15:15]counter2_r;
  wire [3:3]counter3_r;
  wire counter3_r0;
  wire [15:15]counter4_r;
  wire counter4_r0;
  wire [15:15]counter5_r;
  wire counter5_r0;
  wire do_watchdog_count_r;
  wire do_watchdog_count_r0;
  wire enable_err_detect_i;
  wire gen_spa_i;
  wire gen_spa_r;
  wire \n_0_RX_CHAR_IS_COMMA_R_reg[0] ;
  wire \n_0_RX_CHAR_IS_COMMA_R_reg[3] ;
  wire n_0_begin_r_i_2;
  wire \n_0_counter1_r[0]_i_3 ;
  wire \n_0_counter1_r_reg[1] ;
  wire \n_0_counter1_r_reg[3] ;
  wire \n_0_counter1_r_reg[5] ;
  wire \n_0_counter1_r_reg[6] ;
  wire \n_0_counter1_r_reg[7] ;
  wire \n_0_counter2_r_reg[14]_srl14 ;
  wire \n_0_counter3_r_reg[2]_srl3 ;
  wire \n_0_counter4_r_reg[14]_srl15 ;
  wire \n_0_counter5_r_reg[14]_srl15 ;
  wire n_0_rst_r_reg;
  wire n_0_rx_polarity_r_i_1;
  wire next_ack_c;
  wire next_align_c;
  wire next_begin_c;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_realign_c;
  wire next_rst_c;
  wire [7:0]p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire polarity_r;
  wire prev_count_128d_done_r;
  wire ready_r0;
  wire realign_r;
  wire reset_count_r;
  wire reset_count_r0;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'hE)) 
     ENABLE_ERR_DETECT_i_1
       (.I0(O1),
        .I1(gen_spa_i),
        .O(ENABLE_ERR_DETECT0));
FDRE ENABLE_ERR_DETECT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ENABLE_ERR_DETECT0),
        .Q(enable_err_detect_i),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[0]),
        .Q(\n_0_RX_CHAR_IS_COMMA_R_reg[0] ),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[1]),
        .Q(p_1_in),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[2]),
        .Q(p_0_in2_in),
        .R(1'b0));
FDRE \RX_CHAR_IS_COMMA_R_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[3]),
        .Q(\n_0_RX_CHAR_IS_COMMA_R_reg[3] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0222FFFF02220222)) 
     ack_r_i_1
       (.I0(gen_spa_i),
        .I1(counter5_r),
        .I2(counter2_r),
        .I3(counter3_r),
        .I4(RX_NEG),
        .I5(polarity_r),
        .O(next_ack_c));
FDRE ack_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ack_c),
        .Q(gen_spa_i),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'hF444)) 
     align_r_i_2
       (.I0(count_128d_done_r),
        .I1(O2),
        .I2(n_0_rst_r_reg),
        .I3(count_8d_done_r),
        .O(next_align_c));
FDRE align_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_align_c),
        .Q(O2),
        .R(ready_r0));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     begin_r_i_1
       (.I0(realign_r),
        .I1(I11),
        .I2(gen_spa_i),
        .I3(counter5_r),
        .I4(n_0_begin_r_i_2),
        .O(next_begin_c));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'hF888)) 
     begin_r_i_2
       (.I0(polarity_r),
        .I1(RX_NEG),
        .I2(counter4_r),
        .I3(O1),
        .O(n_0_begin_r_i_2));
FDSE begin_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r0));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     consecutive_commas_r_i_1
       (.I0(\n_0_RX_CHAR_IS_COMMA_R_reg[0] ),
        .I1(p_0_in2_in),
        .I2(O2),
        .I3(p_1_in),
        .I4(\n_0_RX_CHAR_IS_COMMA_R_reg[3] ),
        .O(consecutive_commas_r0));
FDRE consecutive_commas_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(consecutive_commas_r0),
        .Q(consecutive_commas_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     \counter1_r[0]_i_1 
       (.I0(reset_count_r),
        .I1(O1),
        .O(counter1_r0));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \counter1_r[0]_i_2 
       (.I0(\n_0_counter1_r[0]_i_3 ),
        .I1(\n_0_counter1_r_reg[1] ),
        .I2(count_128d_done_r),
        .O(p_0_in[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \counter1_r[0]_i_3 
       (.I0(count_32d_done_r),
        .I1(count_8d_done_r),
        .I2(\n_0_counter1_r_reg[6] ),
        .I3(\n_0_counter1_r_reg[7] ),
        .I4(\n_0_counter1_r_reg[5] ),
        .I5(\n_0_counter1_r_reg[3] ),
        .O(\n_0_counter1_r[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \counter1_r[1]_i_1 
       (.I0(\n_0_counter1_r[0]_i_3 ),
        .I1(\n_0_counter1_r_reg[1] ),
        .O(p_0_in[6]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \counter1_r[2]_i_1 
       (.I0(count_8d_done_r),
        .I1(\n_0_counter1_r_reg[6] ),
        .I2(\n_0_counter1_r_reg[7] ),
        .I3(\n_0_counter1_r_reg[5] ),
        .I4(\n_0_counter1_r_reg[3] ),
        .I5(count_32d_done_r),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \counter1_r[3]_i_1 
       (.I0(\n_0_counter1_r_reg[5] ),
        .I1(\n_0_counter1_r_reg[7] ),
        .I2(\n_0_counter1_r_reg[6] ),
        .I3(count_8d_done_r),
        .I4(\n_0_counter1_r_reg[3] ),
        .O(p_0_in[4]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \counter1_r[4]_i_1 
       (.I0(\n_0_counter1_r_reg[6] ),
        .I1(\n_0_counter1_r_reg[7] ),
        .I2(\n_0_counter1_r_reg[5] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \counter1_r[5]_i_1 
       (.I0(\n_0_counter1_r_reg[7] ),
        .I1(\n_0_counter1_r_reg[6] ),
        .I2(\n_0_counter1_r_reg[5] ),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \counter1_r[6]_i_1 
       (.I0(\n_0_counter1_r_reg[7] ),
        .I1(\n_0_counter1_r_reg[6] ),
        .O(p_0_in[1]));
LUT1 #(
    .INIT(2'h1)) 
     \counter1_r[7]_i_1 
       (.I0(\n_0_counter1_r_reg[7] ),
        .O(p_0_in[0]));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[0] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[7]),
        .Q(count_128d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[1] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[6]),
        .Q(\n_0_counter1_r_reg[1] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[2] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[5]),
        .Q(count_32d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[3] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[4]),
        .Q(\n_0_counter1_r_reg[3] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[4] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[5] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[2]),
        .Q(\n_0_counter1_r_reg[5] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \counter1_r_reg[6] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[1]),
        .Q(\n_0_counter1_r_reg[6] ),
        .R(counter1_r0));
(* counter = "21" *) 
   FDSE #(
    .INIT(1'b1)) 
     \counter1_r_reg[7] 
       (.C(user_clk),
        .CE(consecutive_commas_r0),
        .D(p_0_in[0]),
        .Q(\n_0_counter1_r_reg[7] ),
        .S(counter1_r0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 " *) 
   SRL16E \counter2_r_reg[14]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(user_clk),
        .D(gen_spa_r),
        .Q(\n_0_counter2_r_reg[14]_srl14 ));
FDRE \counter2_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_counter2_r_reg[14]_srl14 ),
        .Q(counter2_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 " *) 
   SRL16E \counter3_r_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(counter3_r0),
        .CLK(user_clk),
        .D(gen_spa_i),
        .Q(\n_0_counter3_r_reg[2]_srl3 ));
FDRE \counter3_r_reg[3] 
       (.C(user_clk),
        .CE(counter3_r0),
        .D(\n_0_counter3_r_reg[2]_srl3 ),
        .Q(counter3_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 " *) 
   SRL16E \counter4_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(counter4_r0),
        .CLK(user_clk),
        .D(O1),
        .Q(\n_0_counter4_r_reg[14]_srl15 ));
FDRE \counter4_r_reg[15] 
       (.C(user_clk),
        .CE(counter4_r0),
        .D(\n_0_counter4_r_reg[14]_srl15 ),
        .Q(counter4_r),
        .R(1'b0));
(* srl_bus_name = "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg " *) 
   (* srl_name = "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 " *) 
   SRL16E \counter5_r_reg[14]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(counter5_r0),
        .CLK(user_clk),
        .D(gen_spa_i),
        .Q(\n_0_counter5_r_reg[14]_srl15 ));
LUT2 #(
    .INIT(4'hB)) 
     \counter5_r_reg[14]_srl15_i_1 
       (.I0(do_watchdog_count_r),
        .I1(gen_spa_i),
        .O(counter5_r0));
FDRE \counter5_r_reg[15] 
       (.C(user_clk),
        .CE(counter5_r0),
        .D(\n_0_counter5_r_reg[14]_srl15 ),
        .Q(counter5_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     do_watchdog_count_r_i_1
       (.I0(count_128d_done_r),
        .I1(prev_count_128d_done_r),
        .O(do_watchdog_count_r0));
FDRE do_watchdog_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(do_watchdog_count_r0),
        .Q(do_watchdog_count_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'h1)) 
     gen_sp_r_i_1
       (.I0(gen_spa_i),
        .I1(O1),
        .O(GEN_SP));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     lane_up_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(O1),
        .Q(LANE_UP),
        .R(RESET_LANES));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'h08)) 
     polarity_r_i_1
       (.I0(count_32d_done_r),
        .I1(realign_r),
        .I2(I11),
        .O(next_polarity_c));
FDRE polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r),
        .R(ready_r0));
FDRE prev_count_128d_done_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_128d_done_r),
        .Q(prev_count_128d_done_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
     ready_r_i_1
       (.I0(counter2_r),
        .I1(counter3_r),
        .I2(gen_spa_i),
        .I3(counter5_r),
        .I4(counter4_r),
        .I5(O1),
        .O(next_ready_c));
FDRE ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(O1),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hFF040404)) 
     realign_r_i_1
       (.I0(I11),
        .I1(realign_r),
        .I2(count_32d_done_r),
        .I3(O2),
        .I4(count_128d_done_r),
        .O(next_realign_c));
FDRE realign_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_realign_c),
        .Q(realign_r),
        .R(ready_r0));
LUT6 #(
    .INIT(64'hBAEEBAFFBAFFBAFF)) 
     reset_count_r_i_1
       (.I0(RESET_LANES),
        .I1(begin_r),
        .I2(count_8d_done_r),
        .I3(n_0_rst_r_reg),
        .I4(I12),
        .I5(I13),
        .O(reset_count_r0));
FDRE reset_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_count_r0),
        .Q(reset_count_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     rst_r_i_1
       (.I0(count_8d_done_r),
        .I1(n_0_rst_r_reg),
        .I2(begin_r),
        .O(next_rst_c));
FDRE rst_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(n_0_rst_r_reg),
        .R(ready_r0));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'h78)) 
     rx_polarity_r_i_1
       (.I0(polarity_r),
        .I1(RX_NEG),
        .I2(O3),
        .O(n_0_rx_polarity_r_i_1));
FDRE #(
    .INIT(1'b0)) 
     rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_rx_polarity_r_i_1),
        .Q(O3),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \soft_err_r[0]_i_1 
       (.I0(enable_err_detect_i),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_RESET_LOGIC" *) 
module aurora_8b10baurora_8b10b_RESET_LOGIC
   (O1,
    s_out_d1_cdc_to,
    s_out_d2,
    s_out_d3,
    s_out_d4,
    s_out_d5,
    s_out_d6,
    s_out_d7,
    out,
    O2,
    O3,
    O4,
    O5,
    O6,
    s_out_d1_cdc_to_0,
    s_out_d2_1,
    s_out_d3_2,
    s_out_d4_3,
    s_out_d5_4,
    s_out_d6_5,
    s_out_d7_6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    s_out_d1_cdc_to_7,
    s_out_d2_8,
    s_out_d3_9,
    s_out_d4_10,
    s_out_d5_11,
    s_out_d6_12,
    s_out_d7_13,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    s_out_d1_cdc_to_14,
    s_out_d2_15,
    s_out_d3_16,
    s_out_d4_17,
    s_out_d5_18,
    s_out_d6_19,
    s_out_d7_20,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    SR,
    O220,
    tx_resetdone_out,
    user_clk,
    link_reset_r,
    pll_not_locked,
    tx_lock,
    I1,
    en_chan_sync_i,
    reset);
  output O1;
  output s_out_d1_cdc_to;
  output s_out_d2;
  output s_out_d3;
  output s_out_d4;
  output s_out_d5;
  output s_out_d6;
  output s_out_d7;
  output [1:0]out;
  output [1:0]O2;
  output [1:0]O3;
  output [1:0]O4;
  output [1:0]O5;
  output [1:0]O6;
  output s_out_d1_cdc_to_0;
  output s_out_d2_1;
  output s_out_d3_2;
  output s_out_d4_3;
  output s_out_d5_4;
  output s_out_d6_5;
  output s_out_d7_6;
  output [1:0]O7;
  output [1:0]O8;
  output [1:0]O9;
  output [1:0]O10;
  output [1:0]O11;
  output [1:0]O12;
  output s_out_d1_cdc_to_7;
  output s_out_d2_8;
  output s_out_d3_9;
  output s_out_d4_10;
  output s_out_d5_11;
  output s_out_d6_12;
  output s_out_d7_13;
  output [1:0]O13;
  output [1:0]O14;
  output [1:0]O15;
  output [1:0]O16;
  output [1:0]O17;
  output [1:0]O18;
  output s_out_d1_cdc_to_14;
  output s_out_d2_15;
  output s_out_d3_16;
  output s_out_d4_17;
  output s_out_d5_18;
  output s_out_d6_19;
  output s_out_d7_20;
  output [1:0]O19;
  output [1:0]O20;
  output [1:0]O21;
  output [1:0]O22;
  output [1:0]O23;
  output [1:0]O24;
  output [0:0]SR;
  output O220;
  input tx_resetdone_out;
  input user_clk;
  input link_reset_r;
  input pll_not_locked;
  input tx_lock;
  input I1;
  input en_chan_sync_i;
  input reset;

  wire I1;
  wire O1;
  wire [1:0]O10;
  wire [1:0]O11;
  wire [1:0]O12;
  wire [1:0]O13;
  wire [1:0]O14;
  wire [1:0]O15;
  wire [1:0]O16;
  wire [1:0]O17;
  wire [1:0]O18;
  wire [1:0]O19;
  wire [1:0]O2;
  wire [1:0]O20;
  wire [1:0]O21;
  wire [1:0]O22;
  wire O220;
  wire [1:0]O23;
  wire [1:0]O24;
  wire [1:0]O3;
  wire [1:0]O4;
  wire [1:0]O5;
  wire [1:0]O6;
  wire [1:0]O7;
  wire [1:0]O8;
  wire [1:0]O9;
  wire [0:0]SR;
  wire en_chan_sync_i;
  wire gt_rxresetdone_r;
  wire gt_rxresetdone_r2;
  wire gt_rxresetdone_r3;
  wire gt_txresetdone_r;
  wire gt_txresetdone_r2;
  wire gt_txresetdone_r3;
  wire link_reset_r;
  wire n_20_tx_resetdone_cdc_sync;
  wire [1:0]out;
  wire pll_not_locked;
  wire pll_not_locked_sync;
  wire reset;
  wire s_out_d1_cdc_to;
  wire s_out_d1_cdc_to_0;
  wire s_out_d1_cdc_to_14;
  wire s_out_d1_cdc_to_7;
  wire s_out_d2;
  wire s_out_d2_1;
  wire s_out_d2_15;
  wire s_out_d2_8;
  wire s_out_d3;
  wire s_out_d3_16;
  wire s_out_d3_2;
  wire s_out_d3_9;
  wire s_out_d4;
  wire s_out_d4_10;
  wire s_out_d4_17;
  wire s_out_d4_3;
  wire s_out_d5;
  wire s_out_d5_11;
  wire s_out_d5_18;
  wire s_out_d5_4;
  wire s_out_d6;
  wire s_out_d6_12;
  wire s_out_d6_19;
  wire s_out_d6_5;
  wire s_out_d7;
  wire s_out_d7_13;
  wire s_out_d7_20;
  wire s_out_d7_6;
  wire tx_lock;
  wire tx_lock_sync;
  wire tx_resetdone_out;
  wire user_clk;

FDCE gt_rxresetdone_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(I1),
        .D(gt_rxresetdone_r),
        .Q(gt_rxresetdone_r2));
FDRE gt_rxresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gt_rxresetdone_r2),
        .Q(gt_rxresetdone_r3),
        .R(1'b0));
FDCE gt_rxresetdone_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(I1),
        .D(1'b1),
        .Q(gt_rxresetdone_r));
FDCE gt_txresetdone_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(n_20_tx_resetdone_cdc_sync),
        .D(gt_txresetdone_r),
        .Q(gt_txresetdone_r2));
FDRE gt_txresetdone_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gt_txresetdone_r2),
        .Q(gt_txresetdone_r3),
        .R(1'b0));
FDCE gt_txresetdone_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(n_20_tx_resetdone_cdc_sync),
        .D(1'b1),
        .Q(gt_txresetdone_r));
aurora_8b10baurora_8b10b_cdc_sync_36 link_reset_cdc_sync
       (.O10(O10),
        .O11(O11),
        .O12(O12),
        .O220(O220),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .SR(SR),
        .en_chan_sync_i(en_chan_sync_i),
        .gt_rxresetdone_r3(gt_rxresetdone_r3),
        .gt_txresetdone_r3(gt_txresetdone_r3),
        .link_reset_r(link_reset_r),
        .pll_not_locked_sync(pll_not_locked_sync),
        .reset(reset),
        .s_out_d1_cdc_to_0(s_out_d1_cdc_to_0),
        .s_out_d2_1(s_out_d2_1),
        .s_out_d3_2(s_out_d3_2),
        .s_out_d4_3(s_out_d4_3),
        .s_out_d5_4(s_out_d5_4),
        .s_out_d6_5(s_out_d6_5),
        .s_out_d7_6(s_out_d7_6),
        .tx_lock_sync(tx_lock_sync),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_cdc_sync_37 pll_not_locked_cdc_sync
       (.O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .pll_not_locked(pll_not_locked),
        .pll_not_locked_sync(pll_not_locked_sync),
        .s_out_d1_cdc_to_7(s_out_d1_cdc_to_7),
        .s_out_d2_8(s_out_d2_8),
        .s_out_d3_9(s_out_d3_9),
        .s_out_d4_10(s_out_d4_10),
        .s_out_d5_11(s_out_d5_11),
        .s_out_d6_12(s_out_d6_12),
        .s_out_d7_13(s_out_d7_13),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_cdc_sync_38 tx_lock_cdc_sync
       (.O19(O19),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .s_out_d1_cdc_to_14(s_out_d1_cdc_to_14),
        .s_out_d2_15(s_out_d2_15),
        .s_out_d3_16(s_out_d3_16),
        .s_out_d4_17(s_out_d4_17),
        .s_out_d5_18(s_out_d5_18),
        .s_out_d6_19(s_out_d6_19),
        .s_out_d7_20(s_out_d7_20),
        .tx_lock(tx_lock),
        .tx_lock_sync(tx_lock_sync),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_cdc_sync_39 tx_resetdone_cdc_sync
       (.O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(n_20_tx_resetdone_cdc_sync),
        .out(out),
        .s_out_d1_cdc_to(s_out_d1_cdc_to),
        .s_out_d2(s_out_d2),
        .s_out_d3(s_out_d3),
        .s_out_d4(s_out_d4),
        .s_out_d5(s_out_d5),
        .s_out_d6(s_out_d6),
        .s_out_d7(s_out_d7),
        .tx_resetdone_out(tx_resetdone_out),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_RX_STREAM" *) 
module aurora_8b10baurora_8b10b_RX_STREAM
   (infinite_frame_started_r,
    I1,
    user_clk);
  output infinite_frame_started_r;
  input I1;
  input user_clk;

  wire I1;
  wire infinite_frame_started_r;
  wire user_clk;

FDRE infinite_frame_started_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(I1),
        .Q(infinite_frame_started_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_SYM_DEC_4BYTE" *) 
module aurora_8b10baurora_8b10b_SYM_DEC_4BYTE
   (RX_NEG,
    I1,
    rx_cc_i,
    first_v_received_r,
    O1,
    O2,
    Q,
    O5,
    O6,
    counter3_r0,
    counter4_r0,
    O9,
    O10,
    O11,
    m_axi_rx_tdata,
    O12,
    user_clk,
    I2,
    I3,
    I4,
    I5,
    I6,
    D,
    gen_spa_i,
    ready_r,
    RXDATA,
    RXCHARISK,
    I19,
    I20,
    I21);
  output RX_NEG;
  output [0:0]I1;
  output rx_cc_i;
  output first_v_received_r;
  output O1;
  output O2;
  output [2:0]Q;
  output O5;
  output O6;
  output counter3_r0;
  output counter4_r0;
  output [7:0]O9;
  output [0:0]O10;
  output O11;
  output [31:0]m_axi_rx_tdata;
  output [1:0]O12;
  input user_clk;
  input I2;
  input I3;
  input I4;
  input I5;
  input [11:0]I6;
  input [0:0]D;
  input gen_spa_i;
  input ready_r;
  input [31:0]RXDATA;
  input [3:0]RXCHARISK;
  input [7:0]I19;
  input [7:0]I20;
  input [7:0]I21;

  wire [0:0]D;
  wire [0:0]I1;
  wire [7:0]I19;
  wire I2;
  wire [7:0]I20;
  wire [7:0]I21;
  wire I3;
  wire I4;
  wire I5;
  wire [11:0]I6;
  wire O1;
  wire [0:0]O10;
  wire O11;
  wire [1:0]O12;
  wire O2;
  wire O5;
  wire O6;
  wire [7:0]O9;
  wire [2:0]Q;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire RX_CC0;
  wire RX_NEG;
  wire RX_NEG0;
  wire RX_SCP0;
  wire RX_SP0;
  wire RX_SPA0;
  wire counter3_r0;
  wire counter4_r0;
  wire first_v_received_r;
  wire gen_spa_i;
  wire [0:7]got_a_d_r;
  wire [13:13]got_a_i;
  wire got_v_c;
  wire [31:0]m_axi_rx_tdata;
  wire n_0_GOT_V_i_2__2;
  wire n_0_RX_CC_i_2__2;
  wire n_0_RX_CC_i_3__2;
  wire \n_0_RX_SCP[1]_i_1__2 ;
  wire n_0_RX_SPA_i_2__2;
  wire n_0_RX_SP_i_2__2;
  wire n_0_RX_SP_i_3__2;
  wire n_0_bad_as_r_i_2;
  wire n_0_bad_as_r_i_3;
  wire n_0_bad_as_r_i_4;
  wire n_0_first_v_received_r_i_1__2;
  wire \n_0_previous_cycle_data_r_reg[16] ;
  wire \n_0_previous_cycle_data_r_reg[17] ;
  wire \n_0_previous_cycle_data_r_reg[18] ;
  wire \n_0_previous_cycle_data_r_reg[19] ;
  wire \n_0_previous_cycle_data_r_reg[20] ;
  wire \n_0_previous_cycle_data_r_reg[21] ;
  wire \n_0_previous_cycle_data_r_reg[22] ;
  wire \n_0_previous_cycle_data_r_reg[23] ;
  wire \n_0_rx_cc_r[3]_i_1__2 ;
  wire \n_0_rx_cc_r[4]_i_1__2 ;
  wire \n_0_rx_cc_r[5]_i_1__2 ;
  wire \n_0_rx_cc_r[7]_i_1__2 ;
  wire \n_0_rx_pe_control_r_reg[0] ;
  wire \n_0_rx_pe_control_r_reg[1] ;
  wire \n_0_rx_pe_control_r_reg[2] ;
  wire \n_0_rx_pe_control_r_reg[3] ;
  wire \n_0_rx_scp_d_r[0]_i_1__2 ;
  wire \n_0_rx_scp_d_r[1]_i_1__2 ;
  wire \n_0_rx_scp_d_r[2]_i_1__2 ;
  wire \n_0_rx_scp_d_r[3]_i_1__2 ;
  wire \n_0_rx_scp_d_r[4]_i_1__2 ;
  wire \n_0_rx_scp_d_r[5]_i_1__2 ;
  wire \n_0_rx_scp_d_r[6]_i_1__2 ;
  wire \n_0_rx_scp_d_r[7]_i_1__2 ;
  wire \n_0_rx_spa_neg_d_r[1]_i_1__2 ;
  wire \n_0_rx_spa_r[3]_i_1__2 ;
  wire \n_0_rx_spa_r[4]_i_1__2 ;
  wire \n_0_rx_spa_r[6]_i_1__2 ;
  wire \n_0_rx_spa_r[7]_i_1__2 ;
  wire \n_0_rx_v_d_r[0]_i_1__2 ;
  wire \n_0_rx_v_d_r[3]_i_1__2 ;
  wire \n_0_rx_v_d_r[4]_i_1__2 ;
  wire \n_0_rx_v_d_r[5]_i_1__2 ;
  wire \n_0_rx_v_d_r[6]_i_1__2 ;
  wire \n_0_rx_v_d_r[7]_i_1__2 ;
  wire \n_0_word_aligned_control_bits_r[0]_i_1__2 ;
  wire \n_0_word_aligned_control_bits_r[1]_i_1__2 ;
  wire \n_0_word_aligned_data_r[0]_i_1__2 ;
  wire \n_0_word_aligned_data_r[10]_i_1__2 ;
  wire \n_0_word_aligned_data_r[11]_i_1__2 ;
  wire \n_0_word_aligned_data_r[12]_i_1__2 ;
  wire \n_0_word_aligned_data_r[13]_i_1__2 ;
  wire \n_0_word_aligned_data_r[14]_i_1__2 ;
  wire \n_0_word_aligned_data_r[15]_i_1__2 ;
  wire \n_0_word_aligned_data_r[1]_i_1__2 ;
  wire \n_0_word_aligned_data_r[2]_i_1__2 ;
  wire \n_0_word_aligned_data_r[3]_i_1__2 ;
  wire \n_0_word_aligned_data_r[4]_i_1__2 ;
  wire \n_0_word_aligned_data_r[5]_i_1__2 ;
  wire \n_0_word_aligned_data_r[6]_i_1__2 ;
  wire \n_0_word_aligned_data_r[7]_i_1__2 ;
  wire \n_0_word_aligned_data_r[8]_i_1__2 ;
  wire \n_0_word_aligned_data_r[9]_i_1__2 ;
  wire \n_0_word_aligned_data_r_reg[0] ;
  wire \n_0_word_aligned_data_r_reg[10] ;
  wire \n_0_word_aligned_data_r_reg[11] ;
  wire \n_0_word_aligned_data_r_reg[12] ;
  wire \n_0_word_aligned_data_r_reg[13] ;
  wire \n_0_word_aligned_data_r_reg[14] ;
  wire \n_0_word_aligned_data_r_reg[15] ;
  wire \n_0_word_aligned_data_r_reg[16] ;
  wire \n_0_word_aligned_data_r_reg[17] ;
  wire \n_0_word_aligned_data_r_reg[18] ;
  wire \n_0_word_aligned_data_r_reg[19] ;
  wire \n_0_word_aligned_data_r_reg[1] ;
  wire \n_0_word_aligned_data_r_reg[20] ;
  wire \n_0_word_aligned_data_r_reg[21] ;
  wire \n_0_word_aligned_data_r_reg[22] ;
  wire \n_0_word_aligned_data_r_reg[23] ;
  wire \n_0_word_aligned_data_r_reg[24] ;
  wire \n_0_word_aligned_data_r_reg[25] ;
  wire \n_0_word_aligned_data_r_reg[26] ;
  wire \n_0_word_aligned_data_r_reg[27] ;
  wire \n_0_word_aligned_data_r_reg[28] ;
  wire \n_0_word_aligned_data_r_reg[29] ;
  wire \n_0_word_aligned_data_r_reg[2] ;
  wire \n_0_word_aligned_data_r_reg[30] ;
  wire \n_0_word_aligned_data_r_reg[31] ;
  wire \n_0_word_aligned_data_r_reg[3] ;
  wire \n_0_word_aligned_data_r_reg[4] ;
  wire \n_0_word_aligned_data_r_reg[5] ;
  wire \n_0_word_aligned_data_r_reg[6] ;
  wire \n_0_word_aligned_data_r_reg[7] ;
  wire \n_0_word_aligned_data_r_reg[8] ;
  wire \n_0_word_aligned_data_r_reg[9] ;
  wire [7:0]p_2_in;
  wire [3:0]p_7_out;
  wire [5:0]p_8_out;
  wire [2:1]previous_cycle_control_r;
  wire ready_r;
  wire rx_cc_i;
  wire [0:7]rx_cc_r;
  wire rx_cc_r0;
  wire rx_ecp_d_r0;
  wire [0:31]rx_pe_data_r;
  wire [0:7]rx_scp_d_r;
  wire rx_sp_i;
  wire [0:1]rx_sp_neg_d_r;
  wire [2:7]rx_sp_r;
  wire rx_sp_r111_in;
  wire rx_sp_r114_in;
  wire rx_spa_i;
  wire [0:1]rx_spa_neg_d_r;
  wire rx_spa_neg_d_r0;
  wire [2:7]rx_spa_r;
  wire rx_spa_r0;
  wire [0:7]rx_v_d_r;
  wire rx_v_d_r0;
  wire user_clk;
  wire [0:3]word_aligned_control_bits_r;

LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[0]_i_1__2 
       (.I0(RXCHARISK[0]),
        .I1(got_a_d_r[0]),
        .I2(got_a_d_r[1]),
        .O(p_7_out[3]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[1]_i_1__2 
       (.I0(RXCHARISK[1]),
        .I1(got_a_d_r[2]),
        .I2(got_a_d_r[3]),
        .O(p_7_out[2]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[2]_i_1__2 
       (.I0(RXCHARISK[2]),
        .I1(got_a_d_r[4]),
        .I2(got_a_d_r[5]),
        .O(p_7_out[1]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[3]_i_1__2 
       (.I0(RXCHARISK[3]),
        .I1(got_a_d_r[6]),
        .I2(got_a_d_r[7]),
        .O(p_7_out[0]));
FDRE \GOT_A_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[3]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \GOT_A_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[2]),
        .Q(got_a_i),
        .R(1'b0));
FDRE \GOT_A_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \GOT_A_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[0]),
        .Q(Q[0]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     GOT_V_i_1__2
       (.I0(n_0_RX_SP_i_2__2),
        .I1(n_0_GOT_V_i_2__2),
        .I2(rx_v_d_r[7]),
        .I3(rx_scp_d_r[1]),
        .O(got_v_c));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     GOT_V_i_2__2
       (.I0(rx_v_d_r[0]),
        .I1(rx_v_d_r[6]),
        .I2(rx_v_d_r[3]),
        .I3(rx_v_d_r[2]),
        .I4(rx_v_d_r[5]),
        .I5(rx_v_d_r[4]),
        .O(n_0_GOT_V_i_2__2));
FDRE GOT_V_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(got_v_c),
        .Q(I1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_CC_i_1__2
       (.I0(n_0_RX_CC_i_2__2),
        .I1(\n_0_rx_pe_control_r_reg[2] ),
        .I2(\n_0_rx_pe_control_r_reg[3] ),
        .I3(n_0_RX_CC_i_3__2),
        .I4(rx_cc_r[1]),
        .I5(rx_cc_r[4]),
        .O(RX_CC0));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'h8)) 
     RX_CC_i_2__2
       (.I0(\n_0_rx_pe_control_r_reg[0] ),
        .I1(\n_0_rx_pe_control_r_reg[1] ),
        .O(n_0_RX_CC_i_2__2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_CC_i_3__2
       (.I0(rx_cc_r[3]),
        .I1(rx_cc_r[7]),
        .I2(rx_cc_r[5]),
        .I3(rx_scp_d_r[2]),
        .I4(rx_cc_r[0]),
        .I5(rx_scp_d_r[6]),
        .O(n_0_RX_CC_i_3__2));
FDRE RX_CC_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_CC0),
        .Q(rx_cc_i),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000F888)) 
     RX_NEG_i_1__2
       (.I0(rx_spa_neg_d_r[0]),
        .I1(rx_spa_neg_d_r[1]),
        .I2(rx_sp_neg_d_r[0]),
        .I3(rx_sp_neg_d_r[1]),
        .I4(\n_0_rx_pe_control_r_reg[1] ),
        .O(RX_NEG0));
FDRE RX_NEG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_NEG0),
        .Q(RX_NEG),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[0]),
        .Q(m_axi_rx_tdata[31]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[10]),
        .Q(m_axi_rx_tdata[21]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[11]),
        .Q(m_axi_rx_tdata[20]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[12]),
        .Q(m_axi_rx_tdata[19]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[13]),
        .Q(m_axi_rx_tdata[18]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[14]),
        .Q(m_axi_rx_tdata[17]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[15]),
        .Q(m_axi_rx_tdata[16]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[16]),
        .Q(m_axi_rx_tdata[15]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[17]),
        .Q(m_axi_rx_tdata[14]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[18]),
        .Q(m_axi_rx_tdata[13]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[19]),
        .Q(m_axi_rx_tdata[12]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[1]),
        .Q(m_axi_rx_tdata[30]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[20]),
        .Q(m_axi_rx_tdata[11]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[21]),
        .Q(m_axi_rx_tdata[10]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[22]),
        .Q(m_axi_rx_tdata[9]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[23]),
        .Q(m_axi_rx_tdata[8]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[24]),
        .Q(m_axi_rx_tdata[7]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[25]),
        .Q(m_axi_rx_tdata[6]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[26]),
        .Q(m_axi_rx_tdata[5]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[27]),
        .Q(m_axi_rx_tdata[4]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[28]),
        .Q(m_axi_rx_tdata[3]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[29]),
        .Q(m_axi_rx_tdata[2]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[2]),
        .Q(m_axi_rx_tdata[29]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[30]),
        .Q(m_axi_rx_tdata[1]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[31]),
        .Q(m_axi_rx_tdata[0]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[3]),
        .Q(m_axi_rx_tdata[28]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[4]),
        .Q(m_axi_rx_tdata[27]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[5]),
        .Q(m_axi_rx_tdata[26]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[6]),
        .Q(m_axi_rx_tdata[25]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[7]),
        .Q(m_axi_rx_tdata[24]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[8]),
        .Q(m_axi_rx_tdata[23]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[9]),
        .Q(m_axi_rx_tdata[22]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \RX_SCP[0]_i_1__2 
       (.I0(\n_0_rx_pe_control_r_reg[1] ),
        .I1(\n_0_rx_pe_control_r_reg[0] ),
        .I2(rx_scp_d_r[1]),
        .I3(rx_scp_d_r[2]),
        .I4(rx_scp_d_r[3]),
        .I5(rx_scp_d_r[0]),
        .O(RX_SCP0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \RX_SCP[1]_i_1__2 
       (.I0(\n_0_rx_pe_control_r_reg[3] ),
        .I1(\n_0_rx_pe_control_r_reg[2] ),
        .I2(rx_scp_d_r[5]),
        .I3(rx_scp_d_r[6]),
        .I4(rx_scp_d_r[7]),
        .I5(rx_scp_d_r[4]),
        .O(\n_0_RX_SCP[1]_i_1__2 ));
FDRE \RX_SCP_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SCP0),
        .Q(O12[1]),
        .R(1'b0));
FDRE \RX_SCP_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_RX_SCP[1]_i_1__2 ),
        .Q(O12[0]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     RX_SPA_i_1__2
       (.I0(n_0_RX_SP_i_2__2),
        .I1(n_0_RX_SPA_i_2__2),
        .I2(rx_spa_r[4]),
        .I3(rx_spa_r[6]),
        .O(RX_SPA0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_SPA_i_2__2
       (.I0(rx_spa_r[7]),
        .I1(rx_spa_r[3]),
        .I2(rx_scp_d_r[1]),
        .I3(rx_v_d_r[0]),
        .I4(rx_scp_d_r[5]),
        .I5(rx_spa_r[2]),
        .O(n_0_RX_SPA_i_2__2));
FDRE RX_SPA_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SPA0),
        .Q(rx_spa_i),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     RX_SP_i_1__2
       (.I0(n_0_RX_SP_i_2__2),
        .I1(n_0_RX_SP_i_3__2),
        .I2(rx_sp_r[4]),
        .I3(rx_sp_r[6]),
        .O(RX_SP0));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     RX_SP_i_2__2
       (.I0(\n_0_rx_pe_control_r_reg[2] ),
        .I1(\n_0_rx_pe_control_r_reg[0] ),
        .I2(\n_0_rx_pe_control_r_reg[1] ),
        .I3(\n_0_rx_pe_control_r_reg[3] ),
        .O(n_0_RX_SP_i_2__2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_SP_i_3__2
       (.I0(rx_sp_r[5]),
        .I1(rx_sp_r[7]),
        .I2(rx_scp_d_r[1]),
        .I3(rx_v_d_r[0]),
        .I4(rx_sp_r[2]),
        .I5(rx_sp_r[3]),
        .O(n_0_RX_SP_i_3__2));
FDRE RX_SP_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SP0),
        .Q(rx_sp_i),
        .R(1'b0));
LUT5 #(
    .INIT(32'hF7FFFFFE)) 
     bad_as_r_i_1
       (.I0(Q[2]),
        .I1(I6[7]),
        .I2(n_0_bad_as_r_i_2),
        .I3(I6[3]),
        .I4(I6[11]),
        .O(O11));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFFFE)) 
     bad_as_r_i_2
       (.I0(I6[6]),
        .I1(n_0_bad_as_r_i_3),
        .I2(I6[10]),
        .I3(got_a_i),
        .I4(I6[2]),
        .I5(n_0_bad_as_r_i_4),
        .O(n_0_bad_as_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'h7FFE)) 
     bad_as_r_i_3
       (.I0(Q[0]),
        .I1(I6[0]),
        .I2(I6[4]),
        .I3(I6[8]),
        .O(n_0_bad_as_r_i_3));
LUT4 #(
    .INIT(16'h7FFE)) 
     bad_as_r_i_4
       (.I0(Q[1]),
        .I1(I6[1]),
        .I2(I6[5]),
        .I3(I6[9]),
        .O(n_0_bad_as_r_i_4));
LUT2 #(
    .INIT(4'hB)) 
     \counter3_r_reg[2]_srl3_i_1__2 
       (.I0(rx_spa_i),
        .I1(gen_spa_i),
        .O(counter3_r0));
LUT2 #(
    .INIT(4'hB)) 
     \counter4_r_reg[14]_srl15_i_1__2 
       (.I0(rx_sp_i),
        .I1(ready_r),
        .O(counter4_r0));
LUT6 #(
    .INIT(64'hFFFF000080000000)) 
     first_v_received_r_i_1__2
       (.I0(n_0_RX_SP_i_2__2),
        .I1(n_0_GOT_V_i_2__2),
        .I2(rx_v_d_r[7]),
        .I3(rx_scp_d_r[1]),
        .I4(D),
        .I5(first_v_received_r),
        .O(n_0_first_v_received_r_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     first_v_received_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_first_v_received_r_i_1__2),
        .Q(first_v_received_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     good_as_r_i_3
       (.I0(Q[0]),
        .I1(I6[8]),
        .I2(I6[4]),
        .I3(I6[0]),
        .O(O5));
LUT2 #(
    .INIT(4'h7)) 
     good_as_r_i_4
       (.I0(got_a_i),
        .I1(I6[10]),
        .O(O6));
FDRE \got_a_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[7]),
        .Q(got_a_d_r[0]),
        .R(1'b0));
FDRE \got_a_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[6]),
        .Q(got_a_d_r[1]),
        .R(1'b0));
FDRE \got_a_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[5]),
        .Q(got_a_d_r[2]),
        .R(1'b0));
FDRE \got_a_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[4]),
        .Q(got_a_d_r[3]),
        .R(1'b0));
FDRE \got_a_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[3]),
        .Q(got_a_d_r[4]),
        .R(1'b0));
FDRE \got_a_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[2]),
        .Q(got_a_d_r[5]),
        .R(1'b0));
FDRE \got_a_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[1]),
        .Q(got_a_d_r[6]),
        .R(1'b0));
FDRE \got_a_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[0]),
        .Q(got_a_d_r[7]),
        .R(1'b0));
FDRE \left_align_select_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I4),
        .Q(O1),
        .R(1'b0));
FDRE \left_align_select_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I5),
        .Q(O2),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[3]),
        .Q(O10),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[2]),
        .Q(previous_cycle_control_r[1]),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[1]),
        .Q(previous_cycle_control_r[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[24]),
        .Q(O9[0]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[18]),
        .Q(p_2_in[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[19]),
        .Q(p_2_in[3]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[20]),
        .Q(p_2_in[4]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[21]),
        .Q(p_2_in[5]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[22]),
        .Q(p_2_in[6]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[23]),
        .Q(p_2_in[7]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[8]),
        .Q(\n_0_previous_cycle_data_r_reg[16] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[9]),
        .Q(\n_0_previous_cycle_data_r_reg[17] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[10]),
        .Q(\n_0_previous_cycle_data_r_reg[18] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[11]),
        .Q(\n_0_previous_cycle_data_r_reg[19] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[25]),
        .Q(O9[1]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[12]),
        .Q(\n_0_previous_cycle_data_r_reg[20] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[13]),
        .Q(\n_0_previous_cycle_data_r_reg[21] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[14]),
        .Q(\n_0_previous_cycle_data_r_reg[22] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[15]),
        .Q(\n_0_previous_cycle_data_r_reg[23] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[26]),
        .Q(O9[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[27]),
        .Q(O9[3]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[28]),
        .Q(O9[4]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[29]),
        .Q(O9[5]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[30]),
        .Q(O9[6]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[31]),
        .Q(O9[7]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[16]),
        .Q(p_2_in[0]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[17]),
        .Q(p_2_in[1]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \rx_cc_r[0]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[2] ),
        .I1(\n_0_word_aligned_data_r_reg[3] ),
        .I2(\n_0_word_aligned_data_r_reg[1] ),
        .I3(\n_0_word_aligned_data_r_reg[0] ),
        .O(rx_ecp_d_r0));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[1]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[4] ),
        .I1(\n_0_word_aligned_data_r_reg[5] ),
        .I2(\n_0_word_aligned_data_r_reg[6] ),
        .I3(\n_0_word_aligned_data_r_reg[7] ),
        .O(rx_cc_r0));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[3]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[13] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_cc_r[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_cc_r[4]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[18] ),
        .I1(\n_0_word_aligned_data_r_reg[19] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[16] ),
        .O(\n_0_rx_cc_r[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[5]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[20] ),
        .I1(\n_0_word_aligned_data_r_reg[21] ),
        .I2(\n_0_word_aligned_data_r_reg[22] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(\n_0_rx_cc_r[5]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[7]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[28] ),
        .I1(\n_0_word_aligned_data_r_reg[29] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_cc_r[7]_i_1__2 ));
FDRE \rx_cc_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_ecp_d_r0),
        .Q(rx_cc_r[0]),
        .R(1'b0));
FDRE \rx_cc_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_r0),
        .Q(rx_cc_r[1]),
        .R(1'b0));
FDRE \rx_cc_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[3]_i_1__2 ),
        .Q(rx_cc_r[3]),
        .R(1'b0));
FDRE \rx_cc_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[4]_i_1__2 ),
        .Q(rx_cc_r[4]),
        .R(1'b0));
FDRE \rx_cc_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[5]_i_1__2 ),
        .Q(rx_cc_r[5]),
        .R(1'b0));
FDRE \rx_cc_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[7]_i_1__2 ),
        .Q(rx_cc_r[7]),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[0]),
        .Q(\n_0_rx_pe_control_r_reg[0] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[1]),
        .Q(\n_0_rx_pe_control_r_reg[1] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[2]),
        .Q(\n_0_rx_pe_control_r_reg[2] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[3]),
        .Q(\n_0_rx_pe_control_r_reg[3] ),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[0] ),
        .Q(rx_pe_data_r[0]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[10] ),
        .Q(rx_pe_data_r[10]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[11] ),
        .Q(rx_pe_data_r[11]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[12] ),
        .Q(rx_pe_data_r[12]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[13] ),
        .Q(rx_pe_data_r[13]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[14] ),
        .Q(rx_pe_data_r[14]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[15] ),
        .Q(rx_pe_data_r[15]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[16] ),
        .Q(rx_pe_data_r[16]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[17] ),
        .Q(rx_pe_data_r[17]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[18] ),
        .Q(rx_pe_data_r[18]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[19] ),
        .Q(rx_pe_data_r[19]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[1] ),
        .Q(rx_pe_data_r[1]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[20] ),
        .Q(rx_pe_data_r[20]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[21] ),
        .Q(rx_pe_data_r[21]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[22] ),
        .Q(rx_pe_data_r[22]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[23] ),
        .Q(rx_pe_data_r[23]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[24] ),
        .Q(rx_pe_data_r[24]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[25] ),
        .Q(rx_pe_data_r[25]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[26] ),
        .Q(rx_pe_data_r[26]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[27] ),
        .Q(rx_pe_data_r[27]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[28] ),
        .Q(rx_pe_data_r[28]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[29] ),
        .Q(rx_pe_data_r[29]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[2] ),
        .Q(rx_pe_data_r[2]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[30] ),
        .Q(rx_pe_data_r[30]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[31] ),
        .Q(rx_pe_data_r[31]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[3] ),
        .Q(rx_pe_data_r[3]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[4] ),
        .Q(rx_pe_data_r[4]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[5] ),
        .Q(rx_pe_data_r[5]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[6] ),
        .Q(rx_pe_data_r[6]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[7] ),
        .Q(rx_pe_data_r[7]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[8] ),
        .Q(rx_pe_data_r[8]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[9] ),
        .Q(rx_pe_data_r[9]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[0]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[0] ),
        .I1(\n_0_word_aligned_data_r_reg[2] ),
        .I2(\n_0_word_aligned_data_r_reg[1] ),
        .I3(\n_0_word_aligned_data_r_reg[3] ),
        .O(\n_0_rx_scp_d_r[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[1]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[6] ),
        .I1(\n_0_word_aligned_data_r_reg[7] ),
        .I2(\n_0_word_aligned_data_r_reg[5] ),
        .I3(\n_0_word_aligned_data_r_reg[4] ),
        .O(\n_0_rx_scp_d_r[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_scp_d_r[2]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[11] ),
        .I2(\n_0_word_aligned_data_r_reg[9] ),
        .I3(\n_0_word_aligned_data_r_reg[8] ),
        .O(\n_0_rx_scp_d_r[2]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_scp_d_r[3]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[12] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_scp_d_r[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[4]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[16] ),
        .I1(\n_0_word_aligned_data_r_reg[18] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(\n_0_rx_scp_d_r[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[5]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[22] ),
        .I1(\n_0_word_aligned_data_r_reg[23] ),
        .I2(\n_0_word_aligned_data_r_reg[21] ),
        .I3(\n_0_word_aligned_data_r_reg[20] ),
        .O(\n_0_rx_scp_d_r[5]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_scp_d_r[6]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[26] ),
        .I1(\n_0_word_aligned_data_r_reg[27] ),
        .I2(\n_0_word_aligned_data_r_reg[25] ),
        .I3(\n_0_word_aligned_data_r_reg[24] ),
        .O(\n_0_rx_scp_d_r[6]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_scp_d_r[7]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[29] ),
        .I1(\n_0_word_aligned_data_r_reg[28] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_scp_d_r[7]_i_1__2 ));
FDRE \rx_scp_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[0]_i_1__2 ),
        .Q(rx_scp_d_r[0]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[1]_i_1__2 ),
        .Q(rx_scp_d_r[1]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[2]_i_1__2 ),
        .Q(rx_scp_d_r[2]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[3]_i_1__2 ),
        .Q(rx_scp_d_r[3]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[4]_i_1__2 ),
        .Q(rx_scp_d_r[4]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[5]_i_1__2 ),
        .Q(rx_scp_d_r[5]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[6]_i_1__2 ),
        .Q(rx_scp_d_r[6]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[7]_i_1__2 ),
        .Q(rx_scp_d_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_sp_neg_d_r[0]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[9] ),
        .I1(\n_0_word_aligned_data_r_reg[8] ),
        .I2(\n_0_word_aligned_data_r_reg[10] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_sp_r114_in));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_sp_neg_d_r[1]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(rx_sp_r111_in));
FDRE \rx_sp_neg_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sp_r114_in),
        .Q(rx_sp_neg_d_r[0]),
        .R(1'b0));
FDRE \rx_sp_neg_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sp_r111_in),
        .Q(rx_sp_neg_d_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT4 #(
    .INIT(16'h2004)) 
     \rx_sp_r[2]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[11] ),
        .I3(\n_0_word_aligned_data_r_reg[8] ),
        .O(p_8_out[5]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'h1008)) 
     \rx_sp_r[3]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(p_8_out[4]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'h0810)) 
     \rx_sp_r[4]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[16] ),
        .I1(\n_0_word_aligned_data_r_reg[18] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(p_8_out[3]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'h0420)) 
     \rx_sp_r[5]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[20] ),
        .I1(\n_0_word_aligned_data_r_reg[21] ),
        .I2(\n_0_word_aligned_data_r_reg[22] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(p_8_out[2]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h0810)) 
     \rx_sp_r[6]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[24] ),
        .I1(\n_0_word_aligned_data_r_reg[26] ),
        .I2(\n_0_word_aligned_data_r_reg[25] ),
        .I3(\n_0_word_aligned_data_r_reg[27] ),
        .O(p_8_out[1]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT4 #(
    .INIT(16'h0420)) 
     \rx_sp_r[7]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[28] ),
        .I1(\n_0_word_aligned_data_r_reg[29] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(p_8_out[0]));
FDRE \rx_sp_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[5]),
        .Q(rx_sp_r[2]),
        .R(1'b0));
FDRE \rx_sp_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[4]),
        .Q(rx_sp_r[3]),
        .R(1'b0));
FDRE \rx_sp_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[3]),
        .Q(rx_sp_r[4]),
        .R(1'b0));
FDRE \rx_sp_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[2]),
        .Q(rx_sp_r[5]),
        .R(1'b0));
FDRE \rx_sp_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[1]),
        .Q(rx_sp_r[6]),
        .R(1'b0));
FDRE \rx_sp_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[0]),
        .Q(rx_sp_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_spa_neg_d_r[0]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[8] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_spa_neg_d_r0));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_neg_d_r[1]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[12] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_spa_neg_d_r[1]_i_1__2 ));
FDRE \rx_spa_neg_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_spa_neg_d_r0),
        .Q(rx_spa_neg_d_r[0]),
        .R(1'b0));
FDRE \rx_spa_neg_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_neg_d_r[1]_i_1__2 ),
        .Q(rx_spa_neg_d_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[2]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[9] ),
        .I1(\n_0_word_aligned_data_r_reg[8] ),
        .I2(\n_0_word_aligned_data_r_reg[10] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_spa_r0));
LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_r[3]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[14] ),
        .I1(\n_0_word_aligned_data_r_reg[15] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[12] ),
        .O(\n_0_rx_spa_r[3]_i_1__2 ));
LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[4]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[17] ),
        .I1(\n_0_word_aligned_data_r_reg[16] ),
        .I2(\n_0_word_aligned_data_r_reg[18] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(\n_0_rx_spa_r[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[6]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[25] ),
        .I1(\n_0_word_aligned_data_r_reg[24] ),
        .I2(\n_0_word_aligned_data_r_reg[26] ),
        .I3(\n_0_word_aligned_data_r_reg[27] ),
        .O(\n_0_rx_spa_r[6]_i_1__2 ));
LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_r[7]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[30] ),
        .I1(\n_0_word_aligned_data_r_reg[31] ),
        .I2(\n_0_word_aligned_data_r_reg[29] ),
        .I3(\n_0_word_aligned_data_r_reg[28] ),
        .O(\n_0_rx_spa_r[7]_i_1__2 ));
FDRE \rx_spa_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_spa_r0),
        .Q(rx_spa_r[2]),
        .R(1'b0));
FDRE \rx_spa_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[3]_i_1__2 ),
        .Q(rx_spa_r[3]),
        .R(1'b0));
FDRE \rx_spa_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[4]_i_1__2 ),
        .Q(rx_spa_r[4]),
        .R(1'b0));
FDRE \rx_spa_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[6]_i_1__2 ),
        .Q(rx_spa_r[6]),
        .R(1'b0));
FDRE \rx_spa_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[7]_i_1__2 ),
        .Q(rx_spa_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[0]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[1] ),
        .I1(\n_0_word_aligned_data_r_reg[0] ),
        .I2(\n_0_word_aligned_data_r_reg[2] ),
        .I3(\n_0_word_aligned_data_r_reg[3] ),
        .O(\n_0_rx_v_d_r[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[2]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[11] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[8] ),
        .I3(\n_0_word_aligned_data_r_reg[10] ),
        .O(rx_v_d_r0));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[3]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[12] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_v_d_r[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[4]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[19] ),
        .I1(\n_0_word_aligned_data_r_reg[17] ),
        .I2(\n_0_word_aligned_data_r_reg[16] ),
        .I3(\n_0_word_aligned_data_r_reg[18] ),
        .O(\n_0_rx_v_d_r[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[5]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[21] ),
        .I1(\n_0_word_aligned_data_r_reg[22] ),
        .I2(\n_0_word_aligned_data_r_reg[20] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(\n_0_rx_v_d_r[5]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[6]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[27] ),
        .I1(\n_0_word_aligned_data_r_reg[25] ),
        .I2(\n_0_word_aligned_data_r_reg[24] ),
        .I3(\n_0_word_aligned_data_r_reg[26] ),
        .O(\n_0_rx_v_d_r[6]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[7]_i_1__2 
       (.I0(\n_0_word_aligned_data_r_reg[29] ),
        .I1(\n_0_word_aligned_data_r_reg[30] ),
        .I2(\n_0_word_aligned_data_r_reg[28] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_v_d_r[7]_i_1__2 ));
FDRE \rx_v_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[0]_i_1__2 ),
        .Q(rx_v_d_r[0]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_v_d_r0),
        .Q(rx_v_d_r[2]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[3]_i_1__2 ),
        .Q(rx_v_d_r[3]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[4]_i_1__2 ),
        .Q(rx_v_d_r[4]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[5]_i_1__2 ),
        .Q(rx_v_d_r[5]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[6]_i_1__2 ),
        .Q(rx_v_d_r[6]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[7]_i_1__2 ),
        .Q(rx_v_d_r[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[0]_i_1__2 
       (.I0(previous_cycle_control_r[1]),
        .I1(O10),
        .I2(O1),
        .I3(O2),
        .I4(RXCHARISK[0]),
        .I5(previous_cycle_control_r[2]),
        .O(\n_0_word_aligned_control_bits_r[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[1]_i_1__2 
       (.I0(O10),
        .I1(RXCHARISK[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXCHARISK[1]),
        .I5(previous_cycle_control_r[1]),
        .O(\n_0_word_aligned_control_bits_r[1]_i_1__2 ));
FDRE \word_aligned_control_bits_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_control_bits_r[0]_i_1__2 ),
        .Q(word_aligned_control_bits_r[0]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_control_bits_r[1]_i_1__2 ),
        .Q(word_aligned_control_bits_r[1]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I3),
        .Q(word_aligned_control_bits_r[2]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2),
        .Q(word_aligned_control_bits_r[3]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[0]_i_1__2 
       (.I0(p_2_in[7]),
        .I1(O9[7]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[7]),
        .I5(\n_0_previous_cycle_data_r_reg[23] ),
        .O(\n_0_word_aligned_data_r[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[10]_i_1__2 
       (.I0(O9[5]),
        .I1(RXDATA[5]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[13]),
        .I5(p_2_in[5]),
        .O(\n_0_word_aligned_data_r[10]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[11]_i_1__2 
       (.I0(O9[4]),
        .I1(RXDATA[4]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[12]),
        .I5(p_2_in[4]),
        .O(\n_0_word_aligned_data_r[11]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[12]_i_1__2 
       (.I0(O9[3]),
        .I1(RXDATA[3]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[11]),
        .I5(p_2_in[3]),
        .O(\n_0_word_aligned_data_r[12]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[13]_i_1__2 
       (.I0(O9[2]),
        .I1(RXDATA[2]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[10]),
        .I5(p_2_in[2]),
        .O(\n_0_word_aligned_data_r[13]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[14]_i_1__2 
       (.I0(O9[1]),
        .I1(RXDATA[1]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[9]),
        .I5(p_2_in[1]),
        .O(\n_0_word_aligned_data_r[14]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[15]_i_1__2 
       (.I0(O9[0]),
        .I1(RXDATA[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[8]),
        .I5(p_2_in[0]),
        .O(\n_0_word_aligned_data_r[15]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[1]_i_1__2 
       (.I0(p_2_in[6]),
        .I1(O9[6]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[6]),
        .I5(\n_0_previous_cycle_data_r_reg[22] ),
        .O(\n_0_word_aligned_data_r[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[2]_i_1__2 
       (.I0(p_2_in[5]),
        .I1(O9[5]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[5]),
        .I5(\n_0_previous_cycle_data_r_reg[21] ),
        .O(\n_0_word_aligned_data_r[2]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[3]_i_1__2 
       (.I0(p_2_in[4]),
        .I1(O9[4]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[4]),
        .I5(\n_0_previous_cycle_data_r_reg[20] ),
        .O(\n_0_word_aligned_data_r[3]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[4]_i_1__2 
       (.I0(p_2_in[3]),
        .I1(O9[3]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[3]),
        .I5(\n_0_previous_cycle_data_r_reg[19] ),
        .O(\n_0_word_aligned_data_r[4]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[5]_i_1__2 
       (.I0(p_2_in[2]),
        .I1(O9[2]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[2]),
        .I5(\n_0_previous_cycle_data_r_reg[18] ),
        .O(\n_0_word_aligned_data_r[5]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[6]_i_1__2 
       (.I0(p_2_in[1]),
        .I1(O9[1]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[1]),
        .I5(\n_0_previous_cycle_data_r_reg[17] ),
        .O(\n_0_word_aligned_data_r[6]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[7]_i_1__2 
       (.I0(p_2_in[0]),
        .I1(O9[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[0]),
        .I5(\n_0_previous_cycle_data_r_reg[16] ),
        .O(\n_0_word_aligned_data_r[7]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[8]_i_1__2 
       (.I0(O9[7]),
        .I1(RXDATA[7]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[15]),
        .I5(p_2_in[7]),
        .O(\n_0_word_aligned_data_r[8]_i_1__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[9]_i_1__2 
       (.I0(O9[6]),
        .I1(RXDATA[6]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[14]),
        .I5(p_2_in[6]),
        .O(\n_0_word_aligned_data_r[9]_i_1__2 ));
FDRE \word_aligned_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[0]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[0] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[10]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[10] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[11]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[11] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[12]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[12] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[13]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[13] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[14]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[14] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[15]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[15] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[7]),
        .Q(\n_0_word_aligned_data_r_reg[16] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[6]),
        .Q(\n_0_word_aligned_data_r_reg[17] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[5]),
        .Q(\n_0_word_aligned_data_r_reg[18] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[4]),
        .Q(\n_0_word_aligned_data_r_reg[19] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[1]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[1] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[3]),
        .Q(\n_0_word_aligned_data_r_reg[20] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[2]),
        .Q(\n_0_word_aligned_data_r_reg[21] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[1]),
        .Q(\n_0_word_aligned_data_r_reg[22] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[0]),
        .Q(\n_0_word_aligned_data_r_reg[23] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I19[7]),
        .Q(\n_0_word_aligned_data_r_reg[24] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I19[6]),
        .Q(\n_0_word_aligned_data_r_reg[25] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I19[5]),
        .Q(\n_0_word_aligned_data_r_reg[26] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I19[4]),
        .Q(\n_0_word_aligned_data_r_reg[27] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I19[3]),
        .Q(\n_0_word_aligned_data_r_reg[28] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I19[2]),
        .Q(\n_0_word_aligned_data_r_reg[29] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[2]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[2] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I19[1]),
        .Q(\n_0_word_aligned_data_r_reg[30] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I19[0]),
        .Q(\n_0_word_aligned_data_r_reg[31] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[3]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[3] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[4]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[4] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[5]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[5] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[6]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[6] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[7]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[7] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[8]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[8] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[9]_i_1__2 ),
        .Q(\n_0_word_aligned_data_r_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_SYM_DEC_4BYTE" *) 
module aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_44
   (RX_NEG,
    I1,
    rx_cc_i,
    first_v_received_r,
    O1,
    O2,
    O5,
    counter3_r0,
    counter4_r0,
    O8,
    O9,
    m_axi_rx_tdata,
    O10,
    user_clk,
    I2,
    I3,
    I4,
    I5,
    I6,
    D,
    gen_spa_i,
    ready_r,
    RXDATA,
    RXCHARISK,
    I20,
    I21,
    I22);
  output RX_NEG;
  output [0:0]I1;
  output rx_cc_i;
  output first_v_received_r;
  output O1;
  output O2;
  output O5;
  output counter3_r0;
  output counter4_r0;
  output [7:0]O8;
  output [0:0]O9;
  output [31:0]m_axi_rx_tdata;
  output [3:0]O10;
  input user_clk;
  input I2;
  input I3;
  input I4;
  input I5;
  input [3:0]I6;
  input [0:0]D;
  input gen_spa_i;
  input ready_r;
  input [31:0]RXDATA;
  input [3:0]RXCHARISK;
  input [7:0]I20;
  input [7:0]I21;
  input [7:0]I22;

  wire [0:0]D;
  wire [0:0]I1;
  wire I2;
  wire [7:0]I20;
  wire [7:0]I21;
  wire [7:0]I22;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire O1;
  wire [3:0]O10;
  wire O2;
  wire O5;
  wire [7:0]O8;
  wire [0:0]O9;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire RX_CC0;
  wire RX_NEG;
  wire RX_NEG0;
  wire RX_SCP0;
  wire RX_SP0;
  wire RX_SPA0;
  wire counter3_r0;
  wire counter4_r0;
  wire first_v_received_r;
  wire gen_spa_i;
  wire [0:7]got_a_d_r;
  wire got_v_c;
  wire [31:0]m_axi_rx_tdata;
  wire n_0_GOT_V_i_2__1;
  wire n_0_RX_CC_i_2__1;
  wire n_0_RX_CC_i_3__1;
  wire \n_0_RX_SCP[1]_i_1__1 ;
  wire n_0_RX_SPA_i_2__1;
  wire n_0_RX_SP_i_2__1;
  wire n_0_RX_SP_i_3__1;
  wire n_0_first_v_received_r_i_1__1;
  wire \n_0_previous_cycle_data_r_reg[16] ;
  wire \n_0_previous_cycle_data_r_reg[17] ;
  wire \n_0_previous_cycle_data_r_reg[18] ;
  wire \n_0_previous_cycle_data_r_reg[19] ;
  wire \n_0_previous_cycle_data_r_reg[20] ;
  wire \n_0_previous_cycle_data_r_reg[21] ;
  wire \n_0_previous_cycle_data_r_reg[22] ;
  wire \n_0_previous_cycle_data_r_reg[23] ;
  wire \n_0_rx_cc_r[3]_i_1__1 ;
  wire \n_0_rx_cc_r[4]_i_1__1 ;
  wire \n_0_rx_cc_r[5]_i_1__1 ;
  wire \n_0_rx_cc_r[7]_i_1__1 ;
  wire \n_0_rx_pe_control_r_reg[0] ;
  wire \n_0_rx_pe_control_r_reg[1] ;
  wire \n_0_rx_pe_control_r_reg[2] ;
  wire \n_0_rx_pe_control_r_reg[3] ;
  wire \n_0_rx_scp_d_r[0]_i_1__1 ;
  wire \n_0_rx_scp_d_r[1]_i_1__1 ;
  wire \n_0_rx_scp_d_r[2]_i_1__1 ;
  wire \n_0_rx_scp_d_r[3]_i_1__1 ;
  wire \n_0_rx_scp_d_r[4]_i_1__1 ;
  wire \n_0_rx_scp_d_r[5]_i_1__1 ;
  wire \n_0_rx_scp_d_r[6]_i_1__1 ;
  wire \n_0_rx_scp_d_r[7]_i_1__1 ;
  wire \n_0_rx_spa_neg_d_r[1]_i_1__1 ;
  wire \n_0_rx_spa_r[3]_i_1__1 ;
  wire \n_0_rx_spa_r[4]_i_1__1 ;
  wire \n_0_rx_spa_r[6]_i_1__1 ;
  wire \n_0_rx_spa_r[7]_i_1__1 ;
  wire \n_0_rx_v_d_r[0]_i_1__1 ;
  wire \n_0_rx_v_d_r[3]_i_1__1 ;
  wire \n_0_rx_v_d_r[4]_i_1__1 ;
  wire \n_0_rx_v_d_r[5]_i_1__1 ;
  wire \n_0_rx_v_d_r[6]_i_1__1 ;
  wire \n_0_rx_v_d_r[7]_i_1__1 ;
  wire \n_0_word_aligned_control_bits_r[0]_i_1__1 ;
  wire \n_0_word_aligned_control_bits_r[1]_i_1__1 ;
  wire \n_0_word_aligned_data_r[0]_i_1__1 ;
  wire \n_0_word_aligned_data_r[10]_i_1__1 ;
  wire \n_0_word_aligned_data_r[11]_i_1__1 ;
  wire \n_0_word_aligned_data_r[12]_i_1__1 ;
  wire \n_0_word_aligned_data_r[13]_i_1__1 ;
  wire \n_0_word_aligned_data_r[14]_i_1__1 ;
  wire \n_0_word_aligned_data_r[15]_i_1__1 ;
  wire \n_0_word_aligned_data_r[1]_i_1__1 ;
  wire \n_0_word_aligned_data_r[2]_i_1__1 ;
  wire \n_0_word_aligned_data_r[3]_i_1__1 ;
  wire \n_0_word_aligned_data_r[4]_i_1__1 ;
  wire \n_0_word_aligned_data_r[5]_i_1__1 ;
  wire \n_0_word_aligned_data_r[6]_i_1__1 ;
  wire \n_0_word_aligned_data_r[7]_i_1__1 ;
  wire \n_0_word_aligned_data_r[8]_i_1__1 ;
  wire \n_0_word_aligned_data_r[9]_i_1__1 ;
  wire \n_0_word_aligned_data_r_reg[0] ;
  wire \n_0_word_aligned_data_r_reg[10] ;
  wire \n_0_word_aligned_data_r_reg[11] ;
  wire \n_0_word_aligned_data_r_reg[12] ;
  wire \n_0_word_aligned_data_r_reg[13] ;
  wire \n_0_word_aligned_data_r_reg[14] ;
  wire \n_0_word_aligned_data_r_reg[15] ;
  wire \n_0_word_aligned_data_r_reg[16] ;
  wire \n_0_word_aligned_data_r_reg[17] ;
  wire \n_0_word_aligned_data_r_reg[18] ;
  wire \n_0_word_aligned_data_r_reg[19] ;
  wire \n_0_word_aligned_data_r_reg[1] ;
  wire \n_0_word_aligned_data_r_reg[20] ;
  wire \n_0_word_aligned_data_r_reg[21] ;
  wire \n_0_word_aligned_data_r_reg[22] ;
  wire \n_0_word_aligned_data_r_reg[23] ;
  wire \n_0_word_aligned_data_r_reg[24] ;
  wire \n_0_word_aligned_data_r_reg[25] ;
  wire \n_0_word_aligned_data_r_reg[26] ;
  wire \n_0_word_aligned_data_r_reg[27] ;
  wire \n_0_word_aligned_data_r_reg[28] ;
  wire \n_0_word_aligned_data_r_reg[29] ;
  wire \n_0_word_aligned_data_r_reg[2] ;
  wire \n_0_word_aligned_data_r_reg[30] ;
  wire \n_0_word_aligned_data_r_reg[31] ;
  wire \n_0_word_aligned_data_r_reg[3] ;
  wire \n_0_word_aligned_data_r_reg[4] ;
  wire \n_0_word_aligned_data_r_reg[5] ;
  wire \n_0_word_aligned_data_r_reg[6] ;
  wire \n_0_word_aligned_data_r_reg[7] ;
  wire \n_0_word_aligned_data_r_reg[8] ;
  wire \n_0_word_aligned_data_r_reg[9] ;
  wire [7:0]p_2_in;
  wire [3:0]p_7_out;
  wire [5:0]p_8_out;
  wire [2:1]previous_cycle_control_r;
  wire ready_r;
  wire rx_cc_i;
  wire [0:7]rx_cc_r;
  wire rx_cc_r0;
  wire rx_ecp_d_r0;
  wire [0:31]rx_pe_data_r;
  wire [0:7]rx_scp_d_r;
  wire [2:6]rx_scp_i;
  wire rx_sp_i;
  wire [0:1]rx_sp_neg_d_r;
  wire [2:7]rx_sp_r;
  wire rx_sp_r111_in;
  wire rx_sp_r114_in;
  wire rx_spa_i;
  wire [0:1]rx_spa_neg_d_r;
  wire rx_spa_neg_d_r0;
  wire [2:7]rx_spa_r;
  wire rx_spa_r0;
  wire [0:7]rx_v_d_r;
  wire rx_v_d_r0;
  wire user_clk;
  wire [0:3]word_aligned_control_bits_r;

LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[0]_i_1__1 
       (.I0(RXCHARISK[0]),
        .I1(got_a_d_r[0]),
        .I2(got_a_d_r[1]),
        .O(p_7_out[3]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[1]_i_1__1 
       (.I0(RXCHARISK[1]),
        .I1(got_a_d_r[2]),
        .I2(got_a_d_r[3]),
        .O(p_7_out[2]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[2]_i_1__1 
       (.I0(RXCHARISK[2]),
        .I1(got_a_d_r[4]),
        .I2(got_a_d_r[5]),
        .O(p_7_out[1]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[3]_i_1__1 
       (.I0(RXCHARISK[3]),
        .I1(got_a_d_r[6]),
        .I2(got_a_d_r[7]),
        .O(p_7_out[0]));
FDRE \GOT_A_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[3]),
        .Q(O10[3]),
        .R(1'b0));
FDRE \GOT_A_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[2]),
        .Q(O10[2]),
        .R(1'b0));
FDRE \GOT_A_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[1]),
        .Q(O10[1]),
        .R(1'b0));
FDRE \GOT_A_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[0]),
        .Q(O10[0]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     GOT_V_i_1__1
       (.I0(n_0_RX_SP_i_2__1),
        .I1(n_0_GOT_V_i_2__1),
        .I2(rx_v_d_r[7]),
        .I3(rx_scp_d_r[1]),
        .O(got_v_c));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     GOT_V_i_2__1
       (.I0(rx_v_d_r[0]),
        .I1(rx_v_d_r[6]),
        .I2(rx_v_d_r[3]),
        .I3(rx_v_d_r[2]),
        .I4(rx_v_d_r[5]),
        .I5(rx_v_d_r[4]),
        .O(n_0_GOT_V_i_2__1));
FDRE GOT_V_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(got_v_c),
        .Q(I1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_CC_i_1__1
       (.I0(n_0_RX_CC_i_2__1),
        .I1(\n_0_rx_pe_control_r_reg[2] ),
        .I2(\n_0_rx_pe_control_r_reg[3] ),
        .I3(n_0_RX_CC_i_3__1),
        .I4(rx_cc_r[1]),
        .I5(rx_cc_r[4]),
        .O(RX_CC0));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT2 #(
    .INIT(4'h8)) 
     RX_CC_i_2__1
       (.I0(\n_0_rx_pe_control_r_reg[0] ),
        .I1(\n_0_rx_pe_control_r_reg[1] ),
        .O(n_0_RX_CC_i_2__1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_CC_i_3__1
       (.I0(rx_cc_r[3]),
        .I1(rx_cc_r[7]),
        .I2(rx_cc_r[5]),
        .I3(rx_scp_d_r[2]),
        .I4(rx_cc_r[0]),
        .I5(rx_scp_d_r[6]),
        .O(n_0_RX_CC_i_3__1));
FDRE RX_CC_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_CC0),
        .Q(rx_cc_i),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000F888)) 
     RX_NEG_i_1__1
       (.I0(rx_spa_neg_d_r[0]),
        .I1(rx_spa_neg_d_r[1]),
        .I2(rx_sp_neg_d_r[0]),
        .I3(rx_sp_neg_d_r[1]),
        .I4(\n_0_rx_pe_control_r_reg[1] ),
        .O(RX_NEG0));
FDRE RX_NEG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_NEG0),
        .Q(RX_NEG),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[0]),
        .Q(m_axi_rx_tdata[31]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[10]),
        .Q(m_axi_rx_tdata[21]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[11]),
        .Q(m_axi_rx_tdata[20]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[12]),
        .Q(m_axi_rx_tdata[19]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[13]),
        .Q(m_axi_rx_tdata[18]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[14]),
        .Q(m_axi_rx_tdata[17]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[15]),
        .Q(m_axi_rx_tdata[16]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[16]),
        .Q(m_axi_rx_tdata[15]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[17]),
        .Q(m_axi_rx_tdata[14]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[18]),
        .Q(m_axi_rx_tdata[13]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[19]),
        .Q(m_axi_rx_tdata[12]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[1]),
        .Q(m_axi_rx_tdata[30]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[20]),
        .Q(m_axi_rx_tdata[11]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[21]),
        .Q(m_axi_rx_tdata[10]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[22]),
        .Q(m_axi_rx_tdata[9]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[23]),
        .Q(m_axi_rx_tdata[8]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[24]),
        .Q(m_axi_rx_tdata[7]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[25]),
        .Q(m_axi_rx_tdata[6]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[26]),
        .Q(m_axi_rx_tdata[5]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[27]),
        .Q(m_axi_rx_tdata[4]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[28]),
        .Q(m_axi_rx_tdata[3]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[29]),
        .Q(m_axi_rx_tdata[2]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[2]),
        .Q(m_axi_rx_tdata[29]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[30]),
        .Q(m_axi_rx_tdata[1]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[31]),
        .Q(m_axi_rx_tdata[0]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[3]),
        .Q(m_axi_rx_tdata[28]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[4]),
        .Q(m_axi_rx_tdata[27]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[5]),
        .Q(m_axi_rx_tdata[26]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[6]),
        .Q(m_axi_rx_tdata[25]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[7]),
        .Q(m_axi_rx_tdata[24]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[8]),
        .Q(m_axi_rx_tdata[23]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[9]),
        .Q(m_axi_rx_tdata[22]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \RX_SCP[0]_i_1__1 
       (.I0(\n_0_rx_pe_control_r_reg[1] ),
        .I1(\n_0_rx_pe_control_r_reg[0] ),
        .I2(rx_scp_d_r[1]),
        .I3(rx_scp_d_r[2]),
        .I4(rx_scp_d_r[3]),
        .I5(rx_scp_d_r[0]),
        .O(RX_SCP0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \RX_SCP[1]_i_1__1 
       (.I0(\n_0_rx_pe_control_r_reg[3] ),
        .I1(\n_0_rx_pe_control_r_reg[2] ),
        .I2(rx_scp_d_r[5]),
        .I3(rx_scp_d_r[6]),
        .I4(rx_scp_d_r[7]),
        .I5(rx_scp_d_r[4]),
        .O(\n_0_RX_SCP[1]_i_1__1 ));
FDRE \RX_SCP_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SCP0),
        .Q(rx_scp_i[2]),
        .R(1'b0));
FDRE \RX_SCP_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_RX_SCP[1]_i_1__1 ),
        .Q(rx_scp_i[6]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     RX_SPA_i_1__1
       (.I0(n_0_RX_SP_i_2__1),
        .I1(n_0_RX_SPA_i_2__1),
        .I2(rx_spa_r[4]),
        .I3(rx_spa_r[6]),
        .O(RX_SPA0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_SPA_i_2__1
       (.I0(rx_spa_r[7]),
        .I1(rx_spa_r[3]),
        .I2(rx_scp_d_r[1]),
        .I3(rx_v_d_r[0]),
        .I4(rx_scp_d_r[5]),
        .I5(rx_spa_r[2]),
        .O(n_0_RX_SPA_i_2__1));
FDRE RX_SPA_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SPA0),
        .Q(rx_spa_i),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     RX_SP_i_1__1
       (.I0(n_0_RX_SP_i_2__1),
        .I1(n_0_RX_SP_i_3__1),
        .I2(rx_sp_r[4]),
        .I3(rx_sp_r[6]),
        .O(RX_SP0));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     RX_SP_i_2__1
       (.I0(\n_0_rx_pe_control_r_reg[2] ),
        .I1(\n_0_rx_pe_control_r_reg[0] ),
        .I2(\n_0_rx_pe_control_r_reg[1] ),
        .I3(\n_0_rx_pe_control_r_reg[3] ),
        .O(n_0_RX_SP_i_2__1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_SP_i_3__1
       (.I0(rx_sp_r[5]),
        .I1(rx_sp_r[7]),
        .I2(rx_scp_d_r[1]),
        .I3(rx_v_d_r[0]),
        .I4(rx_sp_r[2]),
        .I5(rx_sp_r[3]),
        .O(n_0_RX_SP_i_3__1));
FDRE RX_SP_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SP0),
        .Q(rx_sp_i),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     \counter3_r_reg[2]_srl3_i_1__1 
       (.I0(rx_spa_i),
        .I1(gen_spa_i),
        .O(counter3_r0));
LUT2 #(
    .INIT(4'hB)) 
     \counter4_r_reg[14]_srl15_i_1__1 
       (.I0(rx_sp_i),
        .I1(ready_r),
        .O(counter4_r0));
LUT6 #(
    .INIT(64'hFFFF000080000000)) 
     first_v_received_r_i_1__1
       (.I0(n_0_RX_SP_i_2__1),
        .I1(n_0_GOT_V_i_2__1),
        .I2(rx_v_d_r[7]),
        .I3(rx_scp_d_r[1]),
        .I4(D),
        .I5(first_v_received_r),
        .O(n_0_first_v_received_r_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     first_v_received_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_first_v_received_r_i_1__1),
        .Q(first_v_received_r),
        .R(1'b0));
FDRE \got_a_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[7]),
        .Q(got_a_d_r[0]),
        .R(1'b0));
FDRE \got_a_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[6]),
        .Q(got_a_d_r[1]),
        .R(1'b0));
FDRE \got_a_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[5]),
        .Q(got_a_d_r[2]),
        .R(1'b0));
FDRE \got_a_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[4]),
        .Q(got_a_d_r[3]),
        .R(1'b0));
FDRE \got_a_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[3]),
        .Q(got_a_d_r[4]),
        .R(1'b0));
FDRE \got_a_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[2]),
        .Q(got_a_d_r[5]),
        .R(1'b0));
FDRE \got_a_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[1]),
        .Q(got_a_d_r[6]),
        .R(1'b0));
FDRE \got_a_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[0]),
        .Q(got_a_d_r[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     infinite_frame_started_r_i_2
       (.I0(rx_scp_i[6]),
        .I1(I6[0]),
        .I2(I6[2]),
        .I3(I6[3]),
        .I4(rx_scp_i[2]),
        .I5(I6[1]),
        .O(O5));
FDRE \left_align_select_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I4),
        .Q(O1),
        .R(1'b0));
FDRE \left_align_select_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I5),
        .Q(O2),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[3]),
        .Q(O9),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[2]),
        .Q(previous_cycle_control_r[1]),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[1]),
        .Q(previous_cycle_control_r[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[24]),
        .Q(O8[0]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[18]),
        .Q(p_2_in[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[19]),
        .Q(p_2_in[3]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[20]),
        .Q(p_2_in[4]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[21]),
        .Q(p_2_in[5]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[22]),
        .Q(p_2_in[6]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[23]),
        .Q(p_2_in[7]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[8]),
        .Q(\n_0_previous_cycle_data_r_reg[16] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[9]),
        .Q(\n_0_previous_cycle_data_r_reg[17] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[10]),
        .Q(\n_0_previous_cycle_data_r_reg[18] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[11]),
        .Q(\n_0_previous_cycle_data_r_reg[19] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[25]),
        .Q(O8[1]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[12]),
        .Q(\n_0_previous_cycle_data_r_reg[20] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[13]),
        .Q(\n_0_previous_cycle_data_r_reg[21] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[14]),
        .Q(\n_0_previous_cycle_data_r_reg[22] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[15]),
        .Q(\n_0_previous_cycle_data_r_reg[23] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[26]),
        .Q(O8[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[27]),
        .Q(O8[3]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[28]),
        .Q(O8[4]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[29]),
        .Q(O8[5]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[30]),
        .Q(O8[6]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[31]),
        .Q(O8[7]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[16]),
        .Q(p_2_in[0]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[17]),
        .Q(p_2_in[1]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \rx_cc_r[0]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[2] ),
        .I1(\n_0_word_aligned_data_r_reg[3] ),
        .I2(\n_0_word_aligned_data_r_reg[1] ),
        .I3(\n_0_word_aligned_data_r_reg[0] ),
        .O(rx_ecp_d_r0));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[1]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[4] ),
        .I1(\n_0_word_aligned_data_r_reg[5] ),
        .I2(\n_0_word_aligned_data_r_reg[6] ),
        .I3(\n_0_word_aligned_data_r_reg[7] ),
        .O(rx_cc_r0));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[3]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[13] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_cc_r[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_cc_r[4]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[18] ),
        .I1(\n_0_word_aligned_data_r_reg[19] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[16] ),
        .O(\n_0_rx_cc_r[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[5]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[20] ),
        .I1(\n_0_word_aligned_data_r_reg[21] ),
        .I2(\n_0_word_aligned_data_r_reg[22] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(\n_0_rx_cc_r[5]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[7]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[28] ),
        .I1(\n_0_word_aligned_data_r_reg[29] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_cc_r[7]_i_1__1 ));
FDRE \rx_cc_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_ecp_d_r0),
        .Q(rx_cc_r[0]),
        .R(1'b0));
FDRE \rx_cc_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_r0),
        .Q(rx_cc_r[1]),
        .R(1'b0));
FDRE \rx_cc_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[3]_i_1__1 ),
        .Q(rx_cc_r[3]),
        .R(1'b0));
FDRE \rx_cc_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[4]_i_1__1 ),
        .Q(rx_cc_r[4]),
        .R(1'b0));
FDRE \rx_cc_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[5]_i_1__1 ),
        .Q(rx_cc_r[5]),
        .R(1'b0));
FDRE \rx_cc_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[7]_i_1__1 ),
        .Q(rx_cc_r[7]),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[0]),
        .Q(\n_0_rx_pe_control_r_reg[0] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[1]),
        .Q(\n_0_rx_pe_control_r_reg[1] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[2]),
        .Q(\n_0_rx_pe_control_r_reg[2] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[3]),
        .Q(\n_0_rx_pe_control_r_reg[3] ),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[0] ),
        .Q(rx_pe_data_r[0]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[10] ),
        .Q(rx_pe_data_r[10]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[11] ),
        .Q(rx_pe_data_r[11]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[12] ),
        .Q(rx_pe_data_r[12]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[13] ),
        .Q(rx_pe_data_r[13]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[14] ),
        .Q(rx_pe_data_r[14]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[15] ),
        .Q(rx_pe_data_r[15]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[16] ),
        .Q(rx_pe_data_r[16]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[17] ),
        .Q(rx_pe_data_r[17]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[18] ),
        .Q(rx_pe_data_r[18]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[19] ),
        .Q(rx_pe_data_r[19]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[1] ),
        .Q(rx_pe_data_r[1]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[20] ),
        .Q(rx_pe_data_r[20]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[21] ),
        .Q(rx_pe_data_r[21]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[22] ),
        .Q(rx_pe_data_r[22]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[23] ),
        .Q(rx_pe_data_r[23]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[24] ),
        .Q(rx_pe_data_r[24]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[25] ),
        .Q(rx_pe_data_r[25]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[26] ),
        .Q(rx_pe_data_r[26]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[27] ),
        .Q(rx_pe_data_r[27]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[28] ),
        .Q(rx_pe_data_r[28]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[29] ),
        .Q(rx_pe_data_r[29]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[2] ),
        .Q(rx_pe_data_r[2]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[30] ),
        .Q(rx_pe_data_r[30]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[31] ),
        .Q(rx_pe_data_r[31]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[3] ),
        .Q(rx_pe_data_r[3]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[4] ),
        .Q(rx_pe_data_r[4]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[5] ),
        .Q(rx_pe_data_r[5]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[6] ),
        .Q(rx_pe_data_r[6]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[7] ),
        .Q(rx_pe_data_r[7]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[8] ),
        .Q(rx_pe_data_r[8]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[9] ),
        .Q(rx_pe_data_r[9]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[0]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[0] ),
        .I1(\n_0_word_aligned_data_r_reg[2] ),
        .I2(\n_0_word_aligned_data_r_reg[1] ),
        .I3(\n_0_word_aligned_data_r_reg[3] ),
        .O(\n_0_rx_scp_d_r[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[1]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[6] ),
        .I1(\n_0_word_aligned_data_r_reg[7] ),
        .I2(\n_0_word_aligned_data_r_reg[5] ),
        .I3(\n_0_word_aligned_data_r_reg[4] ),
        .O(\n_0_rx_scp_d_r[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_scp_d_r[2]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[11] ),
        .I2(\n_0_word_aligned_data_r_reg[9] ),
        .I3(\n_0_word_aligned_data_r_reg[8] ),
        .O(\n_0_rx_scp_d_r[2]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_scp_d_r[3]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[12] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_scp_d_r[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[4]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[16] ),
        .I1(\n_0_word_aligned_data_r_reg[18] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(\n_0_rx_scp_d_r[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[5]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[22] ),
        .I1(\n_0_word_aligned_data_r_reg[23] ),
        .I2(\n_0_word_aligned_data_r_reg[21] ),
        .I3(\n_0_word_aligned_data_r_reg[20] ),
        .O(\n_0_rx_scp_d_r[5]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_scp_d_r[6]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[26] ),
        .I1(\n_0_word_aligned_data_r_reg[27] ),
        .I2(\n_0_word_aligned_data_r_reg[25] ),
        .I3(\n_0_word_aligned_data_r_reg[24] ),
        .O(\n_0_rx_scp_d_r[6]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_scp_d_r[7]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[29] ),
        .I1(\n_0_word_aligned_data_r_reg[28] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_scp_d_r[7]_i_1__1 ));
FDRE \rx_scp_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[0]_i_1__1 ),
        .Q(rx_scp_d_r[0]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[1]_i_1__1 ),
        .Q(rx_scp_d_r[1]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[2]_i_1__1 ),
        .Q(rx_scp_d_r[2]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[3]_i_1__1 ),
        .Q(rx_scp_d_r[3]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[4]_i_1__1 ),
        .Q(rx_scp_d_r[4]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[5]_i_1__1 ),
        .Q(rx_scp_d_r[5]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[6]_i_1__1 ),
        .Q(rx_scp_d_r[6]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[7]_i_1__1 ),
        .Q(rx_scp_d_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_sp_neg_d_r[0]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[9] ),
        .I1(\n_0_word_aligned_data_r_reg[8] ),
        .I2(\n_0_word_aligned_data_r_reg[10] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_sp_r114_in));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_sp_neg_d_r[1]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(rx_sp_r111_in));
FDRE \rx_sp_neg_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sp_r114_in),
        .Q(rx_sp_neg_d_r[0]),
        .R(1'b0));
FDRE \rx_sp_neg_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sp_r111_in),
        .Q(rx_sp_neg_d_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'h2004)) 
     \rx_sp_r[2]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[11] ),
        .I3(\n_0_word_aligned_data_r_reg[8] ),
        .O(p_8_out[5]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h1008)) 
     \rx_sp_r[3]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(p_8_out[4]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h0810)) 
     \rx_sp_r[4]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[16] ),
        .I1(\n_0_word_aligned_data_r_reg[18] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(p_8_out[3]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'h0420)) 
     \rx_sp_r[5]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[20] ),
        .I1(\n_0_word_aligned_data_r_reg[21] ),
        .I2(\n_0_word_aligned_data_r_reg[22] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(p_8_out[2]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h0810)) 
     \rx_sp_r[6]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[24] ),
        .I1(\n_0_word_aligned_data_r_reg[26] ),
        .I2(\n_0_word_aligned_data_r_reg[25] ),
        .I3(\n_0_word_aligned_data_r_reg[27] ),
        .O(p_8_out[1]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'h0420)) 
     \rx_sp_r[7]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[28] ),
        .I1(\n_0_word_aligned_data_r_reg[29] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(p_8_out[0]));
FDRE \rx_sp_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[5]),
        .Q(rx_sp_r[2]),
        .R(1'b0));
FDRE \rx_sp_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[4]),
        .Q(rx_sp_r[3]),
        .R(1'b0));
FDRE \rx_sp_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[3]),
        .Q(rx_sp_r[4]),
        .R(1'b0));
FDRE \rx_sp_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[2]),
        .Q(rx_sp_r[5]),
        .R(1'b0));
FDRE \rx_sp_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[1]),
        .Q(rx_sp_r[6]),
        .R(1'b0));
FDRE \rx_sp_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[0]),
        .Q(rx_sp_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_spa_neg_d_r[0]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[8] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_spa_neg_d_r0));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_neg_d_r[1]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[12] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_spa_neg_d_r[1]_i_1__1 ));
FDRE \rx_spa_neg_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_spa_neg_d_r0),
        .Q(rx_spa_neg_d_r[0]),
        .R(1'b0));
FDRE \rx_spa_neg_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_neg_d_r[1]_i_1__1 ),
        .Q(rx_spa_neg_d_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[2]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[9] ),
        .I1(\n_0_word_aligned_data_r_reg[8] ),
        .I2(\n_0_word_aligned_data_r_reg[10] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_spa_r0));
LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_r[3]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[14] ),
        .I1(\n_0_word_aligned_data_r_reg[15] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[12] ),
        .O(\n_0_rx_spa_r[3]_i_1__1 ));
LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[4]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[17] ),
        .I1(\n_0_word_aligned_data_r_reg[16] ),
        .I2(\n_0_word_aligned_data_r_reg[18] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(\n_0_rx_spa_r[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[6]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[25] ),
        .I1(\n_0_word_aligned_data_r_reg[24] ),
        .I2(\n_0_word_aligned_data_r_reg[26] ),
        .I3(\n_0_word_aligned_data_r_reg[27] ),
        .O(\n_0_rx_spa_r[6]_i_1__1 ));
LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_r[7]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[30] ),
        .I1(\n_0_word_aligned_data_r_reg[31] ),
        .I2(\n_0_word_aligned_data_r_reg[29] ),
        .I3(\n_0_word_aligned_data_r_reg[28] ),
        .O(\n_0_rx_spa_r[7]_i_1__1 ));
FDRE \rx_spa_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_spa_r0),
        .Q(rx_spa_r[2]),
        .R(1'b0));
FDRE \rx_spa_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[3]_i_1__1 ),
        .Q(rx_spa_r[3]),
        .R(1'b0));
FDRE \rx_spa_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[4]_i_1__1 ),
        .Q(rx_spa_r[4]),
        .R(1'b0));
FDRE \rx_spa_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[6]_i_1__1 ),
        .Q(rx_spa_r[6]),
        .R(1'b0));
FDRE \rx_spa_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[7]_i_1__1 ),
        .Q(rx_spa_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[0]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[1] ),
        .I1(\n_0_word_aligned_data_r_reg[0] ),
        .I2(\n_0_word_aligned_data_r_reg[2] ),
        .I3(\n_0_word_aligned_data_r_reg[3] ),
        .O(\n_0_rx_v_d_r[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[2]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[11] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[8] ),
        .I3(\n_0_word_aligned_data_r_reg[10] ),
        .O(rx_v_d_r0));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[3]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[12] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_v_d_r[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[4]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[19] ),
        .I1(\n_0_word_aligned_data_r_reg[17] ),
        .I2(\n_0_word_aligned_data_r_reg[16] ),
        .I3(\n_0_word_aligned_data_r_reg[18] ),
        .O(\n_0_rx_v_d_r[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[5]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[21] ),
        .I1(\n_0_word_aligned_data_r_reg[22] ),
        .I2(\n_0_word_aligned_data_r_reg[20] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(\n_0_rx_v_d_r[5]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[6]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[27] ),
        .I1(\n_0_word_aligned_data_r_reg[25] ),
        .I2(\n_0_word_aligned_data_r_reg[24] ),
        .I3(\n_0_word_aligned_data_r_reg[26] ),
        .O(\n_0_rx_v_d_r[6]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[7]_i_1__1 
       (.I0(\n_0_word_aligned_data_r_reg[29] ),
        .I1(\n_0_word_aligned_data_r_reg[30] ),
        .I2(\n_0_word_aligned_data_r_reg[28] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_v_d_r[7]_i_1__1 ));
FDRE \rx_v_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[0]_i_1__1 ),
        .Q(rx_v_d_r[0]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_v_d_r0),
        .Q(rx_v_d_r[2]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[3]_i_1__1 ),
        .Q(rx_v_d_r[3]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[4]_i_1__1 ),
        .Q(rx_v_d_r[4]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[5]_i_1__1 ),
        .Q(rx_v_d_r[5]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[6]_i_1__1 ),
        .Q(rx_v_d_r[6]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[7]_i_1__1 ),
        .Q(rx_v_d_r[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[0]_i_1__1 
       (.I0(previous_cycle_control_r[1]),
        .I1(O9),
        .I2(O1),
        .I3(O2),
        .I4(RXCHARISK[0]),
        .I5(previous_cycle_control_r[2]),
        .O(\n_0_word_aligned_control_bits_r[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[1]_i_1__1 
       (.I0(O9),
        .I1(RXCHARISK[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXCHARISK[1]),
        .I5(previous_cycle_control_r[1]),
        .O(\n_0_word_aligned_control_bits_r[1]_i_1__1 ));
FDRE \word_aligned_control_bits_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_control_bits_r[0]_i_1__1 ),
        .Q(word_aligned_control_bits_r[0]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_control_bits_r[1]_i_1__1 ),
        .Q(word_aligned_control_bits_r[1]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I3),
        .Q(word_aligned_control_bits_r[2]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2),
        .Q(word_aligned_control_bits_r[3]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[0]_i_1__1 
       (.I0(p_2_in[7]),
        .I1(O8[7]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[7]),
        .I5(\n_0_previous_cycle_data_r_reg[23] ),
        .O(\n_0_word_aligned_data_r[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[10]_i_1__1 
       (.I0(O8[5]),
        .I1(RXDATA[5]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[13]),
        .I5(p_2_in[5]),
        .O(\n_0_word_aligned_data_r[10]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[11]_i_1__1 
       (.I0(O8[4]),
        .I1(RXDATA[4]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[12]),
        .I5(p_2_in[4]),
        .O(\n_0_word_aligned_data_r[11]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[12]_i_1__1 
       (.I0(O8[3]),
        .I1(RXDATA[3]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[11]),
        .I5(p_2_in[3]),
        .O(\n_0_word_aligned_data_r[12]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[13]_i_1__1 
       (.I0(O8[2]),
        .I1(RXDATA[2]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[10]),
        .I5(p_2_in[2]),
        .O(\n_0_word_aligned_data_r[13]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[14]_i_1__1 
       (.I0(O8[1]),
        .I1(RXDATA[1]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[9]),
        .I5(p_2_in[1]),
        .O(\n_0_word_aligned_data_r[14]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[15]_i_1__1 
       (.I0(O8[0]),
        .I1(RXDATA[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[8]),
        .I5(p_2_in[0]),
        .O(\n_0_word_aligned_data_r[15]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[1]_i_1__1 
       (.I0(p_2_in[6]),
        .I1(O8[6]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[6]),
        .I5(\n_0_previous_cycle_data_r_reg[22] ),
        .O(\n_0_word_aligned_data_r[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[2]_i_1__1 
       (.I0(p_2_in[5]),
        .I1(O8[5]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[5]),
        .I5(\n_0_previous_cycle_data_r_reg[21] ),
        .O(\n_0_word_aligned_data_r[2]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[3]_i_1__1 
       (.I0(p_2_in[4]),
        .I1(O8[4]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[4]),
        .I5(\n_0_previous_cycle_data_r_reg[20] ),
        .O(\n_0_word_aligned_data_r[3]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[4]_i_1__1 
       (.I0(p_2_in[3]),
        .I1(O8[3]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[3]),
        .I5(\n_0_previous_cycle_data_r_reg[19] ),
        .O(\n_0_word_aligned_data_r[4]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[5]_i_1__1 
       (.I0(p_2_in[2]),
        .I1(O8[2]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[2]),
        .I5(\n_0_previous_cycle_data_r_reg[18] ),
        .O(\n_0_word_aligned_data_r[5]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[6]_i_1__1 
       (.I0(p_2_in[1]),
        .I1(O8[1]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[1]),
        .I5(\n_0_previous_cycle_data_r_reg[17] ),
        .O(\n_0_word_aligned_data_r[6]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[7]_i_1__1 
       (.I0(p_2_in[0]),
        .I1(O8[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[0]),
        .I5(\n_0_previous_cycle_data_r_reg[16] ),
        .O(\n_0_word_aligned_data_r[7]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[8]_i_1__1 
       (.I0(O8[7]),
        .I1(RXDATA[7]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[15]),
        .I5(p_2_in[7]),
        .O(\n_0_word_aligned_data_r[8]_i_1__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[9]_i_1__1 
       (.I0(O8[6]),
        .I1(RXDATA[6]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[14]),
        .I5(p_2_in[6]),
        .O(\n_0_word_aligned_data_r[9]_i_1__1 ));
FDRE \word_aligned_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[0]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[0] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[10]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[10] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[11]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[11] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[12]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[12] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[13]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[13] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[14]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[14] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[15]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[15] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[7]),
        .Q(\n_0_word_aligned_data_r_reg[16] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[6]),
        .Q(\n_0_word_aligned_data_r_reg[17] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[5]),
        .Q(\n_0_word_aligned_data_r_reg[18] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[4]),
        .Q(\n_0_word_aligned_data_r_reg[19] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[1]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[1] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[3]),
        .Q(\n_0_word_aligned_data_r_reg[20] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[2]),
        .Q(\n_0_word_aligned_data_r_reg[21] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[1]),
        .Q(\n_0_word_aligned_data_r_reg[22] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I21[0]),
        .Q(\n_0_word_aligned_data_r_reg[23] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[7]),
        .Q(\n_0_word_aligned_data_r_reg[24] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[6]),
        .Q(\n_0_word_aligned_data_r_reg[25] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[5]),
        .Q(\n_0_word_aligned_data_r_reg[26] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[4]),
        .Q(\n_0_word_aligned_data_r_reg[27] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[3]),
        .Q(\n_0_word_aligned_data_r_reg[28] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[2]),
        .Q(\n_0_word_aligned_data_r_reg[29] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[2]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[2] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[1]),
        .Q(\n_0_word_aligned_data_r_reg[30] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I20[0]),
        .Q(\n_0_word_aligned_data_r_reg[31] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[3]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[3] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[4]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[4] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[5]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[5] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[6]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[6] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[7]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[7] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[8]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[8] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[9]_i_1__1 ),
        .Q(\n_0_word_aligned_data_r_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_SYM_DEC_4BYTE" *) 
module aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_50
   (RX_NEG,
    rx_cc_i,
    first_v_received_r,
    O1,
    O2,
    Q,
    O5,
    counter3_r0,
    counter4_r0,
    O9,
    O10,
    all_lanes_v_c,
    good_as_r0,
    m_axi_rx_tdata,
    O6,
    user_clk,
    I2,
    I3,
    I4,
    I5,
    got_a_i,
    I6,
    I7,
    I8,
    I9,
    O20,
    start_rx_i,
    infinite_frame_started_r,
    D,
    gen_spa_i,
    ready_r,
    RXDATA,
    RXCHARISK,
    I1,
    I22,
    I23,
    I24);
  output RX_NEG;
  output rx_cc_i;
  output first_v_received_r;
  output O1;
  output O2;
  output [3:0]Q;
  output O5;
  output counter3_r0;
  output counter4_r0;
  output [7:0]O9;
  output [0:0]O10;
  output all_lanes_v_c;
  output good_as_r0;
  output [31:0]m_axi_rx_tdata;
  output [0:0]O6;
  input user_clk;
  input I2;
  input I3;
  input I4;
  input I5;
  input [7:0]got_a_i;
  input I6;
  input I7;
  input I8;
  input I9;
  input [0:0]O20;
  input start_rx_i;
  input infinite_frame_started_r;
  input [0:0]D;
  input gen_spa_i;
  input ready_r;
  input [31:0]RXDATA;
  input [3:0]RXCHARISK;
  input [2:0]I1;
  input [7:0]I22;
  input [7:0]I23;
  input [7:0]I24;

  wire [0:0]D;
  wire [2:0]I1;
  wire I2;
  wire [7:0]I22;
  wire [7:0]I23;
  wire [7:0]I24;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [0:0]O10;
  wire O2;
  wire [0:0]O20;
  wire O5;
  wire [0:0]O6;
  wire [7:0]O9;
  wire [3:0]Q;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire RX_CC0;
  wire RX_NEG;
  wire RX_NEG0;
  wire RX_SCP0;
  wire RX_SP0;
  wire RX_SPA0;
  wire all_lanes_v_c;
  wire counter3_r0;
  wire counter4_r0;
  wire first_v_received_r;
  wire gen_spa_i;
  wire good_as_r0;
  wire [0:7]got_a_d_r;
  wire [7:0]got_a_i;
  wire got_v_c;
  wire [1:1]got_v_i;
  wire infinite_frame_started_r;
  wire [31:0]m_axi_rx_tdata;
  wire n_0_GOT_V_i_2__0;
  wire n_0_RX_CC_i_2__0;
  wire n_0_RX_CC_i_3__0;
  wire \n_0_RX_SCP[1]_i_1__0 ;
  wire n_0_RX_SPA_i_2__0;
  wire n_0_RX_SP_i_2__0;
  wire n_0_RX_SP_i_3__0;
  wire n_0_first_v_received_r_i_1__0;
  wire n_0_good_as_r_i_2;
  wire n_0_good_as_r_i_6;
  wire \n_0_previous_cycle_data_r_reg[16] ;
  wire \n_0_previous_cycle_data_r_reg[17] ;
  wire \n_0_previous_cycle_data_r_reg[18] ;
  wire \n_0_previous_cycle_data_r_reg[19] ;
  wire \n_0_previous_cycle_data_r_reg[20] ;
  wire \n_0_previous_cycle_data_r_reg[21] ;
  wire \n_0_previous_cycle_data_r_reg[22] ;
  wire \n_0_previous_cycle_data_r_reg[23] ;
  wire \n_0_rx_cc_r[3]_i_1__0 ;
  wire \n_0_rx_cc_r[4]_i_1__0 ;
  wire \n_0_rx_cc_r[5]_i_1__0 ;
  wire \n_0_rx_cc_r[7]_i_1__0 ;
  wire \n_0_rx_pe_control_r_reg[0] ;
  wire \n_0_rx_pe_control_r_reg[1] ;
  wire \n_0_rx_pe_control_r_reg[2] ;
  wire \n_0_rx_pe_control_r_reg[3] ;
  wire \n_0_rx_scp_d_r[0]_i_1__0 ;
  wire \n_0_rx_scp_d_r[1]_i_1__0 ;
  wire \n_0_rx_scp_d_r[2]_i_1__0 ;
  wire \n_0_rx_scp_d_r[3]_i_1__0 ;
  wire \n_0_rx_scp_d_r[4]_i_1__0 ;
  wire \n_0_rx_scp_d_r[5]_i_1__0 ;
  wire \n_0_rx_scp_d_r[6]_i_1__0 ;
  wire \n_0_rx_scp_d_r[7]_i_1__0 ;
  wire \n_0_rx_spa_neg_d_r[1]_i_1__0 ;
  wire \n_0_rx_spa_r[3]_i_1__0 ;
  wire \n_0_rx_spa_r[4]_i_1__0 ;
  wire \n_0_rx_spa_r[6]_i_1__0 ;
  wire \n_0_rx_spa_r[7]_i_1__0 ;
  wire \n_0_rx_v_d_r[0]_i_1__0 ;
  wire \n_0_rx_v_d_r[3]_i_1__0 ;
  wire \n_0_rx_v_d_r[4]_i_1__0 ;
  wire \n_0_rx_v_d_r[5]_i_1__0 ;
  wire \n_0_rx_v_d_r[6]_i_1__0 ;
  wire \n_0_rx_v_d_r[7]_i_1__0 ;
  wire \n_0_word_aligned_control_bits_r[0]_i_1__0 ;
  wire \n_0_word_aligned_control_bits_r[1]_i_1__0 ;
  wire \n_0_word_aligned_data_r[0]_i_1__0 ;
  wire \n_0_word_aligned_data_r[10]_i_1__0 ;
  wire \n_0_word_aligned_data_r[11]_i_1__0 ;
  wire \n_0_word_aligned_data_r[12]_i_1__0 ;
  wire \n_0_word_aligned_data_r[13]_i_1__0 ;
  wire \n_0_word_aligned_data_r[14]_i_1__0 ;
  wire \n_0_word_aligned_data_r[15]_i_1__0 ;
  wire \n_0_word_aligned_data_r[1]_i_1__0 ;
  wire \n_0_word_aligned_data_r[2]_i_1__0 ;
  wire \n_0_word_aligned_data_r[3]_i_1__0 ;
  wire \n_0_word_aligned_data_r[4]_i_1__0 ;
  wire \n_0_word_aligned_data_r[5]_i_1__0 ;
  wire \n_0_word_aligned_data_r[6]_i_1__0 ;
  wire \n_0_word_aligned_data_r[7]_i_1__0 ;
  wire \n_0_word_aligned_data_r[8]_i_1__0 ;
  wire \n_0_word_aligned_data_r[9]_i_1__0 ;
  wire \n_0_word_aligned_data_r_reg[0] ;
  wire \n_0_word_aligned_data_r_reg[10] ;
  wire \n_0_word_aligned_data_r_reg[11] ;
  wire \n_0_word_aligned_data_r_reg[12] ;
  wire \n_0_word_aligned_data_r_reg[13] ;
  wire \n_0_word_aligned_data_r_reg[14] ;
  wire \n_0_word_aligned_data_r_reg[15] ;
  wire \n_0_word_aligned_data_r_reg[16] ;
  wire \n_0_word_aligned_data_r_reg[17] ;
  wire \n_0_word_aligned_data_r_reg[18] ;
  wire \n_0_word_aligned_data_r_reg[19] ;
  wire \n_0_word_aligned_data_r_reg[1] ;
  wire \n_0_word_aligned_data_r_reg[20] ;
  wire \n_0_word_aligned_data_r_reg[21] ;
  wire \n_0_word_aligned_data_r_reg[22] ;
  wire \n_0_word_aligned_data_r_reg[23] ;
  wire \n_0_word_aligned_data_r_reg[24] ;
  wire \n_0_word_aligned_data_r_reg[25] ;
  wire \n_0_word_aligned_data_r_reg[26] ;
  wire \n_0_word_aligned_data_r_reg[27] ;
  wire \n_0_word_aligned_data_r_reg[28] ;
  wire \n_0_word_aligned_data_r_reg[29] ;
  wire \n_0_word_aligned_data_r_reg[2] ;
  wire \n_0_word_aligned_data_r_reg[30] ;
  wire \n_0_word_aligned_data_r_reg[31] ;
  wire \n_0_word_aligned_data_r_reg[3] ;
  wire \n_0_word_aligned_data_r_reg[4] ;
  wire \n_0_word_aligned_data_r_reg[5] ;
  wire \n_0_word_aligned_data_r_reg[6] ;
  wire \n_0_word_aligned_data_r_reg[7] ;
  wire \n_0_word_aligned_data_r_reg[8] ;
  wire \n_0_word_aligned_data_r_reg[9] ;
  wire [7:0]p_2_in;
  wire [3:0]p_7_out;
  wire [5:0]p_8_out;
  wire [2:1]previous_cycle_control_r;
  wire ready_r;
  wire rx_cc_i;
  wire [0:7]rx_cc_r;
  wire rx_cc_r0;
  wire rx_ecp_d_r0;
  wire [0:31]rx_pe_data_r;
  wire [0:7]rx_scp_d_r;
  wire [5:5]rx_scp_i;
  wire rx_sp_i;
  wire [0:1]rx_sp_neg_d_r;
  wire [2:7]rx_sp_r;
  wire rx_sp_r111_in;
  wire rx_sp_r114_in;
  wire rx_spa_i;
  wire [0:1]rx_spa_neg_d_r;
  wire rx_spa_neg_d_r0;
  wire [2:7]rx_spa_r;
  wire rx_spa_r0;
  wire [0:7]rx_v_d_r;
  wire rx_v_d_r0;
  wire start_rx_i;
  wire user_clk;
  wire [0:3]word_aligned_control_bits_r;

LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[0]_i_1__0 
       (.I0(RXCHARISK[0]),
        .I1(got_a_d_r[0]),
        .I2(got_a_d_r[1]),
        .O(p_7_out[3]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[1]_i_1__0 
       (.I0(RXCHARISK[1]),
        .I1(got_a_d_r[2]),
        .I2(got_a_d_r[3]),
        .O(p_7_out[2]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[2]_i_1__0 
       (.I0(RXCHARISK[2]),
        .I1(got_a_d_r[4]),
        .I2(got_a_d_r[5]),
        .O(p_7_out[1]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[3]_i_1__0 
       (.I0(RXCHARISK[3]),
        .I1(got_a_d_r[6]),
        .I2(got_a_d_r[7]),
        .O(p_7_out[0]));
FDRE \GOT_A_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \GOT_A_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \GOT_A_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \GOT_A_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[0]),
        .Q(Q[0]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     GOT_V_i_1__0
       (.I0(n_0_RX_SP_i_2__0),
        .I1(n_0_GOT_V_i_2__0),
        .I2(rx_v_d_r[7]),
        .I3(rx_scp_d_r[1]),
        .O(got_v_c));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     GOT_V_i_2__0
       (.I0(rx_v_d_r[0]),
        .I1(rx_v_d_r[6]),
        .I2(rx_v_d_r[3]),
        .I3(rx_v_d_r[2]),
        .I4(rx_v_d_r[5]),
        .I5(rx_v_d_r[4]),
        .O(n_0_GOT_V_i_2__0));
FDRE GOT_V_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(got_v_c),
        .Q(got_v_i),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_CC_i_1__0
       (.I0(n_0_RX_CC_i_2__0),
        .I1(\n_0_rx_pe_control_r_reg[2] ),
        .I2(\n_0_rx_pe_control_r_reg[3] ),
        .I3(n_0_RX_CC_i_3__0),
        .I4(rx_cc_r[1]),
        .I5(rx_cc_r[4]),
        .O(RX_CC0));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h8)) 
     RX_CC_i_2__0
       (.I0(\n_0_rx_pe_control_r_reg[0] ),
        .I1(\n_0_rx_pe_control_r_reg[1] ),
        .O(n_0_RX_CC_i_2__0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_CC_i_3__0
       (.I0(rx_cc_r[3]),
        .I1(rx_cc_r[7]),
        .I2(rx_cc_r[5]),
        .I3(rx_scp_d_r[2]),
        .I4(rx_cc_r[0]),
        .I5(rx_scp_d_r[6]),
        .O(n_0_RX_CC_i_3__0));
FDRE RX_CC_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_CC0),
        .Q(rx_cc_i),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000F888)) 
     RX_NEG_i_1__0
       (.I0(rx_spa_neg_d_r[0]),
        .I1(rx_spa_neg_d_r[1]),
        .I2(rx_sp_neg_d_r[0]),
        .I3(rx_sp_neg_d_r[1]),
        .I4(\n_0_rx_pe_control_r_reg[1] ),
        .O(RX_NEG0));
FDRE RX_NEG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_NEG0),
        .Q(RX_NEG),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[0]),
        .Q(m_axi_rx_tdata[31]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[10]),
        .Q(m_axi_rx_tdata[21]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[11]),
        .Q(m_axi_rx_tdata[20]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[12]),
        .Q(m_axi_rx_tdata[19]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[13]),
        .Q(m_axi_rx_tdata[18]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[14]),
        .Q(m_axi_rx_tdata[17]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[15]),
        .Q(m_axi_rx_tdata[16]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[16]),
        .Q(m_axi_rx_tdata[15]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[17]),
        .Q(m_axi_rx_tdata[14]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[18]),
        .Q(m_axi_rx_tdata[13]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[19]),
        .Q(m_axi_rx_tdata[12]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[1]),
        .Q(m_axi_rx_tdata[30]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[20]),
        .Q(m_axi_rx_tdata[11]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[21]),
        .Q(m_axi_rx_tdata[10]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[22]),
        .Q(m_axi_rx_tdata[9]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[23]),
        .Q(m_axi_rx_tdata[8]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[24]),
        .Q(m_axi_rx_tdata[7]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[25]),
        .Q(m_axi_rx_tdata[6]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[26]),
        .Q(m_axi_rx_tdata[5]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[27]),
        .Q(m_axi_rx_tdata[4]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[28]),
        .Q(m_axi_rx_tdata[3]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[29]),
        .Q(m_axi_rx_tdata[2]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[2]),
        .Q(m_axi_rx_tdata[29]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[30]),
        .Q(m_axi_rx_tdata[1]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[31]),
        .Q(m_axi_rx_tdata[0]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[3]),
        .Q(m_axi_rx_tdata[28]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[4]),
        .Q(m_axi_rx_tdata[27]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[5]),
        .Q(m_axi_rx_tdata[26]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[6]),
        .Q(m_axi_rx_tdata[25]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[7]),
        .Q(m_axi_rx_tdata[24]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[8]),
        .Q(m_axi_rx_tdata[23]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[9]),
        .Q(m_axi_rx_tdata[22]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \RX_SCP[0]_i_1__0 
       (.I0(\n_0_rx_pe_control_r_reg[1] ),
        .I1(\n_0_rx_pe_control_r_reg[0] ),
        .I2(rx_scp_d_r[1]),
        .I3(rx_scp_d_r[2]),
        .I4(rx_scp_d_r[3]),
        .I5(rx_scp_d_r[0]),
        .O(RX_SCP0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \RX_SCP[1]_i_1__0 
       (.I0(\n_0_rx_pe_control_r_reg[3] ),
        .I1(\n_0_rx_pe_control_r_reg[2] ),
        .I2(rx_scp_d_r[5]),
        .I3(rx_scp_d_r[6]),
        .I4(rx_scp_d_r[7]),
        .I5(rx_scp_d_r[4]),
        .O(\n_0_RX_SCP[1]_i_1__0 ));
FDRE \RX_SCP_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SCP0),
        .Q(O6),
        .R(1'b0));
FDRE \RX_SCP_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_RX_SCP[1]_i_1__0 ),
        .Q(rx_scp_i),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     RX_SPA_i_1__0
       (.I0(n_0_RX_SP_i_2__0),
        .I1(n_0_RX_SPA_i_2__0),
        .I2(rx_spa_r[4]),
        .I3(rx_spa_r[6]),
        .O(RX_SPA0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_SPA_i_2__0
       (.I0(rx_spa_r[7]),
        .I1(rx_spa_r[3]),
        .I2(rx_scp_d_r[1]),
        .I3(rx_v_d_r[0]),
        .I4(rx_scp_d_r[5]),
        .I5(rx_spa_r[2]),
        .O(n_0_RX_SPA_i_2__0));
FDRE RX_SPA_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SPA0),
        .Q(rx_spa_i),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     RX_SP_i_1__0
       (.I0(n_0_RX_SP_i_2__0),
        .I1(n_0_RX_SP_i_3__0),
        .I2(rx_sp_r[4]),
        .I3(rx_sp_r[6]),
        .O(RX_SP0));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     RX_SP_i_2__0
       (.I0(\n_0_rx_pe_control_r_reg[2] ),
        .I1(\n_0_rx_pe_control_r_reg[0] ),
        .I2(\n_0_rx_pe_control_r_reg[1] ),
        .I3(\n_0_rx_pe_control_r_reg[3] ),
        .O(n_0_RX_SP_i_2__0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_SP_i_3__0
       (.I0(rx_sp_r[5]),
        .I1(rx_sp_r[7]),
        .I2(rx_scp_d_r[1]),
        .I3(rx_v_d_r[0]),
        .I4(rx_sp_r[2]),
        .I5(rx_sp_r[3]),
        .O(n_0_RX_SP_i_3__0));
FDRE RX_SP_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SP0),
        .Q(rx_sp_i),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     all_lanes_v_r_i_1
       (.I0(got_v_i),
        .I1(I1[1]),
        .I2(I1[2]),
        .I3(I1[0]),
        .O(all_lanes_v_c));
LUT2 #(
    .INIT(4'hB)) 
     \counter3_r_reg[2]_srl3_i_1__0 
       (.I0(rx_spa_i),
        .I1(gen_spa_i),
        .O(counter3_r0));
LUT2 #(
    .INIT(4'hB)) 
     \counter4_r_reg[14]_srl15_i_1__0 
       (.I0(rx_sp_i),
        .I1(ready_r),
        .O(counter4_r0));
LUT6 #(
    .INIT(64'hFFFF000080000000)) 
     first_v_received_r_i_1__0
       (.I0(n_0_RX_SP_i_2__0),
        .I1(n_0_GOT_V_i_2__0),
        .I2(rx_v_d_r[7]),
        .I3(rx_scp_d_r[1]),
        .I4(D),
        .I5(first_v_received_r),
        .O(n_0_first_v_received_r_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     first_v_received_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_first_v_received_r_i_1__0),
        .Q(first_v_received_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFF8000)) 
     good_as_r_i_1
       (.I0(got_a_i[5]),
        .I1(Q[3]),
        .I2(got_a_i[7]),
        .I3(got_a_i[1]),
        .I4(n_0_good_as_r_i_2),
        .O(good_as_r0));
LUT6 #(
    .INIT(64'hF0F8FFFFF0F80088)) 
     good_as_r_i_2
       (.I0(got_a_i[4]),
        .I1(Q[2]),
        .I2(I6),
        .I3(I7),
        .I4(I8),
        .I5(n_0_good_as_r_i_6),
        .O(n_0_good_as_r_i_2));
LUT6 #(
    .INIT(64'hF888888888888888)) 
     good_as_r_i_6
       (.I0(Q[1]),
        .I1(got_a_i[3]),
        .I2(got_a_i[2]),
        .I3(Q[0]),
        .I4(got_a_i[6]),
        .I5(got_a_i[0]),
        .O(n_0_good_as_r_i_6));
FDRE \got_a_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24[7]),
        .Q(got_a_d_r[0]),
        .R(1'b0));
FDRE \got_a_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24[6]),
        .Q(got_a_d_r[1]),
        .R(1'b0));
FDRE \got_a_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24[5]),
        .Q(got_a_d_r[2]),
        .R(1'b0));
FDRE \got_a_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24[4]),
        .Q(got_a_d_r[3]),
        .R(1'b0));
FDRE \got_a_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24[3]),
        .Q(got_a_d_r[4]),
        .R(1'b0));
FDRE \got_a_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24[2]),
        .Q(got_a_d_r[5]),
        .R(1'b0));
FDRE \got_a_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24[1]),
        .Q(got_a_d_r[6]),
        .R(1'b0));
FDRE \got_a_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I24[0]),
        .Q(got_a_d_r[7]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFF00FE00)) 
     infinite_frame_started_r_i_1
       (.I0(rx_scp_i),
        .I1(I9),
        .I2(O20),
        .I3(start_rx_i),
        .I4(infinite_frame_started_r),
        .O(O5));
FDRE \left_align_select_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I4),
        .Q(O1),
        .R(1'b0));
FDRE \left_align_select_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I5),
        .Q(O2),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[3]),
        .Q(O10),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[2]),
        .Q(previous_cycle_control_r[1]),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[1]),
        .Q(previous_cycle_control_r[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[24]),
        .Q(O9[0]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[18]),
        .Q(p_2_in[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[19]),
        .Q(p_2_in[3]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[20]),
        .Q(p_2_in[4]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[21]),
        .Q(p_2_in[5]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[22]),
        .Q(p_2_in[6]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[23]),
        .Q(p_2_in[7]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[8]),
        .Q(\n_0_previous_cycle_data_r_reg[16] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[9]),
        .Q(\n_0_previous_cycle_data_r_reg[17] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[10]),
        .Q(\n_0_previous_cycle_data_r_reg[18] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[11]),
        .Q(\n_0_previous_cycle_data_r_reg[19] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[25]),
        .Q(O9[1]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[12]),
        .Q(\n_0_previous_cycle_data_r_reg[20] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[13]),
        .Q(\n_0_previous_cycle_data_r_reg[21] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[14]),
        .Q(\n_0_previous_cycle_data_r_reg[22] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[15]),
        .Q(\n_0_previous_cycle_data_r_reg[23] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[26]),
        .Q(O9[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[27]),
        .Q(O9[3]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[28]),
        .Q(O9[4]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[29]),
        .Q(O9[5]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[30]),
        .Q(O9[6]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[31]),
        .Q(O9[7]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[16]),
        .Q(p_2_in[0]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[17]),
        .Q(p_2_in[1]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \rx_cc_r[0]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[2] ),
        .I1(\n_0_word_aligned_data_r_reg[3] ),
        .I2(\n_0_word_aligned_data_r_reg[1] ),
        .I3(\n_0_word_aligned_data_r_reg[0] ),
        .O(rx_ecp_d_r0));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[1]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[4] ),
        .I1(\n_0_word_aligned_data_r_reg[5] ),
        .I2(\n_0_word_aligned_data_r_reg[6] ),
        .I3(\n_0_word_aligned_data_r_reg[7] ),
        .O(rx_cc_r0));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[3]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[13] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_cc_r[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_cc_r[4]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[18] ),
        .I1(\n_0_word_aligned_data_r_reg[19] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[16] ),
        .O(\n_0_rx_cc_r[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[5]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[20] ),
        .I1(\n_0_word_aligned_data_r_reg[21] ),
        .I2(\n_0_word_aligned_data_r_reg[22] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(\n_0_rx_cc_r[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[7]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[28] ),
        .I1(\n_0_word_aligned_data_r_reg[29] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_cc_r[7]_i_1__0 ));
FDRE \rx_cc_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_ecp_d_r0),
        .Q(rx_cc_r[0]),
        .R(1'b0));
FDRE \rx_cc_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_r0),
        .Q(rx_cc_r[1]),
        .R(1'b0));
FDRE \rx_cc_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[3]_i_1__0 ),
        .Q(rx_cc_r[3]),
        .R(1'b0));
FDRE \rx_cc_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[4]_i_1__0 ),
        .Q(rx_cc_r[4]),
        .R(1'b0));
FDRE \rx_cc_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[5]_i_1__0 ),
        .Q(rx_cc_r[5]),
        .R(1'b0));
FDRE \rx_cc_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[7]_i_1__0 ),
        .Q(rx_cc_r[7]),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[0]),
        .Q(\n_0_rx_pe_control_r_reg[0] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[1]),
        .Q(\n_0_rx_pe_control_r_reg[1] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[2]),
        .Q(\n_0_rx_pe_control_r_reg[2] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[3]),
        .Q(\n_0_rx_pe_control_r_reg[3] ),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[0] ),
        .Q(rx_pe_data_r[0]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[10] ),
        .Q(rx_pe_data_r[10]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[11] ),
        .Q(rx_pe_data_r[11]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[12] ),
        .Q(rx_pe_data_r[12]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[13] ),
        .Q(rx_pe_data_r[13]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[14] ),
        .Q(rx_pe_data_r[14]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[15] ),
        .Q(rx_pe_data_r[15]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[16] ),
        .Q(rx_pe_data_r[16]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[17] ),
        .Q(rx_pe_data_r[17]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[18] ),
        .Q(rx_pe_data_r[18]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[19] ),
        .Q(rx_pe_data_r[19]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[1] ),
        .Q(rx_pe_data_r[1]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[20] ),
        .Q(rx_pe_data_r[20]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[21] ),
        .Q(rx_pe_data_r[21]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[22] ),
        .Q(rx_pe_data_r[22]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[23] ),
        .Q(rx_pe_data_r[23]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[24] ),
        .Q(rx_pe_data_r[24]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[25] ),
        .Q(rx_pe_data_r[25]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[26] ),
        .Q(rx_pe_data_r[26]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[27] ),
        .Q(rx_pe_data_r[27]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[28] ),
        .Q(rx_pe_data_r[28]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[29] ),
        .Q(rx_pe_data_r[29]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[2] ),
        .Q(rx_pe_data_r[2]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[30] ),
        .Q(rx_pe_data_r[30]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[31] ),
        .Q(rx_pe_data_r[31]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[3] ),
        .Q(rx_pe_data_r[3]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[4] ),
        .Q(rx_pe_data_r[4]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[5] ),
        .Q(rx_pe_data_r[5]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[6] ),
        .Q(rx_pe_data_r[6]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[7] ),
        .Q(rx_pe_data_r[7]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[8] ),
        .Q(rx_pe_data_r[8]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[9] ),
        .Q(rx_pe_data_r[9]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[0]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[0] ),
        .I1(\n_0_word_aligned_data_r_reg[2] ),
        .I2(\n_0_word_aligned_data_r_reg[1] ),
        .I3(\n_0_word_aligned_data_r_reg[3] ),
        .O(\n_0_rx_scp_d_r[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[1]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[6] ),
        .I1(\n_0_word_aligned_data_r_reg[7] ),
        .I2(\n_0_word_aligned_data_r_reg[5] ),
        .I3(\n_0_word_aligned_data_r_reg[4] ),
        .O(\n_0_rx_scp_d_r[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_scp_d_r[2]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[11] ),
        .I2(\n_0_word_aligned_data_r_reg[9] ),
        .I3(\n_0_word_aligned_data_r_reg[8] ),
        .O(\n_0_rx_scp_d_r[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_scp_d_r[3]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[12] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_scp_d_r[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[4]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[16] ),
        .I1(\n_0_word_aligned_data_r_reg[18] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(\n_0_rx_scp_d_r[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[5]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[22] ),
        .I1(\n_0_word_aligned_data_r_reg[23] ),
        .I2(\n_0_word_aligned_data_r_reg[21] ),
        .I3(\n_0_word_aligned_data_r_reg[20] ),
        .O(\n_0_rx_scp_d_r[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_scp_d_r[6]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[26] ),
        .I1(\n_0_word_aligned_data_r_reg[27] ),
        .I2(\n_0_word_aligned_data_r_reg[25] ),
        .I3(\n_0_word_aligned_data_r_reg[24] ),
        .O(\n_0_rx_scp_d_r[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_scp_d_r[7]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[29] ),
        .I1(\n_0_word_aligned_data_r_reg[28] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_scp_d_r[7]_i_1__0 ));
FDRE \rx_scp_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[0]_i_1__0 ),
        .Q(rx_scp_d_r[0]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[1]_i_1__0 ),
        .Q(rx_scp_d_r[1]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[2]_i_1__0 ),
        .Q(rx_scp_d_r[2]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[3]_i_1__0 ),
        .Q(rx_scp_d_r[3]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[4]_i_1__0 ),
        .Q(rx_scp_d_r[4]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[5]_i_1__0 ),
        .Q(rx_scp_d_r[5]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[6]_i_1__0 ),
        .Q(rx_scp_d_r[6]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[7]_i_1__0 ),
        .Q(rx_scp_d_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_sp_neg_d_r[0]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[9] ),
        .I1(\n_0_word_aligned_data_r_reg[8] ),
        .I2(\n_0_word_aligned_data_r_reg[10] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_sp_r114_in));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_sp_neg_d_r[1]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(rx_sp_r111_in));
FDRE \rx_sp_neg_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sp_r114_in),
        .Q(rx_sp_neg_d_r[0]),
        .R(1'b0));
FDRE \rx_sp_neg_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sp_r111_in),
        .Q(rx_sp_neg_d_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h2004)) 
     \rx_sp_r[2]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[11] ),
        .I3(\n_0_word_aligned_data_r_reg[8] ),
        .O(p_8_out[5]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'h1008)) 
     \rx_sp_r[3]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(p_8_out[4]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'h0810)) 
     \rx_sp_r[4]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[16] ),
        .I1(\n_0_word_aligned_data_r_reg[18] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(p_8_out[3]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'h0420)) 
     \rx_sp_r[5]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[20] ),
        .I1(\n_0_word_aligned_data_r_reg[21] ),
        .I2(\n_0_word_aligned_data_r_reg[22] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(p_8_out[2]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'h0810)) 
     \rx_sp_r[6]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[24] ),
        .I1(\n_0_word_aligned_data_r_reg[26] ),
        .I2(\n_0_word_aligned_data_r_reg[25] ),
        .I3(\n_0_word_aligned_data_r_reg[27] ),
        .O(p_8_out[1]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'h0420)) 
     \rx_sp_r[7]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[28] ),
        .I1(\n_0_word_aligned_data_r_reg[29] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(p_8_out[0]));
FDRE \rx_sp_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[5]),
        .Q(rx_sp_r[2]),
        .R(1'b0));
FDRE \rx_sp_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[4]),
        .Q(rx_sp_r[3]),
        .R(1'b0));
FDRE \rx_sp_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[3]),
        .Q(rx_sp_r[4]),
        .R(1'b0));
FDRE \rx_sp_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[2]),
        .Q(rx_sp_r[5]),
        .R(1'b0));
FDRE \rx_sp_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[1]),
        .Q(rx_sp_r[6]),
        .R(1'b0));
FDRE \rx_sp_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[0]),
        .Q(rx_sp_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_spa_neg_d_r[0]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[8] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_spa_neg_d_r0));
LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_neg_d_r[1]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[12] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_spa_neg_d_r[1]_i_1__0 ));
FDRE \rx_spa_neg_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_spa_neg_d_r0),
        .Q(rx_spa_neg_d_r[0]),
        .R(1'b0));
FDRE \rx_spa_neg_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_neg_d_r[1]_i_1__0 ),
        .Q(rx_spa_neg_d_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[2]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[9] ),
        .I1(\n_0_word_aligned_data_r_reg[8] ),
        .I2(\n_0_word_aligned_data_r_reg[10] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_spa_r0));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_r[3]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[14] ),
        .I1(\n_0_word_aligned_data_r_reg[15] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[12] ),
        .O(\n_0_rx_spa_r[3]_i_1__0 ));
LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[4]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[17] ),
        .I1(\n_0_word_aligned_data_r_reg[16] ),
        .I2(\n_0_word_aligned_data_r_reg[18] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(\n_0_rx_spa_r[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[6]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[25] ),
        .I1(\n_0_word_aligned_data_r_reg[24] ),
        .I2(\n_0_word_aligned_data_r_reg[26] ),
        .I3(\n_0_word_aligned_data_r_reg[27] ),
        .O(\n_0_rx_spa_r[6]_i_1__0 ));
LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_r[7]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[30] ),
        .I1(\n_0_word_aligned_data_r_reg[31] ),
        .I2(\n_0_word_aligned_data_r_reg[29] ),
        .I3(\n_0_word_aligned_data_r_reg[28] ),
        .O(\n_0_rx_spa_r[7]_i_1__0 ));
FDRE \rx_spa_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_spa_r0),
        .Q(rx_spa_r[2]),
        .R(1'b0));
FDRE \rx_spa_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[3]_i_1__0 ),
        .Q(rx_spa_r[3]),
        .R(1'b0));
FDRE \rx_spa_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[4]_i_1__0 ),
        .Q(rx_spa_r[4]),
        .R(1'b0));
FDRE \rx_spa_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[6]_i_1__0 ),
        .Q(rx_spa_r[6]),
        .R(1'b0));
FDRE \rx_spa_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[7]_i_1__0 ),
        .Q(rx_spa_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[0]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[1] ),
        .I1(\n_0_word_aligned_data_r_reg[0] ),
        .I2(\n_0_word_aligned_data_r_reg[2] ),
        .I3(\n_0_word_aligned_data_r_reg[3] ),
        .O(\n_0_rx_v_d_r[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[2]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[11] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[8] ),
        .I3(\n_0_word_aligned_data_r_reg[10] ),
        .O(rx_v_d_r0));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[3]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[12] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_v_d_r[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[4]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[19] ),
        .I1(\n_0_word_aligned_data_r_reg[17] ),
        .I2(\n_0_word_aligned_data_r_reg[16] ),
        .I3(\n_0_word_aligned_data_r_reg[18] ),
        .O(\n_0_rx_v_d_r[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[5]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[21] ),
        .I1(\n_0_word_aligned_data_r_reg[22] ),
        .I2(\n_0_word_aligned_data_r_reg[20] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(\n_0_rx_v_d_r[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[6]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[27] ),
        .I1(\n_0_word_aligned_data_r_reg[25] ),
        .I2(\n_0_word_aligned_data_r_reg[24] ),
        .I3(\n_0_word_aligned_data_r_reg[26] ),
        .O(\n_0_rx_v_d_r[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[7]_i_1__0 
       (.I0(\n_0_word_aligned_data_r_reg[29] ),
        .I1(\n_0_word_aligned_data_r_reg[30] ),
        .I2(\n_0_word_aligned_data_r_reg[28] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_v_d_r[7]_i_1__0 ));
FDRE \rx_v_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[0]_i_1__0 ),
        .Q(rx_v_d_r[0]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_v_d_r0),
        .Q(rx_v_d_r[2]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[3]_i_1__0 ),
        .Q(rx_v_d_r[3]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[4]_i_1__0 ),
        .Q(rx_v_d_r[4]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[5]_i_1__0 ),
        .Q(rx_v_d_r[5]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[6]_i_1__0 ),
        .Q(rx_v_d_r[6]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[7]_i_1__0 ),
        .Q(rx_v_d_r[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[0]_i_1__0 
       (.I0(previous_cycle_control_r[1]),
        .I1(O10),
        .I2(O1),
        .I3(O2),
        .I4(RXCHARISK[0]),
        .I5(previous_cycle_control_r[2]),
        .O(\n_0_word_aligned_control_bits_r[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[1]_i_1__0 
       (.I0(O10),
        .I1(RXCHARISK[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXCHARISK[1]),
        .I5(previous_cycle_control_r[1]),
        .O(\n_0_word_aligned_control_bits_r[1]_i_1__0 ));
FDRE \word_aligned_control_bits_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_control_bits_r[0]_i_1__0 ),
        .Q(word_aligned_control_bits_r[0]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_control_bits_r[1]_i_1__0 ),
        .Q(word_aligned_control_bits_r[1]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I3),
        .Q(word_aligned_control_bits_r[2]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2),
        .Q(word_aligned_control_bits_r[3]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[0]_i_1__0 
       (.I0(p_2_in[7]),
        .I1(O9[7]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[7]),
        .I5(\n_0_previous_cycle_data_r_reg[23] ),
        .O(\n_0_word_aligned_data_r[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[10]_i_1__0 
       (.I0(O9[5]),
        .I1(RXDATA[5]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[13]),
        .I5(p_2_in[5]),
        .O(\n_0_word_aligned_data_r[10]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[11]_i_1__0 
       (.I0(O9[4]),
        .I1(RXDATA[4]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[12]),
        .I5(p_2_in[4]),
        .O(\n_0_word_aligned_data_r[11]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[12]_i_1__0 
       (.I0(O9[3]),
        .I1(RXDATA[3]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[11]),
        .I5(p_2_in[3]),
        .O(\n_0_word_aligned_data_r[12]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[13]_i_1__0 
       (.I0(O9[2]),
        .I1(RXDATA[2]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[10]),
        .I5(p_2_in[2]),
        .O(\n_0_word_aligned_data_r[13]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[14]_i_1__0 
       (.I0(O9[1]),
        .I1(RXDATA[1]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[9]),
        .I5(p_2_in[1]),
        .O(\n_0_word_aligned_data_r[14]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[15]_i_1__0 
       (.I0(O9[0]),
        .I1(RXDATA[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[8]),
        .I5(p_2_in[0]),
        .O(\n_0_word_aligned_data_r[15]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[1]_i_1__0 
       (.I0(p_2_in[6]),
        .I1(O9[6]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[6]),
        .I5(\n_0_previous_cycle_data_r_reg[22] ),
        .O(\n_0_word_aligned_data_r[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[2]_i_1__0 
       (.I0(p_2_in[5]),
        .I1(O9[5]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[5]),
        .I5(\n_0_previous_cycle_data_r_reg[21] ),
        .O(\n_0_word_aligned_data_r[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[3]_i_1__0 
       (.I0(p_2_in[4]),
        .I1(O9[4]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[4]),
        .I5(\n_0_previous_cycle_data_r_reg[20] ),
        .O(\n_0_word_aligned_data_r[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[4]_i_1__0 
       (.I0(p_2_in[3]),
        .I1(O9[3]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[3]),
        .I5(\n_0_previous_cycle_data_r_reg[19] ),
        .O(\n_0_word_aligned_data_r[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[5]_i_1__0 
       (.I0(p_2_in[2]),
        .I1(O9[2]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[2]),
        .I5(\n_0_previous_cycle_data_r_reg[18] ),
        .O(\n_0_word_aligned_data_r[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[6]_i_1__0 
       (.I0(p_2_in[1]),
        .I1(O9[1]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[1]),
        .I5(\n_0_previous_cycle_data_r_reg[17] ),
        .O(\n_0_word_aligned_data_r[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[7]_i_1__0 
       (.I0(p_2_in[0]),
        .I1(O9[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[0]),
        .I5(\n_0_previous_cycle_data_r_reg[16] ),
        .O(\n_0_word_aligned_data_r[7]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[8]_i_1__0 
       (.I0(O9[7]),
        .I1(RXDATA[7]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[15]),
        .I5(p_2_in[7]),
        .O(\n_0_word_aligned_data_r[8]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[9]_i_1__0 
       (.I0(O9[6]),
        .I1(RXDATA[6]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[14]),
        .I5(p_2_in[6]),
        .O(\n_0_word_aligned_data_r[9]_i_1__0 ));
FDRE \word_aligned_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[0]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[0] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[10]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[10] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[11]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[11] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[12]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[12] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[13]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[13] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[14]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[14] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[15]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[15] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23[7]),
        .Q(\n_0_word_aligned_data_r_reg[16] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23[6]),
        .Q(\n_0_word_aligned_data_r_reg[17] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23[5]),
        .Q(\n_0_word_aligned_data_r_reg[18] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23[4]),
        .Q(\n_0_word_aligned_data_r_reg[19] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[1]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[1] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23[3]),
        .Q(\n_0_word_aligned_data_r_reg[20] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23[2]),
        .Q(\n_0_word_aligned_data_r_reg[21] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23[1]),
        .Q(\n_0_word_aligned_data_r_reg[22] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I23[0]),
        .Q(\n_0_word_aligned_data_r_reg[23] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[7]),
        .Q(\n_0_word_aligned_data_r_reg[24] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[6]),
        .Q(\n_0_word_aligned_data_r_reg[25] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[5]),
        .Q(\n_0_word_aligned_data_r_reg[26] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[4]),
        .Q(\n_0_word_aligned_data_r_reg[27] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[3]),
        .Q(\n_0_word_aligned_data_r_reg[28] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[2]),
        .Q(\n_0_word_aligned_data_r_reg[29] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[2]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[2] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[1]),
        .Q(\n_0_word_aligned_data_r_reg[30] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I22[0]),
        .Q(\n_0_word_aligned_data_r_reg[31] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[3]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[3] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[4]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[4] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[5]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[5] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[6]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[6] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[7]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[7] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[8]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[8] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[9]_i_1__0 ),
        .Q(\n_0_word_aligned_data_r_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_SYM_DEC_4BYTE" *) 
module aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_56
   (RX_NEG,
    got_v_i,
    rx_cc_i,
    first_v_received_r,
    O1,
    O2,
    m_axi_rx_tvalid,
    O6,
    Q,
    counter3_r0,
    counter4_r0,
    O18,
    O19,
    m_axi_rx_tdata,
    O20,
    user_clk,
    I1,
    I2,
    I5,
    I6,
    infinite_frame_started_r,
    I7,
    LANE_UP,
    gen_spa_i,
    ready_r,
    RXDATA,
    RXCHARISK,
    I15,
    I16,
    I17);
  output RX_NEG;
  output [0:0]got_v_i;
  output rx_cc_i;
  output first_v_received_r;
  output O1;
  output O2;
  output m_axi_rx_tvalid;
  output O6;
  output [3:0]Q;
  output counter3_r0;
  output counter4_r0;
  output [7:0]O18;
  output [0:0]O19;
  output [31:0]m_axi_rx_tdata;
  output [1:0]O20;
  input user_clk;
  input I1;
  input I2;
  input I5;
  input I6;
  input infinite_frame_started_r;
  input [0:0]I7;
  input [0:0]LANE_UP;
  input gen_spa_i;
  input ready_r;
  input [31:0]RXDATA;
  input [3:0]RXCHARISK;
  input [7:0]I15;
  input [7:0]I16;
  input [7:0]I17;

  wire I1;
  wire [7:0]I15;
  wire [7:0]I16;
  wire [7:0]I17;
  wire I2;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [0:0]LANE_UP;
  wire O1;
  wire [7:0]O18;
  wire [0:0]O19;
  wire O2;
  wire [1:0]O20;
  wire O6;
  wire [3:0]Q;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire RX_CC0;
  wire RX_NEG;
  wire RX_NEG0;
  wire RX_SCP0;
  wire RX_SP0;
  wire RX_SPA0;
  wire counter3_r0;
  wire counter4_r0;
  wire first_v_received_r;
  wire gen_spa_i;
  wire [0:7]got_a_d_r;
  wire got_v_c;
  wire [0:0]got_v_i;
  wire infinite_frame_started_r;
  wire [31:0]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire n_0_GOT_V_i_2;
  wire n_0_RX_CC_i_2;
  wire n_0_RX_CC_i_3;
  wire \n_0_RX_SCP[1]_i_1 ;
  wire n_0_RX_SPA_i_2;
  wire n_0_RX_SP_i_2;
  wire n_0_RX_SP_i_3;
  wire n_0_first_v_received_r_i_1;
  wire \n_0_previous_cycle_data_r_reg[16] ;
  wire \n_0_previous_cycle_data_r_reg[17] ;
  wire \n_0_previous_cycle_data_r_reg[18] ;
  wire \n_0_previous_cycle_data_r_reg[19] ;
  wire \n_0_previous_cycle_data_r_reg[20] ;
  wire \n_0_previous_cycle_data_r_reg[21] ;
  wire \n_0_previous_cycle_data_r_reg[22] ;
  wire \n_0_previous_cycle_data_r_reg[23] ;
  wire \n_0_rx_cc_r[3]_i_1 ;
  wire \n_0_rx_cc_r[4]_i_1 ;
  wire \n_0_rx_cc_r[5]_i_1 ;
  wire \n_0_rx_cc_r[7]_i_1 ;
  wire \n_0_rx_pe_control_r_reg[0] ;
  wire \n_0_rx_pe_control_r_reg[1] ;
  wire \n_0_rx_pe_control_r_reg[2] ;
  wire \n_0_rx_pe_control_r_reg[3] ;
  wire \n_0_rx_scp_d_r[0]_i_1 ;
  wire \n_0_rx_scp_d_r[1]_i_1 ;
  wire \n_0_rx_scp_d_r[2]_i_1 ;
  wire \n_0_rx_scp_d_r[3]_i_1 ;
  wire \n_0_rx_scp_d_r[4]_i_1 ;
  wire \n_0_rx_scp_d_r[5]_i_1 ;
  wire \n_0_rx_scp_d_r[6]_i_1 ;
  wire \n_0_rx_scp_d_r[7]_i_1 ;
  wire \n_0_rx_spa_neg_d_r[1]_i_1 ;
  wire \n_0_rx_spa_r[3]_i_1 ;
  wire \n_0_rx_spa_r[4]_i_1 ;
  wire \n_0_rx_spa_r[6]_i_1 ;
  wire \n_0_rx_spa_r[7]_i_1 ;
  wire \n_0_rx_v_d_r[0]_i_1 ;
  wire \n_0_rx_v_d_r[3]_i_1 ;
  wire \n_0_rx_v_d_r[4]_i_1 ;
  wire \n_0_rx_v_d_r[5]_i_1 ;
  wire \n_0_rx_v_d_r[6]_i_1 ;
  wire \n_0_rx_v_d_r[7]_i_1 ;
  wire \n_0_word_aligned_control_bits_r[0]_i_1 ;
  wire \n_0_word_aligned_control_bits_r[1]_i_1 ;
  wire \n_0_word_aligned_data_r[0]_i_1 ;
  wire \n_0_word_aligned_data_r[10]_i_1 ;
  wire \n_0_word_aligned_data_r[11]_i_1 ;
  wire \n_0_word_aligned_data_r[12]_i_1 ;
  wire \n_0_word_aligned_data_r[13]_i_1 ;
  wire \n_0_word_aligned_data_r[14]_i_1 ;
  wire \n_0_word_aligned_data_r[15]_i_1 ;
  wire \n_0_word_aligned_data_r[1]_i_1 ;
  wire \n_0_word_aligned_data_r[2]_i_1 ;
  wire \n_0_word_aligned_data_r[3]_i_1 ;
  wire \n_0_word_aligned_data_r[4]_i_1 ;
  wire \n_0_word_aligned_data_r[5]_i_1 ;
  wire \n_0_word_aligned_data_r[6]_i_1 ;
  wire \n_0_word_aligned_data_r[7]_i_1 ;
  wire \n_0_word_aligned_data_r[8]_i_1 ;
  wire \n_0_word_aligned_data_r[9]_i_1 ;
  wire \n_0_word_aligned_data_r_reg[0] ;
  wire \n_0_word_aligned_data_r_reg[10] ;
  wire \n_0_word_aligned_data_r_reg[11] ;
  wire \n_0_word_aligned_data_r_reg[12] ;
  wire \n_0_word_aligned_data_r_reg[13] ;
  wire \n_0_word_aligned_data_r_reg[14] ;
  wire \n_0_word_aligned_data_r_reg[15] ;
  wire \n_0_word_aligned_data_r_reg[16] ;
  wire \n_0_word_aligned_data_r_reg[17] ;
  wire \n_0_word_aligned_data_r_reg[18] ;
  wire \n_0_word_aligned_data_r_reg[19] ;
  wire \n_0_word_aligned_data_r_reg[1] ;
  wire \n_0_word_aligned_data_r_reg[20] ;
  wire \n_0_word_aligned_data_r_reg[21] ;
  wire \n_0_word_aligned_data_r_reg[22] ;
  wire \n_0_word_aligned_data_r_reg[23] ;
  wire \n_0_word_aligned_data_r_reg[24] ;
  wire \n_0_word_aligned_data_r_reg[25] ;
  wire \n_0_word_aligned_data_r_reg[26] ;
  wire \n_0_word_aligned_data_r_reg[27] ;
  wire \n_0_word_aligned_data_r_reg[28] ;
  wire \n_0_word_aligned_data_r_reg[29] ;
  wire \n_0_word_aligned_data_r_reg[2] ;
  wire \n_0_word_aligned_data_r_reg[30] ;
  wire \n_0_word_aligned_data_r_reg[31] ;
  wire \n_0_word_aligned_data_r_reg[3] ;
  wire \n_0_word_aligned_data_r_reg[4] ;
  wire \n_0_word_aligned_data_r_reg[5] ;
  wire \n_0_word_aligned_data_r_reg[6] ;
  wire \n_0_word_aligned_data_r_reg[7] ;
  wire \n_0_word_aligned_data_r_reg[8] ;
  wire \n_0_word_aligned_data_r_reg[9] ;
  wire [1:1]p_1_out;
  wire [7:0]p_2_in;
  wire [3:0]p_7_out;
  wire [5:0]p_8_out;
  wire [2:1]previous_cycle_control_r;
  wire ready_r;
  wire rx_cc_i;
  wire [0:7]rx_cc_r;
  wire rx_cc_r0;
  wire rx_ecp_d_r0;
  wire [0:31]rx_pe_data_r;
  wire [0:0]rx_pe_data_v_i;
  wire [0:7]rx_scp_d_r;
  wire rx_sp_i;
  wire [0:1]rx_sp_neg_d_r;
  wire [2:7]rx_sp_r;
  wire rx_sp_r111_in;
  wire rx_sp_r114_in;
  wire rx_spa_i;
  wire [0:1]rx_spa_neg_d_r;
  wire rx_spa_neg_d_r0;
  wire [2:7]rx_spa_r;
  wire rx_spa_r0;
  wire [0:7]rx_v_d_r;
  wire rx_v_d_r0;
  wire user_clk;
  wire [0:3]word_aligned_control_bits_r;

LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[0]_i_1 
       (.I0(RXCHARISK[0]),
        .I1(got_a_d_r[0]),
        .I2(got_a_d_r[1]),
        .O(p_7_out[3]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[1]_i_1 
       (.I0(RXCHARISK[1]),
        .I1(got_a_d_r[2]),
        .I2(got_a_d_r[3]),
        .O(p_7_out[2]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[2]_i_1 
       (.I0(RXCHARISK[2]),
        .I1(got_a_d_r[4]),
        .I2(got_a_d_r[5]),
        .O(p_7_out[1]));
LUT3 #(
    .INIT(8'h80)) 
     \GOT_A[3]_i_1 
       (.I0(RXCHARISK[3]),
        .I1(got_a_d_r[6]),
        .I2(got_a_d_r[7]),
        .O(p_7_out[0]));
FDRE \GOT_A_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \GOT_A_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \GOT_A_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \GOT_A_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_7_out[0]),
        .Q(Q[0]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     GOT_V_i_1
       (.I0(n_0_RX_SP_i_2),
        .I1(n_0_GOT_V_i_2),
        .I2(rx_v_d_r[6]),
        .I3(rx_v_d_r[5]),
        .O(got_v_c));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     GOT_V_i_2
       (.I0(rx_scp_d_r[1]),
        .I1(rx_v_d_r[7]),
        .I2(rx_v_d_r[2]),
        .I3(rx_v_d_r[0]),
        .I4(rx_v_d_r[4]),
        .I5(rx_v_d_r[3]),
        .O(n_0_GOT_V_i_2));
FDRE GOT_V_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(got_v_c),
        .Q(got_v_i),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_CC_i_1
       (.I0(n_0_RX_CC_i_2),
        .I1(\n_0_rx_pe_control_r_reg[2] ),
        .I2(\n_0_rx_pe_control_r_reg[3] ),
        .I3(n_0_RX_CC_i_3),
        .I4(rx_cc_r[1]),
        .I5(rx_cc_r[4]),
        .O(RX_CC0));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h8)) 
     RX_CC_i_2
       (.I0(\n_0_rx_pe_control_r_reg[0] ),
        .I1(\n_0_rx_pe_control_r_reg[1] ),
        .O(n_0_RX_CC_i_2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_CC_i_3
       (.I0(rx_cc_r[3]),
        .I1(rx_cc_r[7]),
        .I2(rx_cc_r[5]),
        .I3(rx_scp_d_r[2]),
        .I4(rx_cc_r[0]),
        .I5(rx_scp_d_r[6]),
        .O(n_0_RX_CC_i_3));
FDRE RX_CC_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_CC0),
        .Q(rx_cc_i),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000F888)) 
     RX_NEG_i_1
       (.I0(rx_spa_neg_d_r[0]),
        .I1(rx_spa_neg_d_r[1]),
        .I2(rx_sp_neg_d_r[0]),
        .I3(rx_sp_neg_d_r[1]),
        .I4(\n_0_rx_pe_control_r_reg[1] ),
        .O(RX_NEG0));
FDRE RX_NEG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_NEG0),
        .Q(RX_NEG),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \RX_PE_DATA_V[0]_i_1 
       (.I0(\n_0_rx_pe_control_r_reg[0] ),
        .O(p_1_out));
FDRE \RX_PE_DATA_V_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(rx_pe_data_v_i),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[0]),
        .Q(m_axi_rx_tdata[31]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[10]),
        .Q(m_axi_rx_tdata[21]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[11]),
        .Q(m_axi_rx_tdata[20]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[12]),
        .Q(m_axi_rx_tdata[19]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[13]),
        .Q(m_axi_rx_tdata[18]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[14]),
        .Q(m_axi_rx_tdata[17]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[15]),
        .Q(m_axi_rx_tdata[16]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[16]),
        .Q(m_axi_rx_tdata[15]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[17]),
        .Q(m_axi_rx_tdata[14]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[18]),
        .Q(m_axi_rx_tdata[13]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[19]),
        .Q(m_axi_rx_tdata[12]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[1]),
        .Q(m_axi_rx_tdata[30]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[20]),
        .Q(m_axi_rx_tdata[11]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[21]),
        .Q(m_axi_rx_tdata[10]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[22]),
        .Q(m_axi_rx_tdata[9]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[23]),
        .Q(m_axi_rx_tdata[8]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[24]),
        .Q(m_axi_rx_tdata[7]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[25]),
        .Q(m_axi_rx_tdata[6]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[26]),
        .Q(m_axi_rx_tdata[5]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[27]),
        .Q(m_axi_rx_tdata[4]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[28]),
        .Q(m_axi_rx_tdata[3]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[29]),
        .Q(m_axi_rx_tdata[2]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[2]),
        .Q(m_axi_rx_tdata[29]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[30]),
        .Q(m_axi_rx_tdata[1]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[31]),
        .Q(m_axi_rx_tdata[0]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[3]),
        .Q(m_axi_rx_tdata[28]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[4]),
        .Q(m_axi_rx_tdata[27]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[5]),
        .Q(m_axi_rx_tdata[26]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[6]),
        .Q(m_axi_rx_tdata[25]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[7]),
        .Q(m_axi_rx_tdata[24]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[8]),
        .Q(m_axi_rx_tdata[23]),
        .R(1'b0));
FDRE \RX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_r[9]),
        .Q(m_axi_rx_tdata[22]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \RX_SCP[0]_i_1 
       (.I0(\n_0_rx_pe_control_r_reg[1] ),
        .I1(\n_0_rx_pe_control_r_reg[0] ),
        .I2(rx_scp_d_r[1]),
        .I3(rx_scp_d_r[2]),
        .I4(rx_scp_d_r[3]),
        .I5(rx_scp_d_r[0]),
        .O(RX_SCP0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \RX_SCP[1]_i_1 
       (.I0(\n_0_rx_pe_control_r_reg[3] ),
        .I1(\n_0_rx_pe_control_r_reg[2] ),
        .I2(rx_scp_d_r[5]),
        .I3(rx_scp_d_r[6]),
        .I4(rx_scp_d_r[7]),
        .I5(rx_scp_d_r[4]),
        .O(\n_0_RX_SCP[1]_i_1 ));
FDRE \RX_SCP_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SCP0),
        .Q(O20[1]),
        .R(1'b0));
FDRE \RX_SCP_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_RX_SCP[1]_i_1 ),
        .Q(O20[0]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     RX_SPA_i_1
       (.I0(n_0_RX_SP_i_2),
        .I1(n_0_RX_SPA_i_2),
        .I2(rx_spa_r[4]),
        .I3(rx_spa_r[6]),
        .O(RX_SPA0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_SPA_i_2
       (.I0(rx_spa_r[7]),
        .I1(rx_spa_r[3]),
        .I2(rx_scp_d_r[1]),
        .I3(rx_v_d_r[0]),
        .I4(rx_scp_d_r[5]),
        .I5(rx_spa_r[2]),
        .O(n_0_RX_SPA_i_2));
FDRE RX_SPA_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SPA0),
        .Q(rx_spa_i),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     RX_SP_i_1
       (.I0(n_0_RX_SP_i_2),
        .I1(n_0_RX_SP_i_3),
        .I2(rx_sp_r[4]),
        .I3(rx_sp_r[6]),
        .O(RX_SP0));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     RX_SP_i_2
       (.I0(\n_0_rx_pe_control_r_reg[2] ),
        .I1(\n_0_rx_pe_control_r_reg[0] ),
        .I2(\n_0_rx_pe_control_r_reg[1] ),
        .I3(\n_0_rx_pe_control_r_reg[3] ),
        .O(n_0_RX_SP_i_2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     RX_SP_i_3
       (.I0(rx_sp_r[5]),
        .I1(rx_sp_r[7]),
        .I2(rx_scp_d_r[1]),
        .I3(rx_v_d_r[0]),
        .I4(rx_sp_r[2]),
        .I5(rx_sp_r[3]),
        .O(n_0_RX_SP_i_3));
FDRE RX_SP_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SP0),
        .Q(rx_sp_i),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     \counter3_r_reg[2]_srl3_i_1 
       (.I0(rx_spa_i),
        .I1(gen_spa_i),
        .O(counter3_r0));
LUT2 #(
    .INIT(4'hB)) 
     \counter4_r_reg[14]_srl15_i_1 
       (.I0(rx_sp_i),
        .I1(ready_r),
        .O(counter4_r0));
LUT6 #(
    .INIT(64'hFFFF000080000000)) 
     first_v_received_r_i_1
       (.I0(n_0_RX_SP_i_2),
        .I1(n_0_GOT_V_i_2),
        .I2(rx_v_d_r[6]),
        .I3(rx_v_d_r[5]),
        .I4(LANE_UP),
        .I5(first_v_received_r),
        .O(n_0_first_v_received_r_i_1));
FDRE #(
    .INIT(1'b0)) 
     first_v_received_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_first_v_received_r_i_1),
        .Q(first_v_received_r),
        .R(1'b0));
LUT2 #(
    .INIT(4'h7)) 
     good_as_r_i_5
       (.I0(Q[1]),
        .I1(I7),
        .O(O6));
FDRE \got_a_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[7]),
        .Q(got_a_d_r[0]),
        .R(1'b0));
FDRE \got_a_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[6]),
        .Q(got_a_d_r[1]),
        .R(1'b0));
FDRE \got_a_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[5]),
        .Q(got_a_d_r[2]),
        .R(1'b0));
FDRE \got_a_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[4]),
        .Q(got_a_d_r[3]),
        .R(1'b0));
FDRE \got_a_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[3]),
        .Q(got_a_d_r[4]),
        .R(1'b0));
FDRE \got_a_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[2]),
        .Q(got_a_d_r[5]),
        .R(1'b0));
FDRE \got_a_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[1]),
        .Q(got_a_d_r[6]),
        .R(1'b0));
FDRE \got_a_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[0]),
        .Q(got_a_d_r[7]),
        .R(1'b0));
FDRE \left_align_select_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I5),
        .Q(O1),
        .R(1'b0));
FDRE \left_align_select_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I6),
        .Q(O2),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     m_axi_rx_tvalid_INST_0
       (.I0(rx_pe_data_v_i),
        .I1(infinite_frame_started_r),
        .O(m_axi_rx_tvalid));
FDRE \previous_cycle_control_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[3]),
        .Q(O19),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[2]),
        .Q(previous_cycle_control_r[1]),
        .R(1'b0));
FDRE \previous_cycle_control_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXCHARISK[1]),
        .Q(previous_cycle_control_r[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[24]),
        .Q(O18[0]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[18]),
        .Q(p_2_in[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[19]),
        .Q(p_2_in[3]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[20]),
        .Q(p_2_in[4]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[21]),
        .Q(p_2_in[5]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[22]),
        .Q(p_2_in[6]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[23]),
        .Q(p_2_in[7]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[8]),
        .Q(\n_0_previous_cycle_data_r_reg[16] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[9]),
        .Q(\n_0_previous_cycle_data_r_reg[17] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[10]),
        .Q(\n_0_previous_cycle_data_r_reg[18] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[11]),
        .Q(\n_0_previous_cycle_data_r_reg[19] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[25]),
        .Q(O18[1]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[12]),
        .Q(\n_0_previous_cycle_data_r_reg[20] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[13]),
        .Q(\n_0_previous_cycle_data_r_reg[21] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[14]),
        .Q(\n_0_previous_cycle_data_r_reg[22] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[15]),
        .Q(\n_0_previous_cycle_data_r_reg[23] ),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[26]),
        .Q(O18[2]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[27]),
        .Q(O18[3]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[28]),
        .Q(O18[4]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[29]),
        .Q(O18[5]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[30]),
        .Q(O18[6]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[31]),
        .Q(O18[7]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[16]),
        .Q(p_2_in[0]),
        .R(1'b0));
FDRE \previous_cycle_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATA[17]),
        .Q(p_2_in[1]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     \rx_cc_r[0]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[2] ),
        .I1(\n_0_word_aligned_data_r_reg[3] ),
        .I2(\n_0_word_aligned_data_r_reg[1] ),
        .I3(\n_0_word_aligned_data_r_reg[0] ),
        .O(rx_ecp_d_r0));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[1]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[4] ),
        .I1(\n_0_word_aligned_data_r_reg[5] ),
        .I2(\n_0_word_aligned_data_r_reg[6] ),
        .I3(\n_0_word_aligned_data_r_reg[7] ),
        .O(rx_cc_r0));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[3]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[13] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_cc_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_cc_r[4]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[18] ),
        .I1(\n_0_word_aligned_data_r_reg[19] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[16] ),
        .O(\n_0_rx_cc_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[5]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[20] ),
        .I1(\n_0_word_aligned_data_r_reg[21] ),
        .I2(\n_0_word_aligned_data_r_reg[22] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(\n_0_rx_cc_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_cc_r[7]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[28] ),
        .I1(\n_0_word_aligned_data_r_reg[29] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_cc_r[7]_i_1 ));
FDRE \rx_cc_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_ecp_d_r0),
        .Q(rx_cc_r[0]),
        .R(1'b0));
FDRE \rx_cc_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_r0),
        .Q(rx_cc_r[1]),
        .R(1'b0));
FDRE \rx_cc_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[3]_i_1 ),
        .Q(rx_cc_r[3]),
        .R(1'b0));
FDRE \rx_cc_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[4]_i_1 ),
        .Q(rx_cc_r[4]),
        .R(1'b0));
FDRE \rx_cc_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[5]_i_1 ),
        .Q(rx_cc_r[5]),
        .R(1'b0));
FDRE \rx_cc_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_cc_r[7]_i_1 ),
        .Q(rx_cc_r[7]),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[0]),
        .Q(\n_0_rx_pe_control_r_reg[0] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[1]),
        .Q(\n_0_rx_pe_control_r_reg[1] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[2]),
        .Q(\n_0_rx_pe_control_r_reg[2] ),
        .R(1'b0));
FDRE \rx_pe_control_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(word_aligned_control_bits_r[3]),
        .Q(\n_0_rx_pe_control_r_reg[3] ),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[0] ),
        .Q(rx_pe_data_r[0]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[10] ),
        .Q(rx_pe_data_r[10]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[11] ),
        .Q(rx_pe_data_r[11]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[12] ),
        .Q(rx_pe_data_r[12]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[13] ),
        .Q(rx_pe_data_r[13]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[14] ),
        .Q(rx_pe_data_r[14]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[15] ),
        .Q(rx_pe_data_r[15]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[16] ),
        .Q(rx_pe_data_r[16]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[17] ),
        .Q(rx_pe_data_r[17]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[18] ),
        .Q(rx_pe_data_r[18]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[19] ),
        .Q(rx_pe_data_r[19]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[1] ),
        .Q(rx_pe_data_r[1]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[20] ),
        .Q(rx_pe_data_r[20]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[21] ),
        .Q(rx_pe_data_r[21]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[22] ),
        .Q(rx_pe_data_r[22]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[23] ),
        .Q(rx_pe_data_r[23]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[24] ),
        .Q(rx_pe_data_r[24]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[25] ),
        .Q(rx_pe_data_r[25]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[26] ),
        .Q(rx_pe_data_r[26]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[27] ),
        .Q(rx_pe_data_r[27]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[28] ),
        .Q(rx_pe_data_r[28]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[29] ),
        .Q(rx_pe_data_r[29]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[2] ),
        .Q(rx_pe_data_r[2]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[30] ),
        .Q(rx_pe_data_r[30]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[31] ),
        .Q(rx_pe_data_r[31]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[3] ),
        .Q(rx_pe_data_r[3]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[4] ),
        .Q(rx_pe_data_r[4]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[5] ),
        .Q(rx_pe_data_r[5]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[6] ),
        .Q(rx_pe_data_r[6]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[7] ),
        .Q(rx_pe_data_r[7]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[8] ),
        .Q(rx_pe_data_r[8]),
        .R(1'b0));
FDRE \rx_pe_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r_reg[9] ),
        .Q(rx_pe_data_r[9]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[0]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[0] ),
        .I1(\n_0_word_aligned_data_r_reg[2] ),
        .I2(\n_0_word_aligned_data_r_reg[1] ),
        .I3(\n_0_word_aligned_data_r_reg[3] ),
        .O(\n_0_rx_scp_d_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[1]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[6] ),
        .I1(\n_0_word_aligned_data_r_reg[7] ),
        .I2(\n_0_word_aligned_data_r_reg[5] ),
        .I3(\n_0_word_aligned_data_r_reg[4] ),
        .O(\n_0_rx_scp_d_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_scp_d_r[2]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[11] ),
        .I2(\n_0_word_aligned_data_r_reg[9] ),
        .I3(\n_0_word_aligned_data_r_reg[8] ),
        .O(\n_0_rx_scp_d_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_scp_d_r[3]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[12] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_scp_d_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[4]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[16] ),
        .I1(\n_0_word_aligned_data_r_reg[18] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(\n_0_rx_scp_d_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_scp_d_r[5]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[22] ),
        .I1(\n_0_word_aligned_data_r_reg[23] ),
        .I2(\n_0_word_aligned_data_r_reg[21] ),
        .I3(\n_0_word_aligned_data_r_reg[20] ),
        .O(\n_0_rx_scp_d_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rx_scp_d_r[6]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[26] ),
        .I1(\n_0_word_aligned_data_r_reg[27] ),
        .I2(\n_0_word_aligned_data_r_reg[25] ),
        .I3(\n_0_word_aligned_data_r_reg[24] ),
        .O(\n_0_rx_scp_d_r[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_scp_d_r[7]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[29] ),
        .I1(\n_0_word_aligned_data_r_reg[28] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_scp_d_r[7]_i_1 ));
FDRE \rx_scp_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[0]_i_1 ),
        .Q(rx_scp_d_r[0]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[1]_i_1 ),
        .Q(rx_scp_d_r[1]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[2]_i_1 ),
        .Q(rx_scp_d_r[2]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[3]_i_1 ),
        .Q(rx_scp_d_r[3]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[4]_i_1 ),
        .Q(rx_scp_d_r[4]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[5]_i_1 ),
        .Q(rx_scp_d_r[5]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[6]_i_1 ),
        .Q(rx_scp_d_r[6]),
        .R(1'b0));
FDRE \rx_scp_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_scp_d_r[7]_i_1 ),
        .Q(rx_scp_d_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_sp_neg_d_r[0]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[9] ),
        .I1(\n_0_word_aligned_data_r_reg[8] ),
        .I2(\n_0_word_aligned_data_r_reg[10] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_sp_r114_in));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_sp_neg_d_r[1]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(rx_sp_r111_in));
FDRE \rx_sp_neg_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sp_r114_in),
        .Q(rx_sp_neg_d_r[0]),
        .R(1'b0));
FDRE \rx_sp_neg_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sp_r111_in),
        .Q(rx_sp_neg_d_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'h2004)) 
     \rx_sp_r[2]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[11] ),
        .I3(\n_0_word_aligned_data_r_reg[8] ),
        .O(p_8_out[5]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'h1008)) 
     \rx_sp_r[3]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[12] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(p_8_out[4]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'h0810)) 
     \rx_sp_r[4]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[16] ),
        .I1(\n_0_word_aligned_data_r_reg[18] ),
        .I2(\n_0_word_aligned_data_r_reg[17] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(p_8_out[3]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT4 #(
    .INIT(16'h0420)) 
     \rx_sp_r[5]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[20] ),
        .I1(\n_0_word_aligned_data_r_reg[21] ),
        .I2(\n_0_word_aligned_data_r_reg[22] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(p_8_out[2]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT4 #(
    .INIT(16'h0810)) 
     \rx_sp_r[6]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[24] ),
        .I1(\n_0_word_aligned_data_r_reg[26] ),
        .I2(\n_0_word_aligned_data_r_reg[25] ),
        .I3(\n_0_word_aligned_data_r_reg[27] ),
        .O(p_8_out[1]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'h0420)) 
     \rx_sp_r[7]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[28] ),
        .I1(\n_0_word_aligned_data_r_reg[29] ),
        .I2(\n_0_word_aligned_data_r_reg[30] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(p_8_out[0]));
FDRE \rx_sp_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[5]),
        .Q(rx_sp_r[2]),
        .R(1'b0));
FDRE \rx_sp_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[4]),
        .Q(rx_sp_r[3]),
        .R(1'b0));
FDRE \rx_sp_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[3]),
        .Q(rx_sp_r[4]),
        .R(1'b0));
FDRE \rx_sp_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[2]),
        .Q(rx_sp_r[5]),
        .R(1'b0));
FDRE \rx_sp_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[1]),
        .Q(rx_sp_r[6]),
        .R(1'b0));
FDRE \rx_sp_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_8_out[0]),
        .Q(rx_sp_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_spa_neg_d_r[0]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[10] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[8] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_spa_neg_d_r0));
LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_neg_d_r[1]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[12] ),
        .I2(\n_0_word_aligned_data_r_reg[14] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_spa_neg_d_r[1]_i_1 ));
FDRE \rx_spa_neg_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_spa_neg_d_r0),
        .Q(rx_spa_neg_d_r[0]),
        .R(1'b0));
FDRE \rx_spa_neg_d_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_neg_d_r[1]_i_1 ),
        .Q(rx_spa_neg_d_r[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[2]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[9] ),
        .I1(\n_0_word_aligned_data_r_reg[8] ),
        .I2(\n_0_word_aligned_data_r_reg[10] ),
        .I3(\n_0_word_aligned_data_r_reg[11] ),
        .O(rx_spa_r0));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_r[3]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[14] ),
        .I1(\n_0_word_aligned_data_r_reg[15] ),
        .I2(\n_0_word_aligned_data_r_reg[13] ),
        .I3(\n_0_word_aligned_data_r_reg[12] ),
        .O(\n_0_rx_spa_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[4]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[17] ),
        .I1(\n_0_word_aligned_data_r_reg[16] ),
        .I2(\n_0_word_aligned_data_r_reg[18] ),
        .I3(\n_0_word_aligned_data_r_reg[19] ),
        .O(\n_0_rx_spa_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_spa_r[6]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[25] ),
        .I1(\n_0_word_aligned_data_r_reg[24] ),
        .I2(\n_0_word_aligned_data_r_reg[26] ),
        .I3(\n_0_word_aligned_data_r_reg[27] ),
        .O(\n_0_rx_spa_r[6]_i_1 ));
LUT4 #(
    .INIT(16'h1000)) 
     \rx_spa_r[7]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[30] ),
        .I1(\n_0_word_aligned_data_r_reg[31] ),
        .I2(\n_0_word_aligned_data_r_reg[29] ),
        .I3(\n_0_word_aligned_data_r_reg[28] ),
        .O(\n_0_rx_spa_r[7]_i_1 ));
FDRE \rx_spa_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_spa_r0),
        .Q(rx_spa_r[2]),
        .R(1'b0));
FDRE \rx_spa_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[3]_i_1 ),
        .Q(rx_spa_r[3]),
        .R(1'b0));
FDRE \rx_spa_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[4]_i_1 ),
        .Q(rx_spa_r[4]),
        .R(1'b0));
FDRE \rx_spa_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[6]_i_1 ),
        .Q(rx_spa_r[6]),
        .R(1'b0));
FDRE \rx_spa_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_spa_r[7]_i_1 ),
        .Q(rx_spa_r[7]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[0]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[1] ),
        .I1(\n_0_word_aligned_data_r_reg[0] ),
        .I2(\n_0_word_aligned_data_r_reg[2] ),
        .I3(\n_0_word_aligned_data_r_reg[3] ),
        .O(\n_0_rx_v_d_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[2]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[11] ),
        .I1(\n_0_word_aligned_data_r_reg[9] ),
        .I2(\n_0_word_aligned_data_r_reg[8] ),
        .I3(\n_0_word_aligned_data_r_reg[10] ),
        .O(rx_v_d_r0));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[3]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[13] ),
        .I1(\n_0_word_aligned_data_r_reg[14] ),
        .I2(\n_0_word_aligned_data_r_reg[12] ),
        .I3(\n_0_word_aligned_data_r_reg[15] ),
        .O(\n_0_rx_v_d_r[3]_i_1 ));
LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[4]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[19] ),
        .I1(\n_0_word_aligned_data_r_reg[17] ),
        .I2(\n_0_word_aligned_data_r_reg[16] ),
        .I3(\n_0_word_aligned_data_r_reg[18] ),
        .O(\n_0_rx_v_d_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[5]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[21] ),
        .I1(\n_0_word_aligned_data_r_reg[22] ),
        .I2(\n_0_word_aligned_data_r_reg[20] ),
        .I3(\n_0_word_aligned_data_r_reg[23] ),
        .O(\n_0_rx_v_d_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \rx_v_d_r[6]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[27] ),
        .I1(\n_0_word_aligned_data_r_reg[25] ),
        .I2(\n_0_word_aligned_data_r_reg[24] ),
        .I3(\n_0_word_aligned_data_r_reg[26] ),
        .O(\n_0_rx_v_d_r[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \rx_v_d_r[7]_i_1 
       (.I0(\n_0_word_aligned_data_r_reg[29] ),
        .I1(\n_0_word_aligned_data_r_reg[30] ),
        .I2(\n_0_word_aligned_data_r_reg[28] ),
        .I3(\n_0_word_aligned_data_r_reg[31] ),
        .O(\n_0_rx_v_d_r[7]_i_1 ));
FDRE \rx_v_d_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[0]_i_1 ),
        .Q(rx_v_d_r[0]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_v_d_r0),
        .Q(rx_v_d_r[2]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[3]_i_1 ),
        .Q(rx_v_d_r[3]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[4]_i_1 ),
        .Q(rx_v_d_r[4]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[5]_i_1 ),
        .Q(rx_v_d_r[5]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[6]_i_1 ),
        .Q(rx_v_d_r[6]),
        .R(1'b0));
FDRE \rx_v_d_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_rx_v_d_r[7]_i_1 ),
        .Q(rx_v_d_r[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[0]_i_1 
       (.I0(previous_cycle_control_r[1]),
        .I1(O19),
        .I2(O1),
        .I3(O2),
        .I4(RXCHARISK[0]),
        .I5(previous_cycle_control_r[2]),
        .O(\n_0_word_aligned_control_bits_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[1]_i_1 
       (.I0(O19),
        .I1(RXCHARISK[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXCHARISK[1]),
        .I5(previous_cycle_control_r[1]),
        .O(\n_0_word_aligned_control_bits_r[1]_i_1 ));
FDRE \word_aligned_control_bits_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_control_bits_r[0]_i_1 ),
        .Q(word_aligned_control_bits_r[0]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_control_bits_r[1]_i_1 ),
        .Q(word_aligned_control_bits_r[1]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I2),
        .Q(word_aligned_control_bits_r[2]),
        .R(1'b0));
FDRE \word_aligned_control_bits_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I1),
        .Q(word_aligned_control_bits_r[3]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[0]_i_1 
       (.I0(p_2_in[7]),
        .I1(O18[7]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[7]),
        .I5(\n_0_previous_cycle_data_r_reg[23] ),
        .O(\n_0_word_aligned_data_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[10]_i_1 
       (.I0(O18[5]),
        .I1(RXDATA[5]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[13]),
        .I5(p_2_in[5]),
        .O(\n_0_word_aligned_data_r[10]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[11]_i_1 
       (.I0(O18[4]),
        .I1(RXDATA[4]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[12]),
        .I5(p_2_in[4]),
        .O(\n_0_word_aligned_data_r[11]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[12]_i_1 
       (.I0(O18[3]),
        .I1(RXDATA[3]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[11]),
        .I5(p_2_in[3]),
        .O(\n_0_word_aligned_data_r[12]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[13]_i_1 
       (.I0(O18[2]),
        .I1(RXDATA[2]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[10]),
        .I5(p_2_in[2]),
        .O(\n_0_word_aligned_data_r[13]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[14]_i_1 
       (.I0(O18[1]),
        .I1(RXDATA[1]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[9]),
        .I5(p_2_in[1]),
        .O(\n_0_word_aligned_data_r[14]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[15]_i_1 
       (.I0(O18[0]),
        .I1(RXDATA[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[8]),
        .I5(p_2_in[0]),
        .O(\n_0_word_aligned_data_r[15]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[1]_i_1 
       (.I0(p_2_in[6]),
        .I1(O18[6]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[6]),
        .I5(\n_0_previous_cycle_data_r_reg[22] ),
        .O(\n_0_word_aligned_data_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[2]_i_1 
       (.I0(p_2_in[5]),
        .I1(O18[5]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[5]),
        .I5(\n_0_previous_cycle_data_r_reg[21] ),
        .O(\n_0_word_aligned_data_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[3]_i_1 
       (.I0(p_2_in[4]),
        .I1(O18[4]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[4]),
        .I5(\n_0_previous_cycle_data_r_reg[20] ),
        .O(\n_0_word_aligned_data_r[3]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[4]_i_1 
       (.I0(p_2_in[3]),
        .I1(O18[3]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[3]),
        .I5(\n_0_previous_cycle_data_r_reg[19] ),
        .O(\n_0_word_aligned_data_r[4]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[5]_i_1 
       (.I0(p_2_in[2]),
        .I1(O18[2]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[2]),
        .I5(\n_0_previous_cycle_data_r_reg[18] ),
        .O(\n_0_word_aligned_data_r[5]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[6]_i_1 
       (.I0(p_2_in[1]),
        .I1(O18[1]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[1]),
        .I5(\n_0_previous_cycle_data_r_reg[17] ),
        .O(\n_0_word_aligned_data_r[6]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[7]_i_1 
       (.I0(p_2_in[0]),
        .I1(O18[0]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[0]),
        .I5(\n_0_previous_cycle_data_r_reg[16] ),
        .O(\n_0_word_aligned_data_r[7]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[8]_i_1 
       (.I0(O18[7]),
        .I1(RXDATA[7]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[15]),
        .I5(p_2_in[7]),
        .O(\n_0_word_aligned_data_r[8]_i_1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[9]_i_1 
       (.I0(O18[6]),
        .I1(RXDATA[6]),
        .I2(O1),
        .I3(O2),
        .I4(RXDATA[14]),
        .I5(p_2_in[6]),
        .O(\n_0_word_aligned_data_r[9]_i_1 ));
FDRE \word_aligned_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[0]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[0] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[10]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[10] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[11]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[11] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[12]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[12] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[13]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[13] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[14]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[14] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[15]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[15] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[7]),
        .Q(\n_0_word_aligned_data_r_reg[16] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[6]),
        .Q(\n_0_word_aligned_data_r_reg[17] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[5]),
        .Q(\n_0_word_aligned_data_r_reg[18] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[4]),
        .Q(\n_0_word_aligned_data_r_reg[19] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[1]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[1] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[3]),
        .Q(\n_0_word_aligned_data_r_reg[20] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[2]),
        .Q(\n_0_word_aligned_data_r_reg[21] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[1]),
        .Q(\n_0_word_aligned_data_r_reg[22] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[0]),
        .Q(\n_0_word_aligned_data_r_reg[23] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[7]),
        .Q(\n_0_word_aligned_data_r_reg[24] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[6]),
        .Q(\n_0_word_aligned_data_r_reg[25] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[5]),
        .Q(\n_0_word_aligned_data_r_reg[26] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[4]),
        .Q(\n_0_word_aligned_data_r_reg[27] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[3]),
        .Q(\n_0_word_aligned_data_r_reg[28] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[2]),
        .Q(\n_0_word_aligned_data_r_reg[29] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[2]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[2] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[1]),
        .Q(\n_0_word_aligned_data_r_reg[30] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[0]),
        .Q(\n_0_word_aligned_data_r_reg[31] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[3]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[3] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[4]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[4] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[5]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[5] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[6]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[6] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[7]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[7] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[8]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[8] ),
        .R(1'b0));
FDRE \word_aligned_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_word_aligned_data_r[9]_i_1 ),
        .Q(\n_0_word_aligned_data_r_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_SYM_GEN_4BYTE" *) 
module aurora_8b10baurora_8b10b_SYM_GEN_4BYTE
   (gen_spa_r,
    TXCHARISK,
    TXDATA,
    O7,
    gen_spa_i,
    user_clk,
    GEN_SP,
    gen_a_i,
    gen_cc_r,
    I7,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    s_axi_tx_tdata);
  output gen_spa_r;
  output [2:0]TXCHARISK;
  output [31:0]TXDATA;
  output [8:0]O7;
  input gen_spa_i;
  input user_clk;
  input GEN_SP;
  input [0:0]gen_a_i;
  input gen_cc_r;
  input I7;
  input [2:0]I12;
  input [3:0]I13;
  input [3:0]I14;
  input [2:0]I15;
  input [1:0]I16;
  input [1:0]I17;
  input [1:0]I18;
  input [31:0]s_axi_tx_tdata;

  wire GEN_SP;
  wire [2:0]I12;
  wire [3:0]I13;
  wire [3:0]I14;
  wire [2:0]I15;
  wire [1:0]I16;
  wire [1:0]I17;
  wire [1:0]I18;
  wire I7;
  wire [8:0]O7;
  wire [2:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire [0:0]gen_a_i;
  wire gen_a_r;
  wire gen_cc_r;
  wire gen_sp_r;
  wire gen_spa_i;
  wire gen_spa_r;
  wire \n_0_TX_CHAR_IS_K[0]_i_1__2 ;
  wire \n_0_TX_CHAR_IS_K[1]_i_1__2 ;
  wire \n_0_TX_CHAR_IS_K[2]_i_1__2 ;
  wire \n_0_TX_DATA[10]_i_1__2 ;
  wire \n_0_TX_DATA[12]_i_1__2 ;
  wire \n_0_TX_DATA[13]_i_1__2 ;
  wire \n_0_TX_DATA[14]_i_1__2 ;
  wire \n_0_TX_DATA[14]_i_2__2 ;
  wire \n_0_TX_DATA[15]_i_1__2 ;
  wire \n_0_TX_DATA[15]_i_2__2 ;
  wire \n_0_TX_DATA[15]_i_3__2 ;
  wire \n_0_TX_DATA[17]_i_1__2 ;
  wire \n_0_TX_DATA[18]_i_1__2 ;
  wire \n_0_TX_DATA[1]_i_1__2 ;
  wire \n_0_TX_DATA[20]_i_1__2 ;
  wire \n_0_TX_DATA[21]_i_1__2 ;
  wire \n_0_TX_DATA[22]_i_1__2 ;
  wire \n_0_TX_DATA[22]_i_2__2 ;
  wire \n_0_TX_DATA[23]_i_1__2 ;
  wire \n_0_TX_DATA[23]_i_2__2 ;
  wire \n_0_TX_DATA[23]_i_3__2 ;
  wire \n_0_TX_DATA[26]_i_1__2 ;
  wire \n_0_TX_DATA[28]_i_1__2 ;
  wire \n_0_TX_DATA[29]_i_1__2 ;
  wire \n_0_TX_DATA[2]_i_1__2 ;
  wire \n_0_TX_DATA[30]_i_1__2 ;
  wire \n_0_TX_DATA[30]_i_2__2 ;
  wire \n_0_TX_DATA[31]_i_1__2 ;
  wire \n_0_TX_DATA[31]_i_2__2 ;
  wire \n_0_TX_DATA[31]_i_3__2 ;
  wire \n_0_TX_DATA[31]_i_4__2 ;
  wire \n_0_TX_DATA[4]_i_1__2 ;
  wire \n_0_TX_DATA[5]_i_1__2 ;
  wire \n_0_TX_DATA[6]_i_1__2 ;
  wire \n_0_TX_DATA[6]_i_2__2 ;
  wire \n_0_TX_DATA[7]_i_1__2 ;
  wire \n_0_TX_DATA[7]_i_2__2 ;
  wire \n_0_TX_DATA[7]_i_3__2 ;
  wire \n_0_TX_DATA[9]_i_1__2 ;
  wire \n_0_gen_k_r_reg[3] ;
  wire \n_0_gen_r_r_reg[3] ;
  wire p_0_in;
  wire p_0_in11_in;
  wire p_0_in17_in;
  wire p_0_in20_in;
  wire p_0_in6_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_1_in5_in;
  wire [31:0]s_axi_tx_tdata;
  wire [0:30]tx_pe_data_r;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[0]_i_1__2 
       (.I0(gen_spa_r),
        .I1(I7),
        .I2(gen_sp_r),
        .I3(p_1_in),
        .O(\n_0_TX_CHAR_IS_K[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[1]_i_1__2 
       (.I0(gen_spa_r),
        .I1(I7),
        .I2(gen_sp_r),
        .I3(p_1_in1_in),
        .O(\n_0_TX_CHAR_IS_K[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[2]_i_1__2 
       (.I0(gen_spa_r),
        .I1(I7),
        .I2(gen_sp_r),
        .I3(p_1_in5_in),
        .O(\n_0_TX_CHAR_IS_K[2]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[0]_i_1__2 ),
        .Q(TXCHARISK[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[1]_i_1__2 ),
        .Q(TXCHARISK[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[2]_i_1__2 ),
        .Q(TXCHARISK[0]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[10]_i_1__2 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[14]_i_2__2 ),
        .I4(I7),
        .I5(tx_pe_data_r[21]),
        .O(\n_0_TX_DATA[10]_i_1__2 ));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[12]_i_1__2 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[19]),
        .I2(gen_sp_r),
        .I3(I7),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[14]_i_2__2 ),
        .O(\n_0_TX_DATA[12]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[13]_i_1__2 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[15]_i_3__2 ),
        .I4(I7),
        .I5(tx_pe_data_r[18]),
        .O(\n_0_TX_DATA[13]_i_1__2 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[14]_i_1__2 
       (.I0(gen_sp_r),
        .I1(gen_cc_r),
        .I2(tx_pe_data_r[17]),
        .I3(I7),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[14]_i_2__2 ),
        .O(\n_0_TX_DATA[14]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[14]_i_2__2 
       (.I0(p_1_in1_in),
        .I1(p_0_in),
        .I2(p_0_in6_in),
        .O(\n_0_TX_DATA[14]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[15]_i_1__2 
       (.I0(p_1_in1_in),
        .I1(p_0_in6_in),
        .I2(p_0_in),
        .I3(gen_cc_r),
        .I4(\n_0_TX_DATA[31]_i_3__2 ),
        .O(\n_0_TX_DATA[15]_i_1__2 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[15]_i_2__2 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[16]),
        .I2(gen_sp_r),
        .I3(I7),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[15]_i_3__2 ),
        .O(\n_0_TX_DATA[15]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[15]_i_3__2 
       (.I0(p_0_in),
        .I1(p_1_in1_in),
        .I2(p_0_in6_in),
        .O(\n_0_TX_DATA[15]_i_3__2 ));
LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[17]_i_1__2 
       (.I0(tx_pe_data_r[14]),
        .I1(gen_cc_r),
        .I2(I7),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[17]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[18]_i_1__2 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[22]_i_2__2 ),
        .I4(I7),
        .I5(tx_pe_data_r[13]),
        .O(\n_0_TX_DATA[18]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[1]_i_1__2 
       (.I0(tx_pe_data_r[30]),
        .I1(gen_cc_r),
        .I2(I7),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[20]_i_1__2 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[11]),
        .I2(gen_sp_r),
        .I3(I7),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[22]_i_2__2 ),
        .O(\n_0_TX_DATA[20]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[21]_i_1__2 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[23]_i_3__2 ),
        .I4(I7),
        .I5(tx_pe_data_r[10]),
        .O(\n_0_TX_DATA[21]_i_1__2 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[22]_i_1__2 
       (.I0(gen_sp_r),
        .I1(gen_cc_r),
        .I2(tx_pe_data_r[9]),
        .I3(I7),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[22]_i_2__2 ),
        .O(\n_0_TX_DATA[22]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[22]_i_2__2 
       (.I0(p_1_in5_in),
        .I1(p_0_in8_in),
        .I2(p_0_in11_in),
        .O(\n_0_TX_DATA[22]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[23]_i_1__2 
       (.I0(p_1_in5_in),
        .I1(p_0_in11_in),
        .I2(p_0_in8_in),
        .I3(gen_cc_r),
        .I4(\n_0_TX_DATA[31]_i_3__2 ),
        .O(\n_0_TX_DATA[23]_i_1__2 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[23]_i_2__2 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[8]),
        .I2(gen_sp_r),
        .I3(I7),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[23]_i_3__2 ),
        .O(\n_0_TX_DATA[23]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[23]_i_3__2 
       (.I0(p_0_in8_in),
        .I1(p_1_in5_in),
        .I2(p_0_in11_in),
        .O(\n_0_TX_DATA[23]_i_3__2 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFC)) 
     \TX_DATA[26]_i_1__2 
       (.I0(tx_pe_data_r[5]),
        .I1(\n_0_TX_DATA[31]_i_4__2 ),
        .I2(p_0_in17_in),
        .I3(gen_a_r),
        .I4(p_0_in20_in),
        .I5(I7),
        .O(\n_0_TX_DATA[26]_i_1__2 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFC)) 
     \TX_DATA[28]_i_1__2 
       (.I0(tx_pe_data_r[3]),
        .I1(\n_0_TX_DATA[31]_i_4__2 ),
        .I2(p_0_in17_in),
        .I3(gen_a_r),
        .I4(p_0_in20_in),
        .I5(I7),
        .O(\n_0_TX_DATA[28]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFF0FFEEFFF0FFFF)) 
     \TX_DATA[29]_i_1__2 
       (.I0(p_0_in20_in),
        .I1(gen_a_r),
        .I2(tx_pe_data_r[2]),
        .I3(\n_0_TX_DATA[31]_i_4__2 ),
        .I4(I7),
        .I5(p_0_in17_in),
        .O(\n_0_TX_DATA[29]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[2]_i_1__2 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[6]_i_2__2 ),
        .I4(I7),
        .I5(tx_pe_data_r[29]),
        .O(\n_0_TX_DATA[2]_i_1__2 ));
LUT4 #(
    .INIT(16'hEFEC)) 
     \TX_DATA[30]_i_1__2 
       (.I0(tx_pe_data_r[1]),
        .I1(\n_0_TX_DATA[30]_i_2__2 ),
        .I2(I7),
        .I3(gen_cc_r),
        .O(\n_0_TX_DATA[30]_i_1__2 ));
LUT6 #(
    .INIT(64'h0002000200020003)) 
     \TX_DATA[30]_i_2__2 
       (.I0(gen_a_r),
        .I1(gen_sp_r),
        .I2(I7),
        .I3(gen_spa_r),
        .I4(p_0_in20_in),
        .I5(p_0_in17_in),
        .O(\n_0_TX_DATA[30]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[31]_i_1__2 
       (.I0(gen_cc_r),
        .I1(\n_0_TX_DATA[31]_i_3__2 ),
        .I2(p_0_in17_in),
        .I3(gen_a_r),
        .I4(p_0_in20_in),
        .O(\n_0_TX_DATA[31]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFBBABAAAABBAB)) 
     \TX_DATA[31]_i_2__2 
       (.I0(\n_0_TX_DATA[31]_i_4__2 ),
        .I1(gen_a_r),
        .I2(p_0_in17_in),
        .I3(p_0_in20_in),
        .I4(I7),
        .I5(tx_pe_data_r[0]),
        .O(\n_0_TX_DATA[31]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \TX_DATA[31]_i_3__2 
       (.I0(gen_sp_r),
        .I1(I7),
        .I2(gen_spa_r),
        .O(\n_0_TX_DATA[31]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT4 #(
    .INIT(16'h0F0E)) 
     \TX_DATA[31]_i_4__2 
       (.I0(gen_spa_r),
        .I1(gen_cc_r),
        .I2(I7),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[31]_i_4__2 ));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[4]_i_1__2 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[27]),
        .I2(gen_sp_r),
        .I3(I7),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[6]_i_2__2 ),
        .O(\n_0_TX_DATA[4]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[5]_i_1__2 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[7]_i_3__2 ),
        .I4(I7),
        .I5(tx_pe_data_r[26]),
        .O(\n_0_TX_DATA[5]_i_1__2 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[6]_i_1__2 
       (.I0(gen_sp_r),
        .I1(gen_cc_r),
        .I2(tx_pe_data_r[25]),
        .I3(I7),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[6]_i_2__2 ),
        .O(\n_0_TX_DATA[6]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[6]_i_2__2 
       (.I0(p_1_in),
        .I1(\n_0_gen_r_r_reg[3] ),
        .I2(\n_0_gen_k_r_reg[3] ),
        .O(\n_0_TX_DATA[6]_i_2__2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[7]_i_1__2 
       (.I0(p_1_in),
        .I1(\n_0_gen_k_r_reg[3] ),
        .I2(\n_0_gen_r_r_reg[3] ),
        .I3(gen_cc_r),
        .I4(\n_0_TX_DATA[31]_i_3__2 ),
        .O(\n_0_TX_DATA[7]_i_1__2 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[7]_i_2__2 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[24]),
        .I2(gen_sp_r),
        .I3(I7),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[7]_i_3__2 ),
        .O(\n_0_TX_DATA[7]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[7]_i_3__2 
       (.I0(\n_0_gen_r_r_reg[3] ),
        .I1(p_1_in),
        .I2(\n_0_gen_k_r_reg[3] ),
        .O(\n_0_TX_DATA[7]_i_3__2 ));
LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[9]_i_1__2 
       (.I0(tx_pe_data_r[22]),
        .I1(gen_cc_r),
        .I2(I7),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[9]_i_1__2 ));
FDRE \TX_DATA_reg[0] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__2 ),
        .D(I18[0]),
        .Q(TXDATA[24]),
        .R(1'b0));
FDRE \TX_DATA_reg[10] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__2 ),
        .D(\n_0_TX_DATA[10]_i_1__2 ),
        .Q(TXDATA[18]),
        .R(1'b0));
FDRE \TX_DATA_reg[11] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__2 ),
        .D(I17[1]),
        .Q(TXDATA[19]),
        .R(1'b0));
FDRE \TX_DATA_reg[12] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__2 ),
        .D(\n_0_TX_DATA[12]_i_1__2 ),
        .Q(TXDATA[20]),
        .R(1'b0));
FDRE \TX_DATA_reg[13] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__2 ),
        .D(\n_0_TX_DATA[13]_i_1__2 ),
        .Q(TXDATA[21]),
        .R(1'b0));
FDRE \TX_DATA_reg[14] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__2 ),
        .D(\n_0_TX_DATA[14]_i_1__2 ),
        .Q(TXDATA[22]),
        .R(1'b0));
FDRE \TX_DATA_reg[15] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__2 ),
        .D(\n_0_TX_DATA[15]_i_2__2 ),
        .Q(TXDATA[23]),
        .R(1'b0));
FDRE \TX_DATA_reg[16] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__2 ),
        .D(I16[0]),
        .Q(TXDATA[8]),
        .R(1'b0));
FDRE \TX_DATA_reg[17] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__2 ),
        .D(\n_0_TX_DATA[17]_i_1__2 ),
        .Q(TXDATA[9]),
        .R(1'b0));
FDRE \TX_DATA_reg[18] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__2 ),
        .D(\n_0_TX_DATA[18]_i_1__2 ),
        .Q(TXDATA[10]),
        .R(1'b0));
FDRE \TX_DATA_reg[19] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__2 ),
        .D(I16[1]),
        .Q(TXDATA[11]),
        .R(1'b0));
FDRE \TX_DATA_reg[1] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__2 ),
        .D(\n_0_TX_DATA[1]_i_1__2 ),
        .Q(TXDATA[25]),
        .R(1'b0));
FDRE \TX_DATA_reg[20] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__2 ),
        .D(\n_0_TX_DATA[20]_i_1__2 ),
        .Q(TXDATA[12]),
        .R(1'b0));
FDRE \TX_DATA_reg[21] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__2 ),
        .D(\n_0_TX_DATA[21]_i_1__2 ),
        .Q(TXDATA[13]),
        .R(1'b0));
FDRE \TX_DATA_reg[22] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__2 ),
        .D(\n_0_TX_DATA[22]_i_1__2 ),
        .Q(TXDATA[14]),
        .R(1'b0));
FDRE \TX_DATA_reg[23] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__2 ),
        .D(\n_0_TX_DATA[23]_i_2__2 ),
        .Q(TXDATA[15]),
        .R(1'b0));
FDRE \TX_DATA_reg[24] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__2 ),
        .D(I15[0]),
        .Q(TXDATA[0]),
        .R(1'b0));
FDRE \TX_DATA_reg[25] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__2 ),
        .D(I15[1]),
        .Q(TXDATA[1]),
        .R(1'b0));
FDRE \TX_DATA_reg[26] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__2 ),
        .D(\n_0_TX_DATA[26]_i_1__2 ),
        .Q(TXDATA[2]),
        .R(1'b0));
FDRE \TX_DATA_reg[27] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__2 ),
        .D(I15[2]),
        .Q(TXDATA[3]),
        .R(1'b0));
FDRE \TX_DATA_reg[28] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__2 ),
        .D(\n_0_TX_DATA[28]_i_1__2 ),
        .Q(TXDATA[4]),
        .R(1'b0));
FDRE \TX_DATA_reg[29] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__2 ),
        .D(\n_0_TX_DATA[29]_i_1__2 ),
        .Q(TXDATA[5]),
        .R(1'b0));
FDRE \TX_DATA_reg[2] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__2 ),
        .D(\n_0_TX_DATA[2]_i_1__2 ),
        .Q(TXDATA[26]),
        .R(1'b0));
FDRE \TX_DATA_reg[30] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__2 ),
        .D(\n_0_TX_DATA[30]_i_1__2 ),
        .Q(TXDATA[6]),
        .R(1'b0));
FDRE \TX_DATA_reg[31] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__2 ),
        .D(\n_0_TX_DATA[31]_i_2__2 ),
        .Q(TXDATA[7]),
        .R(1'b0));
FDRE \TX_DATA_reg[3] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__2 ),
        .D(I18[1]),
        .Q(TXDATA[27]),
        .R(1'b0));
FDRE \TX_DATA_reg[4] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__2 ),
        .D(\n_0_TX_DATA[4]_i_1__2 ),
        .Q(TXDATA[28]),
        .R(1'b0));
FDRE \TX_DATA_reg[5] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__2 ),
        .D(\n_0_TX_DATA[5]_i_1__2 ),
        .Q(TXDATA[29]),
        .R(1'b0));
FDRE \TX_DATA_reg[6] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__2 ),
        .D(\n_0_TX_DATA[6]_i_1__2 ),
        .Q(TXDATA[30]),
        .R(1'b0));
FDRE \TX_DATA_reg[7] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__2 ),
        .D(\n_0_TX_DATA[7]_i_2__2 ),
        .Q(TXDATA[31]),
        .R(1'b0));
FDRE \TX_DATA_reg[8] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__2 ),
        .D(I17[0]),
        .Q(TXDATA[16]),
        .R(1'b0));
FDRE \TX_DATA_reg[9] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__2 ),
        .D(\n_0_TX_DATA[9]_i_1__2 ),
        .Q(TXDATA[17]),
        .R(1'b0));
FDRE gen_a_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_a_i),
        .Q(gen_a_r),
        .R(1'b0));
FDRE \gen_k_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[3]),
        .Q(p_0_in20_in),
        .R(1'b0));
FDRE \gen_k_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[2]),
        .Q(p_0_in11_in),
        .R(1'b0));
FDRE \gen_k_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[1]),
        .Q(p_0_in6_in),
        .R(1'b0));
FDRE \gen_k_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[0]),
        .Q(\n_0_gen_k_r_reg[3] ),
        .R(1'b0));
FDRE \gen_r_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I13[3]),
        .Q(p_0_in17_in),
        .R(1'b0));
FDRE \gen_r_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I13[2]),
        .Q(p_0_in8_in),
        .R(1'b0));
FDRE \gen_r_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I13[1]),
        .Q(p_0_in),
        .R(1'b0));
FDRE \gen_r_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I13[0]),
        .Q(\n_0_gen_r_r_reg[3] ),
        .R(1'b0));
FDRE gen_sp_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_SP),
        .Q(gen_sp_r),
        .R(1'b0));
FDRE gen_spa_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_spa_i),
        .Q(gen_spa_r),
        .R(1'b0));
FDRE \gen_v_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I12[2]),
        .Q(p_1_in5_in),
        .R(1'b0));
FDRE \gen_v_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I12[1]),
        .Q(p_1_in1_in),
        .R(1'b0));
FDRE \gen_v_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I12[0]),
        .Q(p_1_in),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[31]),
        .Q(tx_pe_data_r[0]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[21]),
        .Q(tx_pe_data_r[10]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[20]),
        .Q(tx_pe_data_r[11]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[19]),
        .Q(O7[5]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[18]),
        .Q(tx_pe_data_r[13]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[17]),
        .Q(tx_pe_data_r[14]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[16]),
        .Q(O7[4]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[15]),
        .Q(tx_pe_data_r[16]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[14]),
        .Q(tx_pe_data_r[17]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[13]),
        .Q(tx_pe_data_r[18]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[12]),
        .Q(tx_pe_data_r[19]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[30]),
        .Q(tx_pe_data_r[1]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[11]),
        .Q(O7[3]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[10]),
        .Q(tx_pe_data_r[21]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[9]),
        .Q(tx_pe_data_r[22]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[8]),
        .Q(O7[2]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[7]),
        .Q(tx_pe_data_r[24]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[6]),
        .Q(tx_pe_data_r[25]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[5]),
        .Q(tx_pe_data_r[26]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[4]),
        .Q(tx_pe_data_r[27]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[3]),
        .Q(O7[1]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[2]),
        .Q(tx_pe_data_r[29]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[29]),
        .Q(tx_pe_data_r[2]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[1]),
        .Q(tx_pe_data_r[30]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[0]),
        .Q(O7[0]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[28]),
        .Q(tx_pe_data_r[3]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[27]),
        .Q(O7[8]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[26]),
        .Q(tx_pe_data_r[5]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[25]),
        .Q(O7[7]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[24]),
        .Q(O7[6]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[23]),
        .Q(tx_pe_data_r[8]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[22]),
        .Q(tx_pe_data_r[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_SYM_GEN_4BYTE" *) 
module aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_45
   (gen_spa_r,
    TXCHARISK,
    TXDATA,
    Q,
    gen_spa_i,
    user_clk,
    GEN_SP,
    gen_a_i,
    gen_cc_r,
    I8,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    s_axi_tx_tdata);
  output gen_spa_r;
  output [2:0]TXCHARISK;
  output [31:0]TXDATA;
  output [8:0]Q;
  input gen_spa_i;
  input user_clk;
  input GEN_SP;
  input [0:0]gen_a_i;
  input gen_cc_r;
  input I8;
  input [2:0]I13;
  input [3:0]I14;
  input [3:0]I15;
  input [2:0]I16;
  input [1:0]I17;
  input [1:0]I18;
  input [1:0]I19;
  input [31:0]s_axi_tx_tdata;

  wire GEN_SP;
  wire [2:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [2:0]I16;
  wire [1:0]I17;
  wire [1:0]I18;
  wire [1:0]I19;
  wire I8;
  wire [8:0]Q;
  wire [2:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire [0:0]gen_a_i;
  wire gen_a_r;
  wire gen_cc_r;
  wire gen_sp_r;
  wire gen_spa_i;
  wire gen_spa_r;
  wire \n_0_TX_CHAR_IS_K[0]_i_1__1 ;
  wire \n_0_TX_CHAR_IS_K[1]_i_1__1 ;
  wire \n_0_TX_CHAR_IS_K[2]_i_1__1 ;
  wire \n_0_TX_DATA[10]_i_1__1 ;
  wire \n_0_TX_DATA[12]_i_1__1 ;
  wire \n_0_TX_DATA[13]_i_1__1 ;
  wire \n_0_TX_DATA[14]_i_1__1 ;
  wire \n_0_TX_DATA[14]_i_2__1 ;
  wire \n_0_TX_DATA[15]_i_1__1 ;
  wire \n_0_TX_DATA[15]_i_2__1 ;
  wire \n_0_TX_DATA[15]_i_3__1 ;
  wire \n_0_TX_DATA[17]_i_1__1 ;
  wire \n_0_TX_DATA[18]_i_1__1 ;
  wire \n_0_TX_DATA[1]_i_1__1 ;
  wire \n_0_TX_DATA[20]_i_1__1 ;
  wire \n_0_TX_DATA[21]_i_1__1 ;
  wire \n_0_TX_DATA[22]_i_1__1 ;
  wire \n_0_TX_DATA[22]_i_2__1 ;
  wire \n_0_TX_DATA[23]_i_1__1 ;
  wire \n_0_TX_DATA[23]_i_2__1 ;
  wire \n_0_TX_DATA[23]_i_3__1 ;
  wire \n_0_TX_DATA[26]_i_1__1 ;
  wire \n_0_TX_DATA[28]_i_1__1 ;
  wire \n_0_TX_DATA[29]_i_1__1 ;
  wire \n_0_TX_DATA[2]_i_1__1 ;
  wire \n_0_TX_DATA[30]_i_1__1 ;
  wire \n_0_TX_DATA[30]_i_2__1 ;
  wire \n_0_TX_DATA[31]_i_1__1 ;
  wire \n_0_TX_DATA[31]_i_2__1 ;
  wire \n_0_TX_DATA[31]_i_3__1 ;
  wire \n_0_TX_DATA[31]_i_4__1 ;
  wire \n_0_TX_DATA[4]_i_1__1 ;
  wire \n_0_TX_DATA[5]_i_1__1 ;
  wire \n_0_TX_DATA[6]_i_1__1 ;
  wire \n_0_TX_DATA[6]_i_2__1 ;
  wire \n_0_TX_DATA[7]_i_1__1 ;
  wire \n_0_TX_DATA[7]_i_2__1 ;
  wire \n_0_TX_DATA[7]_i_3__1 ;
  wire \n_0_TX_DATA[9]_i_1__1 ;
  wire \n_0_gen_k_r_reg[3] ;
  wire \n_0_gen_r_r_reg[3] ;
  wire p_0_in;
  wire p_0_in11_in;
  wire p_0_in17_in;
  wire p_0_in20_in;
  wire p_0_in6_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_1_in5_in;
  wire [31:0]s_axi_tx_tdata;
  wire [0:30]tx_pe_data_r;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[0]_i_1__1 
       (.I0(gen_spa_r),
        .I1(I8),
        .I2(gen_sp_r),
        .I3(p_1_in),
        .O(\n_0_TX_CHAR_IS_K[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[1]_i_1__1 
       (.I0(gen_spa_r),
        .I1(I8),
        .I2(gen_sp_r),
        .I3(p_1_in1_in),
        .O(\n_0_TX_CHAR_IS_K[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[2]_i_1__1 
       (.I0(gen_spa_r),
        .I1(I8),
        .I2(gen_sp_r),
        .I3(p_1_in5_in),
        .O(\n_0_TX_CHAR_IS_K[2]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[0]_i_1__1 ),
        .Q(TXCHARISK[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[1]_i_1__1 ),
        .Q(TXCHARISK[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[2]_i_1__1 ),
        .Q(TXCHARISK[0]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[10]_i_1__1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[14]_i_2__1 ),
        .I4(I8),
        .I5(tx_pe_data_r[21]),
        .O(\n_0_TX_DATA[10]_i_1__1 ));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[12]_i_1__1 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[19]),
        .I2(gen_sp_r),
        .I3(I8),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[14]_i_2__1 ),
        .O(\n_0_TX_DATA[12]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[13]_i_1__1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[15]_i_3__1 ),
        .I4(I8),
        .I5(tx_pe_data_r[18]),
        .O(\n_0_TX_DATA[13]_i_1__1 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[14]_i_1__1 
       (.I0(gen_sp_r),
        .I1(gen_cc_r),
        .I2(tx_pe_data_r[17]),
        .I3(I8),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[14]_i_2__1 ),
        .O(\n_0_TX_DATA[14]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[14]_i_2__1 
       (.I0(p_1_in1_in),
        .I1(p_0_in),
        .I2(p_0_in6_in),
        .O(\n_0_TX_DATA[14]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[15]_i_1__1 
       (.I0(p_1_in1_in),
        .I1(p_0_in6_in),
        .I2(p_0_in),
        .I3(gen_cc_r),
        .I4(\n_0_TX_DATA[31]_i_3__1 ),
        .O(\n_0_TX_DATA[15]_i_1__1 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[15]_i_2__1 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[16]),
        .I2(gen_sp_r),
        .I3(I8),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[15]_i_3__1 ),
        .O(\n_0_TX_DATA[15]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[15]_i_3__1 
       (.I0(p_0_in),
        .I1(p_1_in1_in),
        .I2(p_0_in6_in),
        .O(\n_0_TX_DATA[15]_i_3__1 ));
LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[17]_i_1__1 
       (.I0(tx_pe_data_r[14]),
        .I1(gen_cc_r),
        .I2(I8),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[17]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[18]_i_1__1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[22]_i_2__1 ),
        .I4(I8),
        .I5(tx_pe_data_r[13]),
        .O(\n_0_TX_DATA[18]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[1]_i_1__1 
       (.I0(tx_pe_data_r[30]),
        .I1(gen_cc_r),
        .I2(I8),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[20]_i_1__1 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[11]),
        .I2(gen_sp_r),
        .I3(I8),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[22]_i_2__1 ),
        .O(\n_0_TX_DATA[20]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[21]_i_1__1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[23]_i_3__1 ),
        .I4(I8),
        .I5(tx_pe_data_r[10]),
        .O(\n_0_TX_DATA[21]_i_1__1 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[22]_i_1__1 
       (.I0(gen_sp_r),
        .I1(gen_cc_r),
        .I2(tx_pe_data_r[9]),
        .I3(I8),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[22]_i_2__1 ),
        .O(\n_0_TX_DATA[22]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[22]_i_2__1 
       (.I0(p_1_in5_in),
        .I1(p_0_in8_in),
        .I2(p_0_in11_in),
        .O(\n_0_TX_DATA[22]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[23]_i_1__1 
       (.I0(p_1_in5_in),
        .I1(p_0_in11_in),
        .I2(p_0_in8_in),
        .I3(gen_cc_r),
        .I4(\n_0_TX_DATA[31]_i_3__1 ),
        .O(\n_0_TX_DATA[23]_i_1__1 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[23]_i_2__1 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[8]),
        .I2(gen_sp_r),
        .I3(I8),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[23]_i_3__1 ),
        .O(\n_0_TX_DATA[23]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[23]_i_3__1 
       (.I0(p_0_in8_in),
        .I1(p_1_in5_in),
        .I2(p_0_in11_in),
        .O(\n_0_TX_DATA[23]_i_3__1 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFC)) 
     \TX_DATA[26]_i_1__1 
       (.I0(tx_pe_data_r[5]),
        .I1(\n_0_TX_DATA[31]_i_4__1 ),
        .I2(p_0_in17_in),
        .I3(gen_a_r),
        .I4(p_0_in20_in),
        .I5(I8),
        .O(\n_0_TX_DATA[26]_i_1__1 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFC)) 
     \TX_DATA[28]_i_1__1 
       (.I0(tx_pe_data_r[3]),
        .I1(\n_0_TX_DATA[31]_i_4__1 ),
        .I2(p_0_in17_in),
        .I3(gen_a_r),
        .I4(p_0_in20_in),
        .I5(I8),
        .O(\n_0_TX_DATA[28]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFF0FFEEFFF0FFFF)) 
     \TX_DATA[29]_i_1__1 
       (.I0(p_0_in20_in),
        .I1(gen_a_r),
        .I2(tx_pe_data_r[2]),
        .I3(\n_0_TX_DATA[31]_i_4__1 ),
        .I4(I8),
        .I5(p_0_in17_in),
        .O(\n_0_TX_DATA[29]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[2]_i_1__1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[6]_i_2__1 ),
        .I4(I8),
        .I5(tx_pe_data_r[29]),
        .O(\n_0_TX_DATA[2]_i_1__1 ));
LUT4 #(
    .INIT(16'hEFEC)) 
     \TX_DATA[30]_i_1__1 
       (.I0(tx_pe_data_r[1]),
        .I1(\n_0_TX_DATA[30]_i_2__1 ),
        .I2(I8),
        .I3(gen_cc_r),
        .O(\n_0_TX_DATA[30]_i_1__1 ));
LUT6 #(
    .INIT(64'h0002000200020003)) 
     \TX_DATA[30]_i_2__1 
       (.I0(gen_a_r),
        .I1(gen_sp_r),
        .I2(I8),
        .I3(gen_spa_r),
        .I4(p_0_in20_in),
        .I5(p_0_in17_in),
        .O(\n_0_TX_DATA[30]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[31]_i_1__1 
       (.I0(gen_cc_r),
        .I1(\n_0_TX_DATA[31]_i_3__1 ),
        .I2(p_0_in17_in),
        .I3(gen_a_r),
        .I4(p_0_in20_in),
        .O(\n_0_TX_DATA[31]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFBBABAAAABBAB)) 
     \TX_DATA[31]_i_2__1 
       (.I0(\n_0_TX_DATA[31]_i_4__1 ),
        .I1(gen_a_r),
        .I2(p_0_in17_in),
        .I3(p_0_in20_in),
        .I4(I8),
        .I5(tx_pe_data_r[0]),
        .O(\n_0_TX_DATA[31]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \TX_DATA[31]_i_3__1 
       (.I0(gen_sp_r),
        .I1(I8),
        .I2(gen_spa_r),
        .O(\n_0_TX_DATA[31]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'h0F0E)) 
     \TX_DATA[31]_i_4__1 
       (.I0(gen_spa_r),
        .I1(gen_cc_r),
        .I2(I8),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[31]_i_4__1 ));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[4]_i_1__1 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[27]),
        .I2(gen_sp_r),
        .I3(I8),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[6]_i_2__1 ),
        .O(\n_0_TX_DATA[4]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[5]_i_1__1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[7]_i_3__1 ),
        .I4(I8),
        .I5(tx_pe_data_r[26]),
        .O(\n_0_TX_DATA[5]_i_1__1 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[6]_i_1__1 
       (.I0(gen_sp_r),
        .I1(gen_cc_r),
        .I2(tx_pe_data_r[25]),
        .I3(I8),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[6]_i_2__1 ),
        .O(\n_0_TX_DATA[6]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[6]_i_2__1 
       (.I0(p_1_in),
        .I1(\n_0_gen_r_r_reg[3] ),
        .I2(\n_0_gen_k_r_reg[3] ),
        .O(\n_0_TX_DATA[6]_i_2__1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[7]_i_1__1 
       (.I0(p_1_in),
        .I1(\n_0_gen_k_r_reg[3] ),
        .I2(\n_0_gen_r_r_reg[3] ),
        .I3(gen_cc_r),
        .I4(\n_0_TX_DATA[31]_i_3__1 ),
        .O(\n_0_TX_DATA[7]_i_1__1 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[7]_i_2__1 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[24]),
        .I2(gen_sp_r),
        .I3(I8),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[7]_i_3__1 ),
        .O(\n_0_TX_DATA[7]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[7]_i_3__1 
       (.I0(\n_0_gen_r_r_reg[3] ),
        .I1(p_1_in),
        .I2(\n_0_gen_k_r_reg[3] ),
        .O(\n_0_TX_DATA[7]_i_3__1 ));
LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[9]_i_1__1 
       (.I0(tx_pe_data_r[22]),
        .I1(gen_cc_r),
        .I2(I8),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[9]_i_1__1 ));
FDRE \TX_DATA_reg[0] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__1 ),
        .D(I19[0]),
        .Q(TXDATA[24]),
        .R(1'b0));
FDRE \TX_DATA_reg[10] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__1 ),
        .D(\n_0_TX_DATA[10]_i_1__1 ),
        .Q(TXDATA[18]),
        .R(1'b0));
FDRE \TX_DATA_reg[11] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__1 ),
        .D(I18[1]),
        .Q(TXDATA[19]),
        .R(1'b0));
FDRE \TX_DATA_reg[12] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__1 ),
        .D(\n_0_TX_DATA[12]_i_1__1 ),
        .Q(TXDATA[20]),
        .R(1'b0));
FDRE \TX_DATA_reg[13] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__1 ),
        .D(\n_0_TX_DATA[13]_i_1__1 ),
        .Q(TXDATA[21]),
        .R(1'b0));
FDRE \TX_DATA_reg[14] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__1 ),
        .D(\n_0_TX_DATA[14]_i_1__1 ),
        .Q(TXDATA[22]),
        .R(1'b0));
FDRE \TX_DATA_reg[15] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__1 ),
        .D(\n_0_TX_DATA[15]_i_2__1 ),
        .Q(TXDATA[23]),
        .R(1'b0));
FDRE \TX_DATA_reg[16] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__1 ),
        .D(I17[0]),
        .Q(TXDATA[8]),
        .R(1'b0));
FDRE \TX_DATA_reg[17] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__1 ),
        .D(\n_0_TX_DATA[17]_i_1__1 ),
        .Q(TXDATA[9]),
        .R(1'b0));
FDRE \TX_DATA_reg[18] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__1 ),
        .D(\n_0_TX_DATA[18]_i_1__1 ),
        .Q(TXDATA[10]),
        .R(1'b0));
FDRE \TX_DATA_reg[19] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__1 ),
        .D(I17[1]),
        .Q(TXDATA[11]),
        .R(1'b0));
FDRE \TX_DATA_reg[1] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__1 ),
        .D(\n_0_TX_DATA[1]_i_1__1 ),
        .Q(TXDATA[25]),
        .R(1'b0));
FDRE \TX_DATA_reg[20] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__1 ),
        .D(\n_0_TX_DATA[20]_i_1__1 ),
        .Q(TXDATA[12]),
        .R(1'b0));
FDRE \TX_DATA_reg[21] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__1 ),
        .D(\n_0_TX_DATA[21]_i_1__1 ),
        .Q(TXDATA[13]),
        .R(1'b0));
FDRE \TX_DATA_reg[22] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__1 ),
        .D(\n_0_TX_DATA[22]_i_1__1 ),
        .Q(TXDATA[14]),
        .R(1'b0));
FDRE \TX_DATA_reg[23] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__1 ),
        .D(\n_0_TX_DATA[23]_i_2__1 ),
        .Q(TXDATA[15]),
        .R(1'b0));
FDRE \TX_DATA_reg[24] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__1 ),
        .D(I16[0]),
        .Q(TXDATA[0]),
        .R(1'b0));
FDRE \TX_DATA_reg[25] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__1 ),
        .D(I16[1]),
        .Q(TXDATA[1]),
        .R(1'b0));
FDRE \TX_DATA_reg[26] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__1 ),
        .D(\n_0_TX_DATA[26]_i_1__1 ),
        .Q(TXDATA[2]),
        .R(1'b0));
FDRE \TX_DATA_reg[27] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__1 ),
        .D(I16[2]),
        .Q(TXDATA[3]),
        .R(1'b0));
FDRE \TX_DATA_reg[28] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__1 ),
        .D(\n_0_TX_DATA[28]_i_1__1 ),
        .Q(TXDATA[4]),
        .R(1'b0));
FDRE \TX_DATA_reg[29] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__1 ),
        .D(\n_0_TX_DATA[29]_i_1__1 ),
        .Q(TXDATA[5]),
        .R(1'b0));
FDRE \TX_DATA_reg[2] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__1 ),
        .D(\n_0_TX_DATA[2]_i_1__1 ),
        .Q(TXDATA[26]),
        .R(1'b0));
FDRE \TX_DATA_reg[30] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__1 ),
        .D(\n_0_TX_DATA[30]_i_1__1 ),
        .Q(TXDATA[6]),
        .R(1'b0));
FDRE \TX_DATA_reg[31] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__1 ),
        .D(\n_0_TX_DATA[31]_i_2__1 ),
        .Q(TXDATA[7]),
        .R(1'b0));
FDRE \TX_DATA_reg[3] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__1 ),
        .D(I19[1]),
        .Q(TXDATA[27]),
        .R(1'b0));
FDRE \TX_DATA_reg[4] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__1 ),
        .D(\n_0_TX_DATA[4]_i_1__1 ),
        .Q(TXDATA[28]),
        .R(1'b0));
FDRE \TX_DATA_reg[5] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__1 ),
        .D(\n_0_TX_DATA[5]_i_1__1 ),
        .Q(TXDATA[29]),
        .R(1'b0));
FDRE \TX_DATA_reg[6] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__1 ),
        .D(\n_0_TX_DATA[6]_i_1__1 ),
        .Q(TXDATA[30]),
        .R(1'b0));
FDRE \TX_DATA_reg[7] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__1 ),
        .D(\n_0_TX_DATA[7]_i_2__1 ),
        .Q(TXDATA[31]),
        .R(1'b0));
FDRE \TX_DATA_reg[8] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__1 ),
        .D(I18[0]),
        .Q(TXDATA[16]),
        .R(1'b0));
FDRE \TX_DATA_reg[9] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__1 ),
        .D(\n_0_TX_DATA[9]_i_1__1 ),
        .Q(TXDATA[17]),
        .R(1'b0));
FDRE gen_a_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_a_i),
        .Q(gen_a_r),
        .R(1'b0));
FDRE \gen_k_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[3]),
        .Q(p_0_in20_in),
        .R(1'b0));
FDRE \gen_k_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[2]),
        .Q(p_0_in11_in),
        .R(1'b0));
FDRE \gen_k_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[1]),
        .Q(p_0_in6_in),
        .R(1'b0));
FDRE \gen_k_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[0]),
        .Q(\n_0_gen_k_r_reg[3] ),
        .R(1'b0));
FDRE \gen_r_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[3]),
        .Q(p_0_in17_in),
        .R(1'b0));
FDRE \gen_r_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[2]),
        .Q(p_0_in8_in),
        .R(1'b0));
FDRE \gen_r_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[1]),
        .Q(p_0_in),
        .R(1'b0));
FDRE \gen_r_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I14[0]),
        .Q(\n_0_gen_r_r_reg[3] ),
        .R(1'b0));
FDRE gen_sp_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_SP),
        .Q(gen_sp_r),
        .R(1'b0));
FDRE gen_spa_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_spa_i),
        .Q(gen_spa_r),
        .R(1'b0));
FDRE \gen_v_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I13[2]),
        .Q(p_1_in5_in),
        .R(1'b0));
FDRE \gen_v_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I13[1]),
        .Q(p_1_in1_in),
        .R(1'b0));
FDRE \gen_v_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I13[0]),
        .Q(p_1_in),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[31]),
        .Q(tx_pe_data_r[0]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[21]),
        .Q(tx_pe_data_r[10]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[20]),
        .Q(tx_pe_data_r[11]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[19]),
        .Q(Q[5]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[18]),
        .Q(tx_pe_data_r[13]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[17]),
        .Q(tx_pe_data_r[14]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[16]),
        .Q(Q[4]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[15]),
        .Q(tx_pe_data_r[16]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[14]),
        .Q(tx_pe_data_r[17]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[13]),
        .Q(tx_pe_data_r[18]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[12]),
        .Q(tx_pe_data_r[19]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[30]),
        .Q(tx_pe_data_r[1]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[11]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[10]),
        .Q(tx_pe_data_r[21]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[9]),
        .Q(tx_pe_data_r[22]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[8]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[7]),
        .Q(tx_pe_data_r[24]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[6]),
        .Q(tx_pe_data_r[25]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[5]),
        .Q(tx_pe_data_r[26]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[4]),
        .Q(tx_pe_data_r[27]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[3]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[2]),
        .Q(tx_pe_data_r[29]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[29]),
        .Q(tx_pe_data_r[2]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[1]),
        .Q(tx_pe_data_r[30]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[28]),
        .Q(tx_pe_data_r[3]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[27]),
        .Q(Q[8]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[26]),
        .Q(tx_pe_data_r[5]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[25]),
        .Q(Q[7]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[24]),
        .Q(Q[6]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[23]),
        .Q(tx_pe_data_r[8]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[22]),
        .Q(tx_pe_data_r[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_SYM_GEN_4BYTE" *) 
module aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_51
   (gen_spa_r,
    TXCHARISK,
    TXDATA,
    O7,
    gen_spa_i,
    user_clk,
    GEN_SP,
    gen_a_i,
    gen_cc_r,
    I10,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    s_axi_tx_tdata);
  output gen_spa_r;
  output [2:0]TXCHARISK;
  output [31:0]TXDATA;
  output [8:0]O7;
  input gen_spa_i;
  input user_clk;
  input GEN_SP;
  input [0:0]gen_a_i;
  input gen_cc_r;
  input I10;
  input [2:0]I15;
  input [3:0]I16;
  input [3:0]I17;
  input [2:0]I18;
  input [1:0]I19;
  input [1:0]I20;
  input [1:0]I21;
  input [31:0]s_axi_tx_tdata;

  wire GEN_SP;
  wire I10;
  wire [2:0]I15;
  wire [3:0]I16;
  wire [3:0]I17;
  wire [2:0]I18;
  wire [1:0]I19;
  wire [1:0]I20;
  wire [1:0]I21;
  wire [8:0]O7;
  wire [2:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire [0:0]gen_a_i;
  wire gen_a_r;
  wire gen_cc_r;
  wire gen_sp_r;
  wire gen_spa_i;
  wire gen_spa_r;
  wire \n_0_TX_CHAR_IS_K[0]_i_1__0 ;
  wire \n_0_TX_CHAR_IS_K[1]_i_1__0 ;
  wire \n_0_TX_CHAR_IS_K[2]_i_1__0 ;
  wire \n_0_TX_DATA[10]_i_1__0 ;
  wire \n_0_TX_DATA[12]_i_1__0 ;
  wire \n_0_TX_DATA[13]_i_1__0 ;
  wire \n_0_TX_DATA[14]_i_1__0 ;
  wire \n_0_TX_DATA[14]_i_2__0 ;
  wire \n_0_TX_DATA[15]_i_1__0 ;
  wire \n_0_TX_DATA[15]_i_2__0 ;
  wire \n_0_TX_DATA[15]_i_3__0 ;
  wire \n_0_TX_DATA[17]_i_1__0 ;
  wire \n_0_TX_DATA[18]_i_1__0 ;
  wire \n_0_TX_DATA[1]_i_1__0 ;
  wire \n_0_TX_DATA[20]_i_1__0 ;
  wire \n_0_TX_DATA[21]_i_1__0 ;
  wire \n_0_TX_DATA[22]_i_1__0 ;
  wire \n_0_TX_DATA[22]_i_2__0 ;
  wire \n_0_TX_DATA[23]_i_1__0 ;
  wire \n_0_TX_DATA[23]_i_2__0 ;
  wire \n_0_TX_DATA[23]_i_3__0 ;
  wire \n_0_TX_DATA[26]_i_1__0 ;
  wire \n_0_TX_DATA[28]_i_1__0 ;
  wire \n_0_TX_DATA[29]_i_1__0 ;
  wire \n_0_TX_DATA[2]_i_1__0 ;
  wire \n_0_TX_DATA[30]_i_1__0 ;
  wire \n_0_TX_DATA[30]_i_2__0 ;
  wire \n_0_TX_DATA[31]_i_1__0 ;
  wire \n_0_TX_DATA[31]_i_2__0 ;
  wire \n_0_TX_DATA[31]_i_3__0 ;
  wire \n_0_TX_DATA[31]_i_4__0 ;
  wire \n_0_TX_DATA[4]_i_1__0 ;
  wire \n_0_TX_DATA[5]_i_1__0 ;
  wire \n_0_TX_DATA[6]_i_1__0 ;
  wire \n_0_TX_DATA[6]_i_2__0 ;
  wire \n_0_TX_DATA[7]_i_1__0 ;
  wire \n_0_TX_DATA[7]_i_2__0 ;
  wire \n_0_TX_DATA[7]_i_3__0 ;
  wire \n_0_TX_DATA[9]_i_1__0 ;
  wire \n_0_gen_k_r_reg[3] ;
  wire \n_0_gen_r_r_reg[3] ;
  wire p_0_in;
  wire p_0_in11_in;
  wire p_0_in17_in;
  wire p_0_in20_in;
  wire p_0_in6_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_1_in5_in;
  wire [31:0]s_axi_tx_tdata;
  wire [0:30]tx_pe_data_r;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[0]_i_1__0 
       (.I0(gen_spa_r),
        .I1(I10),
        .I2(gen_sp_r),
        .I3(p_1_in),
        .O(\n_0_TX_CHAR_IS_K[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[1]_i_1__0 
       (.I0(gen_spa_r),
        .I1(I10),
        .I2(gen_sp_r),
        .I3(p_1_in1_in),
        .O(\n_0_TX_CHAR_IS_K[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[2]_i_1__0 
       (.I0(gen_spa_r),
        .I1(I10),
        .I2(gen_sp_r),
        .I3(p_1_in5_in),
        .O(\n_0_TX_CHAR_IS_K[2]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[0]_i_1__0 ),
        .Q(TXCHARISK[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[1]_i_1__0 ),
        .Q(TXCHARISK[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[2]_i_1__0 ),
        .Q(TXCHARISK[0]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[10]_i_1__0 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[14]_i_2__0 ),
        .I4(I10),
        .I5(tx_pe_data_r[21]),
        .O(\n_0_TX_DATA[10]_i_1__0 ));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[12]_i_1__0 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[19]),
        .I2(gen_sp_r),
        .I3(I10),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[14]_i_2__0 ),
        .O(\n_0_TX_DATA[12]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[13]_i_1__0 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[15]_i_3__0 ),
        .I4(I10),
        .I5(tx_pe_data_r[18]),
        .O(\n_0_TX_DATA[13]_i_1__0 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[14]_i_1__0 
       (.I0(gen_sp_r),
        .I1(gen_cc_r),
        .I2(tx_pe_data_r[17]),
        .I3(I10),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[14]_i_2__0 ),
        .O(\n_0_TX_DATA[14]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[14]_i_2__0 
       (.I0(p_1_in1_in),
        .I1(p_0_in),
        .I2(p_0_in6_in),
        .O(\n_0_TX_DATA[14]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[15]_i_1__0 
       (.I0(p_1_in1_in),
        .I1(p_0_in6_in),
        .I2(p_0_in),
        .I3(gen_cc_r),
        .I4(\n_0_TX_DATA[31]_i_3__0 ),
        .O(\n_0_TX_DATA[15]_i_1__0 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[15]_i_2__0 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[16]),
        .I2(gen_sp_r),
        .I3(I10),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[15]_i_3__0 ),
        .O(\n_0_TX_DATA[15]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[15]_i_3__0 
       (.I0(p_0_in),
        .I1(p_1_in1_in),
        .I2(p_0_in6_in),
        .O(\n_0_TX_DATA[15]_i_3__0 ));
LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[17]_i_1__0 
       (.I0(tx_pe_data_r[14]),
        .I1(gen_cc_r),
        .I2(I10),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[17]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[18]_i_1__0 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[22]_i_2__0 ),
        .I4(I10),
        .I5(tx_pe_data_r[13]),
        .O(\n_0_TX_DATA[18]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[1]_i_1__0 
       (.I0(tx_pe_data_r[30]),
        .I1(gen_cc_r),
        .I2(I10),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[20]_i_1__0 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[11]),
        .I2(gen_sp_r),
        .I3(I10),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[22]_i_2__0 ),
        .O(\n_0_TX_DATA[20]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[21]_i_1__0 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[23]_i_3__0 ),
        .I4(I10),
        .I5(tx_pe_data_r[10]),
        .O(\n_0_TX_DATA[21]_i_1__0 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[22]_i_1__0 
       (.I0(gen_sp_r),
        .I1(gen_cc_r),
        .I2(tx_pe_data_r[9]),
        .I3(I10),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[22]_i_2__0 ),
        .O(\n_0_TX_DATA[22]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[22]_i_2__0 
       (.I0(p_1_in5_in),
        .I1(p_0_in8_in),
        .I2(p_0_in11_in),
        .O(\n_0_TX_DATA[22]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[23]_i_1__0 
       (.I0(p_1_in5_in),
        .I1(p_0_in11_in),
        .I2(p_0_in8_in),
        .I3(gen_cc_r),
        .I4(\n_0_TX_DATA[31]_i_3__0 ),
        .O(\n_0_TX_DATA[23]_i_1__0 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[23]_i_2__0 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[8]),
        .I2(gen_sp_r),
        .I3(I10),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[23]_i_3__0 ),
        .O(\n_0_TX_DATA[23]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[23]_i_3__0 
       (.I0(p_0_in8_in),
        .I1(p_1_in5_in),
        .I2(p_0_in11_in),
        .O(\n_0_TX_DATA[23]_i_3__0 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFC)) 
     \TX_DATA[26]_i_1__0 
       (.I0(tx_pe_data_r[5]),
        .I1(\n_0_TX_DATA[31]_i_4__0 ),
        .I2(p_0_in17_in),
        .I3(gen_a_r),
        .I4(p_0_in20_in),
        .I5(I10),
        .O(\n_0_TX_DATA[26]_i_1__0 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFFC)) 
     \TX_DATA[28]_i_1__0 
       (.I0(tx_pe_data_r[3]),
        .I1(\n_0_TX_DATA[31]_i_4__0 ),
        .I2(p_0_in17_in),
        .I3(gen_a_r),
        .I4(p_0_in20_in),
        .I5(I10),
        .O(\n_0_TX_DATA[28]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFF0FFEEFFF0FFFF)) 
     \TX_DATA[29]_i_1__0 
       (.I0(p_0_in20_in),
        .I1(gen_a_r),
        .I2(tx_pe_data_r[2]),
        .I3(\n_0_TX_DATA[31]_i_4__0 ),
        .I4(I10),
        .I5(p_0_in17_in),
        .O(\n_0_TX_DATA[29]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[2]_i_1__0 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[6]_i_2__0 ),
        .I4(I10),
        .I5(tx_pe_data_r[29]),
        .O(\n_0_TX_DATA[2]_i_1__0 ));
LUT4 #(
    .INIT(16'hEFEC)) 
     \TX_DATA[30]_i_1__0 
       (.I0(tx_pe_data_r[1]),
        .I1(\n_0_TX_DATA[30]_i_2__0 ),
        .I2(I10),
        .I3(gen_cc_r),
        .O(\n_0_TX_DATA[30]_i_1__0 ));
LUT6 #(
    .INIT(64'h0002000200020003)) 
     \TX_DATA[30]_i_2__0 
       (.I0(gen_a_r),
        .I1(gen_sp_r),
        .I2(I10),
        .I3(gen_spa_r),
        .I4(p_0_in20_in),
        .I5(p_0_in17_in),
        .O(\n_0_TX_DATA[30]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[31]_i_1__0 
       (.I0(gen_cc_r),
        .I1(\n_0_TX_DATA[31]_i_3__0 ),
        .I2(p_0_in17_in),
        .I3(gen_a_r),
        .I4(p_0_in20_in),
        .O(\n_0_TX_DATA[31]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFBBABAAAABBAB)) 
     \TX_DATA[31]_i_2__0 
       (.I0(\n_0_TX_DATA[31]_i_4__0 ),
        .I1(gen_a_r),
        .I2(p_0_in17_in),
        .I3(p_0_in20_in),
        .I4(I10),
        .I5(tx_pe_data_r[0]),
        .O(\n_0_TX_DATA[31]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \TX_DATA[31]_i_3__0 
       (.I0(gen_sp_r),
        .I1(I10),
        .I2(gen_spa_r),
        .O(\n_0_TX_DATA[31]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT4 #(
    .INIT(16'h0F0E)) 
     \TX_DATA[31]_i_4__0 
       (.I0(gen_spa_r),
        .I1(gen_cc_r),
        .I2(I10),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[31]_i_4__0 ));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[4]_i_1__0 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[27]),
        .I2(gen_sp_r),
        .I3(I10),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[6]_i_2__0 ),
        .O(\n_0_TX_DATA[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[5]_i_1__0 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(gen_cc_r),
        .I3(\n_0_TX_DATA[7]_i_3__0 ),
        .I4(I10),
        .I5(tx_pe_data_r[26]),
        .O(\n_0_TX_DATA[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[6]_i_1__0 
       (.I0(gen_sp_r),
        .I1(gen_cc_r),
        .I2(tx_pe_data_r[25]),
        .I3(I10),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[6]_i_2__0 ),
        .O(\n_0_TX_DATA[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[6]_i_2__0 
       (.I0(p_1_in),
        .I1(\n_0_gen_r_r_reg[3] ),
        .I2(\n_0_gen_k_r_reg[3] ),
        .O(\n_0_TX_DATA[6]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[7]_i_1__0 
       (.I0(p_1_in),
        .I1(\n_0_gen_k_r_reg[3] ),
        .I2(\n_0_gen_r_r_reg[3] ),
        .I3(gen_cc_r),
        .I4(\n_0_TX_DATA[31]_i_3__0 ),
        .O(\n_0_TX_DATA[7]_i_1__0 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[7]_i_2__0 
       (.I0(gen_cc_r),
        .I1(tx_pe_data_r[24]),
        .I2(gen_sp_r),
        .I3(I10),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[7]_i_3__0 ),
        .O(\n_0_TX_DATA[7]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[7]_i_3__0 
       (.I0(\n_0_gen_r_r_reg[3] ),
        .I1(p_1_in),
        .I2(\n_0_gen_k_r_reg[3] ),
        .O(\n_0_TX_DATA[7]_i_3__0 ));
LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[9]_i_1__0 
       (.I0(tx_pe_data_r[22]),
        .I1(gen_cc_r),
        .I2(I10),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[9]_i_1__0 ));
FDRE \TX_DATA_reg[0] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__0 ),
        .D(I21[0]),
        .Q(TXDATA[24]),
        .R(1'b0));
FDRE \TX_DATA_reg[10] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__0 ),
        .D(\n_0_TX_DATA[10]_i_1__0 ),
        .Q(TXDATA[18]),
        .R(1'b0));
FDRE \TX_DATA_reg[11] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__0 ),
        .D(I20[1]),
        .Q(TXDATA[19]),
        .R(1'b0));
FDRE \TX_DATA_reg[12] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__0 ),
        .D(\n_0_TX_DATA[12]_i_1__0 ),
        .Q(TXDATA[20]),
        .R(1'b0));
FDRE \TX_DATA_reg[13] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__0 ),
        .D(\n_0_TX_DATA[13]_i_1__0 ),
        .Q(TXDATA[21]),
        .R(1'b0));
FDRE \TX_DATA_reg[14] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__0 ),
        .D(\n_0_TX_DATA[14]_i_1__0 ),
        .Q(TXDATA[22]),
        .R(1'b0));
FDRE \TX_DATA_reg[15] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__0 ),
        .D(\n_0_TX_DATA[15]_i_2__0 ),
        .Q(TXDATA[23]),
        .R(1'b0));
FDRE \TX_DATA_reg[16] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__0 ),
        .D(I19[0]),
        .Q(TXDATA[8]),
        .R(1'b0));
FDRE \TX_DATA_reg[17] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__0 ),
        .D(\n_0_TX_DATA[17]_i_1__0 ),
        .Q(TXDATA[9]),
        .R(1'b0));
FDRE \TX_DATA_reg[18] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__0 ),
        .D(\n_0_TX_DATA[18]_i_1__0 ),
        .Q(TXDATA[10]),
        .R(1'b0));
FDRE \TX_DATA_reg[19] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__0 ),
        .D(I19[1]),
        .Q(TXDATA[11]),
        .R(1'b0));
FDRE \TX_DATA_reg[1] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__0 ),
        .D(\n_0_TX_DATA[1]_i_1__0 ),
        .Q(TXDATA[25]),
        .R(1'b0));
FDRE \TX_DATA_reg[20] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__0 ),
        .D(\n_0_TX_DATA[20]_i_1__0 ),
        .Q(TXDATA[12]),
        .R(1'b0));
FDRE \TX_DATA_reg[21] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__0 ),
        .D(\n_0_TX_DATA[21]_i_1__0 ),
        .Q(TXDATA[13]),
        .R(1'b0));
FDRE \TX_DATA_reg[22] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__0 ),
        .D(\n_0_TX_DATA[22]_i_1__0 ),
        .Q(TXDATA[14]),
        .R(1'b0));
FDRE \TX_DATA_reg[23] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1__0 ),
        .D(\n_0_TX_DATA[23]_i_2__0 ),
        .Q(TXDATA[15]),
        .R(1'b0));
FDRE \TX_DATA_reg[24] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__0 ),
        .D(I18[0]),
        .Q(TXDATA[0]),
        .R(1'b0));
FDRE \TX_DATA_reg[25] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__0 ),
        .D(I18[1]),
        .Q(TXDATA[1]),
        .R(1'b0));
FDRE \TX_DATA_reg[26] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__0 ),
        .D(\n_0_TX_DATA[26]_i_1__0 ),
        .Q(TXDATA[2]),
        .R(1'b0));
FDRE \TX_DATA_reg[27] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__0 ),
        .D(I18[2]),
        .Q(TXDATA[3]),
        .R(1'b0));
FDRE \TX_DATA_reg[28] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__0 ),
        .D(\n_0_TX_DATA[28]_i_1__0 ),
        .Q(TXDATA[4]),
        .R(1'b0));
FDRE \TX_DATA_reg[29] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__0 ),
        .D(\n_0_TX_DATA[29]_i_1__0 ),
        .Q(TXDATA[5]),
        .R(1'b0));
FDRE \TX_DATA_reg[2] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__0 ),
        .D(\n_0_TX_DATA[2]_i_1__0 ),
        .Q(TXDATA[26]),
        .R(1'b0));
FDRE \TX_DATA_reg[30] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__0 ),
        .D(\n_0_TX_DATA[30]_i_1__0 ),
        .Q(TXDATA[6]),
        .R(1'b0));
FDRE \TX_DATA_reg[31] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1__0 ),
        .D(\n_0_TX_DATA[31]_i_2__0 ),
        .Q(TXDATA[7]),
        .R(1'b0));
FDRE \TX_DATA_reg[3] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__0 ),
        .D(I21[1]),
        .Q(TXDATA[27]),
        .R(1'b0));
FDRE \TX_DATA_reg[4] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__0 ),
        .D(\n_0_TX_DATA[4]_i_1__0 ),
        .Q(TXDATA[28]),
        .R(1'b0));
FDRE \TX_DATA_reg[5] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__0 ),
        .D(\n_0_TX_DATA[5]_i_1__0 ),
        .Q(TXDATA[29]),
        .R(1'b0));
FDRE \TX_DATA_reg[6] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__0 ),
        .D(\n_0_TX_DATA[6]_i_1__0 ),
        .Q(TXDATA[30]),
        .R(1'b0));
FDRE \TX_DATA_reg[7] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1__0 ),
        .D(\n_0_TX_DATA[7]_i_2__0 ),
        .Q(TXDATA[31]),
        .R(1'b0));
FDRE \TX_DATA_reg[8] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__0 ),
        .D(I20[0]),
        .Q(TXDATA[16]),
        .R(1'b0));
FDRE \TX_DATA_reg[9] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1__0 ),
        .D(\n_0_TX_DATA[9]_i_1__0 ),
        .Q(TXDATA[17]),
        .R(1'b0));
FDRE gen_a_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_a_i),
        .Q(gen_a_r),
        .R(1'b0));
FDRE \gen_k_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[3]),
        .Q(p_0_in20_in),
        .R(1'b0));
FDRE \gen_k_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[2]),
        .Q(p_0_in11_in),
        .R(1'b0));
FDRE \gen_k_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[1]),
        .Q(p_0_in6_in),
        .R(1'b0));
FDRE \gen_k_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I17[0]),
        .Q(\n_0_gen_k_r_reg[3] ),
        .R(1'b0));
FDRE \gen_r_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[3]),
        .Q(p_0_in17_in),
        .R(1'b0));
FDRE \gen_r_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[2]),
        .Q(p_0_in8_in),
        .R(1'b0));
FDRE \gen_r_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[1]),
        .Q(p_0_in),
        .R(1'b0));
FDRE \gen_r_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I16[0]),
        .Q(\n_0_gen_r_r_reg[3] ),
        .R(1'b0));
FDRE gen_sp_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_SP),
        .Q(gen_sp_r),
        .R(1'b0));
FDRE gen_spa_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_spa_i),
        .Q(gen_spa_r),
        .R(1'b0));
FDRE \gen_v_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[2]),
        .Q(p_1_in5_in),
        .R(1'b0));
FDRE \gen_v_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[1]),
        .Q(p_1_in1_in),
        .R(1'b0));
FDRE \gen_v_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I15[0]),
        .Q(p_1_in),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[31]),
        .Q(tx_pe_data_r[0]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[21]),
        .Q(tx_pe_data_r[10]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[20]),
        .Q(tx_pe_data_r[11]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[19]),
        .Q(O7[5]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[18]),
        .Q(tx_pe_data_r[13]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[17]),
        .Q(tx_pe_data_r[14]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[16]),
        .Q(O7[4]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[15]),
        .Q(tx_pe_data_r[16]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[14]),
        .Q(tx_pe_data_r[17]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[13]),
        .Q(tx_pe_data_r[18]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[12]),
        .Q(tx_pe_data_r[19]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[30]),
        .Q(tx_pe_data_r[1]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[11]),
        .Q(O7[3]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[10]),
        .Q(tx_pe_data_r[21]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[9]),
        .Q(tx_pe_data_r[22]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[8]),
        .Q(O7[2]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[7]),
        .Q(tx_pe_data_r[24]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[6]),
        .Q(tx_pe_data_r[25]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[5]),
        .Q(tx_pe_data_r[26]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[4]),
        .Q(tx_pe_data_r[27]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[3]),
        .Q(O7[1]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[2]),
        .Q(tx_pe_data_r[29]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[29]),
        .Q(tx_pe_data_r[2]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[1]),
        .Q(tx_pe_data_r[30]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[0]),
        .Q(O7[0]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[28]),
        .Q(tx_pe_data_r[3]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[27]),
        .Q(O7[8]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[26]),
        .Q(tx_pe_data_r[5]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[25]),
        .Q(O7[7]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[24]),
        .Q(O7[6]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[23]),
        .Q(tx_pe_data_r[8]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[22]),
        .Q(tx_pe_data_r[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_SYM_GEN_4BYTE" *) 
module aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_57
   (gen_spa_r,
    TXCHARISK,
    O1,
    O2,
    D,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    TXDATA,
    gen_spa_i,
    user_clk,
    GEN_SP,
    gen_scp_i,
    GEN_A,
    I3,
    gen_cc_i,
    I4,
    I8,
    I9,
    I10,
    GEN_V,
    GEN_R,
    GEN_K,
    s_axi_tx_tdata);
  output gen_spa_r;
  output [3:0]TXCHARISK;
  output O1;
  output O2;
  output [2:0]D;
  output [1:0]O7;
  output [1:0]O8;
  output [1:0]O9;
  output [2:0]O10;
  output [1:0]O11;
  output [1:0]O12;
  output [1:0]O13;
  output [2:0]O14;
  output [1:0]O15;
  output [1:0]O16;
  output [1:0]O17;
  output [31:0]TXDATA;
  input gen_spa_i;
  input user_clk;
  input GEN_SP;
  input gen_scp_i;
  input [0:0]GEN_A;
  input I3;
  input gen_cc_i;
  input I4;
  input [8:0]I8;
  input [8:0]I9;
  input [8:0]I10;
  input [2:0]GEN_V;
  input [3:0]GEN_R;
  input [3:0]GEN_K;
  input [31:0]s_axi_tx_tdata;

  wire [2:0]D;
  wire [0:0]GEN_A;
  wire [3:0]GEN_K;
  wire [3:0]GEN_R;
  wire GEN_SP;
  wire [2:0]GEN_V;
  wire [8:0]I10;
  wire I3;
  wire I4;
  wire [8:0]I8;
  wire [8:0]I9;
  wire O1;
  wire [2:0]O10;
  wire [1:0]O11;
  wire [1:0]O12;
  wire [1:0]O13;
  wire [2:0]O14;
  wire [1:0]O15;
  wire [1:0]O16;
  wire [1:0]O17;
  wire O2;
  wire [1:0]O7;
  wire [1:0]O8;
  wire [1:0]O9;
  wire [3:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire gen_a_r;
  wire gen_cc_i;
  wire gen_scp_i;
  wire gen_sp_r;
  wire gen_spa_i;
  wire gen_spa_r;
  wire \n_0_TX_CHAR_IS_K[0]_i_1 ;
  wire \n_0_TX_CHAR_IS_K[1]_i_1 ;
  wire \n_0_TX_CHAR_IS_K[2]_i_1 ;
  wire \n_0_TX_CHAR_IS_K[3]_i_1 ;
  wire \n_0_TX_DATA[0]_i_1 ;
  wire \n_0_TX_DATA[10]_i_1 ;
  wire \n_0_TX_DATA[11]_i_1 ;
  wire \n_0_TX_DATA[12]_i_1 ;
  wire \n_0_TX_DATA[13]_i_1 ;
  wire \n_0_TX_DATA[14]_i_1 ;
  wire \n_0_TX_DATA[14]_i_2 ;
  wire \n_0_TX_DATA[15]_i_1 ;
  wire \n_0_TX_DATA[15]_i_2 ;
  wire \n_0_TX_DATA[15]_i_3 ;
  wire \n_0_TX_DATA[16]_i_1 ;
  wire \n_0_TX_DATA[17]_i_1 ;
  wire \n_0_TX_DATA[18]_i_1 ;
  wire \n_0_TX_DATA[19]_i_1 ;
  wire \n_0_TX_DATA[1]_i_1 ;
  wire \n_0_TX_DATA[20]_i_1 ;
  wire \n_0_TX_DATA[21]_i_1 ;
  wire \n_0_TX_DATA[21]_i_2 ;
  wire \n_0_TX_DATA[22]_i_1 ;
  wire \n_0_TX_DATA[22]_i_2 ;
  wire \n_0_TX_DATA[23]_i_1 ;
  wire \n_0_TX_DATA[23]_i_2 ;
  wire \n_0_TX_DATA[23]_i_3 ;
  wire \n_0_TX_DATA[24]_i_1 ;
  wire \n_0_TX_DATA[25]_i_1 ;
  wire \n_0_TX_DATA[26]_i_1 ;
  wire \n_0_TX_DATA[27]_i_1 ;
  wire \n_0_TX_DATA[28]_i_1 ;
  wire \n_0_TX_DATA[29]_i_1 ;
  wire \n_0_TX_DATA[29]_i_2 ;
  wire \n_0_TX_DATA[2]_i_1 ;
  wire \n_0_TX_DATA[30]_i_1 ;
  wire \n_0_TX_DATA[30]_i_2 ;
  wire \n_0_TX_DATA[31]_i_1 ;
  wire \n_0_TX_DATA[31]_i_2 ;
  wire \n_0_TX_DATA[31]_i_3 ;
  wire \n_0_TX_DATA[31]_i_4 ;
  wire \n_0_TX_DATA[31]_i_5 ;
  wire \n_0_TX_DATA[3]_i_1 ;
  wire \n_0_TX_DATA[4]_i_1 ;
  wire \n_0_TX_DATA[5]_i_1 ;
  wire \n_0_TX_DATA[6]_i_1 ;
  wire \n_0_TX_DATA[6]_i_2 ;
  wire \n_0_TX_DATA[7]_i_1 ;
  wire \n_0_TX_DATA[7]_i_2 ;
  wire \n_0_TX_DATA[7]_i_3 ;
  wire \n_0_TX_DATA[8]_i_1 ;
  wire \n_0_TX_DATA[9]_i_1 ;
  wire \n_0_gen_k_r_reg[3] ;
  wire \n_0_gen_r_r_reg[3] ;
  wire \n_0_tx_pe_data_v_r_reg[1]_rep ;
  wire p_0_in;
  wire p_0_in11_in;
  wire p_0_in17_in;
  wire p_0_in20_in;
  wire p_0_in6_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in13_in;
  wire p_1_in1_in;
  wire p_1_in5_in;
  wire [31:0]s_axi_tx_tdata;
  wire [0:31]tx_pe_data_r;
  wire user_clk;

(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[0]_i_1 
       (.I0(gen_spa_r),
        .I1(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I2(gen_sp_r),
        .I3(p_1_in),
        .O(\n_0_TX_CHAR_IS_K[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[1]_i_1 
       (.I0(gen_spa_r),
        .I1(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I2(gen_sp_r),
        .I3(p_1_in1_in),
        .O(\n_0_TX_CHAR_IS_K[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \TX_CHAR_IS_K[2]_i_1 
       (.I0(gen_spa_r),
        .I1(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I2(gen_sp_r),
        .I3(p_1_in5_in),
        .O(\n_0_TX_CHAR_IS_K[2]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \TX_CHAR_IS_K[3]_i_1 
       (.I0(O1),
        .O(\n_0_TX_CHAR_IS_K[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[0]_i_1 ),
        .Q(TXCHARISK[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[1]_i_1 ),
        .Q(TXCHARISK[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[2]_i_1 ),
        .Q(TXCHARISK[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \TX_CHAR_IS_K_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_TX_CHAR_IS_K[3]_i_1 ),
        .Q(TXCHARISK[0]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[0]_i_1 
       (.I0(tx_pe_data_r[31]),
        .I1(O1),
        .I2(O2),
        .O(\n_0_TX_DATA[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[0]_i_1__0 
       (.I0(I8[0]),
        .I1(O1),
        .I2(O2),
        .O(O9[0]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[0]_i_1__1 
       (.I0(I9[0]),
        .I1(O1),
        .I2(O2),
        .O(O13[0]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[0]_i_1__2 
       (.I0(I10[0]),
        .I1(O1),
        .I2(O2),
        .O(O17[0]));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[10]_i_1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(O2),
        .I3(\n_0_TX_DATA[14]_i_2 ),
        .I4(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I5(tx_pe_data_r[21]),
        .O(\n_0_TX_DATA[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[11]_i_1 
       (.I0(tx_pe_data_r[20]),
        .I1(O1),
        .I2(O2),
        .O(\n_0_TX_DATA[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[11]_i_1__0 
       (.I0(I8[3]),
        .I1(O1),
        .I2(O2),
        .O(O8[1]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[11]_i_1__1 
       (.I0(I9[3]),
        .I1(O1),
        .I2(O2),
        .O(O12[1]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[11]_i_1__2 
       (.I0(I10[3]),
        .I1(O1),
        .I2(O2),
        .O(O16[1]));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[12]_i_1 
       (.I0(O2),
        .I1(tx_pe_data_r[19]),
        .I2(gen_sp_r),
        .I3(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[14]_i_2 ),
        .O(\n_0_TX_DATA[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[13]_i_1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(O2),
        .I3(\n_0_TX_DATA[15]_i_3 ),
        .I4(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I5(tx_pe_data_r[18]),
        .O(\n_0_TX_DATA[13]_i_1 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[14]_i_1 
       (.I0(gen_sp_r),
        .I1(O2),
        .I2(tx_pe_data_r[17]),
        .I3(O1),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[14]_i_2 ),
        .O(\n_0_TX_DATA[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[14]_i_2 
       (.I0(p_1_in1_in),
        .I1(p_0_in),
        .I2(p_0_in6_in),
        .O(\n_0_TX_DATA[14]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[15]_i_1 
       (.I0(p_1_in1_in),
        .I1(p_0_in6_in),
        .I2(p_0_in),
        .I3(O2),
        .I4(\n_0_TX_DATA[31]_i_3 ),
        .O(\n_0_TX_DATA[15]_i_1 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[15]_i_2 
       (.I0(O2),
        .I1(tx_pe_data_r[16]),
        .I2(gen_sp_r),
        .I3(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[15]_i_3 ),
        .O(\n_0_TX_DATA[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[15]_i_3 
       (.I0(p_0_in),
        .I1(p_1_in1_in),
        .I2(p_0_in6_in),
        .O(\n_0_TX_DATA[15]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT4 #(
    .INIT(16'hEEFC)) 
     \TX_DATA[16]_i_1 
       (.I0(tx_pe_data_r[15]),
        .I1(p_1_in13_in),
        .I2(O2),
        .I3(O1),
        .O(\n_0_TX_DATA[16]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[16]_i_1__0 
       (.I0(I8[4]),
        .I1(O1),
        .I2(O2),
        .O(O7[0]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[16]_i_1__1 
       (.I0(I9[4]),
        .I1(O1),
        .I2(O2),
        .O(O11[0]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[16]_i_1__2 
       (.I0(I10[4]),
        .I1(O1),
        .I2(O2),
        .O(O15[0]));
LUT5 #(
    .INIT(32'hFFFEF0FE)) 
     \TX_DATA[17]_i_1 
       (.I0(gen_sp_r),
        .I1(O2),
        .I2(p_1_in13_in),
        .I3(O1),
        .I4(tx_pe_data_r[14]),
        .O(\n_0_TX_DATA[17]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFAAABAB)) 
     \TX_DATA[18]_i_1 
       (.I0(\n_0_TX_DATA[21]_i_2 ),
        .I1(gen_sp_r),
        .I2(\n_0_TX_DATA[22]_i_2 ),
        .I3(tx_pe_data_r[13]),
        .I4(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I5(p_1_in13_in),
        .O(\n_0_TX_DATA[18]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT4 #(
    .INIT(16'hFDCD)) 
     \TX_DATA[19]_i_1 
       (.I0(O2),
        .I1(p_1_in13_in),
        .I2(O1),
        .I3(tx_pe_data_r[12]),
        .O(\n_0_TX_DATA[19]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[19]_i_1__0 
       (.I0(I8[5]),
        .I1(O1),
        .I2(O2),
        .O(O7[1]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[19]_i_1__1 
       (.I0(I9[5]),
        .I1(O1),
        .I2(O2),
        .O(O11[1]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[19]_i_1__2 
       (.I0(I10[5]),
        .I1(O1),
        .I2(O2),
        .O(O15[1]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[1]_i_1 
       (.I0(tx_pe_data_r[30]),
        .I1(O2),
        .I2(O1),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[1]_i_1 ));
LUT6 #(
    .INIT(64'hFEF4FEF4FEF4FFFF)) 
     \TX_DATA[20]_i_1 
       (.I0(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I1(O2),
        .I2(p_1_in13_in),
        .I3(tx_pe_data_r[11]),
        .I4(\n_0_TX_DATA[31]_i_3 ),
        .I5(\n_0_TX_DATA[22]_i_2 ),
        .O(\n_0_TX_DATA[20]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF202)) 
     \TX_DATA[21]_i_1 
       (.I0(\n_0_TX_DATA[23]_i_3 ),
        .I1(gen_sp_r),
        .I2(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I3(tx_pe_data_r[10]),
        .I4(\n_0_TX_DATA[21]_i_2 ),
        .I5(p_1_in13_in),
        .O(\n_0_TX_DATA[21]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h0F04)) 
     \TX_DATA[21]_i_2 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I3(O2),
        .O(\n_0_TX_DATA[21]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF202)) 
     \TX_DATA[22]_i_1 
       (.I0(\n_0_TX_DATA[22]_i_2 ),
        .I1(gen_spa_r),
        .I2(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I3(tx_pe_data_r[9]),
        .I4(\n_0_TX_DATA[31]_i_5 ),
        .I5(p_1_in13_in),
        .O(\n_0_TX_DATA[22]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[22]_i_2 
       (.I0(p_1_in5_in),
        .I1(p_0_in8_in),
        .I2(p_0_in11_in),
        .O(\n_0_TX_DATA[22]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \TX_DATA[23]_i_1 
       (.I0(p_0_in11_in),
        .I1(p_0_in8_in),
        .I2(p_1_in13_in),
        .I3(p_1_in5_in),
        .I4(O2),
        .I5(\n_0_TX_DATA[31]_i_3 ),
        .O(\n_0_TX_DATA[23]_i_1 ));
LUT6 #(
    .INIT(64'hFEF4FFFFFEF4FEF4)) 
     \TX_DATA[23]_i_2 
       (.I0(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I1(O2),
        .I2(p_1_in13_in),
        .I3(tx_pe_data_r[8]),
        .I4(\n_0_TX_DATA[31]_i_3 ),
        .I5(\n_0_TX_DATA[23]_i_3 ),
        .O(\n_0_TX_DATA[23]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[23]_i_3 
       (.I0(p_0_in8_in),
        .I1(p_1_in5_in),
        .I2(p_0_in11_in),
        .O(\n_0_TX_DATA[23]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'h2230)) 
     \TX_DATA[24]_i_1 
       (.I0(tx_pe_data_r[7]),
        .I1(p_1_in13_in),
        .I2(O2),
        .I3(O1),
        .O(\n_0_TX_DATA[24]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[24]_i_1__0 
       (.I0(I8[6]),
        .I1(O1),
        .I2(O2),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[24]_i_1__1 
       (.I0(I9[6]),
        .I1(O1),
        .I2(O2),
        .O(O10[0]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[24]_i_1__2 
       (.I0(I10[6]),
        .I1(O1),
        .I2(O2),
        .O(O14[0]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h2230)) 
     \TX_DATA[25]_i_1 
       (.I0(tx_pe_data_r[6]),
        .I1(p_1_in13_in),
        .I2(O2),
        .I3(O1),
        .O(\n_0_TX_DATA[25]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[25]_i_1__0 
       (.I0(I8[7]),
        .I1(O1),
        .I2(O2),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[25]_i_1__1 
       (.I0(I9[7]),
        .I1(O1),
        .I2(O2),
        .O(O10[1]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[25]_i_1__2 
       (.I0(I10[7]),
        .I1(O1),
        .I2(O2),
        .O(O14[1]));
LUT5 #(
    .INIT(32'hFFFEFAFE)) 
     \TX_DATA[26]_i_1 
       (.I0(\n_0_TX_DATA[29]_i_2 ),
        .I1(p_0_in17_in),
        .I2(p_1_in13_in),
        .I3(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I4(tx_pe_data_r[5]),
        .O(\n_0_TX_DATA[26]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'hFDCD)) 
     \TX_DATA[27]_i_1 
       (.I0(O2),
        .I1(p_1_in13_in),
        .I2(O1),
        .I3(tx_pe_data_r[4]),
        .O(\n_0_TX_DATA[27]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[27]_i_1__0 
       (.I0(I8[8]),
        .I1(O1),
        .I2(O2),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[27]_i_1__1 
       (.I0(I9[8]),
        .I1(O1),
        .I2(O2),
        .O(O10[2]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[27]_i_1__2 
       (.I0(I10[8]),
        .I1(O1),
        .I2(O2),
        .O(O14[2]));
LUT5 #(
    .INIT(32'hFFFEFAFE)) 
     \TX_DATA[28]_i_1 
       (.I0(\n_0_TX_DATA[29]_i_2 ),
        .I1(p_0_in17_in),
        .I2(p_1_in13_in),
        .I3(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I4(tx_pe_data_r[3]),
        .O(\n_0_TX_DATA[28]_i_1 ));
LUT5 #(
    .INIT(32'h0000FABB)) 
     \TX_DATA[29]_i_1 
       (.I0(\n_0_TX_DATA[29]_i_2 ),
        .I1(p_0_in17_in),
        .I2(tx_pe_data_r[2]),
        .I3(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I4(p_1_in13_in),
        .O(\n_0_TX_DATA[29]_i_1 ));
LUT6 #(
    .INIT(64'h00FF00FF00FF00FE)) 
     \TX_DATA[29]_i_2 
       (.I0(gen_a_r),
        .I1(p_0_in20_in),
        .I2(gen_sp_r),
        .I3(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I4(O2),
        .I5(gen_spa_r),
        .O(\n_0_TX_DATA[29]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF4F50000F4F5)) 
     \TX_DATA[2]_i_1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(O2),
        .I3(\n_0_TX_DATA[6]_i_2 ),
        .I4(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I5(tx_pe_data_r[29]),
        .O(\n_0_TX_DATA[2]_i_1 ));
LUT5 #(
    .INIT(32'hFEFEFFFC)) 
     \TX_DATA[30]_i_1 
       (.I0(tx_pe_data_r[1]),
        .I1(\n_0_TX_DATA[30]_i_2 ),
        .I2(p_1_in13_in),
        .I3(O2),
        .I4(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .O(\n_0_TX_DATA[30]_i_1 ));
LUT6 #(
    .INIT(64'h0002000200020003)) 
     \TX_DATA[30]_i_2 
       (.I0(gen_a_r),
        .I1(gen_sp_r),
        .I2(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I3(gen_spa_r),
        .I4(p_0_in20_in),
        .I5(p_0_in17_in),
        .O(\n_0_TX_DATA[30]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \TX_DATA[31]_i_1 
       (.I0(gen_a_r),
        .I1(p_0_in20_in),
        .I2(p_1_in13_in),
        .I3(p_0_in17_in),
        .I4(O2),
        .I5(\n_0_TX_DATA[31]_i_3 ),
        .O(\n_0_TX_DATA[31]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCCCCCFEFEFFFC)) 
     \TX_DATA[31]_i_2 
       (.I0(tx_pe_data_r[0]),
        .I1(\n_0_TX_DATA[31]_i_4 ),
        .I2(\n_0_TX_DATA[31]_i_5 ),
        .I3(gen_spa_r),
        .I4(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I5(p_1_in13_in),
        .O(\n_0_TX_DATA[31]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \TX_DATA[31]_i_3 
       (.I0(gen_sp_r),
        .I1(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I2(gen_spa_r),
        .O(\n_0_TX_DATA[31]_i_3 ));
LUT5 #(
    .INIT(32'h01010001)) 
     \TX_DATA[31]_i_4 
       (.I0(p_1_in13_in),
        .I1(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I2(gen_a_r),
        .I3(p_0_in17_in),
        .I4(p_0_in20_in),
        .O(\n_0_TX_DATA[31]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h32)) 
     \TX_DATA[31]_i_5 
       (.I0(gen_sp_r),
        .I1(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I2(O2),
        .O(\n_0_TX_DATA[31]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[3]_i_1 
       (.I0(tx_pe_data_r[28]),
        .I1(O1),
        .I2(O2),
        .O(\n_0_TX_DATA[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[3]_i_1__0 
       (.I0(I8[1]),
        .I1(O1),
        .I2(O2),
        .O(O9[1]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[3]_i_1__1 
       (.I0(I9[1]),
        .I1(O1),
        .I2(O2),
        .O(O13[1]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \TX_DATA[3]_i_1__2 
       (.I0(I10[1]),
        .I1(O1),
        .I2(O2),
        .O(O17[1]));
LUT6 #(
    .INIT(64'hCCAACCAACCAACCAF)) 
     \TX_DATA[4]_i_1 
       (.I0(O2),
        .I1(tx_pe_data_r[27]),
        .I2(gen_sp_r),
        .I3(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[6]_i_2 ),
        .O(\n_0_TX_DATA[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF5F40000F5F4)) 
     \TX_DATA[5]_i_1 
       (.I0(gen_sp_r),
        .I1(gen_spa_r),
        .I2(O2),
        .I3(\n_0_TX_DATA[7]_i_3 ),
        .I4(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I5(tx_pe_data_r[26]),
        .O(\n_0_TX_DATA[5]_i_1 ));
LUT6 #(
    .INIT(64'hF0EEF0FFF0EEF0EE)) 
     \TX_DATA[6]_i_1 
       (.I0(gen_sp_r),
        .I1(O2),
        .I2(tx_pe_data_r[25]),
        .I3(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[6]_i_2 ),
        .O(\n_0_TX_DATA[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'hAB)) 
     \TX_DATA[6]_i_2 
       (.I0(p_1_in),
        .I1(\n_0_gen_r_r_reg[3] ),
        .I2(\n_0_gen_k_r_reg[3] ),
        .O(\n_0_TX_DATA[6]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \TX_DATA[7]_i_1 
       (.I0(p_1_in),
        .I1(\n_0_gen_k_r_reg[3] ),
        .I2(\n_0_gen_r_r_reg[3] ),
        .I3(O2),
        .I4(\n_0_TX_DATA[31]_i_3 ),
        .O(\n_0_TX_DATA[7]_i_1 ));
LUT6 #(
    .INIT(64'hCCAACCAFCCAACCAA)) 
     \TX_DATA[7]_i_2 
       (.I0(O2),
        .I1(tx_pe_data_r[24]),
        .I2(gen_sp_r),
        .I3(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .I4(gen_spa_r),
        .I5(\n_0_TX_DATA[7]_i_3 ),
        .O(\n_0_TX_DATA[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \TX_DATA[7]_i_3 
       (.I0(\n_0_gen_r_r_reg[3] ),
        .I1(p_1_in),
        .I2(\n_0_gen_k_r_reg[3] ),
        .O(\n_0_TX_DATA[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[8]_i_1 
       (.I0(tx_pe_data_r[23]),
        .I1(O1),
        .I2(O2),
        .O(\n_0_TX_DATA[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[8]_i_1__0 
       (.I0(I8[2]),
        .I1(O1),
        .I2(O2),
        .O(O8[0]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[8]_i_1__1 
       (.I0(I9[2]),
        .I1(O1),
        .I2(O2),
        .O(O12[0]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \TX_DATA[8]_i_1__2 
       (.I0(I10[2]),
        .I1(O1),
        .I2(O2),
        .O(O16[0]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'hAFAC)) 
     \TX_DATA[9]_i_1 
       (.I0(tx_pe_data_r[22]),
        .I1(O2),
        .I2(O1),
        .I3(gen_sp_r),
        .O(\n_0_TX_DATA[9]_i_1 ));
FDRE \TX_DATA_reg[0] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1 ),
        .D(\n_0_TX_DATA[0]_i_1 ),
        .Q(TXDATA[24]),
        .R(1'b0));
FDRE \TX_DATA_reg[10] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1 ),
        .D(\n_0_TX_DATA[10]_i_1 ),
        .Q(TXDATA[18]),
        .R(1'b0));
FDRE \TX_DATA_reg[11] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1 ),
        .D(\n_0_TX_DATA[11]_i_1 ),
        .Q(TXDATA[19]),
        .R(1'b0));
FDRE \TX_DATA_reg[12] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1 ),
        .D(\n_0_TX_DATA[12]_i_1 ),
        .Q(TXDATA[20]),
        .R(1'b0));
FDRE \TX_DATA_reg[13] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1 ),
        .D(\n_0_TX_DATA[13]_i_1 ),
        .Q(TXDATA[21]),
        .R(1'b0));
FDRE \TX_DATA_reg[14] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1 ),
        .D(\n_0_TX_DATA[14]_i_1 ),
        .Q(TXDATA[22]),
        .R(1'b0));
FDRE \TX_DATA_reg[15] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1 ),
        .D(\n_0_TX_DATA[15]_i_2 ),
        .Q(TXDATA[23]),
        .R(1'b0));
FDRE \TX_DATA_reg[16] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1 ),
        .D(\n_0_TX_DATA[16]_i_1 ),
        .Q(TXDATA[8]),
        .R(1'b0));
FDRE \TX_DATA_reg[17] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1 ),
        .D(\n_0_TX_DATA[17]_i_1 ),
        .Q(TXDATA[9]),
        .R(1'b0));
FDRE \TX_DATA_reg[18] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1 ),
        .D(\n_0_TX_DATA[18]_i_1 ),
        .Q(TXDATA[10]),
        .R(1'b0));
FDRE \TX_DATA_reg[19] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1 ),
        .D(\n_0_TX_DATA[19]_i_1 ),
        .Q(TXDATA[11]),
        .R(1'b0));
FDRE \TX_DATA_reg[1] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1 ),
        .D(\n_0_TX_DATA[1]_i_1 ),
        .Q(TXDATA[25]),
        .R(1'b0));
FDRE \TX_DATA_reg[20] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1 ),
        .D(\n_0_TX_DATA[20]_i_1 ),
        .Q(TXDATA[12]),
        .R(1'b0));
FDRE \TX_DATA_reg[21] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1 ),
        .D(\n_0_TX_DATA[21]_i_1 ),
        .Q(TXDATA[13]),
        .R(1'b0));
FDRE \TX_DATA_reg[22] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1 ),
        .D(\n_0_TX_DATA[22]_i_1 ),
        .Q(TXDATA[14]),
        .R(1'b0));
FDRE \TX_DATA_reg[23] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[23]_i_1 ),
        .D(\n_0_TX_DATA[23]_i_2 ),
        .Q(TXDATA[15]),
        .R(1'b0));
FDRE \TX_DATA_reg[24] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1 ),
        .D(\n_0_TX_DATA[24]_i_1 ),
        .Q(TXDATA[0]),
        .R(1'b0));
FDRE \TX_DATA_reg[25] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1 ),
        .D(\n_0_TX_DATA[25]_i_1 ),
        .Q(TXDATA[1]),
        .R(1'b0));
FDRE \TX_DATA_reg[26] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1 ),
        .D(\n_0_TX_DATA[26]_i_1 ),
        .Q(TXDATA[2]),
        .R(1'b0));
FDRE \TX_DATA_reg[27] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1 ),
        .D(\n_0_TX_DATA[27]_i_1 ),
        .Q(TXDATA[3]),
        .R(1'b0));
FDRE \TX_DATA_reg[28] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1 ),
        .D(\n_0_TX_DATA[28]_i_1 ),
        .Q(TXDATA[4]),
        .R(1'b0));
FDRE \TX_DATA_reg[29] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1 ),
        .D(\n_0_TX_DATA[29]_i_1 ),
        .Q(TXDATA[5]),
        .R(1'b0));
FDRE \TX_DATA_reg[2] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1 ),
        .D(\n_0_TX_DATA[2]_i_1 ),
        .Q(TXDATA[26]),
        .R(1'b0));
FDRE \TX_DATA_reg[30] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1 ),
        .D(\n_0_TX_DATA[30]_i_1 ),
        .Q(TXDATA[6]),
        .R(1'b0));
FDRE \TX_DATA_reg[31] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[31]_i_1 ),
        .D(\n_0_TX_DATA[31]_i_2 ),
        .Q(TXDATA[7]),
        .R(1'b0));
FDRE \TX_DATA_reg[3] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1 ),
        .D(\n_0_TX_DATA[3]_i_1 ),
        .Q(TXDATA[27]),
        .R(1'b0));
FDRE \TX_DATA_reg[4] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1 ),
        .D(\n_0_TX_DATA[4]_i_1 ),
        .Q(TXDATA[28]),
        .R(1'b0));
FDRE \TX_DATA_reg[5] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1 ),
        .D(\n_0_TX_DATA[5]_i_1 ),
        .Q(TXDATA[29]),
        .R(1'b0));
FDRE \TX_DATA_reg[6] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1 ),
        .D(\n_0_TX_DATA[6]_i_1 ),
        .Q(TXDATA[30]),
        .R(1'b0));
FDRE \TX_DATA_reg[7] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[7]_i_1 ),
        .D(\n_0_TX_DATA[7]_i_2 ),
        .Q(TXDATA[31]),
        .R(1'b0));
FDRE \TX_DATA_reg[8] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1 ),
        .D(\n_0_TX_DATA[8]_i_1 ),
        .Q(TXDATA[16]),
        .R(1'b0));
FDRE \TX_DATA_reg[9] 
       (.C(user_clk),
        .CE(\n_0_TX_DATA[15]_i_1 ),
        .D(\n_0_TX_DATA[9]_i_1 ),
        .Q(TXDATA[17]),
        .R(1'b0));
FDRE gen_a_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_A),
        .Q(gen_a_r),
        .R(1'b0));
FDRE gen_cc_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_cc_i),
        .Q(O2),
        .R(1'b0));
FDRE \gen_k_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_K[3]),
        .Q(p_0_in20_in),
        .R(1'b0));
FDRE \gen_k_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_K[2]),
        .Q(p_0_in11_in),
        .R(1'b0));
FDRE \gen_k_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_K[1]),
        .Q(p_0_in6_in),
        .R(1'b0));
FDRE \gen_k_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_K[0]),
        .Q(\n_0_gen_k_r_reg[3] ),
        .R(1'b0));
FDRE \gen_r_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_R[3]),
        .Q(p_0_in17_in),
        .R(1'b0));
FDRE \gen_r_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_R[2]),
        .Q(p_0_in8_in),
        .R(1'b0));
FDRE \gen_r_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_R[1]),
        .Q(p_0_in),
        .R(1'b0));
FDRE \gen_r_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_R[0]),
        .Q(\n_0_gen_r_r_reg[3] ),
        .R(1'b0));
FDRE \gen_scp_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_scp_i),
        .Q(p_1_in13_in),
        .R(1'b0));
FDRE gen_sp_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_SP),
        .Q(gen_sp_r),
        .R(1'b0));
FDRE gen_spa_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_spa_i),
        .Q(gen_spa_r),
        .R(1'b0));
FDRE \gen_v_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_V[2]),
        .Q(p_1_in5_in),
        .R(1'b0));
FDRE \gen_v_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_V[1]),
        .Q(p_1_in1_in),
        .R(1'b0));
FDRE \gen_v_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_V[0]),
        .Q(p_1_in),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[31]),
        .Q(tx_pe_data_r[0]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[21]),
        .Q(tx_pe_data_r[10]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[20]),
        .Q(tx_pe_data_r[11]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[19]),
        .Q(tx_pe_data_r[12]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[18]),
        .Q(tx_pe_data_r[13]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[17]),
        .Q(tx_pe_data_r[14]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[16]),
        .Q(tx_pe_data_r[15]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[15]),
        .Q(tx_pe_data_r[16]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[14]),
        .Q(tx_pe_data_r[17]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[13]),
        .Q(tx_pe_data_r[18]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[12]),
        .Q(tx_pe_data_r[19]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[30]),
        .Q(tx_pe_data_r[1]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[11]),
        .Q(tx_pe_data_r[20]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[10]),
        .Q(tx_pe_data_r[21]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[9]),
        .Q(tx_pe_data_r[22]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[8]),
        .Q(tx_pe_data_r[23]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[7]),
        .Q(tx_pe_data_r[24]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[6]),
        .Q(tx_pe_data_r[25]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[5]),
        .Q(tx_pe_data_r[26]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[4]),
        .Q(tx_pe_data_r[27]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[3]),
        .Q(tx_pe_data_r[28]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[2]),
        .Q(tx_pe_data_r[29]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[29]),
        .Q(tx_pe_data_r[2]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[1]),
        .Q(tx_pe_data_r[30]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[0]),
        .Q(tx_pe_data_r[31]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[28]),
        .Q(tx_pe_data_r[3]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[27]),
        .Q(tx_pe_data_r[4]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[26]),
        .Q(tx_pe_data_r[5]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[25]),
        .Q(tx_pe_data_r[6]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[24]),
        .Q(tx_pe_data_r[7]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[23]),
        .Q(tx_pe_data_r[8]),
        .R(1'b0));
FDRE \tx_pe_data_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[22]),
        .Q(tx_pe_data_r[9]),
        .R(1'b0));
FDRE \tx_pe_data_v_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(I3),
        .Q(O1),
        .R(1'b0));
FDRE \tx_pe_data_v_r_reg[1]_rep 
       (.C(user_clk),
        .CE(1'b1),
        .D(I4),
        .Q(\n_0_tx_pe_data_v_r_reg[1]_rep ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_TX_STREAM" *) 
module aurora_8b10baurora_8b10b_TX_STREAM
   (gen_cc_i,
    gen_scp_i,
    s_axi_tx_tready,
    O1,
    O2,
    user_clk,
    do_cc,
    I1,
    s_axi_tx_tvalid);
  output gen_cc_i;
  output gen_scp_i;
  output s_axi_tx_tready;
  output O1;
  output O2;
  input user_clk;
  input do_cc;
  input I1;
  input s_axi_tx_tvalid;

  wire I1;
  wire O1;
  wire O2;
  wire do_cc;
  wire gen_cc_i;
  wire gen_scp_i;
  wire n_0_rst_r_i_1__3;
  wire n_0_run_r_i_1;
  wire n_0_start_r_i_1__3;
  wire rst_r;
  wire run_r;
  wire s_axi_tx_tready;
  wire s_axi_tx_tvalid;
  wire tx_dst_rdy;
  wire tx_dst_rdy_n_r0;
  wire user_clk;

FDRE GEN_CC_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(do_cc),
        .Q(gen_cc_i),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     rst_r_i_1__3
       (.I0(rst_r),
        .I1(do_cc),
        .I2(I1),
        .O(n_0_rst_r_i_1__3));
FDRE rst_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_rst_r_i_1__3),
        .Q(rst_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'hBA00)) 
     run_r_i_1
       (.I0(run_r),
        .I1(do_cc),
        .I2(gen_scp_i),
        .I3(I1),
        .O(n_0_run_r_i_1));
FDRE run_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_run_r_i_1),
        .Q(run_r),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     s_axi_tx_tready_INST_0
       (.I0(tx_dst_rdy),
        .O(s_axi_tx_tready));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'hB800)) 
     start_r_i_1__3
       (.I0(gen_scp_i),
        .I1(do_cc),
        .I2(rst_r),
        .I3(I1),
        .O(n_0_start_r_i_1__3));
FDRE start_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_start_r_i_1__3),
        .Q(gen_scp_i),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     tx_dst_rdy_n_r_i_1
       (.I0(do_cc),
        .I1(run_r),
        .I2(I1),
        .O(tx_dst_rdy_n_r0));
FDRE tx_dst_rdy_n_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(tx_dst_rdy_n_r0),
        .Q(tx_dst_rdy),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \tx_pe_data_v_r[1]_i_1 
       (.I0(s_axi_tx_tvalid),
        .I1(tx_dst_rdy),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \tx_pe_data_v_r[1]_rep_i_1 
       (.I0(s_axi_tx_tvalid),
        .I1(tx_dst_rdy),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync
   (O1,
    s_out_d1_cdc_to_49,
    s_out_d2_50,
    s_out_d3_51,
    s_out_d4_52,
    s_out_d5_53,
    s_out_d6_54,
    s_out_d7_55,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    gtrxreset_i,
    init_clk_in);
  output O1;
  output s_out_d1_cdc_to_49;
  output s_out_d2_50;
  output s_out_d3_51;
  output s_out_d4_52;
  output s_out_d5_53;
  output s_out_d6_54;
  output s_out_d7_55;
  output [1:0]O48;
  output [1:0]O49;
  output [1:0]O50;
  output [1:0]O51;
  output [1:0]O52;
  output [1:0]O53;
  input gtrxreset_i;
  input init_clk_in;

  wire O1;
  wire [1:0]O48;
  wire [1:0]O49;
  wire [1:0]O50;
  wire [1:0]O51;
  wire [1:0]O52;
  wire [1:0]O53;
  wire gtrxreset_i;
  wire init_clk_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_49;
  wire s_out_d2_50;
  wire s_out_d3_51;
  wire s_out_d4_52;
  wire s_out_d5_53;
  wire s_out_d6_54;
  wire s_out_d7_55;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_49));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_50));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O49[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O50[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O50[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O51[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O51[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O52[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O52[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O53[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O53[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_51));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_52));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_53));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_54));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_55));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O48[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O48[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O49[1]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(gtrxreset_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(O1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(O1),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_10
   (data_valid_sync,
    s_out_d1_cdc_to_140,
    s_out_d2_141,
    s_out_d3_142,
    s_out_d4_143,
    s_out_d5_144,
    s_out_d6_145,
    s_out_d7_146,
    O126,
    O127,
    O128,
    O129,
    O130,
    O131,
    O1,
    O2,
    E,
    D,
    rxfsm_data_valid_r,
    init_clk_in,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    Q,
    I11,
    rxresetdone_s3,
    init_wait_done,
    I12,
    I13,
    time_out_1us,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    time_out_100us,
    I27);
  output data_valid_sync;
  output s_out_d1_cdc_to_140;
  output s_out_d2_141;
  output s_out_d3_142;
  output s_out_d4_143;
  output s_out_d5_144;
  output s_out_d6_145;
  output s_out_d7_146;
  output [1:0]O126;
  output [1:0]O127;
  output [1:0]O128;
  output [1:0]O129;
  output [1:0]O130;
  output [1:0]O131;
  output O1;
  output O2;
  output [0:0]E;
  output [1:0]D;
  input rxfsm_data_valid_r;
  input init_clk_in;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input [8:0]Q;
  input I11;
  input rxresetdone_s3;
  input init_wait_done;
  input I12;
  input I13;
  input time_out_1us;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input time_out_100us;
  input I27;

  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [1:0]O126;
  wire [1:0]O127;
  wire [1:0]O128;
  wire [1:0]O129;
  wire [1:0]O130;
  wire [1:0]O131;
  wire O2;
  wire [8:0]Q;
  wire data_valid_sync;
  wire init_clk_in;
  wire init_wait_done;
  wire \n_0_FSM_onehot_rx_state[2]_i_6 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_11 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_17 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_5 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_7 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_8 ;
  wire n_0_reset_time_out_i_7__0;
  wire n_0_rx_fsm_reset_done_int_i_5;
  wire n_0_rx_fsm_reset_done_int_i_6;
  wire reset_time_out;
  wire rx_fsm_reset_done_int;
  wire rxfsm_data_valid_r;
  wire rxresetdone_s3;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_140;
  wire s_out_d2_141;
  wire s_out_d3_142;
  wire s_out_d4_143;
  wire s_out_d5_144;
  wire s_out_d6_145;
  wire s_out_d7_146;
  wire time_out_100us;
  wire time_out_1us;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_rx_state[2]_i_1 
       (.I0(I21),
        .I1(I22),
        .I2(I23),
        .I3(I24),
        .I4(\n_0_FSM_onehot_rx_state[2]_i_6 ),
        .I5(I25),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_rx_state[2]_i_6 
       (.I0(I19),
        .I1(I12),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(s_level_out_d3),
        .I5(I26),
        .O(\n_0_FSM_onehot_rx_state[2]_i_6 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[9]_i_11 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(s_level_out_d3),
        .O(\n_0_FSM_onehot_rx_state[9]_i_11 ));
LUT5 #(
    .INIT(32'h00030101)) 
     \FSM_onehot_rx_state[9]_i_17 
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[8]),
        .I4(s_level_out_d3),
        .O(\n_0_FSM_onehot_rx_state[9]_i_17 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
     \FSM_onehot_rx_state[9]_i_2 
       (.I0(\n_0_FSM_onehot_rx_state[9]_i_5 ),
        .I1(I9),
        .I2(\n_0_FSM_onehot_rx_state[9]_i_7 ),
        .I3(\n_0_FSM_onehot_rx_state[9]_i_8 ),
        .I4(s_level_out_d3),
        .I5(I10),
        .O(E));
LUT4 #(
    .INIT(16'hEF00)) 
     \FSM_onehot_rx_state[9]_i_3 
       (.I0(s_level_out_d3),
        .I1(I8),
        .I2(time_out_100us),
        .I3(I27),
        .O(D[1]));
LUT6 #(
    .INIT(64'hFFFAFFA9FAFAFAA9)) 
     \FSM_onehot_rx_state[9]_i_5 
       (.I0(Q[7]),
        .I1(\n_0_FSM_onehot_rx_state[9]_i_11 ),
        .I2(I11),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(rxresetdone_s3),
        .O(\n_0_FSM_onehot_rx_state[9]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFD00FD00FD00)) 
     \FSM_onehot_rx_state[9]_i_7 
       (.I0(s_level_out_d3),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[8]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\n_0_FSM_onehot_rx_state[9]_i_7 ));
LUT6 #(
    .INIT(64'hF0F0F0F0F0F8F088)) 
     \FSM_onehot_rx_state[9]_i_8 
       (.I0(\n_0_FSM_onehot_rx_state[9]_i_17 ),
        .I1(init_wait_done),
        .I2(I12),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(I13),
        .O(\n_0_FSM_onehot_rx_state[9]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(data_valid_sync));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_140));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O127[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O127[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O128[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O128[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O129[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O129[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O130[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O130[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O131[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O131[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_141));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_142));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_143));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_144));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_145));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_146));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O126[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O126[0]));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
     reset_time_out_i_1__0
       (.I0(reset_time_out),
        .I1(I4),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(I8),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
     reset_time_out_i_2__0
       (.I0(n_0_reset_time_out_i_7__0),
        .I1(I14),
        .I2(I15),
        .I3(I16),
        .I4(I17),
        .I5(I18),
        .O(reset_time_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     reset_time_out_i_7__0
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(s_level_out_d3),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(n_0_reset_time_out_i_7__0));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
     rx_fsm_reset_done_int_i_1
       (.I0(rx_fsm_reset_done_int),
        .I1(I1),
        .I2(I2),
        .I3(n_0_rx_fsm_reset_done_int_i_5),
        .I4(n_0_rx_fsm_reset_done_int_i_6),
        .I5(I3),
        .O(O1));
LUT4 #(
    .INIT(16'h0800)) 
     rx_fsm_reset_done_int_i_2
       (.I0(time_out_1us),
        .I1(Q[8]),
        .I2(I8),
        .I3(s_level_out_d3),
        .O(rx_fsm_reset_done_int));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     rx_fsm_reset_done_int_i_5
       (.I0(Q[8]),
        .I1(I19),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(s_level_out_d3),
        .I5(I20),
        .O(n_0_rx_fsm_reset_done_int_i_5));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     rx_fsm_reset_done_int_i_6
       (.I0(I19),
        .I1(Q[8]),
        .I2(I20),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(s_level_out_d3),
        .O(n_0_rx_fsm_reset_done_int_i_6));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(rxfsm_data_valid_r),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_11
   (s_out_d1_cdc_to_133,
    s_out_d2_134,
    s_out_d3_135,
    s_out_d4_136,
    s_out_d5_137,
    s_out_d6_138,
    s_out_d7_139,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    SR,
    O1,
    init_clk_in,
    mmcm_lock_reclocked,
    I1);
  output s_out_d1_cdc_to_133;
  output s_out_d2_134;
  output s_out_d3_135;
  output s_out_d4_136;
  output s_out_d5_137;
  output s_out_d6_138;
  output s_out_d7_139;
  output [1:0]O120;
  output [1:0]O121;
  output [1:0]O122;
  output [1:0]O123;
  output [1:0]O124;
  output [1:0]O125;
  output [0:0]SR;
  output O1;
  input init_clk_in;
  input mmcm_lock_reclocked;
  input I1;

  wire I1;
  wire O1;
  wire [1:0]O120;
  wire [1:0]O121;
  wire [1:0]O122;
  wire [1:0]O123;
  wire [1:0]O124;
  wire [1:0]O125;
  wire [0:0]SR;
  wire init_clk_in;
  wire mmcm_lock_reclocked;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_133;
  wire s_out_d2_134;
  wire s_out_d3_135;
  wire s_out_d4_136;
  wire s_out_d5_137;
  wire s_out_d6_138;
  wire s_out_d7_139;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b1),
        .O(s_level_out_d1_cdc_to));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_133));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O121[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O121[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O122[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O122[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O123[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O123[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O124[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O124[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O125[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O125[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_134));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_135));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_136));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_137));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_138));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_139));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O120[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O120[0]));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__0 
       (.I0(s_level_out_d3),
        .O(SR));
LUT3 #(
    .INIT(8'hE0)) 
     mmcm_lock_reclocked_i_1__0
       (.I0(mmcm_lock_reclocked),
        .I1(I1),
        .I2(s_level_out_d3),
        .O(O1));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_12
   (s_out_d1_cdc_to_147,
    s_out_d2_148,
    s_out_d3_149,
    s_out_d4_150,
    s_out_d5_151,
    s_out_d6_152,
    s_out_d7_153,
    O132,
    O133,
    O134,
    O135,
    O136,
    O137,
    O1,
    O2,
    I1,
    init_clk_in,
    I2,
    I3,
    Q,
    I4,
    I5,
    data_valid_sync);
  output s_out_d1_cdc_to_147;
  output s_out_d2_148;
  output s_out_d3_149;
  output s_out_d4_150;
  output s_out_d5_151;
  output s_out_d6_152;
  output s_out_d7_153;
  output [1:0]O132;
  output [1:0]O133;
  output [1:0]O134;
  output [1:0]O135;
  output [1:0]O136;
  output [1:0]O137;
  output O1;
  output O2;
  input I1;
  input init_clk_in;
  input I2;
  input I3;
  input [1:0]Q;
  input I4;
  input I5;
  input data_valid_sync;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [1:0]O132;
  wire [1:0]O133;
  wire [1:0]O134;
  wire [1:0]O135;
  wire [1:0]O136;
  wire [1:0]O137;
  wire O2;
  wire [1:0]Q;
  wire data_valid_sync;
  wire init_clk_in;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_147;
  wire s_out_d2_148;
  wire s_out_d3_149;
  wire s_out_d4_150;
  wire s_out_d5_151;
  wire s_out_d6_152;
  wire s_out_d7_153;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
     \FSM_onehot_rx_state[9]_i_6 
       (.I0(I2),
        .I1(I3),
        .I2(s_level_out_d3),
        .I3(Q[0]),
        .I4(I4),
        .I5(I5),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_147));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_148));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O133[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O134[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O134[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O135[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O135[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O136[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O136[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O137[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O137[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_149));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_150));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_151));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_152));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_153));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O132[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O132[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O133[1]));
LUT4 #(
    .INIT(16'hF08A)) 
     reset_time_out_i_9
       (.I0(s_level_out_d3),
        .I1(Q[0]),
        .I2(data_valid_sync),
        .I3(Q[1]),
        .O(O2));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(I1),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_13
   (s_out_d1_cdc_to_154,
    s_out_d2_155,
    s_out_d3_156,
    s_out_d4_157,
    s_out_d5_158,
    s_out_d6_159,
    s_out_d7_160,
    O138,
    O139,
    O140,
    O141,
    O142,
    O143,
    init_clk_in);
  output s_out_d1_cdc_to_154;
  output s_out_d2_155;
  output s_out_d3_156;
  output s_out_d4_157;
  output s_out_d5_158;
  output s_out_d6_159;
  output s_out_d7_160;
  output [1:0]O138;
  output [1:0]O139;
  output [1:0]O140;
  output [1:0]O141;
  output [1:0]O142;
  output [1:0]O143;
  input init_clk_in;

  wire [1:0]O138;
  wire [1:0]O139;
  wire [1:0]O140;
  wire [1:0]O141;
  wire [1:0]O142;
  wire [1:0]O143;
  wire init_clk_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_154;
  wire s_out_d2_155;
  wire s_out_d3_156;
  wire s_out_d4_157;
  wire s_out_d5_158;
  wire s_out_d6_159;
  wire s_out_d7_160;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b1),
        .O(s_level_out_d1_cdc_to));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_154));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O139[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O139[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O140[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O140[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O141[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O141[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O142[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O142[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O143[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O143[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_155));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_156));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_157));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_158));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_159));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_160));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O138[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O138[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_14
   (O1,
    s_out_d1_cdc_to_105,
    s_out_d2_106,
    s_out_d3_107,
    s_out_d4_108,
    s_out_d5_109,
    s_out_d6_110,
    s_out_d7_111,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    clear,
    I1,
    user_clk);
  output O1;
  output s_out_d1_cdc_to_105;
  output s_out_d2_106;
  output s_out_d3_107;
  output s_out_d4_108;
  output s_out_d5_109;
  output s_out_d6_110;
  output s_out_d7_111;
  output [1:0]O96;
  output [1:0]O97;
  output [1:0]O98;
  output [1:0]O99;
  output [1:0]O100;
  output [1:0]O101;
  output clear;
  input I1;
  input user_clk;

  wire I1;
  wire O1;
  wire [1:0]O100;
  wire [1:0]O101;
  wire [1:0]O96;
  wire [1:0]O97;
  wire [1:0]O98;
  wire [1:0]O99;
  wire clear;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_105;
  wire s_out_d2_106;
  wire s_out_d3_107;
  wire s_out_d4_108;
  wire s_out_d5_109;
  wire s_out_d6_110;
  wire s_out_d7_111;
  wire user_clk;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_105));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_106));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O97[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O98[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O98[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O99[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O99[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O100[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O100[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O101[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O101[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_107));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_108));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_109));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_110));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_111));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O96[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O96[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O97[1]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(I1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(O1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(O1),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__0 
       (.I0(O1),
        .O(clear));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_15
   (s_out_d1_cdc_to_112,
    s_out_d2_113,
    s_out_d3_114,
    s_out_d4_115,
    s_out_d5_116,
    s_out_d6_117,
    s_out_d7_118,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    O1,
    O2,
    I1,
    user_clk,
    I2,
    wait_bypass_count_reg,
    I3,
    time_out_wait_bypass,
    I4);
  output s_out_d1_cdc_to_112;
  output s_out_d2_113;
  output s_out_d3_114;
  output s_out_d4_115;
  output s_out_d5_116;
  output s_out_d6_117;
  output s_out_d7_118;
  output [1:0]O102;
  output [1:0]O103;
  output [1:0]O104;
  output [1:0]O105;
  output [1:0]O106;
  output [1:0]O107;
  output O1;
  output O2;
  input I1;
  input user_clk;
  input I2;
  input [0:0]wait_bypass_count_reg;
  input I3;
  input time_out_wait_bypass;
  input I4;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire [1:0]O102;
  wire [1:0]O103;
  wire [1:0]O104;
  wire [1:0]O105;
  wire [1:0]O106;
  wire [1:0]O107;
  wire O2;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_112;
  wire s_out_d2_113;
  wire s_out_d3_114;
  wire s_out_d4_115;
  wire s_out_d5_116;
  wire s_out_d6_117;
  wire s_out_d7_118;
  wire time_out_wait_bypass;
  wire user_clk;
  wire [0:0]wait_bypass_count_reg;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_112));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_113));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O103[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O104[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O104[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O105[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O105[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O106[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O106[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O107[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O107[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_114));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_115));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_116));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_117));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_118));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O102[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O102[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O103[1]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(I1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFF00FF0400000000)) 
     time_out_wait_bypass_i_1__0
       (.I0(I2),
        .I1(wait_bypass_count_reg),
        .I2(I3),
        .I3(time_out_wait_bypass),
        .I4(s_level_out_d4),
        .I5(I4),
        .O(O2));
LUT4 #(
    .INIT(16'h00FB)) 
     \wait_bypass_count[0]_i_2__0 
       (.I0(I2),
        .I1(wait_bypass_count_reg),
        .I2(I3),
        .I3(s_level_out_d4),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_16
   (rxresetdone_s3,
    s_out_d1_cdc_to_126,
    s_out_d2_127,
    s_out_d3_128,
    s_out_d4_129,
    s_out_d5_130,
    s_out_d6_131,
    s_out_d7_132,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    O1,
    rxfsm_rxresetdone_r,
    init_clk_in,
    Q);
  output rxresetdone_s3;
  output s_out_d1_cdc_to_126;
  output s_out_d2_127;
  output s_out_d3_128;
  output s_out_d4_129;
  output s_out_d5_130;
  output s_out_d6_131;
  output s_out_d7_132;
  output [1:0]O114;
  output [1:0]O115;
  output [1:0]O116;
  output [1:0]O117;
  output [1:0]O118;
  output [1:0]O119;
  output O1;
  input rxfsm_rxresetdone_r;
  input init_clk_in;
  input [1:0]Q;

  wire O1;
  wire [1:0]O114;
  wire [1:0]O115;
  wire [1:0]O116;
  wire [1:0]O117;
  wire [1:0]O118;
  wire [1:0]O119;
  wire [1:0]Q;
  wire init_clk_in;
  wire rxfsm_rxresetdone_r;
  wire rxresetdone_s3;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_126;
  wire s_out_d2_127;
  wire s_out_d3_128;
  wire s_out_d4_129;
  wire s_out_d5_130;
  wire s_out_d6_131;
  wire s_out_d7_132;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_126));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_127));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O115[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O116[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O116[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O117[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O117[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O118[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O118[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O119[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O119[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_128));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_129));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_130));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_131));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_132));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O114[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O114[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O115[1]));
LUT3 #(
    .INIT(8'hF8)) 
     reset_time_out_i_12
       (.I0(rxresetdone_s3),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(O1));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(rxfsm_rxresetdone_r),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(rxresetdone_s3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(rxresetdone_s3),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_17
   (s_out_d1_cdc_to_119,
    s_out_d2_120,
    s_out_d3_121,
    s_out_d4_122,
    s_out_d5_123,
    s_out_d6_124,
    s_out_d7_125,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    D,
    O1,
    time_out_wait_bypass,
    init_clk_in,
    Q,
    I1,
    I2);
  output s_out_d1_cdc_to_119;
  output s_out_d2_120;
  output s_out_d3_121;
  output s_out_d4_122;
  output s_out_d5_123;
  output s_out_d6_124;
  output s_out_d7_125;
  output [1:0]O108;
  output [1:0]O109;
  output [1:0]O110;
  output [1:0]O111;
  output [1:0]O112;
  output [1:0]O113;
  output [0:0]D;
  output O1;
  input time_out_wait_bypass;
  input init_clk_in;
  input [2:0]Q;
  input I1;
  input I2;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire [1:0]O108;
  wire [1:0]O109;
  wire [1:0]O110;
  wire [1:0]O111;
  wire [1:0]O112;
  wire [1:0]O113;
  wire [2:0]Q;
  wire init_clk_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_119;
  wire s_out_d2_120;
  wire s_out_d3_121;
  wire s_out_d4_122;
  wire s_out_d5_123;
  wire s_out_d6_124;
  wire s_out_d7_125;
  wire time_out_wait_bypass;

LUT6 #(
    .INIT(64'h0000010000000000)) 
     \FSM_onehot_rx_state[2]_i_7 
       (.I0(I2),
        .I1(Q[2]),
        .I2(I1),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s_level_out_d4),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000030010)) 
     \FSM_onehot_rx_state[8]_i_1 
       (.I0(s_level_out_d4),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[2]),
        .I5(I2),
        .O(D));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_119));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_120));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O109[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O110[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O110[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O111[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O111[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O112[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O112[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O113[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O113[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_121));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_122));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_123));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_124));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_125));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O108[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O108[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O109[1]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_21
   (gtrxreset_ss,
    s_out_d1_cdc_to_238,
    s_out_d2_239,
    s_out_d3_240,
    s_out_d4_241,
    s_out_d5_242,
    s_out_d6_243,
    s_out_d7_244,
    O214,
    O215,
    O216,
    O217,
    O218,
    O219,
    D,
    gtrxreset_i,
    I2,
    drpclk_in,
    Q,
    I4,
    I1);
  output gtrxreset_ss;
  output s_out_d1_cdc_to_238;
  output s_out_d2_239;
  output s_out_d3_240;
  output s_out_d4_241;
  output s_out_d5_242;
  output s_out_d6_243;
  output s_out_d7_244;
  output [1:0]O214;
  output [1:0]O215;
  output [1:0]O216;
  output [1:0]O217;
  output [1:0]O218;
  output [1:0]O219;
  output [0:0]D;
  output gtrxreset_i;
  input I2;
  input drpclk_in;
  input [2:0]Q;
  input I4;
  input I1;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I4;
  wire [1:0]O214;
  wire [1:0]O215;
  wire [1:0]O216;
  wire [1:0]O217;
  wire [1:0]O218;
  wire [1:0]O219;
  wire [2:0]Q;
  wire drpclk_in;
  wire gtrxreset_i;
  wire gtrxreset_ss;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_238;
  wire s_out_d2_239;
  wire s_out_d3_240;
  wire s_out_d4_241;
  wire s_out_d5_242;
  wire s_out_d6_243;
  wire s_out_d7_244;

LUT4 #(
    .INIT(16'h0FDA)) 
     gtrxreset_o_i_1__2
       (.I0(Q[0]),
        .I1(s_level_out_d3),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(gtrxreset_i));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(gtrxreset_ss));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_238));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O215[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O215[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O216[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O216[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O217[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O217[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O218[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O218[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O219[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O219[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_239));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_240));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_241));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_242));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_243));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_244));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O214[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O214[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT6 #(
    .INIT(64'h3F330C00FCE2FCE2)) 
     \state[0]_i_1__2 
       (.I0(s_level_out_d3),
        .I1(Q[1]),
        .I2(I4),
        .I3(Q[2]),
        .I4(I1),
        .I5(Q[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_22
   (SR,
    s_out_d1_cdc_to_231,
    s_out_d2_232,
    s_out_d3_233,
    s_out_d4_234,
    s_out_d5_235,
    s_out_d6_236,
    s_out_d7_237,
    O208,
    O209,
    O210,
    O211,
    O212,
    O213,
    I1,
    drpclk_in);
  output [0:0]SR;
  output s_out_d1_cdc_to_231;
  output s_out_d2_232;
  output s_out_d3_233;
  output s_out_d4_234;
  output s_out_d5_235;
  output s_out_d6_236;
  output s_out_d7_237;
  output [1:0]O208;
  output [1:0]O209;
  output [1:0]O210;
  output [1:0]O211;
  output [1:0]O212;
  output [1:0]O213;
  input I1;
  input drpclk_in;

  wire I1;
  wire [1:0]O208;
  wire [1:0]O209;
  wire [1:0]O210;
  wire [1:0]O211;
  wire [1:0]O212;
  wire [1:0]O213;
  wire [0:0]SR;
  wire drpclk_in;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_231;
  wire s_out_d2_232;
  wire s_out_d3_233;
  wire s_out_d4_234;
  wire s_out_d5_235;
  wire s_out_d6_236;
  wire s_out_d7_237;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(SR));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_231));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O209[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O209[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O210[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O210[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O211[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O211[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O212[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O212[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O213[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O213[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_232));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_233));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_234));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_235));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_236));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_237));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O208[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O208[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_23
   (rxpmaresetdone_ss,
    s_out_d1_cdc_to_224,
    s_out_d2_225,
    s_out_d3_226,
    s_out_d4_227,
    s_out_d5_228,
    s_out_d6_229,
    s_out_d7_230,
    O202,
    O203,
    O204,
    O205,
    O206,
    O207,
    D,
    O1,
    I3,
    drpclk_in,
    rxpmaresetdone_sss,
    Q,
    I4);
  output rxpmaresetdone_ss;
  output s_out_d1_cdc_to_224;
  output s_out_d2_225;
  output s_out_d3_226;
  output s_out_d4_227;
  output s_out_d5_228;
  output s_out_d6_229;
  output s_out_d7_230;
  output [1:0]O202;
  output [1:0]O203;
  output [1:0]O204;
  output [1:0]O205;
  output [1:0]O206;
  output [1:0]O207;
  output [0:0]D;
  output O1;
  input I3;
  input drpclk_in;
  input rxpmaresetdone_sss;
  input [2:0]Q;
  input I4;

  wire [0:0]D;
  wire I3;
  wire I4;
  wire O1;
  wire [1:0]O202;
  wire [1:0]O203;
  wire [1:0]O204;
  wire [1:0]O205;
  wire [1:0]O206;
  wire [1:0]O207;
  wire [2:0]Q;
  wire drpclk_in;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_224;
  wire s_out_d2_225;
  wire s_out_d3_226;
  wire s_out_d4_227;
  wire s_out_d5_228;
  wire s_out_d6_229;
  wire s_out_d7_230;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(rxpmaresetdone_ss));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_224));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O203[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O203[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O204[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O204[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O205[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O205[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O206[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O206[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O207[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O207[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_225));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_226));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_227));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_228));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_229));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_230));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O202[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O202[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I3),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT3 #(
    .INIT(8'h8A)) 
     \state[0]_i_2__2 
       (.I0(Q[2]),
        .I1(s_level_out_d3),
        .I2(rxpmaresetdone_sss),
        .O(O1));
LUT6 #(
    .INIT(64'h0FFF0F0F4040F0F0)) 
     \state[1]_i_1__2 
       (.I0(s_level_out_d3),
        .I1(rxpmaresetdone_sss),
        .I2(Q[0]),
        .I3(I4),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_25
   (gtrxreset_ss,
    s_out_d1_cdc_to_217,
    s_out_d2_218,
    s_out_d3_219,
    s_out_d4_220,
    s_out_d5_221,
    s_out_d6_222,
    s_out_d7_223,
    O195,
    O196,
    O197,
    O198,
    O199,
    O200,
    D,
    gtrxreset_i,
    I3,
    drpclk_in,
    Q,
    I4,
    I1);
  output gtrxreset_ss;
  output s_out_d1_cdc_to_217;
  output s_out_d2_218;
  output s_out_d3_219;
  output s_out_d4_220;
  output s_out_d5_221;
  output s_out_d6_222;
  output s_out_d7_223;
  output [1:0]O195;
  output [1:0]O196;
  output [1:0]O197;
  output [1:0]O198;
  output [1:0]O199;
  output [1:0]O200;
  output [0:0]D;
  output gtrxreset_i;
  input I3;
  input drpclk_in;
  input [2:0]Q;
  input I4;
  input I1;

  wire [0:0]D;
  wire I1;
  wire I3;
  wire I4;
  wire [1:0]O195;
  wire [1:0]O196;
  wire [1:0]O197;
  wire [1:0]O198;
  wire [1:0]O199;
  wire [1:0]O200;
  wire [2:0]Q;
  wire drpclk_in;
  wire gtrxreset_i;
  wire gtrxreset_ss;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_217;
  wire s_out_d2_218;
  wire s_out_d3_219;
  wire s_out_d4_220;
  wire s_out_d5_221;
  wire s_out_d6_222;
  wire s_out_d7_223;

LUT4 #(
    .INIT(16'h0FDA)) 
     gtrxreset_o_i_1__1
       (.I0(Q[0]),
        .I1(s_level_out_d3),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(gtrxreset_i));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(gtrxreset_ss));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_217));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O196[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O196[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O197[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O197[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O198[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O198[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O199[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O199[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O200[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O200[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_218));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_219));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_220));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_221));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_222));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_223));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O195[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O195[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I3),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT6 #(
    .INIT(64'h3F330C00FCE2FCE2)) 
     \state[0]_i_1__1 
       (.I0(s_level_out_d3),
        .I1(Q[1]),
        .I2(I4),
        .I3(Q[2]),
        .I4(I1),
        .I5(Q[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_26
   (SR,
    s_out_d1_cdc_to_210,
    s_out_d2_211,
    s_out_d3_212,
    s_out_d4_213,
    s_out_d5_214,
    s_out_d6_215,
    s_out_d7_216,
    O189,
    O190,
    O191,
    O192,
    O193,
    O194,
    I2,
    drpclk_in);
  output [0:0]SR;
  output s_out_d1_cdc_to_210;
  output s_out_d2_211;
  output s_out_d3_212;
  output s_out_d4_213;
  output s_out_d5_214;
  output s_out_d6_215;
  output s_out_d7_216;
  output [1:0]O189;
  output [1:0]O190;
  output [1:0]O191;
  output [1:0]O192;
  output [1:0]O193;
  output [1:0]O194;
  input I2;
  input drpclk_in;

  wire I2;
  wire [1:0]O189;
  wire [1:0]O190;
  wire [1:0]O191;
  wire [1:0]O192;
  wire [1:0]O193;
  wire [1:0]O194;
  wire [0:0]SR;
  wire drpclk_in;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_210;
  wire s_out_d2_211;
  wire s_out_d3_212;
  wire s_out_d4_213;
  wire s_out_d5_214;
  wire s_out_d6_215;
  wire s_out_d7_216;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(SR));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_210));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O190[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O190[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O191[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O191[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O192[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O192[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O193[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O193[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O194[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O194[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_211));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_212));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_213));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_214));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_215));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_216));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O189[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O189[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_27
   (rxpmaresetdone_ss,
    s_out_d1_cdc_to_203,
    s_out_d2_204,
    s_out_d3_205,
    s_out_d4_206,
    s_out_d5_207,
    s_out_d6_208,
    s_out_d7_209,
    O183,
    O184,
    O185,
    O186,
    O187,
    O188,
    D,
    O1,
    I1,
    drpclk_in,
    rxpmaresetdone_sss,
    Q,
    I4);
  output rxpmaresetdone_ss;
  output s_out_d1_cdc_to_203;
  output s_out_d2_204;
  output s_out_d3_205;
  output s_out_d4_206;
  output s_out_d5_207;
  output s_out_d6_208;
  output s_out_d7_209;
  output [1:0]O183;
  output [1:0]O184;
  output [1:0]O185;
  output [1:0]O186;
  output [1:0]O187;
  output [1:0]O188;
  output [0:0]D;
  output O1;
  input I1;
  input drpclk_in;
  input rxpmaresetdone_sss;
  input [2:0]Q;
  input I4;

  wire [0:0]D;
  wire I1;
  wire I4;
  wire O1;
  wire [1:0]O183;
  wire [1:0]O184;
  wire [1:0]O185;
  wire [1:0]O186;
  wire [1:0]O187;
  wire [1:0]O188;
  wire [2:0]Q;
  wire drpclk_in;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_203;
  wire s_out_d2_204;
  wire s_out_d3_205;
  wire s_out_d4_206;
  wire s_out_d5_207;
  wire s_out_d6_208;
  wire s_out_d7_209;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(rxpmaresetdone_ss));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_203));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O184[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O184[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O185[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O185[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O186[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O186[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O187[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O187[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O188[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O188[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_204));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_205));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_206));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_207));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_208));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_209));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O183[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O183[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT3 #(
    .INIT(8'h8A)) 
     \state[0]_i_2__1 
       (.I0(Q[2]),
        .I1(s_level_out_d3),
        .I2(rxpmaresetdone_sss),
        .O(O1));
LUT6 #(
    .INIT(64'h0FFF0F0F4040F0F0)) 
     \state[1]_i_1__1 
       (.I0(s_level_out_d3),
        .I1(rxpmaresetdone_sss),
        .I2(Q[0]),
        .I3(I4),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_29
   (gtrxreset_ss,
    s_out_d1_cdc_to_196,
    s_out_d2_197,
    s_out_d3_198,
    s_out_d4_199,
    s_out_d5_200,
    s_out_d6_201,
    s_out_d7_202,
    O176,
    O177,
    O178,
    O179,
    O180,
    O181,
    D,
    gtrxreset_i,
    I2,
    drpclk_in,
    Q,
    I4,
    I1);
  output gtrxreset_ss;
  output s_out_d1_cdc_to_196;
  output s_out_d2_197;
  output s_out_d3_198;
  output s_out_d4_199;
  output s_out_d5_200;
  output s_out_d6_201;
  output s_out_d7_202;
  output [1:0]O176;
  output [1:0]O177;
  output [1:0]O178;
  output [1:0]O179;
  output [1:0]O180;
  output [1:0]O181;
  output [0:0]D;
  output gtrxreset_i;
  input I2;
  input drpclk_in;
  input [2:0]Q;
  input I4;
  input I1;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I4;
  wire [1:0]O176;
  wire [1:0]O177;
  wire [1:0]O178;
  wire [1:0]O179;
  wire [1:0]O180;
  wire [1:0]O181;
  wire [2:0]Q;
  wire drpclk_in;
  wire gtrxreset_i;
  wire gtrxreset_ss;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_196;
  wire s_out_d2_197;
  wire s_out_d3_198;
  wire s_out_d4_199;
  wire s_out_d5_200;
  wire s_out_d6_201;
  wire s_out_d7_202;

LUT4 #(
    .INIT(16'h0FDA)) 
     gtrxreset_o_i_1__0
       (.I0(Q[0]),
        .I1(s_level_out_d3),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(gtrxreset_i));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(gtrxreset_ss));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_196));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O177[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O177[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O178[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O178[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O179[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O179[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O180[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O180[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O181[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O181[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_197));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_198));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_199));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_200));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_201));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_202));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O176[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O176[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I2),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT6 #(
    .INIT(64'h3F330C00FCE2FCE2)) 
     \state[0]_i_1__0 
       (.I0(s_level_out_d3),
        .I1(Q[1]),
        .I2(I4),
        .I3(Q[2]),
        .I4(I1),
        .I5(Q[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_3
   (s_out_d1_cdc_to_84,
    s_out_d2_85,
    s_out_d3_86,
    s_out_d4_87,
    s_out_d5_88,
    s_out_d6_89,
    s_out_d7_90,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    SR,
    O1,
    init_clk_in,
    pll_not_locked,
    mmcm_lock_reclocked,
    I1);
  output s_out_d1_cdc_to_84;
  output s_out_d2_85;
  output s_out_d3_86;
  output s_out_d4_87;
  output s_out_d5_88;
  output s_out_d6_89;
  output s_out_d7_90;
  output [1:0]O78;
  output [1:0]O79;
  output [1:0]O80;
  output [1:0]O81;
  output [1:0]O82;
  output [1:0]O83;
  output [0:0]SR;
  output O1;
  input init_clk_in;
  input pll_not_locked;
  input mmcm_lock_reclocked;
  input I1;

  wire I1;
  wire O1;
  wire [1:0]O78;
  wire [1:0]O79;
  wire [1:0]O80;
  wire [1:0]O81;
  wire [1:0]O82;
  wire [1:0]O83;
  wire [0:0]SR;
  wire init_clk_in;
  wire mmcm_lock_reclocked;
  wire n_0_s_level_out_d1_cdc_to_i_1;
  wire pll_not_locked;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_84;
  wire s_out_d2_85;
  wire s_out_d3_86;
  wire s_out_d4_87;
  wire s_out_d5_88;
  wire s_out_d6_89;
  wire s_out_d7_90;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_84));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_85));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O79[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O80[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O80[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O81[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O81[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O82[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O82[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O83[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O83[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_86));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_87));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_88));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_89));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_90));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O78[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O78[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O79[1]));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1 
       (.I0(s_level_out_d3),
        .O(SR));
LUT3 #(
    .INIT(8'hE0)) 
     mmcm_lock_reclocked_i_1
       (.I0(mmcm_lock_reclocked),
        .I1(I1),
        .I2(s_level_out_d3),
        .O(O1));
LUT1 #(
    .INIT(2'h1)) 
     s_level_out_d1_cdc_to_i_1
       (.I0(pll_not_locked),
        .O(n_0_s_level_out_d1_cdc_to_i_1));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_s_level_out_d1_cdc_to_i_1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_30
   (SR,
    s_out_d1_cdc_to_189,
    s_out_d2_190,
    s_out_d3_191,
    s_out_d4_192,
    s_out_d5_193,
    s_out_d6_194,
    s_out_d7_195,
    O170,
    O171,
    O172,
    O173,
    O174,
    O175,
    I1,
    drpclk_in);
  output [0:0]SR;
  output s_out_d1_cdc_to_189;
  output s_out_d2_190;
  output s_out_d3_191;
  output s_out_d4_192;
  output s_out_d5_193;
  output s_out_d6_194;
  output s_out_d7_195;
  output [1:0]O170;
  output [1:0]O171;
  output [1:0]O172;
  output [1:0]O173;
  output [1:0]O174;
  output [1:0]O175;
  input I1;
  input drpclk_in;

  wire I1;
  wire [1:0]O170;
  wire [1:0]O171;
  wire [1:0]O172;
  wire [1:0]O173;
  wire [1:0]O174;
  wire [1:0]O175;
  wire [0:0]SR;
  wire drpclk_in;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_189;
  wire s_out_d2_190;
  wire s_out_d3_191;
  wire s_out_d4_192;
  wire s_out_d5_193;
  wire s_out_d6_194;
  wire s_out_d7_195;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(SR));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_189));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O171[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O171[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O172[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O172[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O173[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O173[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O174[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O174[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O175[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O175[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_190));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_191));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_192));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_193));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_194));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_195));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O170[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O170[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_31
   (rxpmaresetdone_ss,
    s_out_d1_cdc_to_182,
    s_out_d2_183,
    s_out_d3_184,
    s_out_d4_185,
    s_out_d5_186,
    s_out_d6_187,
    s_out_d7_188,
    O164,
    O165,
    O166,
    O167,
    O168,
    O169,
    D,
    O1,
    I3,
    drpclk_in,
    rxpmaresetdone_sss,
    Q,
    I4);
  output rxpmaresetdone_ss;
  output s_out_d1_cdc_to_182;
  output s_out_d2_183;
  output s_out_d3_184;
  output s_out_d4_185;
  output s_out_d5_186;
  output s_out_d6_187;
  output s_out_d7_188;
  output [1:0]O164;
  output [1:0]O165;
  output [1:0]O166;
  output [1:0]O167;
  output [1:0]O168;
  output [1:0]O169;
  output [0:0]D;
  output O1;
  input I3;
  input drpclk_in;
  input rxpmaresetdone_sss;
  input [2:0]Q;
  input I4;

  wire [0:0]D;
  wire I3;
  wire I4;
  wire O1;
  wire [1:0]O164;
  wire [1:0]O165;
  wire [1:0]O166;
  wire [1:0]O167;
  wire [1:0]O168;
  wire [1:0]O169;
  wire [2:0]Q;
  wire drpclk_in;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_182;
  wire s_out_d2_183;
  wire s_out_d3_184;
  wire s_out_d4_185;
  wire s_out_d5_186;
  wire s_out_d6_187;
  wire s_out_d7_188;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(rxpmaresetdone_ss));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_182));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O165[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O165[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O166[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O166[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O167[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O167[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O168[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O168[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O169[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O169[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_183));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_184));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_185));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_186));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_187));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_188));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O164[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O164[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I3),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT3 #(
    .INIT(8'h8A)) 
     \state[0]_i_2__0 
       (.I0(Q[2]),
        .I1(s_level_out_d3),
        .I2(rxpmaresetdone_sss),
        .O(O1));
LUT6 #(
    .INIT(64'h0FFF0F0F4040F0F0)) 
     \state[1]_i_1__0 
       (.I0(s_level_out_d3),
        .I1(rxpmaresetdone_sss),
        .I2(Q[0]),
        .I3(I4),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_33
   (O6,
    gtrxreset_ss,
    s_out_d1_cdc_to_175,
    s_out_d2_176,
    s_out_d3_177,
    s_out_d4_178,
    s_out_d5_179,
    s_out_d6_180,
    s_out_d7_181,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    D,
    gtrxreset_i,
    SR,
    drpclk_in,
    Q,
    I2,
    I1);
  output O6;
  output gtrxreset_ss;
  output s_out_d1_cdc_to_175;
  output s_out_d2_176;
  output s_out_d3_177;
  output s_out_d4_178;
  output s_out_d5_179;
  output s_out_d6_180;
  output s_out_d7_181;
  output [1:0]O157;
  output [1:0]O158;
  output [1:0]O159;
  output [1:0]O160;
  output [1:0]O161;
  output [1:0]O162;
  output [0:0]D;
  output gtrxreset_i;
  input [0:0]SR;
  input drpclk_in;
  input [2:0]Q;
  input I2;
  input I1;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire [1:0]O157;
  wire [1:0]O158;
  wire [1:0]O159;
  wire [1:0]O160;
  wire [1:0]O161;
  wire [1:0]O162;
  wire O6;
  wire [2:0]Q;
  wire [0:0]SR;
  wire drpclk_in;
  wire gtrxreset_i;
  wire gtrxreset_ss;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_175;
  wire s_out_d2_176;
  wire s_out_d3_177;
  wire s_out_d4_178;
  wire s_out_d5_179;
  wire s_out_d6_180;
  wire s_out_d7_181;

LUT4 #(
    .INIT(16'h0FDA)) 
     gtrxreset_o_i_1
       (.I0(Q[0]),
        .I1(s_level_out_d3),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(gtrxreset_i));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(gtrxreset_ss));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_175));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O158[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O158[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O159[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O159[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O160[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O160[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O161[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O161[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O162[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O162[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_176));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_177));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_178));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_179));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_180));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_181));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O157[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O157[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(SR),
        .Q(O6),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(O6),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT6 #(
    .INIT(64'h3F330C00FCE2FCE2)) 
     \state[0]_i_1 
       (.I0(s_level_out_d3),
        .I1(Q[1]),
        .I2(I2),
        .I3(Q[2]),
        .I4(I1),
        .I5(Q[0]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_34
   (O5,
    SR,
    s_out_d1_cdc_to_168,
    s_out_d2_169,
    s_out_d3_170,
    s_out_d4_171,
    s_out_d5_172,
    s_out_d6_173,
    s_out_d7_174,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    common_reset_i,
    drpclk_in);
  output O5;
  output [0:0]SR;
  output s_out_d1_cdc_to_168;
  output s_out_d2_169;
  output s_out_d3_170;
  output s_out_d4_171;
  output s_out_d5_172;
  output s_out_d6_173;
  output s_out_d7_174;
  output [1:0]O151;
  output [1:0]O152;
  output [1:0]O153;
  output [1:0]O154;
  output [1:0]O155;
  output [1:0]O156;
  input common_reset_i;
  input drpclk_in;

  wire [1:0]O151;
  wire [1:0]O152;
  wire [1:0]O153;
  wire [1:0]O154;
  wire [1:0]O155;
  wire [1:0]O156;
  wire O5;
  wire [0:0]SR;
  wire common_reset_i;
  wire drpclk_in;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_168;
  wire s_out_d2_169;
  wire s_out_d3_170;
  wire s_out_d4_171;
  wire s_out_d5_172;
  wire s_out_d6_173;
  wire s_out_d7_174;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(SR));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_168));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O152[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O152[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O153[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O153[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O154[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O154[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O155[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O155[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O156[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O156[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_169));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_170));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_171));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_172));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_173));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_174));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O151[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O151[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(common_reset_i),
        .Q(O5),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(O5),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_35
   (rxpmaresetdone_ss,
    s_out_d1_cdc_to_161,
    s_out_d2_162,
    s_out_d3_163,
    s_out_d4_164,
    s_out_d5_165,
    s_out_d6_166,
    s_out_d7_167,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    D,
    O1,
    I1,
    drpclk_in,
    rxpmaresetdone_sss,
    Q,
    I2);
  output rxpmaresetdone_ss;
  output s_out_d1_cdc_to_161;
  output s_out_d2_162;
  output s_out_d3_163;
  output s_out_d4_164;
  output s_out_d5_165;
  output s_out_d6_166;
  output s_out_d7_167;
  output [1:0]O145;
  output [1:0]O146;
  output [1:0]O147;
  output [1:0]O148;
  output [1:0]O149;
  output [1:0]O150;
  output [0:0]D;
  output O1;
  input I1;
  input drpclk_in;
  input rxpmaresetdone_sss;
  input [2:0]Q;
  input I2;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire [1:0]O145;
  wire [1:0]O146;
  wire [1:0]O147;
  wire [1:0]O148;
  wire [1:0]O149;
  wire [1:0]O150;
  wire [2:0]Q;
  wire drpclk_in;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_161;
  wire s_out_d2_162;
  wire s_out_d3_163;
  wire s_out_d4_164;
  wire s_out_d5_165;
  wire s_out_d6_166;
  wire s_out_d7_167;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(rxpmaresetdone_ss));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_161));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O146[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O146[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O147[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O147[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O148[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O148[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O149[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O149[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O150[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O150[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_162));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_163));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_164));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_165));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_166));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_167));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O145[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O145[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(I1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT3 #(
    .INIT(8'h8A)) 
     \state[0]_i_2 
       (.I0(Q[2]),
        .I1(s_level_out_d3),
        .I2(rxpmaresetdone_sss),
        .O(O1));
LUT6 #(
    .INIT(64'h0FFF0F0F4040F0F0)) 
     \state[1]_i_1 
       (.I0(s_level_out_d3),
        .I1(rxpmaresetdone_sss),
        .I2(Q[0]),
        .I3(I2),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_36
   (s_out_d1_cdc_to_0,
    s_out_d2_1,
    s_out_d3_2,
    s_out_d4_3,
    s_out_d5_4,
    s_out_d6_5,
    s_out_d7_6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    SR,
    O220,
    link_reset_r,
    user_clk,
    en_chan_sync_i,
    gt_txresetdone_r3,
    gt_rxresetdone_r3,
    tx_lock_sync,
    reset,
    pll_not_locked_sync);
  output s_out_d1_cdc_to_0;
  output s_out_d2_1;
  output s_out_d3_2;
  output s_out_d4_3;
  output s_out_d5_4;
  output s_out_d6_5;
  output s_out_d7_6;
  output [1:0]O7;
  output [1:0]O8;
  output [1:0]O9;
  output [1:0]O10;
  output [1:0]O11;
  output [1:0]O12;
  output [0:0]SR;
  output O220;
  input link_reset_r;
  input user_clk;
  input en_chan_sync_i;
  input gt_txresetdone_r3;
  input gt_rxresetdone_r3;
  input tx_lock_sync;
  input reset;
  input pll_not_locked_sync;

  wire [1:0]O10;
  wire [1:0]O11;
  wire [1:0]O12;
  wire O220;
  wire [1:0]O7;
  wire [1:0]O8;
  wire [1:0]O9;
  wire [0:0]SR;
  wire en_chan_sync_i;
  wire gt_rxresetdone_r3;
  wire gt_txresetdone_r3;
  wire link_reset_r;
  wire pll_not_locked_sync;
  wire reset;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_0;
  wire s_out_d2_1;
  wire s_out_d3_2;
  wire s_out_d4_3;
  wire s_out_d5_4;
  wire s_out_d6_5;
  wire s_out_d7_6;
  wire tx_lock_sync;
  wire user_clk;

LUT2 #(
    .INIT(4'hB)) 
     \ch_bond_done_dly_i[0]_i_1 
       (.I0(O220),
        .I1(en_chan_sync_i),
        .O(SR));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_0));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_1));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O8[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O9[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O9[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O10[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O10[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O11[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O11[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O12[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O12[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_2));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_3));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_4));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_5));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_6));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O7[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O7[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O8[1]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(link_reset_r),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
     sys_reset_out_INST_0
       (.I0(gt_txresetdone_r3),
        .I1(gt_rxresetdone_r3),
        .I2(s_level_out_d3),
        .I3(tx_lock_sync),
        .I4(reset),
        .I5(pll_not_locked_sync),
        .O(O220));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_37
   (pll_not_locked_sync,
    s_out_d1_cdc_to_7,
    s_out_d2_8,
    s_out_d3_9,
    s_out_d4_10,
    s_out_d5_11,
    s_out_d6_12,
    s_out_d7_13,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    pll_not_locked,
    user_clk);
  output pll_not_locked_sync;
  output s_out_d1_cdc_to_7;
  output s_out_d2_8;
  output s_out_d3_9;
  output s_out_d4_10;
  output s_out_d5_11;
  output s_out_d6_12;
  output s_out_d7_13;
  output [1:0]O13;
  output [1:0]O14;
  output [1:0]O15;
  output [1:0]O16;
  output [1:0]O17;
  output [1:0]O18;
  input pll_not_locked;
  input user_clk;

  wire [1:0]O13;
  wire [1:0]O14;
  wire [1:0]O15;
  wire [1:0]O16;
  wire [1:0]O17;
  wire [1:0]O18;
  wire pll_not_locked;
  wire pll_not_locked_sync;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_7;
  wire s_out_d2_8;
  wire s_out_d3_9;
  wire s_out_d4_10;
  wire s_out_d5_11;
  wire s_out_d6_12;
  wire s_out_d7_13;
  wire user_clk;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(pll_not_locked_sync));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_7));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O14[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O14[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O15[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O15[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O16[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O16[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O17[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O17[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O18[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O18[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_8));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_9));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_10));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_11));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_12));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_13));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O13[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O13[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(pll_not_locked),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_38
   (tx_lock_sync,
    s_out_d1_cdc_to_14,
    s_out_d2_15,
    s_out_d3_16,
    s_out_d4_17,
    s_out_d5_18,
    s_out_d6_19,
    s_out_d7_20,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    tx_lock,
    user_clk);
  output tx_lock_sync;
  output s_out_d1_cdc_to_14;
  output s_out_d2_15;
  output s_out_d3_16;
  output s_out_d4_17;
  output s_out_d5_18;
  output s_out_d6_19;
  output s_out_d7_20;
  output [1:0]O19;
  output [1:0]O20;
  output [1:0]O21;
  output [1:0]O22;
  output [1:0]O23;
  output [1:0]O24;
  input tx_lock;
  input user_clk;

  wire [1:0]O19;
  wire [1:0]O20;
  wire [1:0]O21;
  wire [1:0]O22;
  wire [1:0]O23;
  wire [1:0]O24;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_14;
  wire s_out_d2_15;
  wire s_out_d3_16;
  wire s_out_d4_17;
  wire s_out_d5_18;
  wire s_out_d6_19;
  wire s_out_d7_20;
  wire tx_lock;
  wire tx_lock_sync;
  wire user_clk;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(tx_lock_sync));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_14));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O20[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O20[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O21[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O21[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O22[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O22[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O23[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O23[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O24[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O24[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_15));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_16));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_17));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_18));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_19));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_20));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O19[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O19[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(tx_lock),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_39
   (O1,
    s_out_d1_cdc_to,
    s_out_d2,
    s_out_d3,
    s_out_d4,
    s_out_d5,
    s_out_d6,
    s_out_d7,
    out,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    tx_resetdone_out,
    user_clk);
  output O1;
  output s_out_d1_cdc_to;
  output s_out_d2;
  output s_out_d3;
  output s_out_d4;
  output s_out_d5;
  output s_out_d6;
  output s_out_d7;
  output [1:0]out;
  output [1:0]O2;
  output [1:0]O3;
  output [1:0]O4;
  output [1:0]O5;
  output [1:0]O6;
  output O7;
  input tx_resetdone_out;
  input user_clk;

  wire O1;
  wire [1:0]O2;
  wire [1:0]O3;
  wire [1:0]O4;
  wire [1:0]O5;
  wire [1:0]O6;
  wire O7;
  wire [1:0]out;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_d6;
  wire s_out_d7;
  wire tx_resetdone_out;
  wire user_clk;

LUT1 #(
    .INIT(2'h1)) 
     gt_txresetdone_r2_i_1
       (.I0(s_level_out_d3),
        .O(O7));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O2[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O3[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O3[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O4[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O4[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O5[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O5[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O6[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O6[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(out[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(out[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O2[1]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(tx_resetdone_out),
        .Q(O1),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(O1),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_4
   (O1,
    s_out_d1_cdc_to_91,
    s_out_d2_92,
    s_out_d3_93,
    s_out_d4_94,
    s_out_d5_95,
    s_out_d6_96,
    s_out_d7_97,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    O2,
    O3,
    O4,
    init_clk_in,
    quad1_common_lock_in,
    Q,
    I1,
    I2,
    I3,
    I4);
  output O1;
  output s_out_d1_cdc_to_91;
  output s_out_d2_92;
  output s_out_d3_93;
  output s_out_d4_94;
  output s_out_d5_95;
  output s_out_d6_96;
  output s_out_d7_97;
  output [1:0]O84;
  output [1:0]O85;
  output [1:0]O86;
  output [1:0]O87;
  output [1:0]O88;
  output [1:0]O89;
  output O2;
  output O3;
  output O4;
  input init_clk_in;
  input quad1_common_lock_in;
  input [6:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [1:0]O84;
  wire [1:0]O85;
  wire [1:0]O86;
  wire [1:0]O87;
  wire [1:0]O88;
  wire [1:0]O89;
  wire [6:0]Q;
  wire init_clk_in;
  wire \n_0_FSM_onehot_tx_state[7]_i_8 ;
  wire quad1_common_lock_in;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_91;
  wire s_out_d2_92;
  wire s_out_d3_93;
  wire s_out_d4_94;
  wire s_out_d5_95;
  wire s_out_d6_96;
  wire s_out_d7_97;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
     \FSM_onehot_tx_state[7]_i_6 
       (.I0(\n_0_FSM_onehot_tx_state[7]_i_8 ),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(I1),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFAAAAAAA8AAA8)) 
     \FSM_onehot_tx_state[7]_i_8 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(s_level_out_d3),
        .I5(Q[2]),
        .O(\n_0_FSM_onehot_tx_state[7]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_91));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_92));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O85[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O86[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O86[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O87[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O87[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O88[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O88[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O89[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O89[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_93));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_94));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_95));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_96));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_97));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O84[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O84[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O85[1]));
LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
     reset_time_out_i_4
       (.I0(s_level_out_d3),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .O(O3));
LUT2 #(
    .INIT(4'hB)) 
     reset_time_out_i_5
       (.I0(s_level_out_d3),
        .I1(Q[2]),
        .O(O4));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(quad1_common_lock_in),
        .Q(O1),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(O1),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_40
   (cc_sync,
    s_out_d1_cdc_to_42,
    s_out_d2_43,
    s_out_d3_44,
    s_out_d4_45,
    s_out_d5_46,
    s_out_d6_47,
    s_out_d7_48,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    rx_cc_extend_r2,
    init_clk_in);
  output cc_sync;
  output s_out_d1_cdc_to_42;
  output s_out_d2_43;
  output s_out_d3_44;
  output s_out_d4_45;
  output s_out_d5_46;
  output s_out_d6_47;
  output s_out_d7_48;
  output [1:0]O42;
  output [1:0]O43;
  output [1:0]O44;
  output [1:0]O45;
  output [1:0]O46;
  output [1:0]O47;
  input rx_cc_extend_r2;
  input init_clk_in;

  wire [1:0]O42;
  wire [1:0]O43;
  wire [1:0]O44;
  wire [1:0]O45;
  wire [1:0]O46;
  wire [1:0]O47;
  wire cc_sync;
  wire init_clk_in;
  wire rx_cc_extend_r2;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_42;
  wire s_out_d2_43;
  wire s_out_d3_44;
  wire s_out_d4_45;
  wire s_out_d5_46;
  wire s_out_d6_47;
  wire s_out_d7_48;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(cc_sync));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_42));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O43[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O43[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O44[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O44[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O45[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O45[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O46[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O46[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O47[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O47[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_43));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_44));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_45));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_46));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_47));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_48));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O42[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O42[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(rx_cc_extend_r2),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_46
   (cc_sync,
    s_out_d1_cdc_to_35,
    s_out_d2_36,
    s_out_d3_37,
    s_out_d4_38,
    s_out_d5_39,
    s_out_d6_40,
    s_out_d7_41,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    rx_cc_extend_r2,
    init_clk_in);
  output cc_sync;
  output s_out_d1_cdc_to_35;
  output s_out_d2_36;
  output s_out_d3_37;
  output s_out_d4_38;
  output s_out_d5_39;
  output s_out_d6_40;
  output s_out_d7_41;
  output [1:0]O36;
  output [1:0]O37;
  output [1:0]O38;
  output [1:0]O39;
  output [1:0]O40;
  output [1:0]O41;
  input rx_cc_extend_r2;
  input init_clk_in;

  wire [1:0]O36;
  wire [1:0]O37;
  wire [1:0]O38;
  wire [1:0]O39;
  wire [1:0]O40;
  wire [1:0]O41;
  wire cc_sync;
  wire init_clk_in;
  wire rx_cc_extend_r2;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_35;
  wire s_out_d2_36;
  wire s_out_d3_37;
  wire s_out_d4_38;
  wire s_out_d5_39;
  wire s_out_d6_40;
  wire s_out_d7_41;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(cc_sync));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_35));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O37[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O37[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O38[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O38[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O39[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O39[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O40[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O40[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O41[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O41[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_36));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_37));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_38));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_39));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_40));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_41));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O36[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O36[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(rx_cc_extend_r2),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_5
   (s_out_d1_cdc_to_98,
    s_out_d2_99,
    s_out_d3_100,
    s_out_d4_101,
    s_out_d5_102,
    s_out_d6_103,
    s_out_d7_104,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    init_clk_in);
  output s_out_d1_cdc_to_98;
  output s_out_d2_99;
  output s_out_d3_100;
  output s_out_d4_101;
  output s_out_d5_102;
  output s_out_d6_103;
  output s_out_d7_104;
  output [1:0]O90;
  output [1:0]O91;
  output [1:0]O92;
  output [1:0]O93;
  output [1:0]O94;
  output [1:0]O95;
  input init_clk_in;

  wire [1:0]O90;
  wire [1:0]O91;
  wire [1:0]O92;
  wire [1:0]O93;
  wire [1:0]O94;
  wire [1:0]O95;
  wire init_clk_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_98;
  wire s_out_d2_99;
  wire s_out_d3_100;
  wire s_out_d4_101;
  wire s_out_d5_102;
  wire s_out_d6_103;
  wire s_out_d7_104;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b1),
        .O(s_level_out_d1_cdc_to));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_98));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O91[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O91[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O92[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O92[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O93[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O93[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O94[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O94[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O95[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O95[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_99));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_100));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_101));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_102));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_103));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_104));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O90[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O90[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_52
   (cc_sync,
    s_out_d1_cdc_to_28,
    s_out_d2_29,
    s_out_d3_30,
    s_out_d4_31,
    s_out_d5_32,
    s_out_d6_33,
    s_out_d7_34,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    rx_cc_extend_r2,
    init_clk_in);
  output cc_sync;
  output s_out_d1_cdc_to_28;
  output s_out_d2_29;
  output s_out_d3_30;
  output s_out_d4_31;
  output s_out_d5_32;
  output s_out_d6_33;
  output s_out_d7_34;
  output [1:0]O30;
  output [1:0]O31;
  output [1:0]O32;
  output [1:0]O33;
  output [1:0]O34;
  output [1:0]O35;
  input rx_cc_extend_r2;
  input init_clk_in;

  wire [1:0]O30;
  wire [1:0]O31;
  wire [1:0]O32;
  wire [1:0]O33;
  wire [1:0]O34;
  wire [1:0]O35;
  wire cc_sync;
  wire init_clk_in;
  wire rx_cc_extend_r2;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_28;
  wire s_out_d2_29;
  wire s_out_d3_30;
  wire s_out_d4_31;
  wire s_out_d5_32;
  wire s_out_d6_33;
  wire s_out_d7_34;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(cc_sync));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_28));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O31[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O31[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O32[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O32[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O33[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O33[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O34[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O34[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O35[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O35[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_29));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_30));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_31));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_32));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_33));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_34));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O30[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O30[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(rx_cc_extend_r2),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_58
   (cc_sync,
    s_out_d1_cdc_to_21,
    s_out_d2_22,
    s_out_d3_23,
    s_out_d4_24,
    s_out_d5_25,
    s_out_d6_26,
    s_out_d7_27,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    rx_cc_extend_r2,
    init_clk_in);
  output cc_sync;
  output s_out_d1_cdc_to_21;
  output s_out_d2_22;
  output s_out_d3_23;
  output s_out_d4_24;
  output s_out_d5_25;
  output s_out_d6_26;
  output s_out_d7_27;
  output [1:0]O24;
  output [1:0]O25;
  output [1:0]O26;
  output [1:0]O27;
  output [1:0]O28;
  output [1:0]O29;
  input rx_cc_extend_r2;
  input init_clk_in;

  wire [1:0]O24;
  wire [1:0]O25;
  wire [1:0]O26;
  wire [1:0]O27;
  wire [1:0]O28;
  wire [1:0]O29;
  wire cc_sync;
  wire init_clk_in;
  wire rx_cc_extend_r2;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_21;
  wire s_out_d2_22;
  wire s_out_d3_23;
  wire s_out_d4_24;
  wire s_out_d5_25;
  wire s_out_d6_26;
  wire s_out_d7_27;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(s_level_out_d3),
        .O(cc_sync));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_21));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O25[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O25[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O26[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O26[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O27[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O27[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O28[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O28[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O29[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_19
       (.I0(1'b0),
        .O(O29[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d2_22));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d3_23));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d4_24));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d5_25));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d6_26));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(s_out_d7_27));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O24[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O24[0]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(rx_cc_extend_r2),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_6
   (O1,
    s_out_d1_cdc_to_56,
    s_out_d2_57,
    s_out_d3_58,
    s_out_d4_59,
    s_out_d5_60,
    s_out_d6_61,
    s_out_d7_62,
    O54,
    O55,
    O56,
    O57,
    O58,
    O59,
    clear,
    I1,
    user_clk);
  output O1;
  output s_out_d1_cdc_to_56;
  output s_out_d2_57;
  output s_out_d3_58;
  output s_out_d4_59;
  output s_out_d5_60;
  output s_out_d6_61;
  output s_out_d7_62;
  output [1:0]O54;
  output [1:0]O55;
  output [1:0]O56;
  output [1:0]O57;
  output [1:0]O58;
  output [1:0]O59;
  output clear;
  input I1;
  input user_clk;

  wire I1;
  wire O1;
  wire [1:0]O54;
  wire [1:0]O55;
  wire [1:0]O56;
  wire [1:0]O57;
  wire [1:0]O58;
  wire [1:0]O59;
  wire clear;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_56;
  wire s_out_d2_57;
  wire s_out_d3_58;
  wire s_out_d4_59;
  wire s_out_d5_60;
  wire s_out_d6_61;
  wire s_out_d7_62;
  wire user_clk;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_56));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_57));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O55[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O56[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O56[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O57[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O57[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O58[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O58[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O59[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O59[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_58));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_59));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_60));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_61));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_62));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O54[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O54[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O55[1]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(I1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(O1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(O1),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1 
       (.I0(O1),
        .O(clear));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_7
   (s_out_d1_cdc_to_70,
    s_out_d2_71,
    s_out_d3_72,
    s_out_d4_73,
    s_out_d5_74,
    s_out_d6_75,
    s_out_d7_76,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    D,
    time_out_wait_bypass,
    init_clk_in,
    time_out_2ms,
    I1,
    I2,
    I3,
    I4,
    Q,
    I5);
  output s_out_d1_cdc_to_70;
  output s_out_d2_71;
  output s_out_d3_72;
  output s_out_d4_73;
  output s_out_d5_74;
  output s_out_d6_75;
  output s_out_d7_76;
  output [1:0]O66;
  output [1:0]O67;
  output [1:0]O68;
  output [1:0]O69;
  output [1:0]O70;
  output [1:0]O71;
  output [1:0]D;
  input time_out_wait_bypass;
  input init_clk_in;
  input time_out_2ms;
  input I1;
  input I2;
  input I3;
  input I4;
  input [1:0]Q;
  input I5;

  wire [1:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [1:0]O66;
  wire [1:0]O67;
  wire [1:0]O68;
  wire [1:0]O69;
  wire [1:0]O70;
  wire [1:0]O71;
  wire [1:0]Q;
  wire init_clk_in;
  wire \n_0_FSM_onehot_tx_state[2]_i_4 ;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_70;
  wire s_out_d2_71;
  wire s_out_d3_72;
  wire s_out_d4_73;
  wire s_out_d5_74;
  wire s_out_d6_75;
  wire s_out_d7_76;
  wire time_out_2ms;
  wire time_out_wait_bypass;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     \FSM_onehot_tx_state[2]_i_1 
       (.I0(time_out_2ms),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(\n_0_FSM_onehot_tx_state[2]_i_4 ),
        .I5(I4),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \FSM_onehot_tx_state[2]_i_4 
       (.I0(s_level_out_d4),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I5),
        .O(\n_0_FSM_onehot_tx_state[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \FSM_onehot_tx_state[7]_i_2 
       (.I0(s_level_out_d4),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I5),
        .O(D[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_70));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_71));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O67[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O68[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O68[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O69[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O69[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O70[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O70[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O71[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O71[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_72));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_73));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_74));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_75));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_76));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O66[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O66[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O67[1]));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(time_out_wait_bypass),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_8
   (s_out_d1_cdc_to_63,
    s_out_d2_64,
    s_out_d3_65,
    s_out_d4_66,
    s_out_d5_67,
    s_out_d6_68,
    s_out_d7_69,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    O1,
    O2,
    I1,
    user_clk,
    I2,
    I3,
    I4,
    time_out_wait_bypass,
    I5);
  output s_out_d1_cdc_to_63;
  output s_out_d2_64;
  output s_out_d3_65;
  output s_out_d4_66;
  output s_out_d5_67;
  output s_out_d6_68;
  output s_out_d7_69;
  output [1:0]O60;
  output [1:0]O61;
  output [1:0]O62;
  output [1:0]O63;
  output [1:0]O64;
  output [1:0]O65;
  output O1;
  output O2;
  input I1;
  input user_clk;
  input I2;
  input I3;
  input I4;
  input time_out_wait_bypass;
  input I5;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [1:0]O60;
  wire [1:0]O61;
  wire [1:0]O62;
  wire [1:0]O63;
  wire [1:0]O64;
  wire [1:0]O65;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_63;
  wire s_out_d2_64;
  wire s_out_d3_65;
  wire s_out_d4_66;
  wire s_out_d5_67;
  wire s_out_d6_68;
  wire s_out_d7_69;
  wire time_out_wait_bypass;
  wire user_clk;

LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_63));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_64));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O61[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O62[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O62[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O63[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O63[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O64[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O64[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O65[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O65[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_65));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_66));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_67));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_68));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_69));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O60[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O60[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O61[1]));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(I1),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1
       (.I0(I2),
        .I1(I3),
        .I2(I4),
        .I3(time_out_wait_bypass),
        .I4(s_level_out_d4),
        .I5(I5),
        .O(O2));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2 
       (.I0(I2),
        .I1(I3),
        .I2(I4),
        .I3(s_level_out_d4),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_cdc_sync" *) 
module aurora_8b10baurora_8b10b_cdc_sync_9
   (s_out_d1_cdc_to_77,
    s_out_d2_78,
    s_out_d3_79,
    s_out_d4_80,
    s_out_d5_81,
    s_out_d6_82,
    s_out_d7_83,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O1,
    E,
    txfsm_txresetdone_r,
    init_clk_in,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    Q,
    I7,
    I8,
    I9,
    mmcm_lock_reclocked,
    I10,
    I11);
  output s_out_d1_cdc_to_77;
  output s_out_d2_78;
  output s_out_d3_79;
  output s_out_d4_80;
  output s_out_d5_81;
  output s_out_d6_82;
  output s_out_d7_83;
  output [1:0]O72;
  output [1:0]O73;
  output [1:0]O74;
  output [1:0]O75;
  output [1:0]O76;
  output [1:0]O77;
  output O1;
  output [0:0]E;
  input txfsm_txresetdone_r;
  input init_clk_in;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [1:0]Q;
  input I7;
  input I8;
  input I9;
  input mmcm_lock_reclocked;
  input I10;
  input I11;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [1:0]O72;
  wire [1:0]O73;
  wire [1:0]O74;
  wire [1:0]O75;
  wire [1:0]O76;
  wire [1:0]O77;
  wire [1:0]Q;
  wire init_clk_in;
  wire mmcm_lock_reclocked;
  wire reset_time_out;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_level_out_d4;
  wire s_level_out_d5;
  wire s_level_out_d6;
  wire s_out_d1_cdc_to_77;
  wire s_out_d2_78;
  wire s_out_d3_79;
  wire s_out_d4_80;
  wire s_out_d5_81;
  wire s_out_d6_82;
  wire s_out_d7_83;
  wire txfsm_txresetdone_r;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
     \FSM_onehot_tx_state[7]_i_1 
       (.I0(I6),
        .I1(Q[1]),
        .I2(s_level_out_d4),
        .I3(I7),
        .I4(I8),
        .I5(I9),
        .O(E));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b0),
        .O(s_out_d1_cdc_to_77));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b0),
        .O(s_out_d2_78));
LUT1 #(
    .INIT(2'h2)) 
     i_10
       (.I0(1'b0),
        .O(O73[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_11
       (.I0(1'b0),
        .O(O74[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_12
       (.I0(1'b0),
        .O(O74[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_13
       (.I0(1'b0),
        .O(O75[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_14
       (.I0(1'b0),
        .O(O75[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_15
       (.I0(1'b0),
        .O(O76[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_16
       (.I0(1'b0),
        .O(O76[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_17
       (.I0(1'b0),
        .O(O77[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_18
       (.I0(1'b0),
        .O(O77[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(1'b0),
        .O(s_out_d3_79));
LUT1 #(
    .INIT(2'h2)) 
     i_3
       (.I0(1'b0),
        .O(s_out_d4_80));
LUT1 #(
    .INIT(2'h2)) 
     i_4
       (.I0(1'b0),
        .O(s_out_d5_81));
LUT1 #(
    .INIT(2'h2)) 
     i_5
       (.I0(1'b0),
        .O(s_out_d6_82));
LUT1 #(
    .INIT(2'h2)) 
     i_6
       (.I0(1'b0),
        .O(s_out_d7_83));
LUT1 #(
    .INIT(2'h2)) 
     i_7
       (.I0(1'b0),
        .O(O72[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_8
       (.I0(1'b0),
        .O(O72[0]));
LUT1 #(
    .INIT(2'h2)) 
     i_9
       (.I0(1'b0),
        .O(O73[1]));
LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
     reset_time_out_i_1
       (.I0(reset_time_out),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O(O1));
LUT6 #(
    .INIT(64'hAF23000000000000)) 
     reset_time_out_i_2
       (.I0(s_level_out_d4),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mmcm_lock_reclocked),
        .I4(I10),
        .I5(I11),
        .O(reset_time_out));
(* ASYNC_REG *) 
   FDRE s_level_out_d1_cdc_to_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(txfsm_txresetdone_r),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d2_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE s_level_out_d3_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d4_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d5_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE s_level_out_d6_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_core" *) 
module aurora_8b10baurora_8b10b_core
   (s_out_d1_cdc_to,
    s_out_d2,
    s_out_d3,
    s_out_d4,
    s_out_d5,
    s_out_d6,
    s_out_d7,
    out,
    O1,
    O2,
    O3,
    O4,
    O5,
    s_out_d1_cdc_to_0,
    s_out_d2_1,
    s_out_d3_2,
    s_out_d4_3,
    s_out_d5_4,
    s_out_d6_5,
    s_out_d7_6,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    s_out_d1_cdc_to_7,
    s_out_d2_8,
    s_out_d3_9,
    s_out_d4_10,
    s_out_d5_11,
    s_out_d6_12,
    s_out_d7_13,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    s_out_d1_cdc_to_14,
    s_out_d2_15,
    s_out_d3_16,
    s_out_d4_17,
    s_out_d5_18,
    s_out_d6_19,
    s_out_d7_20,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    lane_up,
    s_out_d1_cdc_to_21,
    s_out_d2_22,
    s_out_d3_23,
    s_out_d4_24,
    s_out_d5_25,
    s_out_d6_26,
    s_out_d7_27,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    s_out_d1_cdc_to_28,
    s_out_d2_29,
    s_out_d3_30,
    s_out_d4_31,
    s_out_d5_32,
    s_out_d6_33,
    s_out_d7_34,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    s_out_d1_cdc_to_35,
    s_out_d2_36,
    s_out_d3_37,
    s_out_d4_38,
    s_out_d5_39,
    s_out_d6_40,
    s_out_d7_41,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    s_out_d1_cdc_to_42,
    s_out_d2_43,
    s_out_d3_44,
    s_out_d4_45,
    s_out_d5_46,
    s_out_d6_47,
    s_out_d7_48,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    s_out_d1_cdc_to_49,
    s_out_d2_50,
    s_out_d3_51,
    s_out_d4_52,
    s_out_d5_53,
    s_out_d6_54,
    s_out_d7_55,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    s_out_d1_cdc_to_56,
    s_out_d2_57,
    s_out_d3_58,
    s_out_d4_59,
    s_out_d5_60,
    s_out_d6_61,
    s_out_d7_62,
    O54,
    O55,
    O56,
    O57,
    O58,
    O59,
    s_out_d1_cdc_to_63,
    s_out_d2_64,
    s_out_d3_65,
    s_out_d4_66,
    s_out_d5_67,
    s_out_d6_68,
    s_out_d7_69,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    s_out_d1_cdc_to_70,
    s_out_d2_71,
    s_out_d3_72,
    s_out_d4_73,
    s_out_d5_74,
    s_out_d6_75,
    s_out_d7_76,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    s_out_d1_cdc_to_77,
    s_out_d2_78,
    s_out_d3_79,
    s_out_d4_80,
    s_out_d5_81,
    s_out_d6_82,
    s_out_d7_83,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    s_out_d1_cdc_to_84,
    s_out_d2_85,
    s_out_d3_86,
    s_out_d4_87,
    s_out_d5_88,
    s_out_d6_89,
    s_out_d7_90,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    s_out_d1_cdc_to_91,
    s_out_d2_92,
    s_out_d3_93,
    s_out_d4_94,
    s_out_d5_95,
    s_out_d6_96,
    s_out_d7_97,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    s_out_d1_cdc_to_98,
    s_out_d2_99,
    s_out_d3_100,
    s_out_d4_101,
    s_out_d5_102,
    s_out_d6_103,
    s_out_d7_104,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    s_out_d1_cdc_to_105,
    s_out_d2_106,
    s_out_d3_107,
    s_out_d4_108,
    s_out_d5_109,
    s_out_d6_110,
    s_out_d7_111,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    s_out_d1_cdc_to_112,
    s_out_d2_113,
    s_out_d3_114,
    s_out_d4_115,
    s_out_d5_116,
    s_out_d6_117,
    s_out_d7_118,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    s_out_d1_cdc_to_119,
    s_out_d2_120,
    s_out_d3_121,
    s_out_d4_122,
    s_out_d5_123,
    s_out_d6_124,
    s_out_d7_125,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    s_out_d1_cdc_to_126,
    s_out_d2_127,
    s_out_d3_128,
    s_out_d4_129,
    s_out_d5_130,
    s_out_d6_131,
    s_out_d7_132,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    s_out_d1_cdc_to_133,
    s_out_d2_134,
    s_out_d3_135,
    s_out_d4_136,
    s_out_d5_137,
    s_out_d6_138,
    s_out_d7_139,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    s_out_d1_cdc_to_140,
    s_out_d2_141,
    s_out_d3_142,
    s_out_d4_143,
    s_out_d5_144,
    s_out_d6_145,
    s_out_d7_146,
    O126,
    O127,
    O128,
    O129,
    O130,
    O131,
    s_out_d1_cdc_to_147,
    s_out_d2_148,
    s_out_d3_149,
    s_out_d4_150,
    s_out_d5_151,
    s_out_d6_152,
    s_out_d7_153,
    O132,
    O133,
    O134,
    O135,
    O136,
    O137,
    s_out_d1_cdc_to_154,
    s_out_d2_155,
    s_out_d3_156,
    s_out_d4_157,
    s_out_d5_158,
    s_out_d6_159,
    s_out_d7_160,
    O138,
    O139,
    O140,
    O141,
    O142,
    O143,
    O144,
    txn,
    txp,
    tx_out_clk,
    drpdo_out,
    s_out_d1_cdc_to_161,
    s_out_d2_162,
    s_out_d3_163,
    s_out_d4_164,
    s_out_d5_165,
    s_out_d6_166,
    s_out_d7_167,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    s_out_d1_cdc_to_168,
    s_out_d2_169,
    s_out_d3_170,
    s_out_d4_171,
    s_out_d5_172,
    s_out_d6_173,
    s_out_d7_174,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    s_out_d1_cdc_to_175,
    s_out_d2_176,
    s_out_d3_177,
    s_out_d4_178,
    s_out_d5_179,
    s_out_d6_180,
    s_out_d7_181,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    O163,
    drpdo_out_lane1,
    s_out_d1_cdc_to_182,
    s_out_d2_183,
    s_out_d3_184,
    s_out_d4_185,
    s_out_d5_186,
    s_out_d6_187,
    s_out_d7_188,
    O164,
    O165,
    O166,
    O167,
    O168,
    O169,
    s_out_d1_cdc_to_189,
    s_out_d2_190,
    s_out_d3_191,
    s_out_d4_192,
    s_out_d5_193,
    s_out_d6_194,
    s_out_d7_195,
    O170,
    O171,
    O172,
    O173,
    O174,
    O175,
    s_out_d1_cdc_to_196,
    s_out_d2_197,
    s_out_d3_198,
    s_out_d4_199,
    s_out_d5_200,
    s_out_d6_201,
    s_out_d7_202,
    O176,
    O177,
    O178,
    O179,
    O180,
    O181,
    O182,
    drpdo_out_lane2,
    s_out_d1_cdc_to_203,
    s_out_d2_204,
    s_out_d3_205,
    s_out_d4_206,
    s_out_d5_207,
    s_out_d6_208,
    s_out_d7_209,
    O183,
    O184,
    O185,
    O186,
    O187,
    O188,
    s_out_d1_cdc_to_210,
    s_out_d2_211,
    s_out_d3_212,
    s_out_d4_213,
    s_out_d5_214,
    s_out_d6_215,
    s_out_d7_216,
    O189,
    O190,
    O191,
    O192,
    O193,
    O194,
    s_out_d1_cdc_to_217,
    s_out_d2_218,
    s_out_d3_219,
    s_out_d4_220,
    s_out_d5_221,
    s_out_d6_222,
    s_out_d7_223,
    O195,
    O196,
    O197,
    O198,
    O199,
    O200,
    O201,
    drpdo_out_lane3,
    s_out_d1_cdc_to_224,
    s_out_d2_225,
    s_out_d3_226,
    s_out_d4_227,
    s_out_d5_228,
    s_out_d6_229,
    s_out_d7_230,
    O202,
    O203,
    O204,
    O205,
    O206,
    O207,
    s_out_d1_cdc_to_231,
    s_out_d2_232,
    s_out_d3_233,
    s_out_d4_234,
    s_out_d5_235,
    s_out_d6_236,
    s_out_d7_237,
    O208,
    O209,
    O210,
    O211,
    O212,
    O213,
    s_out_d1_cdc_to_238,
    s_out_d2_239,
    s_out_d3_240,
    s_out_d4_241,
    s_out_d5_242,
    s_out_d6_243,
    s_out_d7_244,
    O214,
    O215,
    O216,
    O217,
    O218,
    O219,
    rx_resetdone_out,
    tx_resetdone_out,
    tx_lock,
    link_reset_out,
    CHANNEL_UP,
    s_axi_tx_tready,
    m_axi_rx_tvalid,
    m_axi_rx_tdata,
    O220,
    soft_err,
    hard_err,
    user_clk,
    init_clk_in,
    drpclk_in,
    rxn,
    rxp,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    sync_clk,
    power_down,
    loopback,
    quad1_common_lock_in,
    pll_not_locked,
    do_cc,
    gt0_pll0refclklost_in,
    s_axi_tx_tvalid,
    s_axi_tx_tdata,
    drpen_in,
    drpdi_in,
    drpwe_in,
    drpaddr_in,
    drpen_in_lane1,
    drpdi_in_lane1,
    drpwe_in_lane1,
    drpaddr_in_lane1,
    drpen_in_lane2,
    drpdi_in_lane2,
    drpwe_in_lane2,
    drpaddr_in_lane2,
    drpen_in_lane3,
    drpdi_in_lane3,
    drpwe_in_lane3,
    drpaddr_in_lane3,
    reset,
    gt_reset);
  output s_out_d1_cdc_to;
  output s_out_d2;
  output s_out_d3;
  output s_out_d4;
  output s_out_d5;
  output s_out_d6;
  output s_out_d7;
  output [1:0]out;
  output [1:0]O1;
  output [1:0]O2;
  output [1:0]O3;
  output [1:0]O4;
  output [1:0]O5;
  output s_out_d1_cdc_to_0;
  output s_out_d2_1;
  output s_out_d3_2;
  output s_out_d4_3;
  output s_out_d5_4;
  output s_out_d6_5;
  output s_out_d7_6;
  output [1:0]O6;
  output [1:0]O7;
  output [1:0]O8;
  output [1:0]O9;
  output [1:0]O10;
  output [1:0]O11;
  output s_out_d1_cdc_to_7;
  output s_out_d2_8;
  output s_out_d3_9;
  output s_out_d4_10;
  output s_out_d5_11;
  output s_out_d6_12;
  output s_out_d7_13;
  output [1:0]O12;
  output [1:0]O13;
  output [1:0]O14;
  output [1:0]O15;
  output [1:0]O16;
  output [1:0]O17;
  output s_out_d1_cdc_to_14;
  output s_out_d2_15;
  output s_out_d3_16;
  output s_out_d4_17;
  output s_out_d5_18;
  output s_out_d6_19;
  output s_out_d7_20;
  output [1:0]O18;
  output [1:0]O19;
  output [1:0]O20;
  output [1:0]O21;
  output [1:0]O22;
  output [1:0]O23;
  output [0:3]lane_up;
  output s_out_d1_cdc_to_21;
  output s_out_d2_22;
  output s_out_d3_23;
  output s_out_d4_24;
  output s_out_d5_25;
  output s_out_d6_26;
  output s_out_d7_27;
  output [1:0]O24;
  output [1:0]O25;
  output [1:0]O26;
  output [1:0]O27;
  output [1:0]O28;
  output [1:0]O29;
  output s_out_d1_cdc_to_28;
  output s_out_d2_29;
  output s_out_d3_30;
  output s_out_d4_31;
  output s_out_d5_32;
  output s_out_d6_33;
  output s_out_d7_34;
  output [1:0]O30;
  output [1:0]O31;
  output [1:0]O32;
  output [1:0]O33;
  output [1:0]O34;
  output [1:0]O35;
  output s_out_d1_cdc_to_35;
  output s_out_d2_36;
  output s_out_d3_37;
  output s_out_d4_38;
  output s_out_d5_39;
  output s_out_d6_40;
  output s_out_d7_41;
  output [1:0]O36;
  output [1:0]O37;
  output [1:0]O38;
  output [1:0]O39;
  output [1:0]O40;
  output [1:0]O41;
  output s_out_d1_cdc_to_42;
  output s_out_d2_43;
  output s_out_d3_44;
  output s_out_d4_45;
  output s_out_d5_46;
  output s_out_d6_47;
  output s_out_d7_48;
  output [1:0]O42;
  output [1:0]O43;
  output [1:0]O44;
  output [1:0]O45;
  output [1:0]O46;
  output [1:0]O47;
  output s_out_d1_cdc_to_49;
  output s_out_d2_50;
  output s_out_d3_51;
  output s_out_d4_52;
  output s_out_d5_53;
  output s_out_d6_54;
  output s_out_d7_55;
  output [1:0]O48;
  output [1:0]O49;
  output [1:0]O50;
  output [1:0]O51;
  output [1:0]O52;
  output [1:0]O53;
  output s_out_d1_cdc_to_56;
  output s_out_d2_57;
  output s_out_d3_58;
  output s_out_d4_59;
  output s_out_d5_60;
  output s_out_d6_61;
  output s_out_d7_62;
  output [1:0]O54;
  output [1:0]O55;
  output [1:0]O56;
  output [1:0]O57;
  output [1:0]O58;
  output [1:0]O59;
  output s_out_d1_cdc_to_63;
  output s_out_d2_64;
  output s_out_d3_65;
  output s_out_d4_66;
  output s_out_d5_67;
  output s_out_d6_68;
  output s_out_d7_69;
  output [1:0]O60;
  output [1:0]O61;
  output [1:0]O62;
  output [1:0]O63;
  output [1:0]O64;
  output [1:0]O65;
  output s_out_d1_cdc_to_70;
  output s_out_d2_71;
  output s_out_d3_72;
  output s_out_d4_73;
  output s_out_d5_74;
  output s_out_d6_75;
  output s_out_d7_76;
  output [1:0]O66;
  output [1:0]O67;
  output [1:0]O68;
  output [1:0]O69;
  output [1:0]O70;
  output [1:0]O71;
  output s_out_d1_cdc_to_77;
  output s_out_d2_78;
  output s_out_d3_79;
  output s_out_d4_80;
  output s_out_d5_81;
  output s_out_d6_82;
  output s_out_d7_83;
  output [1:0]O72;
  output [1:0]O73;
  output [1:0]O74;
  output [1:0]O75;
  output [1:0]O76;
  output [1:0]O77;
  output s_out_d1_cdc_to_84;
  output s_out_d2_85;
  output s_out_d3_86;
  output s_out_d4_87;
  output s_out_d5_88;
  output s_out_d6_89;
  output s_out_d7_90;
  output [1:0]O78;
  output [1:0]O79;
  output [1:0]O80;
  output [1:0]O81;
  output [1:0]O82;
  output [1:0]O83;
  output s_out_d1_cdc_to_91;
  output s_out_d2_92;
  output s_out_d3_93;
  output s_out_d4_94;
  output s_out_d5_95;
  output s_out_d6_96;
  output s_out_d7_97;
  output [1:0]O84;
  output [1:0]O85;
  output [1:0]O86;
  output [1:0]O87;
  output [1:0]O88;
  output [1:0]O89;
  output s_out_d1_cdc_to_98;
  output s_out_d2_99;
  output s_out_d3_100;
  output s_out_d4_101;
  output s_out_d5_102;
  output s_out_d6_103;
  output s_out_d7_104;
  output [1:0]O90;
  output [1:0]O91;
  output [1:0]O92;
  output [1:0]O93;
  output [1:0]O94;
  output [1:0]O95;
  output s_out_d1_cdc_to_105;
  output s_out_d2_106;
  output s_out_d3_107;
  output s_out_d4_108;
  output s_out_d5_109;
  output s_out_d6_110;
  output s_out_d7_111;
  output [1:0]O96;
  output [1:0]O97;
  output [1:0]O98;
  output [1:0]O99;
  output [1:0]O100;
  output [1:0]O101;
  output s_out_d1_cdc_to_112;
  output s_out_d2_113;
  output s_out_d3_114;
  output s_out_d4_115;
  output s_out_d5_116;
  output s_out_d6_117;
  output s_out_d7_118;
  output [1:0]O102;
  output [1:0]O103;
  output [1:0]O104;
  output [1:0]O105;
  output [1:0]O106;
  output [1:0]O107;
  output s_out_d1_cdc_to_119;
  output s_out_d2_120;
  output s_out_d3_121;
  output s_out_d4_122;
  output s_out_d5_123;
  output s_out_d6_124;
  output s_out_d7_125;
  output [1:0]O108;
  output [1:0]O109;
  output [1:0]O110;
  output [1:0]O111;
  output [1:0]O112;
  output [1:0]O113;
  output s_out_d1_cdc_to_126;
  output s_out_d2_127;
  output s_out_d3_128;
  output s_out_d4_129;
  output s_out_d5_130;
  output s_out_d6_131;
  output s_out_d7_132;
  output [1:0]O114;
  output [1:0]O115;
  output [1:0]O116;
  output [1:0]O117;
  output [1:0]O118;
  output [1:0]O119;
  output s_out_d1_cdc_to_133;
  output s_out_d2_134;
  output s_out_d3_135;
  output s_out_d4_136;
  output s_out_d5_137;
  output s_out_d6_138;
  output s_out_d7_139;
  output [1:0]O120;
  output [1:0]O121;
  output [1:0]O122;
  output [1:0]O123;
  output [1:0]O124;
  output [1:0]O125;
  output s_out_d1_cdc_to_140;
  output s_out_d2_141;
  output s_out_d3_142;
  output s_out_d4_143;
  output s_out_d5_144;
  output s_out_d6_145;
  output s_out_d7_146;
  output [1:0]O126;
  output [1:0]O127;
  output [1:0]O128;
  output [1:0]O129;
  output [1:0]O130;
  output [1:0]O131;
  output s_out_d1_cdc_to_147;
  output s_out_d2_148;
  output s_out_d3_149;
  output s_out_d4_150;
  output s_out_d5_151;
  output s_out_d6_152;
  output s_out_d7_153;
  output [1:0]O132;
  output [1:0]O133;
  output [1:0]O134;
  output [1:0]O135;
  output [1:0]O136;
  output [1:0]O137;
  output s_out_d1_cdc_to_154;
  output s_out_d2_155;
  output s_out_d3_156;
  output s_out_d4_157;
  output s_out_d5_158;
  output s_out_d6_159;
  output s_out_d7_160;
  output [1:0]O138;
  output [1:0]O139;
  output [1:0]O140;
  output [1:0]O141;
  output [1:0]O142;
  output [1:0]O143;
  output O144;
  output [0:3]txn;
  output [0:3]txp;
  output tx_out_clk;
  output [15:0]drpdo_out;
  output s_out_d1_cdc_to_161;
  output s_out_d2_162;
  output s_out_d3_163;
  output s_out_d4_164;
  output s_out_d5_165;
  output s_out_d6_166;
  output s_out_d7_167;
  output [1:0]O145;
  output [1:0]O146;
  output [1:0]O147;
  output [1:0]O148;
  output [1:0]O149;
  output [1:0]O150;
  output s_out_d1_cdc_to_168;
  output s_out_d2_169;
  output s_out_d3_170;
  output s_out_d4_171;
  output s_out_d5_172;
  output s_out_d6_173;
  output s_out_d7_174;
  output [1:0]O151;
  output [1:0]O152;
  output [1:0]O153;
  output [1:0]O154;
  output [1:0]O155;
  output [1:0]O156;
  output s_out_d1_cdc_to_175;
  output s_out_d2_176;
  output s_out_d3_177;
  output s_out_d4_178;
  output s_out_d5_179;
  output s_out_d6_180;
  output s_out_d7_181;
  output [1:0]O157;
  output [1:0]O158;
  output [1:0]O159;
  output [1:0]O160;
  output [1:0]O161;
  output [1:0]O162;
  output O163;
  output [15:0]drpdo_out_lane1;
  output s_out_d1_cdc_to_182;
  output s_out_d2_183;
  output s_out_d3_184;
  output s_out_d4_185;
  output s_out_d5_186;
  output s_out_d6_187;
  output s_out_d7_188;
  output [1:0]O164;
  output [1:0]O165;
  output [1:0]O166;
  output [1:0]O167;
  output [1:0]O168;
  output [1:0]O169;
  output s_out_d1_cdc_to_189;
  output s_out_d2_190;
  output s_out_d3_191;
  output s_out_d4_192;
  output s_out_d5_193;
  output s_out_d6_194;
  output s_out_d7_195;
  output [1:0]O170;
  output [1:0]O171;
  output [1:0]O172;
  output [1:0]O173;
  output [1:0]O174;
  output [1:0]O175;
  output s_out_d1_cdc_to_196;
  output s_out_d2_197;
  output s_out_d3_198;
  output s_out_d4_199;
  output s_out_d5_200;
  output s_out_d6_201;
  output s_out_d7_202;
  output [1:0]O176;
  output [1:0]O177;
  output [1:0]O178;
  output [1:0]O179;
  output [1:0]O180;
  output [1:0]O181;
  output O182;
  output [15:0]drpdo_out_lane2;
  output s_out_d1_cdc_to_203;
  output s_out_d2_204;
  output s_out_d3_205;
  output s_out_d4_206;
  output s_out_d5_207;
  output s_out_d6_208;
  output s_out_d7_209;
  output [1:0]O183;
  output [1:0]O184;
  output [1:0]O185;
  output [1:0]O186;
  output [1:0]O187;
  output [1:0]O188;
  output s_out_d1_cdc_to_210;
  output s_out_d2_211;
  output s_out_d3_212;
  output s_out_d4_213;
  output s_out_d5_214;
  output s_out_d6_215;
  output s_out_d7_216;
  output [1:0]O189;
  output [1:0]O190;
  output [1:0]O191;
  output [1:0]O192;
  output [1:0]O193;
  output [1:0]O194;
  output s_out_d1_cdc_to_217;
  output s_out_d2_218;
  output s_out_d3_219;
  output s_out_d4_220;
  output s_out_d5_221;
  output s_out_d6_222;
  output s_out_d7_223;
  output [1:0]O195;
  output [1:0]O196;
  output [1:0]O197;
  output [1:0]O198;
  output [1:0]O199;
  output [1:0]O200;
  output O201;
  output [15:0]drpdo_out_lane3;
  output s_out_d1_cdc_to_224;
  output s_out_d2_225;
  output s_out_d3_226;
  output s_out_d4_227;
  output s_out_d5_228;
  output s_out_d6_229;
  output s_out_d7_230;
  output [1:0]O202;
  output [1:0]O203;
  output [1:0]O204;
  output [1:0]O205;
  output [1:0]O206;
  output [1:0]O207;
  output s_out_d1_cdc_to_231;
  output s_out_d2_232;
  output s_out_d3_233;
  output s_out_d4_234;
  output s_out_d5_235;
  output s_out_d6_236;
  output s_out_d7_237;
  output [1:0]O208;
  output [1:0]O209;
  output [1:0]O210;
  output [1:0]O211;
  output [1:0]O212;
  output [1:0]O213;
  output s_out_d1_cdc_to_238;
  output s_out_d2_239;
  output s_out_d3_240;
  output s_out_d4_241;
  output s_out_d5_242;
  output s_out_d6_243;
  output s_out_d7_244;
  output [1:0]O214;
  output [1:0]O215;
  output [1:0]O216;
  output [1:0]O217;
  output [1:0]O218;
  output [1:0]O219;
  output rx_resetdone_out;
  output tx_resetdone_out;
  output tx_lock;
  output link_reset_out;
  output CHANNEL_UP;
  output s_axi_tx_tready;
  output m_axi_rx_tvalid;
  output [0:127]m_axi_rx_tdata;
  output O220;
  output soft_err;
  output hard_err;
  input user_clk;
  input init_clk_in;
  input drpclk_in;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input sync_clk;
  input power_down;
  input [2:0]loopback;
  input quad1_common_lock_in;
  input pll_not_locked;
  input do_cc;
  input gt0_pll0refclklost_in;
  input s_axi_tx_tvalid;
  input [0:127]s_axi_tx_tdata;
  input drpen_in;
  input [15:0]drpdi_in;
  input drpwe_in;
  input [8:0]drpaddr_in;
  input drpen_in_lane1;
  input [15:0]drpdi_in_lane1;
  input drpwe_in_lane1;
  input [8:0]drpaddr_in_lane1;
  input drpen_in_lane2;
  input [15:0]drpdi_in_lane2;
  input drpwe_in_lane2;
  input [8:0]drpaddr_in_lane2;
  input drpen_in_lane3;
  input [15:0]drpdi_in_lane3;
  input drpwe_in_lane3;
  input [8:0]drpaddr_in_lane3;
  input reset;
  input gt_reset;

  wire CHANNEL_UP;
  wire [1:0]O1;
  wire [1:0]O10;
  wire [1:0]O100;
  wire [1:0]O101;
  wire [1:0]O102;
  wire [1:0]O103;
  wire [1:0]O104;
  wire [1:0]O105;
  wire [1:0]O106;
  wire [1:0]O107;
  wire [1:0]O108;
  wire [1:0]O109;
  wire [1:0]O11;
  wire [1:0]O110;
  wire [1:0]O111;
  wire [1:0]O112;
  wire [1:0]O113;
  wire [1:0]O114;
  wire [1:0]O115;
  wire [1:0]O116;
  wire [1:0]O117;
  wire [1:0]O118;
  wire [1:0]O119;
  wire [1:0]O12;
  wire [1:0]O120;
  wire [1:0]O121;
  wire [1:0]O122;
  wire [1:0]O123;
  wire [1:0]O124;
  wire [1:0]O125;
  wire [1:0]O126;
  wire [1:0]O127;
  wire [1:0]O128;
  wire [1:0]O129;
  wire [1:0]O13;
  wire [1:0]O130;
  wire [1:0]O131;
  wire [1:0]O132;
  wire [1:0]O133;
  wire [1:0]O134;
  wire [1:0]O135;
  wire [1:0]O136;
  wire [1:0]O137;
  wire [1:0]O138;
  wire [1:0]O139;
  wire [1:0]O14;
  wire [1:0]O140;
  wire [1:0]O141;
  wire [1:0]O142;
  wire [1:0]O143;
  wire O144;
  wire [1:0]O145;
  wire [1:0]O146;
  wire [1:0]O147;
  wire [1:0]O148;
  wire [1:0]O149;
  wire [1:0]O15;
  wire [1:0]O150;
  wire [1:0]O151;
  wire [1:0]O152;
  wire [1:0]O153;
  wire [1:0]O154;
  wire [1:0]O155;
  wire [1:0]O156;
  wire [1:0]O157;
  wire [1:0]O158;
  wire [1:0]O159;
  wire [1:0]O16;
  wire [1:0]O160;
  wire [1:0]O161;
  wire [1:0]O162;
  wire O163;
  wire [1:0]O164;
  wire [1:0]O165;
  wire [1:0]O166;
  wire [1:0]O167;
  wire [1:0]O168;
  wire [1:0]O169;
  wire [1:0]O17;
  wire [1:0]O170;
  wire [1:0]O171;
  wire [1:0]O172;
  wire [1:0]O173;
  wire [1:0]O174;
  wire [1:0]O175;
  wire [1:0]O176;
  wire [1:0]O177;
  wire [1:0]O178;
  wire [1:0]O179;
  wire [1:0]O18;
  wire [1:0]O180;
  wire [1:0]O181;
  wire O182;
  wire [1:0]O183;
  wire [1:0]O184;
  wire [1:0]O185;
  wire [1:0]O186;
  wire [1:0]O187;
  wire [1:0]O188;
  wire [1:0]O189;
  wire [1:0]O19;
  wire [1:0]O190;
  wire [1:0]O191;
  wire [1:0]O192;
  wire [1:0]O193;
  wire [1:0]O194;
  wire [1:0]O195;
  wire [1:0]O196;
  wire [1:0]O197;
  wire [1:0]O198;
  wire [1:0]O199;
  wire [1:0]O2;
  wire [1:0]O20;
  wire [1:0]O200;
  wire O201;
  wire [1:0]O202;
  wire [1:0]O203;
  wire [1:0]O204;
  wire [1:0]O205;
  wire [1:0]O206;
  wire [1:0]O207;
  wire [1:0]O208;
  wire [1:0]O209;
  wire [1:0]O21;
  wire [1:0]O210;
  wire [1:0]O211;
  wire [1:0]O212;
  wire [1:0]O213;
  wire [1:0]O214;
  wire [1:0]O215;
  wire [1:0]O216;
  wire [1:0]O217;
  wire [1:0]O218;
  wire [1:0]O219;
  wire [1:0]O22;
  wire O220;
  wire [1:0]O23;
  wire [1:0]O24;
  wire [1:0]O25;
  wire [1:0]O26;
  wire [1:0]O27;
  wire [1:0]O28;
  wire [1:0]O29;
  wire [1:0]O3;
  wire [1:0]O30;
  wire [1:0]O31;
  wire [1:0]O32;
  wire [1:0]O33;
  wire [1:0]O34;
  wire [1:0]O35;
  wire [1:0]O36;
  wire [1:0]O37;
  wire [1:0]O38;
  wire [1:0]O39;
  wire [1:0]O4;
  wire [1:0]O40;
  wire [1:0]O41;
  wire [1:0]O42;
  wire [1:0]O43;
  wire [1:0]O44;
  wire [1:0]O45;
  wire [1:0]O46;
  wire [1:0]O47;
  wire [1:0]O48;
  wire [1:0]O49;
  wire [1:0]O5;
  wire [1:0]O50;
  wire [1:0]O51;
  wire [1:0]O52;
  wire [1:0]O53;
  wire [1:0]O54;
  wire [1:0]O55;
  wire [1:0]O56;
  wire [1:0]O57;
  wire [1:0]O58;
  wire [1:0]O59;
  wire [1:0]O6;
  wire [1:0]O60;
  wire [1:0]O61;
  wire [1:0]O62;
  wire [1:0]O63;
  wire [1:0]O64;
  wire [1:0]O65;
  wire [1:0]O66;
  wire [1:0]O67;
  wire [1:0]O68;
  wire [1:0]O69;
  wire [1:0]O7;
  wire [1:0]O70;
  wire [1:0]O71;
  wire [1:0]O72;
  wire [1:0]O73;
  wire [1:0]O74;
  wire [1:0]O75;
  wire [1:0]O76;
  wire [1:0]O77;
  wire [1:0]O78;
  wire [1:0]O79;
  wire [1:0]O8;
  wire [1:0]O80;
  wire [1:0]O81;
  wire [1:0]O82;
  wire [1:0]O83;
  wire [1:0]O84;
  wire [1:0]O85;
  wire [1:0]O86;
  wire [1:0]O87;
  wire [1:0]O88;
  wire [1:0]O89;
  wire [1:0]O9;
  wire [1:0]O90;
  wire [1:0]O91;
  wire [1:0]O92;
  wire [1:0]O93;
  wire [1:0]O94;
  wire [1:0]O95;
  wire [1:0]O96;
  wire [1:0]O97;
  wire [1:0]O98;
  wire [1:0]O99;
  wire \aurora_8b10b_err_detect_4byte_i/hard_err_gt0 ;
  wire \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_15 ;
  wire \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_17 ;
  wire \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_19 ;
  wire \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r ;
  wire \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_12 ;
  wire \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_2 ;
  wire \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_7 ;
  wire \aurora_8b10b_lane_init_sm_4byte_i/ready_r ;
  wire \aurora_8b10b_lane_init_sm_4byte_i/ready_r_13 ;
  wire \aurora_8b10b_lane_init_sm_4byte_i/ready_r_3 ;
  wire \aurora_8b10b_lane_init_sm_4byte_i/ready_r_8 ;
  wire \aurora_8b10b_sym_dec_4byte_i/first_v_received_r ;
  wire \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_1 ;
  wire \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_11 ;
  wire \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_6 ;
  wire [0:0]\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r ;
  wire [0:0]\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_0 ;
  wire [0:0]\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_4 ;
  wire [0:0]\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_9 ;
  wire \aurora_8b10b_sym_gen_4byte_i/gen_cc_r ;
  wire [0:3]ch_bond_done_dly_i;
  wire [3:0]ch_bond_done_i;
  wire [3:0]ch_bond_done_r2;
  wire \channel_init_sm_i/all_lanes_v_c ;
  wire \channel_init_sm_i/good_as_r0 ;
  wire \channel_init_sm_i/p_0_in10_in ;
  wire \channel_init_sm_i/p_1_in11_in ;
  wire do_cc;
  wire [8:0]drpaddr_in;
  wire [8:0]drpaddr_in_lane1;
  wire [8:0]drpaddr_in_lane2;
  wire [8:0]drpaddr_in_lane3;
  wire drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdi_in_lane1;
  wire [15:0]drpdi_in_lane2;
  wire [15:0]drpdi_in_lane3;
  wire [15:0]drpdo_out;
  wire [15:0]drpdo_out_lane1;
  wire [15:0]drpdo_out_lane2;
  wire [15:0]drpdo_out_lane3;
  wire drpen_in;
  wire drpen_in_lane1;
  wire drpen_in_lane2;
  wire drpen_in_lane3;
  wire drpwe_in;
  wire drpwe_in_lane1;
  wire drpwe_in_lane2;
  wire drpwe_in_lane3;
  wire en_chan_sync_i;
  wire [0:3]gen_a_i;
  wire gen_cc_i;
  wire [0:15]gen_k_i;
  wire [0:15]gen_r_i;
  wire gen_scp_i;
  wire [1:15]gen_v_i;
  wire got_a_d_r0;
  wire got_a_d_r0_14;
  wire got_a_d_r0_16;
  wire got_a_d_r0_18;
  wire [0:15]got_a_i;
  wire [0:3]got_v_i;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll0refclklost_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt_reset;
  wire gtrxreset_i;
  wire hard_err;
  wire [0:3]hard_err_i;
  wire infinite_frame_started_r;
  wire init_clk_in;
  wire [0:3]lane_up;
  wire link_reset_lane0_i;
  wire link_reset_lane2_i;
  wire link_reset_lane3_i;
  wire link_reset_out;
  wire link_reset_r;
  wire [2:0]loopback;
  wire [0:127]m_axi_rx_tdata;
  wire m_axi_rx_tvalid;
  wire n_0_aurora_8b10b_global_logic_i;
  wire \n_0_ch_bond_load_pulse_i[0]_i_1 ;
  wire \n_0_ch_bond_load_pulse_i[1]_i_1 ;
  wire \n_0_ch_bond_load_pulse_i[2]_i_1 ;
  wire \n_0_ch_bond_load_pulse_i[3]_i_1 ;
  wire \n_0_ch_bond_load_pulse_i_reg[0] ;
  wire \n_0_ch_bond_load_pulse_i_reg[1] ;
  wire \n_0_ch_bond_load_pulse_i_reg[2] ;
  wire \n_0_ch_bond_load_pulse_i_reg[3] ;
  wire n_0_core_reset_logic_i;
  wire n_100_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_101_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_102_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_103_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_104_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_105_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_106_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_107_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_108_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_109_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_21_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_21_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_21_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_21_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_23_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_23_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_23_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_23_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_24_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_24_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_24_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_24_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_25_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_25_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_25_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_25_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_26_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_26_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_28_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_28_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_28_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_29_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_29_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_30_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_30_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_313_gt_wrapper_i;
  wire n_31_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_31_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_31_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_32_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_335_gt_wrapper_i;
  wire n_336_gt_wrapper_i;
  wire n_337_gt_wrapper_i;
  wire n_338_gt_wrapper_i;
  wire n_339_gt_wrapper_i;
  wire n_33_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_33_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_340_gt_wrapper_i;
  wire n_341_gt_wrapper_i;
  wire n_342_gt_wrapper_i;
  wire n_343_gt_wrapper_i;
  wire n_344_gt_wrapper_i;
  wire n_345_gt_wrapper_i;
  wire n_346_gt_wrapper_i;
  wire n_347_gt_wrapper_i;
  wire n_348_gt_wrapper_i;
  wire n_349_gt_wrapper_i;
  wire n_34_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_350_gt_wrapper_i;
  wire n_351_gt_wrapper_i;
  wire n_352_gt_wrapper_i;
  wire n_353_gt_wrapper_i;
  wire n_354_gt_wrapper_i;
  wire n_355_gt_wrapper_i;
  wire n_356_gt_wrapper_i;
  wire n_357_gt_wrapper_i;
  wire n_358_gt_wrapper_i;
  wire n_359_gt_wrapper_i;
  wire n_35_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_35_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_360_gt_wrapper_i;
  wire n_361_gt_wrapper_i;
  wire n_362_gt_wrapper_i;
  wire n_363_gt_wrapper_i;
  wire n_364_gt_wrapper_i;
  wire n_365_gt_wrapper_i;
  wire n_366_gt_wrapper_i;
  wire n_367_gt_wrapper_i;
  wire n_368_gt_wrapper_i;
  wire n_369_gt_wrapper_i;
  wire n_36_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_36_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_370_gt_wrapper_i;
  wire n_371_gt_wrapper_i;
  wire n_372_gt_wrapper_i;
  wire n_373_gt_wrapper_i;
  wire n_374_gt_wrapper_i;
  wire n_3_aurora_8b10b_global_logic_i;
  wire n_3_aurora_8b10b_tx_stream_i;
  wire n_41_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_42_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_433_gt_wrapper_i;
  wire n_43_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_44_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_44_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_450_gt_wrapper_i;
  wire n_451_gt_wrapper_i;
  wire n_452_gt_wrapper_i;
  wire n_453_gt_wrapper_i;
  wire n_454_gt_wrapper_i;
  wire n_455_gt_wrapper_i;
  wire n_456_gt_wrapper_i;
  wire n_457_gt_wrapper_i;
  wire n_458_gt_wrapper_i;
  wire n_459_gt_wrapper_i;
  wire n_45_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_45_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_460_gt_wrapper_i;
  wire n_461_gt_wrapper_i;
  wire n_462_gt_wrapper_i;
  wire n_463_gt_wrapper_i;
  wire n_464_gt_wrapper_i;
  wire n_465_gt_wrapper_i;
  wire n_466_gt_wrapper_i;
  wire n_467_gt_wrapper_i;
  wire n_468_gt_wrapper_i;
  wire n_469_gt_wrapper_i;
  wire n_46_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_46_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_470_gt_wrapper_i;
  wire n_471_gt_wrapper_i;
  wire n_472_gt_wrapper_i;
  wire n_473_gt_wrapper_i;
  wire n_474_gt_wrapper_i;
  wire n_475_gt_wrapper_i;
  wire n_476_gt_wrapper_i;
  wire n_477_gt_wrapper_i;
  wire n_478_gt_wrapper_i;
  wire n_479_gt_wrapper_i;
  wire n_47_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_47_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_47_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_47_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_480_gt_wrapper_i;
  wire n_481_gt_wrapper_i;
  wire n_482_gt_wrapper_i;
  wire n_483_gt_wrapper_i;
  wire n_484_gt_wrapper_i;
  wire n_485_gt_wrapper_i;
  wire n_486_gt_wrapper_i;
  wire n_487_gt_wrapper_i;
  wire n_488_gt_wrapper_i;
  wire n_489_gt_wrapper_i;
  wire n_48_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_48_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_48_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_48_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_49_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_49_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_49_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_49_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_4_aurora_8b10b_tx_stream_i;
  wire n_50_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_50_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_50_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_50_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_51_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_51_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_51_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_51_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_52_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_52_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_52_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_53_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_53_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_53_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_53_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_548_gt_wrapper_i;
  wire n_54_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_54_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_54_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_54_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_55_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_55_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_565_gt_wrapper_i;
  wire n_566_gt_wrapper_i;
  wire n_567_gt_wrapper_i;
  wire n_568_gt_wrapper_i;
  wire n_569_gt_wrapper_i;
  wire n_56_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_56_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_56_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_570_gt_wrapper_i;
  wire n_571_gt_wrapper_i;
  wire n_572_gt_wrapper_i;
  wire n_573_gt_wrapper_i;
  wire n_574_gt_wrapper_i;
  wire n_575_gt_wrapper_i;
  wire n_576_gt_wrapper_i;
  wire n_577_gt_wrapper_i;
  wire n_578_gt_wrapper_i;
  wire n_579_gt_wrapper_i;
  wire n_57_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_57_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_57_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_580_gt_wrapper_i;
  wire n_581_gt_wrapper_i;
  wire n_582_gt_wrapper_i;
  wire n_583_gt_wrapper_i;
  wire n_584_gt_wrapper_i;
  wire n_585_gt_wrapper_i;
  wire n_586_gt_wrapper_i;
  wire n_587_gt_wrapper_i;
  wire n_588_gt_wrapper_i;
  wire n_589_gt_wrapper_i;
  wire n_58_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_58_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_58_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_58_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_590_gt_wrapper_i;
  wire n_591_gt_wrapper_i;
  wire n_592_gt_wrapper_i;
  wire n_593_gt_wrapper_i;
  wire n_594_gt_wrapper_i;
  wire n_595_gt_wrapper_i;
  wire n_596_gt_wrapper_i;
  wire n_597_gt_wrapper_i;
  wire n_598_gt_wrapper_i;
  wire n_599_gt_wrapper_i;
  wire n_59_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_59_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_59_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_59_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_600_gt_wrapper_i;
  wire n_601_gt_wrapper_i;
  wire n_602_gt_wrapper_i;
  wire n_603_gt_wrapper_i;
  wire n_604_gt_wrapper_i;
  wire n_60_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_60_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_60_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_60_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_61_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_61_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_61_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_61_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_62_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_62_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_62_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_62_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_63_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_63_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_63_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_63_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_64_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_64_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_64_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_64_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_65_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_65_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_65_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_65_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_663_gt_wrapper_i;
  wire n_66_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_66_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_66_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_66_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_67_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_67_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_67_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_67_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_680_gt_wrapper_i;
  wire n_681_gt_wrapper_i;
  wire n_682_gt_wrapper_i;
  wire n_683_gt_wrapper_i;
  wire n_684_gt_wrapper_i;
  wire n_685_gt_wrapper_i;
  wire n_686_gt_wrapper_i;
  wire n_687_gt_wrapper_i;
  wire n_688_gt_wrapper_i;
  wire n_689_gt_wrapper_i;
  wire n_68_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_68_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_68_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_690_gt_wrapper_i;
  wire n_691_gt_wrapper_i;
  wire n_692_gt_wrapper_i;
  wire n_693_gt_wrapper_i;
  wire n_694_gt_wrapper_i;
  wire n_695_gt_wrapper_i;
  wire n_696_gt_wrapper_i;
  wire n_697_gt_wrapper_i;
  wire n_698_gt_wrapper_i;
  wire n_699_gt_wrapper_i;
  wire n_69_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_69_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_69_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_69_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_700_gt_wrapper_i;
  wire n_701_gt_wrapper_i;
  wire n_702_gt_wrapper_i;
  wire n_703_gt_wrapper_i;
  wire n_704_gt_wrapper_i;
  wire n_705_gt_wrapper_i;
  wire n_706_gt_wrapper_i;
  wire n_707_gt_wrapper_i;
  wire n_708_gt_wrapper_i;
  wire n_709_gt_wrapper_i;
  wire n_70_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_70_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_70_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_70_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_710_gt_wrapper_i;
  wire n_711_gt_wrapper_i;
  wire n_712_gt_wrapper_i;
  wire n_713_gt_wrapper_i;
  wire n_714_gt_wrapper_i;
  wire n_715_gt_wrapper_i;
  wire n_716_gt_wrapper_i;
  wire n_717_gt_wrapper_i;
  wire n_718_gt_wrapper_i;
  wire n_719_gt_wrapper_i;
  wire n_71_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_71_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_71_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_71_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_72_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_72_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_72_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_72_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_73_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_73_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_73_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_73_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_74_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_74_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_74_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_74_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_75_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_75_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_75_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_75_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_76_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_76_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_76_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_76_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_77_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_77_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_77_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_77_core_reset_logic_i;
  wire n_780_gt_wrapper_i;
  wire n_782_gt_wrapper_i;
  wire n_783_gt_wrapper_i;
  wire n_784_gt_wrapper_i;
  wire n_785_gt_wrapper_i;
  wire n_786_gt_wrapper_i;
  wire n_787_gt_wrapper_i;
  wire n_788_gt_wrapper_i;
  wire n_789_gt_wrapper_i;
  wire n_78_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_78_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_78_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_78_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_790_gt_wrapper_i;
  wire n_791_gt_wrapper_i;
  wire n_792_gt_wrapper_i;
  wire n_793_gt_wrapper_i;
  wire n_794_gt_wrapper_i;
  wire n_795_gt_wrapper_i;
  wire n_796_gt_wrapper_i;
  wire n_797_gt_wrapper_i;
  wire n_798_gt_wrapper_i;
  wire n_799_gt_wrapper_i;
  wire n_79_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_79_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_79_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_79_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_800_gt_wrapper_i;
  wire n_801_gt_wrapper_i;
  wire n_802_gt_wrapper_i;
  wire n_803_gt_wrapper_i;
  wire n_804_gt_wrapper_i;
  wire n_805_gt_wrapper_i;
  wire n_808_gt_wrapper_i;
  wire n_809_gt_wrapper_i;
  wire n_80_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_80_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_80_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_80_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_810_gt_wrapper_i;
  wire n_811_gt_wrapper_i;
  wire n_812_gt_wrapper_i;
  wire n_813_gt_wrapper_i;
  wire n_814_gt_wrapper_i;
  wire n_815_gt_wrapper_i;
  wire n_816_gt_wrapper_i;
  wire n_817_gt_wrapper_i;
  wire n_818_gt_wrapper_i;
  wire n_819_gt_wrapper_i;
  wire n_81_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_81_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_81_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_81_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_820_gt_wrapper_i;
  wire n_821_gt_wrapper_i;
  wire n_822_gt_wrapper_i;
  wire n_823_gt_wrapper_i;
  wire n_824_gt_wrapper_i;
  wire n_825_gt_wrapper_i;
  wire n_826_gt_wrapper_i;
  wire n_827_gt_wrapper_i;
  wire n_828_gt_wrapper_i;
  wire n_829_gt_wrapper_i;
  wire n_82_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_82_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_82_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_82_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_830_gt_wrapper_i;
  wire n_831_gt_wrapper_i;
  wire n_832_gt_wrapper_i;
  wire n_833_gt_wrapper_i;
  wire n_834_gt_wrapper_i;
  wire n_835_gt_wrapper_i;
  wire n_836_gt_wrapper_i;
  wire n_837_gt_wrapper_i;
  wire n_838_gt_wrapper_i;
  wire n_83_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_83_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_83_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_83_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_841_gt_wrapper_i;
  wire n_842_gt_wrapper_i;
  wire n_843_gt_wrapper_i;
  wire n_844_gt_wrapper_i;
  wire n_845_gt_wrapper_i;
  wire n_846_gt_wrapper_i;
  wire n_847_gt_wrapper_i;
  wire n_848_gt_wrapper_i;
  wire n_849_gt_wrapper_i;
  wire n_84_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_84_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_84_aurora_8b10b_aurora_lane_4byte_2_i;
  wire n_84_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_850_gt_wrapper_i;
  wire n_851_gt_wrapper_i;
  wire n_852_gt_wrapper_i;
  wire n_853_gt_wrapper_i;
  wire n_854_gt_wrapper_i;
  wire n_855_gt_wrapper_i;
  wire n_856_gt_wrapper_i;
  wire n_857_gt_wrapper_i;
  wire n_858_gt_wrapper_i;
  wire n_859_gt_wrapper_i;
  wire n_85_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_85_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_85_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_860_gt_wrapper_i;
  wire n_861_gt_wrapper_i;
  wire n_862_gt_wrapper_i;
  wire n_863_gt_wrapper_i;
  wire n_864_gt_wrapper_i;
  wire n_865_gt_wrapper_i;
  wire n_866_gt_wrapper_i;
  wire n_867_gt_wrapper_i;
  wire n_868_gt_wrapper_i;
  wire n_869_gt_wrapper_i;
  wire n_86_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_86_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_86_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_870_gt_wrapper_i;
  wire n_871_gt_wrapper_i;
  wire n_874_gt_wrapper_i;
  wire n_875_gt_wrapper_i;
  wire n_876_gt_wrapper_i;
  wire n_877_gt_wrapper_i;
  wire n_878_gt_wrapper_i;
  wire n_879_gt_wrapper_i;
  wire n_87_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_87_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_87_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_880_gt_wrapper_i;
  wire n_881_gt_wrapper_i;
  wire n_882_gt_wrapper_i;
  wire n_883_gt_wrapper_i;
  wire n_884_gt_wrapper_i;
  wire n_885_gt_wrapper_i;
  wire n_886_gt_wrapper_i;
  wire n_887_gt_wrapper_i;
  wire n_888_gt_wrapper_i;
  wire n_889_gt_wrapper_i;
  wire n_88_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_88_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_88_aurora_8b10b_aurora_lane_4byte_3_i;
  wire n_890_gt_wrapper_i;
  wire n_891_gt_wrapper_i;
  wire n_892_gt_wrapper_i;
  wire n_893_gt_wrapper_i;
  wire n_894_gt_wrapper_i;
  wire n_895_gt_wrapper_i;
  wire n_896_gt_wrapper_i;
  wire n_897_gt_wrapper_i;
  wire n_898_gt_wrapper_i;
  wire n_899_gt_wrapper_i;
  wire n_89_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_89_aurora_8b10b_aurora_lane_4byte_1_i;
  wire n_900_gt_wrapper_i;
  wire n_901_gt_wrapper_i;
  wire n_902_gt_wrapper_i;
  wire n_903_gt_wrapper_i;
  wire n_904_gt_wrapper_i;
  wire n_907_gt_wrapper_i;
  wire n_908_gt_wrapper_i;
  wire n_909_gt_wrapper_i;
  wire n_90_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_910_gt_wrapper_i;
  wire n_911_gt_wrapper_i;
  wire n_912_gt_wrapper_i;
  wire n_913_gt_wrapper_i;
  wire n_914_gt_wrapper_i;
  wire n_915_gt_wrapper_i;
  wire n_916_gt_wrapper_i;
  wire n_917_gt_wrapper_i;
  wire n_918_gt_wrapper_i;
  wire n_919_gt_wrapper_i;
  wire n_91_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_920_gt_wrapper_i;
  wire n_921_gt_wrapper_i;
  wire n_92_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_93_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_94_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_95_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_96_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_97_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_98_aurora_8b10b_aurora_lane_4byte_0_i;
  wire n_99_aurora_8b10b_aurora_lane_4byte_0_i;
  wire [1:0]out;
  wire pll_not_locked;
  wire power_down;
  wire quad1_common_lock_in;
  wire reset;
  wire [0:3]reset_lanes_i;
  wire rx_resetdone_out;
  wire [0:7]rx_scp_i;
  wire rxfsm_data_valid_r;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire [0:127]s_axi_tx_tdata;
  wire s_axi_tx_tready;
  wire s_axi_tx_tvalid;
  wire s_out_d1_cdc_to;
  wire s_out_d1_cdc_to_0;
  wire s_out_d1_cdc_to_105;
  wire s_out_d1_cdc_to_112;
  wire s_out_d1_cdc_to_119;
  wire s_out_d1_cdc_to_126;
  wire s_out_d1_cdc_to_133;
  wire s_out_d1_cdc_to_14;
  wire s_out_d1_cdc_to_140;
  wire s_out_d1_cdc_to_147;
  wire s_out_d1_cdc_to_154;
  wire s_out_d1_cdc_to_161;
  wire s_out_d1_cdc_to_168;
  wire s_out_d1_cdc_to_175;
  wire s_out_d1_cdc_to_182;
  wire s_out_d1_cdc_to_189;
  wire s_out_d1_cdc_to_196;
  wire s_out_d1_cdc_to_203;
  wire s_out_d1_cdc_to_21;
  wire s_out_d1_cdc_to_210;
  wire s_out_d1_cdc_to_217;
  wire s_out_d1_cdc_to_224;
  wire s_out_d1_cdc_to_231;
  wire s_out_d1_cdc_to_238;
  wire s_out_d1_cdc_to_28;
  wire s_out_d1_cdc_to_35;
  wire s_out_d1_cdc_to_42;
  wire s_out_d1_cdc_to_49;
  wire s_out_d1_cdc_to_56;
  wire s_out_d1_cdc_to_63;
  wire s_out_d1_cdc_to_7;
  wire s_out_d1_cdc_to_70;
  wire s_out_d1_cdc_to_77;
  wire s_out_d1_cdc_to_84;
  wire s_out_d1_cdc_to_91;
  wire s_out_d1_cdc_to_98;
  wire s_out_d2;
  wire s_out_d2_1;
  wire s_out_d2_106;
  wire s_out_d2_113;
  wire s_out_d2_120;
  wire s_out_d2_127;
  wire s_out_d2_134;
  wire s_out_d2_141;
  wire s_out_d2_148;
  wire s_out_d2_15;
  wire s_out_d2_155;
  wire s_out_d2_162;
  wire s_out_d2_169;
  wire s_out_d2_176;
  wire s_out_d2_183;
  wire s_out_d2_190;
  wire s_out_d2_197;
  wire s_out_d2_204;
  wire s_out_d2_211;
  wire s_out_d2_218;
  wire s_out_d2_22;
  wire s_out_d2_225;
  wire s_out_d2_232;
  wire s_out_d2_239;
  wire s_out_d2_29;
  wire s_out_d2_36;
  wire s_out_d2_43;
  wire s_out_d2_50;
  wire s_out_d2_57;
  wire s_out_d2_64;
  wire s_out_d2_71;
  wire s_out_d2_78;
  wire s_out_d2_8;
  wire s_out_d2_85;
  wire s_out_d2_92;
  wire s_out_d2_99;
  wire s_out_d3;
  wire s_out_d3_100;
  wire s_out_d3_107;
  wire s_out_d3_114;
  wire s_out_d3_121;
  wire s_out_d3_128;
  wire s_out_d3_135;
  wire s_out_d3_142;
  wire s_out_d3_149;
  wire s_out_d3_156;
  wire s_out_d3_16;
  wire s_out_d3_163;
  wire s_out_d3_170;
  wire s_out_d3_177;
  wire s_out_d3_184;
  wire s_out_d3_191;
  wire s_out_d3_198;
  wire s_out_d3_2;
  wire s_out_d3_205;
  wire s_out_d3_212;
  wire s_out_d3_219;
  wire s_out_d3_226;
  wire s_out_d3_23;
  wire s_out_d3_233;
  wire s_out_d3_240;
  wire s_out_d3_30;
  wire s_out_d3_37;
  wire s_out_d3_44;
  wire s_out_d3_51;
  wire s_out_d3_58;
  wire s_out_d3_65;
  wire s_out_d3_72;
  wire s_out_d3_79;
  wire s_out_d3_86;
  wire s_out_d3_9;
  wire s_out_d3_93;
  wire s_out_d4;
  wire s_out_d4_10;
  wire s_out_d4_101;
  wire s_out_d4_108;
  wire s_out_d4_115;
  wire s_out_d4_122;
  wire s_out_d4_129;
  wire s_out_d4_136;
  wire s_out_d4_143;
  wire s_out_d4_150;
  wire s_out_d4_157;
  wire s_out_d4_164;
  wire s_out_d4_17;
  wire s_out_d4_171;
  wire s_out_d4_178;
  wire s_out_d4_185;
  wire s_out_d4_192;
  wire s_out_d4_199;
  wire s_out_d4_206;
  wire s_out_d4_213;
  wire s_out_d4_220;
  wire s_out_d4_227;
  wire s_out_d4_234;
  wire s_out_d4_24;
  wire s_out_d4_241;
  wire s_out_d4_3;
  wire s_out_d4_31;
  wire s_out_d4_38;
  wire s_out_d4_45;
  wire s_out_d4_52;
  wire s_out_d4_59;
  wire s_out_d4_66;
  wire s_out_d4_73;
  wire s_out_d4_80;
  wire s_out_d4_87;
  wire s_out_d4_94;
  wire s_out_d5;
  wire s_out_d5_102;
  wire s_out_d5_109;
  wire s_out_d5_11;
  wire s_out_d5_116;
  wire s_out_d5_123;
  wire s_out_d5_130;
  wire s_out_d5_137;
  wire s_out_d5_144;
  wire s_out_d5_151;
  wire s_out_d5_158;
  wire s_out_d5_165;
  wire s_out_d5_172;
  wire s_out_d5_179;
  wire s_out_d5_18;
  wire s_out_d5_186;
  wire s_out_d5_193;
  wire s_out_d5_200;
  wire s_out_d5_207;
  wire s_out_d5_214;
  wire s_out_d5_221;
  wire s_out_d5_228;
  wire s_out_d5_235;
  wire s_out_d5_242;
  wire s_out_d5_25;
  wire s_out_d5_32;
  wire s_out_d5_39;
  wire s_out_d5_4;
  wire s_out_d5_46;
  wire s_out_d5_53;
  wire s_out_d5_60;
  wire s_out_d5_67;
  wire s_out_d5_74;
  wire s_out_d5_81;
  wire s_out_d5_88;
  wire s_out_d5_95;
  wire s_out_d6;
  wire s_out_d6_103;
  wire s_out_d6_110;
  wire s_out_d6_117;
  wire s_out_d6_12;
  wire s_out_d6_124;
  wire s_out_d6_131;
  wire s_out_d6_138;
  wire s_out_d6_145;
  wire s_out_d6_152;
  wire s_out_d6_159;
  wire s_out_d6_166;
  wire s_out_d6_173;
  wire s_out_d6_180;
  wire s_out_d6_187;
  wire s_out_d6_19;
  wire s_out_d6_194;
  wire s_out_d6_201;
  wire s_out_d6_208;
  wire s_out_d6_215;
  wire s_out_d6_222;
  wire s_out_d6_229;
  wire s_out_d6_236;
  wire s_out_d6_243;
  wire s_out_d6_26;
  wire s_out_d6_33;
  wire s_out_d6_40;
  wire s_out_d6_47;
  wire s_out_d6_5;
  wire s_out_d6_54;
  wire s_out_d6_61;
  wire s_out_d6_68;
  wire s_out_d6_75;
  wire s_out_d6_82;
  wire s_out_d6_89;
  wire s_out_d6_96;
  wire s_out_d7;
  wire s_out_d7_104;
  wire s_out_d7_111;
  wire s_out_d7_118;
  wire s_out_d7_125;
  wire s_out_d7_13;
  wire s_out_d7_132;
  wire s_out_d7_139;
  wire s_out_d7_146;
  wire s_out_d7_153;
  wire s_out_d7_160;
  wire s_out_d7_167;
  wire s_out_d7_174;
  wire s_out_d7_181;
  wire s_out_d7_188;
  wire s_out_d7_195;
  wire s_out_d7_20;
  wire s_out_d7_202;
  wire s_out_d7_209;
  wire s_out_d7_216;
  wire s_out_d7_223;
  wire s_out_d7_230;
  wire s_out_d7_237;
  wire s_out_d7_244;
  wire s_out_d7_27;
  wire s_out_d7_34;
  wire s_out_d7_41;
  wire s_out_d7_48;
  wire s_out_d7_55;
  wire s_out_d7_6;
  wire s_out_d7_62;
  wire s_out_d7_69;
  wire s_out_d7_76;
  wire s_out_d7_83;
  wire s_out_d7_90;
  wire s_out_d7_97;
  wire soft_err;
  wire [0:7]soft_err_i;
  wire start_rx_i;
  wire sync_clk;
  wire tx_lock;
  wire tx_out_clk;
  wire [4:31]tx_pe_data_r;
  wire [4:31]tx_pe_data_r_10;
  wire [4:31]tx_pe_data_r_5;
  wire tx_resetdone_out;
  wire [0:3]txn;
  wire [0:3]txp;
  wire user_clk;

aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE aurora_8b10b_aurora_lane_4byte_0_i
       (.D({n_41_aurora_8b10b_aurora_lane_4byte_0_i,n_42_aurora_8b10b_aurora_lane_4byte_0_i,n_43_aurora_8b10b_aurora_lane_4byte_0_i}),
        .GEN_A(gen_a_i[0]),
        .GEN_K({gen_k_i[0],gen_k_i[1],gen_k_i[2],gen_k_i[3]}),
        .GEN_R({gen_r_i[0],gen_r_i[1],gen_r_i[2],gen_r_i[3]}),
        .GEN_V({gen_v_i[1],gen_v_i[2],gen_v_i[3]}),
        .HARD_ERR(hard_err_i[0]),
        .I1(n_805_gt_wrapper_i),
        .I10({tx_pe_data_r_10[4],tx_pe_data_r_10[6],tx_pe_data_r_10[7],tx_pe_data_r_10[12],tx_pe_data_r_10[15],tx_pe_data_r_10[20],tx_pe_data_r_10[23],tx_pe_data_r_10[28],tx_pe_data_r_10[31]}),
        .I11(n_313_gt_wrapper_i),
        .I12(n_784_gt_wrapper_i),
        .I13(n_782_gt_wrapper_i),
        .I14({n_367_gt_wrapper_i,n_368_gt_wrapper_i,n_369_gt_wrapper_i,n_370_gt_wrapper_i}),
        .I15({n_796_gt_wrapper_i,n_797_gt_wrapper_i,n_798_gt_wrapper_i,n_799_gt_wrapper_i,n_800_gt_wrapper_i,n_801_gt_wrapper_i,n_802_gt_wrapper_i,n_803_gt_wrapper_i}),
        .I16({n_788_gt_wrapper_i,n_789_gt_wrapper_i,n_790_gt_wrapper_i,n_791_gt_wrapper_i,n_792_gt_wrapper_i,n_793_gt_wrapper_i,n_794_gt_wrapper_i,n_795_gt_wrapper_i}),
        .I17({got_a_d_r0_18,n_808_gt_wrapper_i,n_809_gt_wrapper_i,n_810_gt_wrapper_i,n_811_gt_wrapper_i,n_812_gt_wrapper_i,n_813_gt_wrapper_i,n_814_gt_wrapper_i}),
        .I18(n_785_gt_wrapper_i),
        .I19(n_783_gt_wrapper_i),
        .I2(n_804_gt_wrapper_i),
        .I20(n_786_gt_wrapper_i),
        .I21(n_787_gt_wrapper_i),
        .I3(n_3_aurora_8b10b_tx_stream_i),
        .I4(n_4_aurora_8b10b_tx_stream_i),
        .I5(n_914_gt_wrapper_i),
        .I6(n_915_gt_wrapper_i),
        .I7(got_a_i[14]),
        .I8({tx_pe_data_r[4],tx_pe_data_r[6],tx_pe_data_r[7],tx_pe_data_r[12],tx_pe_data_r[15],tx_pe_data_r[20],tx_pe_data_r[23],tx_pe_data_r[28],tx_pe_data_r[31]}),
        .I9({tx_pe_data_r_5[4],tx_pe_data_r_5[6],tx_pe_data_r_5[7],tx_pe_data_r_5[12],tx_pe_data_r_5[15],tx_pe_data_r_5[20],tx_pe_data_r_5[23],tx_pe_data_r_5[28],tx_pe_data_r_5[31]}),
        .LANE_UP(lane_up[0]),
        .O1(n_21_aurora_8b10b_aurora_lane_4byte_0_i),
        .O10({n_50_aurora_8b10b_aurora_lane_4byte_0_i,n_51_aurora_8b10b_aurora_lane_4byte_0_i,n_52_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O11({n_53_aurora_8b10b_aurora_lane_4byte_0_i,n_54_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O12({n_55_aurora_8b10b_aurora_lane_4byte_0_i,n_56_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O13({n_57_aurora_8b10b_aurora_lane_4byte_0_i,n_58_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O14({n_59_aurora_8b10b_aurora_lane_4byte_0_i,n_60_aurora_8b10b_aurora_lane_4byte_0_i,n_61_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O15({n_62_aurora_8b10b_aurora_lane_4byte_0_i,n_63_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O16({n_64_aurora_8b10b_aurora_lane_4byte_0_i,n_65_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O17({n_66_aurora_8b10b_aurora_lane_4byte_0_i,n_67_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O18({n_69_aurora_8b10b_aurora_lane_4byte_0_i,n_70_aurora_8b10b_aurora_lane_4byte_0_i,n_71_aurora_8b10b_aurora_lane_4byte_0_i,n_72_aurora_8b10b_aurora_lane_4byte_0_i,n_73_aurora_8b10b_aurora_lane_4byte_0_i,n_74_aurora_8b10b_aurora_lane_4byte_0_i,n_75_aurora_8b10b_aurora_lane_4byte_0_i,n_76_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O19(\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r ),
        .O2(n_29_aurora_8b10b_aurora_lane_4byte_0_i),
        .O20({rx_scp_i[0],rx_scp_i[4]}),
        .O21({soft_err_i[0],soft_err_i[1]}),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(n_31_aurora_8b10b_aurora_lane_4byte_0_i),
        .O4(n_33_aurora_8b10b_aurora_lane_4byte_0_i),
        .O5(n_34_aurora_8b10b_aurora_lane_4byte_0_i),
        .O6(n_36_aurora_8b10b_aurora_lane_4byte_0_i),
        .O7({n_44_aurora_8b10b_aurora_lane_4byte_0_i,n_45_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O8({n_46_aurora_8b10b_aurora_lane_4byte_0_i,n_47_aurora_8b10b_aurora_lane_4byte_0_i}),
        .O9({n_48_aurora_8b10b_aurora_lane_4byte_0_i,n_49_aurora_8b10b_aurora_lane_4byte_0_i}),
        .Q({got_a_i[0],got_a_i[1],got_a_i[2],got_a_i[3]}),
        .RESET_LANES(reset_lanes_i[0]),
        .RXCHARISK({n_371_gt_wrapper_i,n_372_gt_wrapper_i,n_373_gt_wrapper_i,n_374_gt_wrapper_i}),
        .RXDATA({n_335_gt_wrapper_i,n_336_gt_wrapper_i,n_337_gt_wrapper_i,n_338_gt_wrapper_i,n_339_gt_wrapper_i,n_340_gt_wrapper_i,n_341_gt_wrapper_i,n_342_gt_wrapper_i,n_343_gt_wrapper_i,n_344_gt_wrapper_i,n_345_gt_wrapper_i,n_346_gt_wrapper_i,n_347_gt_wrapper_i,n_348_gt_wrapper_i,n_349_gt_wrapper_i,n_350_gt_wrapper_i,n_351_gt_wrapper_i,n_352_gt_wrapper_i,n_353_gt_wrapper_i,n_354_gt_wrapper_i,n_355_gt_wrapper_i,n_356_gt_wrapper_i,n_357_gt_wrapper_i,n_358_gt_wrapper_i,n_359_gt_wrapper_i,n_360_gt_wrapper_i,n_361_gt_wrapper_i,n_362_gt_wrapper_i,n_363_gt_wrapper_i,n_364_gt_wrapper_i,n_365_gt_wrapper_i,n_366_gt_wrapper_i}),
        .TXCHARISK({n_23_aurora_8b10b_aurora_lane_4byte_0_i,n_24_aurora_8b10b_aurora_lane_4byte_0_i,n_25_aurora_8b10b_aurora_lane_4byte_0_i,n_26_aurora_8b10b_aurora_lane_4byte_0_i}),
        .TXDATA({n_78_aurora_8b10b_aurora_lane_4byte_0_i,n_79_aurora_8b10b_aurora_lane_4byte_0_i,n_80_aurora_8b10b_aurora_lane_4byte_0_i,n_81_aurora_8b10b_aurora_lane_4byte_0_i,n_82_aurora_8b10b_aurora_lane_4byte_0_i,n_83_aurora_8b10b_aurora_lane_4byte_0_i,n_84_aurora_8b10b_aurora_lane_4byte_0_i,n_85_aurora_8b10b_aurora_lane_4byte_0_i,n_86_aurora_8b10b_aurora_lane_4byte_0_i,n_87_aurora_8b10b_aurora_lane_4byte_0_i,n_88_aurora_8b10b_aurora_lane_4byte_0_i,n_89_aurora_8b10b_aurora_lane_4byte_0_i,n_90_aurora_8b10b_aurora_lane_4byte_0_i,n_91_aurora_8b10b_aurora_lane_4byte_0_i,n_92_aurora_8b10b_aurora_lane_4byte_0_i,n_93_aurora_8b10b_aurora_lane_4byte_0_i,n_94_aurora_8b10b_aurora_lane_4byte_0_i,n_95_aurora_8b10b_aurora_lane_4byte_0_i,n_96_aurora_8b10b_aurora_lane_4byte_0_i,n_97_aurora_8b10b_aurora_lane_4byte_0_i,n_98_aurora_8b10b_aurora_lane_4byte_0_i,n_99_aurora_8b10b_aurora_lane_4byte_0_i,n_100_aurora_8b10b_aurora_lane_4byte_0_i,n_101_aurora_8b10b_aurora_lane_4byte_0_i,n_102_aurora_8b10b_aurora_lane_4byte_0_i,n_103_aurora_8b10b_aurora_lane_4byte_0_i,n_104_aurora_8b10b_aurora_lane_4byte_0_i,n_105_aurora_8b10b_aurora_lane_4byte_0_i,n_106_aurora_8b10b_aurora_lane_4byte_0_i,n_107_aurora_8b10b_aurora_lane_4byte_0_i,n_108_aurora_8b10b_aurora_lane_4byte_0_i,n_109_aurora_8b10b_aurora_lane_4byte_0_i}),
        .consecutive_commas_r(\aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r ),
        .first_v_received_r(\aurora_8b10b_sym_dec_4byte_i/first_v_received_r ),
        .gen_cc_i(gen_cc_i),
        .gen_cc_r(\aurora_8b10b_sym_gen_4byte_i/gen_cc_r ),
        .gen_scp_i(gen_scp_i),
        .got_v_i(got_v_i[0]),
        .hard_err_gt0(\aurora_8b10b_err_detect_4byte_i/hard_err_gt0_19 ),
        .infinite_frame_started_r(infinite_frame_started_r),
        .init_clk_in(init_clk_in),
        .link_reset_lane0_i(link_reset_lane0_i),
        .m_axi_rx_tdata({m_axi_rx_tdata[0],m_axi_rx_tdata[1],m_axi_rx_tdata[2],m_axi_rx_tdata[3],m_axi_rx_tdata[4],m_axi_rx_tdata[5],m_axi_rx_tdata[6],m_axi_rx_tdata[7],m_axi_rx_tdata[8],m_axi_rx_tdata[9],m_axi_rx_tdata[10],m_axi_rx_tdata[11],m_axi_rx_tdata[12],m_axi_rx_tdata[13],m_axi_rx_tdata[14],m_axi_rx_tdata[15],m_axi_rx_tdata[64],m_axi_rx_tdata[65],m_axi_rx_tdata[66],m_axi_rx_tdata[67],m_axi_rx_tdata[68],m_axi_rx_tdata[69],m_axi_rx_tdata[70],m_axi_rx_tdata[71],m_axi_rx_tdata[72],m_axi_rx_tdata[73],m_axi_rx_tdata[74],m_axi_rx_tdata[75],m_axi_rx_tdata[76],m_axi_rx_tdata[77],m_axi_rx_tdata[78],m_axi_rx_tdata[79]}),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .ready_r(\aurora_8b10b_lane_init_sm_4byte_i/ready_r ),
        .s_axi_tx_tdata({s_axi_tx_tdata[0],s_axi_tx_tdata[1],s_axi_tx_tdata[2],s_axi_tx_tdata[3],s_axi_tx_tdata[4],s_axi_tx_tdata[5],s_axi_tx_tdata[6],s_axi_tx_tdata[7],s_axi_tx_tdata[8],s_axi_tx_tdata[9],s_axi_tx_tdata[10],s_axi_tx_tdata[11],s_axi_tx_tdata[12],s_axi_tx_tdata[13],s_axi_tx_tdata[14],s_axi_tx_tdata[15],s_axi_tx_tdata[64],s_axi_tx_tdata[65],s_axi_tx_tdata[66],s_axi_tx_tdata[67],s_axi_tx_tdata[68],s_axi_tx_tdata[69],s_axi_tx_tdata[70],s_axi_tx_tdata[71],s_axi_tx_tdata[72],s_axi_tx_tdata[73],s_axi_tx_tdata[74],s_axi_tx_tdata[75],s_axi_tx_tdata[76],s_axi_tx_tdata[77],s_axi_tx_tdata[78],s_axi_tx_tdata[79]}),
        .s_out_d1_cdc_to_21(s_out_d1_cdc_to_21),
        .s_out_d2_22(s_out_d2_22),
        .s_out_d3_23(s_out_d3_23),
        .s_out_d4_24(s_out_d4_24),
        .s_out_d5_25(s_out_d5_25),
        .s_out_d6_26(s_out_d6_26),
        .s_out_d7_27(s_out_d7_27),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_0 aurora_8b10b_aurora_lane_4byte_1_i
       (.D(lane_up[1]),
        .I1({got_v_i[0],got_v_i[2],got_v_i[3]}),
        .I10(n_31_aurora_8b10b_aurora_lane_4byte_0_i),
        .I11(n_433_gt_wrapper_i),
        .I12(n_817_gt_wrapper_i),
        .I13(n_815_gt_wrapper_i),
        .I14({n_482_gt_wrapper_i,n_483_gt_wrapper_i,n_484_gt_wrapper_i,n_485_gt_wrapper_i}),
        .I15({gen_v_i[5],gen_v_i[6],gen_v_i[7]}),
        .I16({gen_r_i[4],gen_r_i[5],gen_r_i[6],gen_r_i[7]}),
        .I17({gen_k_i[4],gen_k_i[5],gen_k_i[6],gen_k_i[7]}),
        .I18({n_41_aurora_8b10b_aurora_lane_4byte_0_i,n_42_aurora_8b10b_aurora_lane_4byte_0_i,n_43_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I19({n_44_aurora_8b10b_aurora_lane_4byte_0_i,n_45_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I2(n_838_gt_wrapper_i),
        .I20({n_46_aurora_8b10b_aurora_lane_4byte_0_i,n_47_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I21({n_48_aurora_8b10b_aurora_lane_4byte_0_i,n_49_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I22({n_829_gt_wrapper_i,n_830_gt_wrapper_i,n_831_gt_wrapper_i,n_832_gt_wrapper_i,n_833_gt_wrapper_i,n_834_gt_wrapper_i,n_835_gt_wrapper_i,n_836_gt_wrapper_i}),
        .I23({n_821_gt_wrapper_i,n_822_gt_wrapper_i,n_823_gt_wrapper_i,n_824_gt_wrapper_i,n_825_gt_wrapper_i,n_826_gt_wrapper_i,n_827_gt_wrapper_i,n_828_gt_wrapper_i}),
        .I24({got_a_d_r0_16,n_841_gt_wrapper_i,n_842_gt_wrapper_i,n_843_gt_wrapper_i,n_844_gt_wrapper_i,n_845_gt_wrapper_i,n_846_gt_wrapper_i,n_847_gt_wrapper_i}),
        .I25(n_818_gt_wrapper_i),
        .I26(n_816_gt_wrapper_i),
        .I27(n_819_gt_wrapper_i),
        .I28(n_820_gt_wrapper_i),
        .I3(n_837_gt_wrapper_i),
        .I4(n_916_gt_wrapper_i),
        .I5(n_917_gt_wrapper_i),
        .I6(n_35_aurora_8b10b_aurora_lane_4byte_3_i),
        .I7(n_36_aurora_8b10b_aurora_lane_4byte_3_i),
        .I8(n_36_aurora_8b10b_aurora_lane_4byte_0_i),
        .I9(n_32_aurora_8b10b_aurora_lane_4byte_2_i),
        .O1(n_21_aurora_8b10b_aurora_lane_4byte_1_i),
        .O10(\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_0 ),
        .O11({soft_err_i[2],soft_err_i[3]}),
        .O2(n_26_aurora_8b10b_aurora_lane_4byte_1_i),
        .O20(rx_scp_i[4]),
        .O3(n_28_aurora_8b10b_aurora_lane_4byte_1_i),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O4(n_29_aurora_8b10b_aurora_lane_4byte_1_i),
        .O5(n_35_aurora_8b10b_aurora_lane_4byte_1_i),
        .O6(rx_scp_i[1]),
        .O7({tx_pe_data_r[4],tx_pe_data_r[6],tx_pe_data_r[7],tx_pe_data_r[12],tx_pe_data_r[15],tx_pe_data_r[20],tx_pe_data_r[23],tx_pe_data_r[28],tx_pe_data_r[31]}),
        .O8(hard_err_i[1]),
        .O9({n_47_aurora_8b10b_aurora_lane_4byte_1_i,n_48_aurora_8b10b_aurora_lane_4byte_1_i,n_49_aurora_8b10b_aurora_lane_4byte_1_i,n_50_aurora_8b10b_aurora_lane_4byte_1_i,n_51_aurora_8b10b_aurora_lane_4byte_1_i,n_52_aurora_8b10b_aurora_lane_4byte_1_i,n_53_aurora_8b10b_aurora_lane_4byte_1_i,n_54_aurora_8b10b_aurora_lane_4byte_1_i}),
        .Q({got_a_i[4],got_a_i[5],got_a_i[6],got_a_i[7]}),
        .RXCHARISK({n_486_gt_wrapper_i,n_487_gt_wrapper_i,n_488_gt_wrapper_i,n_489_gt_wrapper_i}),
        .RXDATA({n_450_gt_wrapper_i,n_451_gt_wrapper_i,n_452_gt_wrapper_i,n_453_gt_wrapper_i,n_454_gt_wrapper_i,n_455_gt_wrapper_i,n_456_gt_wrapper_i,n_457_gt_wrapper_i,n_458_gt_wrapper_i,n_459_gt_wrapper_i,n_460_gt_wrapper_i,n_461_gt_wrapper_i,n_462_gt_wrapper_i,n_463_gt_wrapper_i,n_464_gt_wrapper_i,n_465_gt_wrapper_i,n_466_gt_wrapper_i,n_467_gt_wrapper_i,n_468_gt_wrapper_i,n_469_gt_wrapper_i,n_470_gt_wrapper_i,n_471_gt_wrapper_i,n_472_gt_wrapper_i,n_473_gt_wrapper_i,n_474_gt_wrapper_i,n_475_gt_wrapper_i,n_476_gt_wrapper_i,n_477_gt_wrapper_i,n_478_gt_wrapper_i,n_479_gt_wrapper_i,n_480_gt_wrapper_i,n_481_gt_wrapper_i}),
        .TXCHARISK({n_23_aurora_8b10b_aurora_lane_4byte_1_i,n_24_aurora_8b10b_aurora_lane_4byte_1_i,n_25_aurora_8b10b_aurora_lane_4byte_1_i}),
        .TXDATA({n_58_aurora_8b10b_aurora_lane_4byte_1_i,n_59_aurora_8b10b_aurora_lane_4byte_1_i,n_60_aurora_8b10b_aurora_lane_4byte_1_i,n_61_aurora_8b10b_aurora_lane_4byte_1_i,n_62_aurora_8b10b_aurora_lane_4byte_1_i,n_63_aurora_8b10b_aurora_lane_4byte_1_i,n_64_aurora_8b10b_aurora_lane_4byte_1_i,n_65_aurora_8b10b_aurora_lane_4byte_1_i,n_66_aurora_8b10b_aurora_lane_4byte_1_i,n_67_aurora_8b10b_aurora_lane_4byte_1_i,n_68_aurora_8b10b_aurora_lane_4byte_1_i,n_69_aurora_8b10b_aurora_lane_4byte_1_i,n_70_aurora_8b10b_aurora_lane_4byte_1_i,n_71_aurora_8b10b_aurora_lane_4byte_1_i,n_72_aurora_8b10b_aurora_lane_4byte_1_i,n_73_aurora_8b10b_aurora_lane_4byte_1_i,n_74_aurora_8b10b_aurora_lane_4byte_1_i,n_75_aurora_8b10b_aurora_lane_4byte_1_i,n_76_aurora_8b10b_aurora_lane_4byte_1_i,n_77_aurora_8b10b_aurora_lane_4byte_1_i,n_78_aurora_8b10b_aurora_lane_4byte_1_i,n_79_aurora_8b10b_aurora_lane_4byte_1_i,n_80_aurora_8b10b_aurora_lane_4byte_1_i,n_81_aurora_8b10b_aurora_lane_4byte_1_i,n_82_aurora_8b10b_aurora_lane_4byte_1_i,n_83_aurora_8b10b_aurora_lane_4byte_1_i,n_84_aurora_8b10b_aurora_lane_4byte_1_i,n_85_aurora_8b10b_aurora_lane_4byte_1_i,n_86_aurora_8b10b_aurora_lane_4byte_1_i,n_87_aurora_8b10b_aurora_lane_4byte_1_i,n_88_aurora_8b10b_aurora_lane_4byte_1_i,n_89_aurora_8b10b_aurora_lane_4byte_1_i}),
        .all_lanes_v_c(\channel_init_sm_i/all_lanes_v_c ),
        .consecutive_commas_r(\aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_2 ),
        .first_v_received_r(\aurora_8b10b_sym_dec_4byte_i/first_v_received_r_1 ),
        .gen_a_i(gen_a_i[1]),
        .gen_cc_r(\aurora_8b10b_sym_gen_4byte_i/gen_cc_r ),
        .good_as_r0(\channel_init_sm_i/good_as_r0 ),
        .got_a_i({got_a_i[0],got_a_i[3],got_a_i[8],got_a_i[9],got_a_i[10],got_a_i[11],got_a_i[12],got_a_i[15]}),
        .hard_err_gt0(\aurora_8b10b_err_detect_4byte_i/hard_err_gt0_17 ),
        .infinite_frame_started_r(infinite_frame_started_r),
        .init_clk_in(init_clk_in),
        .link_reset_lane0_i(link_reset_lane0_i),
        .link_reset_lane2_i(link_reset_lane2_i),
        .link_reset_lane3_i(link_reset_lane3_i),
        .link_reset_out(link_reset_out),
        .m_axi_rx_tdata({m_axi_rx_tdata[16],m_axi_rx_tdata[17],m_axi_rx_tdata[18],m_axi_rx_tdata[19],m_axi_rx_tdata[20],m_axi_rx_tdata[21],m_axi_rx_tdata[22],m_axi_rx_tdata[23],m_axi_rx_tdata[24],m_axi_rx_tdata[25],m_axi_rx_tdata[26],m_axi_rx_tdata[27],m_axi_rx_tdata[28],m_axi_rx_tdata[29],m_axi_rx_tdata[30],m_axi_rx_tdata[31],m_axi_rx_tdata[80],m_axi_rx_tdata[81],m_axi_rx_tdata[82],m_axi_rx_tdata[83],m_axi_rx_tdata[84],m_axi_rx_tdata[85],m_axi_rx_tdata[86],m_axi_rx_tdata[87],m_axi_rx_tdata[88],m_axi_rx_tdata[89],m_axi_rx_tdata[90],m_axi_rx_tdata[91],m_axi_rx_tdata[92],m_axi_rx_tdata[93],m_axi_rx_tdata[94],m_axi_rx_tdata[95]}),
        .ready_r(\aurora_8b10b_lane_init_sm_4byte_i/ready_r_3 ),
        .reset_lanes_i(reset_lanes_i[1]),
        .s_axi_tx_tdata({s_axi_tx_tdata[16],s_axi_tx_tdata[17],s_axi_tx_tdata[18],s_axi_tx_tdata[19],s_axi_tx_tdata[20],s_axi_tx_tdata[21],s_axi_tx_tdata[22],s_axi_tx_tdata[23],s_axi_tx_tdata[24],s_axi_tx_tdata[25],s_axi_tx_tdata[26],s_axi_tx_tdata[27],s_axi_tx_tdata[28],s_axi_tx_tdata[29],s_axi_tx_tdata[30],s_axi_tx_tdata[31],s_axi_tx_tdata[80],s_axi_tx_tdata[81],s_axi_tx_tdata[82],s_axi_tx_tdata[83],s_axi_tx_tdata[84],s_axi_tx_tdata[85],s_axi_tx_tdata[86],s_axi_tx_tdata[87],s_axi_tx_tdata[88],s_axi_tx_tdata[89],s_axi_tx_tdata[90],s_axi_tx_tdata[91],s_axi_tx_tdata[92],s_axi_tx_tdata[93],s_axi_tx_tdata[94],s_axi_tx_tdata[95]}),
        .s_out_d1_cdc_to_28(s_out_d1_cdc_to_28),
        .s_out_d2_29(s_out_d2_29),
        .s_out_d3_30(s_out_d3_30),
        .s_out_d4_31(s_out_d4_31),
        .s_out_d5_32(s_out_d5_32),
        .s_out_d6_33(s_out_d6_33),
        .s_out_d7_34(s_out_d7_34),
        .start_rx_i(start_rx_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_1 aurora_8b10b_aurora_lane_4byte_2_i
       (.D(lane_up[2]),
        .I1(got_v_i[2]),
        .I10(n_850_gt_wrapper_i),
        .I11(n_848_gt_wrapper_i),
        .I12({n_597_gt_wrapper_i,n_598_gt_wrapper_i,n_599_gt_wrapper_i,n_600_gt_wrapper_i}),
        .I13({gen_v_i[9],gen_v_i[10],gen_v_i[11]}),
        .I14({gen_r_i[8],gen_r_i[9],gen_r_i[10],gen_r_i[11]}),
        .I15({gen_k_i[8],gen_k_i[9],gen_k_i[10],gen_k_i[11]}),
        .I16({n_50_aurora_8b10b_aurora_lane_4byte_0_i,n_51_aurora_8b10b_aurora_lane_4byte_0_i,n_52_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I17({n_53_aurora_8b10b_aurora_lane_4byte_0_i,n_54_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I18({n_55_aurora_8b10b_aurora_lane_4byte_0_i,n_56_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I19({n_57_aurora_8b10b_aurora_lane_4byte_0_i,n_58_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I2(n_871_gt_wrapper_i),
        .I20({n_862_gt_wrapper_i,n_863_gt_wrapper_i,n_864_gt_wrapper_i,n_865_gt_wrapper_i,n_866_gt_wrapper_i,n_867_gt_wrapper_i,n_868_gt_wrapper_i,n_869_gt_wrapper_i}),
        .I21({n_854_gt_wrapper_i,n_855_gt_wrapper_i,n_856_gt_wrapper_i,n_857_gt_wrapper_i,n_858_gt_wrapper_i,n_859_gt_wrapper_i,n_860_gt_wrapper_i,n_861_gt_wrapper_i}),
        .I22({got_a_d_r0_14,n_874_gt_wrapper_i,n_875_gt_wrapper_i,n_876_gt_wrapper_i,n_877_gt_wrapper_i,n_878_gt_wrapper_i,n_879_gt_wrapper_i,n_880_gt_wrapper_i}),
        .I23(n_851_gt_wrapper_i),
        .I24(n_849_gt_wrapper_i),
        .I25(n_852_gt_wrapper_i),
        .I26(n_853_gt_wrapper_i),
        .I3(n_870_gt_wrapper_i),
        .I4(n_918_gt_wrapper_i),
        .I5(n_919_gt_wrapper_i),
        .I6({rx_scp_i[0],rx_scp_i[1],rx_scp_i[3],rx_scp_i[7]}),
        .I7({lane_up[0],lane_up[1],lane_up[3]}),
        .I8(n_31_aurora_8b10b_aurora_lane_4byte_0_i),
        .I9(n_548_gt_wrapper_i),
        .O1(n_21_aurora_8b10b_aurora_lane_4byte_2_i),
        .O10({got_a_i[8],got_a_i[9],got_a_i[10],got_a_i[11]}),
        .O11({soft_err_i[4],soft_err_i[5]}),
        .O2(n_28_aurora_8b10b_aurora_lane_4byte_2_i),
        .O3(n_30_aurora_8b10b_aurora_lane_4byte_2_i),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(n_31_aurora_8b10b_aurora_lane_4byte_2_i),
        .O40(O40),
        .O41(O41),
        .O5(n_32_aurora_8b10b_aurora_lane_4byte_2_i),
        .O6(n_33_aurora_8b10b_aurora_lane_4byte_2_i),
        .O7(hard_err_i[2]),
        .O8({n_44_aurora_8b10b_aurora_lane_4byte_2_i,n_45_aurora_8b10b_aurora_lane_4byte_2_i,n_46_aurora_8b10b_aurora_lane_4byte_2_i,n_47_aurora_8b10b_aurora_lane_4byte_2_i,n_48_aurora_8b10b_aurora_lane_4byte_2_i,n_49_aurora_8b10b_aurora_lane_4byte_2_i,n_50_aurora_8b10b_aurora_lane_4byte_2_i,n_51_aurora_8b10b_aurora_lane_4byte_2_i}),
        .O9(\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_4 ),
        .Q({tx_pe_data_r_5[4],tx_pe_data_r_5[6],tx_pe_data_r_5[7],tx_pe_data_r_5[12],tx_pe_data_r_5[15],tx_pe_data_r_5[20],tx_pe_data_r_5[23],tx_pe_data_r_5[28],tx_pe_data_r_5[31]}),
        .RXCHARISK({n_601_gt_wrapper_i,n_602_gt_wrapper_i,n_603_gt_wrapper_i,n_604_gt_wrapper_i}),
        .RXDATA({n_565_gt_wrapper_i,n_566_gt_wrapper_i,n_567_gt_wrapper_i,n_568_gt_wrapper_i,n_569_gt_wrapper_i,n_570_gt_wrapper_i,n_571_gt_wrapper_i,n_572_gt_wrapper_i,n_573_gt_wrapper_i,n_574_gt_wrapper_i,n_575_gt_wrapper_i,n_576_gt_wrapper_i,n_577_gt_wrapper_i,n_578_gt_wrapper_i,n_579_gt_wrapper_i,n_580_gt_wrapper_i,n_581_gt_wrapper_i,n_582_gt_wrapper_i,n_583_gt_wrapper_i,n_584_gt_wrapper_i,n_585_gt_wrapper_i,n_586_gt_wrapper_i,n_587_gt_wrapper_i,n_588_gt_wrapper_i,n_589_gt_wrapper_i,n_590_gt_wrapper_i,n_591_gt_wrapper_i,n_592_gt_wrapper_i,n_593_gt_wrapper_i,n_594_gt_wrapper_i,n_595_gt_wrapper_i,n_596_gt_wrapper_i}),
        .TXCHARISK({n_23_aurora_8b10b_aurora_lane_4byte_2_i,n_24_aurora_8b10b_aurora_lane_4byte_2_i,n_25_aurora_8b10b_aurora_lane_4byte_2_i}),
        .TXDATA({n_53_aurora_8b10b_aurora_lane_4byte_2_i,n_54_aurora_8b10b_aurora_lane_4byte_2_i,n_55_aurora_8b10b_aurora_lane_4byte_2_i,n_56_aurora_8b10b_aurora_lane_4byte_2_i,n_57_aurora_8b10b_aurora_lane_4byte_2_i,n_58_aurora_8b10b_aurora_lane_4byte_2_i,n_59_aurora_8b10b_aurora_lane_4byte_2_i,n_60_aurora_8b10b_aurora_lane_4byte_2_i,n_61_aurora_8b10b_aurora_lane_4byte_2_i,n_62_aurora_8b10b_aurora_lane_4byte_2_i,n_63_aurora_8b10b_aurora_lane_4byte_2_i,n_64_aurora_8b10b_aurora_lane_4byte_2_i,n_65_aurora_8b10b_aurora_lane_4byte_2_i,n_66_aurora_8b10b_aurora_lane_4byte_2_i,n_67_aurora_8b10b_aurora_lane_4byte_2_i,n_68_aurora_8b10b_aurora_lane_4byte_2_i,n_69_aurora_8b10b_aurora_lane_4byte_2_i,n_70_aurora_8b10b_aurora_lane_4byte_2_i,n_71_aurora_8b10b_aurora_lane_4byte_2_i,n_72_aurora_8b10b_aurora_lane_4byte_2_i,n_73_aurora_8b10b_aurora_lane_4byte_2_i,n_74_aurora_8b10b_aurora_lane_4byte_2_i,n_75_aurora_8b10b_aurora_lane_4byte_2_i,n_76_aurora_8b10b_aurora_lane_4byte_2_i,n_77_aurora_8b10b_aurora_lane_4byte_2_i,n_78_aurora_8b10b_aurora_lane_4byte_2_i,n_79_aurora_8b10b_aurora_lane_4byte_2_i,n_80_aurora_8b10b_aurora_lane_4byte_2_i,n_81_aurora_8b10b_aurora_lane_4byte_2_i,n_82_aurora_8b10b_aurora_lane_4byte_2_i,n_83_aurora_8b10b_aurora_lane_4byte_2_i,n_84_aurora_8b10b_aurora_lane_4byte_2_i}),
        .consecutive_commas_r(\aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_7 ),
        .first_v_received_r(\aurora_8b10b_sym_dec_4byte_i/first_v_received_r_6 ),
        .gen_a_i(gen_a_i[2]),
        .gen_cc_r(\aurora_8b10b_sym_gen_4byte_i/gen_cc_r ),
        .hard_err_gt0(\aurora_8b10b_err_detect_4byte_i/hard_err_gt0_15 ),
        .init_clk_in(init_clk_in),
        .link_reset_lane2_i(link_reset_lane2_i),
        .m_axi_rx_tdata({m_axi_rx_tdata[32],m_axi_rx_tdata[33],m_axi_rx_tdata[34],m_axi_rx_tdata[35],m_axi_rx_tdata[36],m_axi_rx_tdata[37],m_axi_rx_tdata[38],m_axi_rx_tdata[39],m_axi_rx_tdata[40],m_axi_rx_tdata[41],m_axi_rx_tdata[42],m_axi_rx_tdata[43],m_axi_rx_tdata[44],m_axi_rx_tdata[45],m_axi_rx_tdata[46],m_axi_rx_tdata[47],m_axi_rx_tdata[96],m_axi_rx_tdata[97],m_axi_rx_tdata[98],m_axi_rx_tdata[99],m_axi_rx_tdata[100],m_axi_rx_tdata[101],m_axi_rx_tdata[102],m_axi_rx_tdata[103],m_axi_rx_tdata[104],m_axi_rx_tdata[105],m_axi_rx_tdata[106],m_axi_rx_tdata[107],m_axi_rx_tdata[108],m_axi_rx_tdata[109],m_axi_rx_tdata[110],m_axi_rx_tdata[111]}),
        .ready_r(\aurora_8b10b_lane_init_sm_4byte_i/ready_r_8 ),
        .reset_lanes_i(reset_lanes_i[2]),
        .s_axi_tx_tdata({s_axi_tx_tdata[32],s_axi_tx_tdata[33],s_axi_tx_tdata[34],s_axi_tx_tdata[35],s_axi_tx_tdata[36],s_axi_tx_tdata[37],s_axi_tx_tdata[38],s_axi_tx_tdata[39],s_axi_tx_tdata[40],s_axi_tx_tdata[41],s_axi_tx_tdata[42],s_axi_tx_tdata[43],s_axi_tx_tdata[44],s_axi_tx_tdata[45],s_axi_tx_tdata[46],s_axi_tx_tdata[47],s_axi_tx_tdata[96],s_axi_tx_tdata[97],s_axi_tx_tdata[98],s_axi_tx_tdata[99],s_axi_tx_tdata[100],s_axi_tx_tdata[101],s_axi_tx_tdata[102],s_axi_tx_tdata[103],s_axi_tx_tdata[104],s_axi_tx_tdata[105],s_axi_tx_tdata[106],s_axi_tx_tdata[107],s_axi_tx_tdata[108],s_axi_tx_tdata[109],s_axi_tx_tdata[110],s_axi_tx_tdata[111]}),
        .s_out_d1_cdc_to_35(s_out_d1_cdc_to_35),
        .s_out_d2_36(s_out_d2_36),
        .s_out_d3_37(s_out_d3_37),
        .s_out_d4_38(s_out_d4_38),
        .s_out_d5_39(s_out_d5_39),
        .s_out_d6_40(s_out_d6_40),
        .s_out_d7_41(s_out_d7_41),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_2 aurora_8b10b_aurora_lane_4byte_3_i
       (.D(lane_up[3]),
        .I1(got_v_i[3]),
        .I10(n_881_gt_wrapper_i),
        .I11({n_712_gt_wrapper_i,n_713_gt_wrapper_i,n_714_gt_wrapper_i,n_715_gt_wrapper_i}),
        .I12({gen_v_i[13],gen_v_i[14],gen_v_i[15]}),
        .I13({gen_r_i[12],gen_r_i[13],gen_r_i[14],gen_r_i[15]}),
        .I14({gen_k_i[12],gen_k_i[13],gen_k_i[14],gen_k_i[15]}),
        .I15({n_59_aurora_8b10b_aurora_lane_4byte_0_i,n_60_aurora_8b10b_aurora_lane_4byte_0_i,n_61_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I16({n_62_aurora_8b10b_aurora_lane_4byte_0_i,n_63_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I17({n_64_aurora_8b10b_aurora_lane_4byte_0_i,n_65_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I18({n_66_aurora_8b10b_aurora_lane_4byte_0_i,n_67_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I19({n_895_gt_wrapper_i,n_896_gt_wrapper_i,n_897_gt_wrapper_i,n_898_gt_wrapper_i,n_899_gt_wrapper_i,n_900_gt_wrapper_i,n_901_gt_wrapper_i,n_902_gt_wrapper_i}),
        .I2(n_904_gt_wrapper_i),
        .I20({n_887_gt_wrapper_i,n_888_gt_wrapper_i,n_889_gt_wrapper_i,n_890_gt_wrapper_i,n_891_gt_wrapper_i,n_892_gt_wrapper_i,n_893_gt_wrapper_i,n_894_gt_wrapper_i}),
        .I21({got_a_d_r0,n_907_gt_wrapper_i,n_908_gt_wrapper_i,n_909_gt_wrapper_i,n_910_gt_wrapper_i,n_911_gt_wrapper_i,n_912_gt_wrapper_i,n_913_gt_wrapper_i}),
        .I22(n_884_gt_wrapper_i),
        .I23(n_882_gt_wrapper_i),
        .I24(n_885_gt_wrapper_i),
        .I25(n_886_gt_wrapper_i),
        .I3(n_903_gt_wrapper_i),
        .I4(n_920_gt_wrapper_i),
        .I5(n_921_gt_wrapper_i),
        .I6({got_a_i[0],got_a_i[1],got_a_i[2],got_a_i[3],got_a_i[4],got_a_i[5],got_a_i[6],got_a_i[7],got_a_i[8],got_a_i[9],got_a_i[10],got_a_i[11]}),
        .I7(n_31_aurora_8b10b_aurora_lane_4byte_0_i),
        .I8(n_663_gt_wrapper_i),
        .I9(n_883_gt_wrapper_i),
        .O1(n_21_aurora_8b10b_aurora_lane_4byte_3_i),
        .O10(\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_9 ),
        .O11(n_56_aurora_8b10b_aurora_lane_4byte_3_i),
        .O12({rx_scp_i[3],rx_scp_i[7]}),
        .O13({soft_err_i[6],soft_err_i[7]}),
        .O2(n_28_aurora_8b10b_aurora_lane_4byte_3_i),
        .O3(n_30_aurora_8b10b_aurora_lane_4byte_3_i),
        .O4(n_31_aurora_8b10b_aurora_lane_4byte_3_i),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O5(n_35_aurora_8b10b_aurora_lane_4byte_3_i),
        .O6(n_36_aurora_8b10b_aurora_lane_4byte_3_i),
        .O7({tx_pe_data_r_10[4],tx_pe_data_r_10[6],tx_pe_data_r_10[7],tx_pe_data_r_10[12],tx_pe_data_r_10[15],tx_pe_data_r_10[20],tx_pe_data_r_10[23],tx_pe_data_r_10[28],tx_pe_data_r_10[31]}),
        .O8(hard_err_i[3]),
        .O9({n_47_aurora_8b10b_aurora_lane_4byte_3_i,n_48_aurora_8b10b_aurora_lane_4byte_3_i,n_49_aurora_8b10b_aurora_lane_4byte_3_i,n_50_aurora_8b10b_aurora_lane_4byte_3_i,n_51_aurora_8b10b_aurora_lane_4byte_3_i,n_52_aurora_8b10b_aurora_lane_4byte_3_i,n_53_aurora_8b10b_aurora_lane_4byte_3_i,n_54_aurora_8b10b_aurora_lane_4byte_3_i}),
        .Q({got_a_i[12],got_a_i[14],got_a_i[15]}),
        .RXCHARISK({n_716_gt_wrapper_i,n_717_gt_wrapper_i,n_718_gt_wrapper_i,n_719_gt_wrapper_i}),
        .RXDATA({n_680_gt_wrapper_i,n_681_gt_wrapper_i,n_682_gt_wrapper_i,n_683_gt_wrapper_i,n_684_gt_wrapper_i,n_685_gt_wrapper_i,n_686_gt_wrapper_i,n_687_gt_wrapper_i,n_688_gt_wrapper_i,n_689_gt_wrapper_i,n_690_gt_wrapper_i,n_691_gt_wrapper_i,n_692_gt_wrapper_i,n_693_gt_wrapper_i,n_694_gt_wrapper_i,n_695_gt_wrapper_i,n_696_gt_wrapper_i,n_697_gt_wrapper_i,n_698_gt_wrapper_i,n_699_gt_wrapper_i,n_700_gt_wrapper_i,n_701_gt_wrapper_i,n_702_gt_wrapper_i,n_703_gt_wrapper_i,n_704_gt_wrapper_i,n_705_gt_wrapper_i,n_706_gt_wrapper_i,n_707_gt_wrapper_i,n_708_gt_wrapper_i,n_709_gt_wrapper_i,n_710_gt_wrapper_i,n_711_gt_wrapper_i}),
        .TXCHARISK({n_23_aurora_8b10b_aurora_lane_4byte_3_i,n_24_aurora_8b10b_aurora_lane_4byte_3_i,n_25_aurora_8b10b_aurora_lane_4byte_3_i}),
        .TXDATA({n_57_aurora_8b10b_aurora_lane_4byte_3_i,n_58_aurora_8b10b_aurora_lane_4byte_3_i,n_59_aurora_8b10b_aurora_lane_4byte_3_i,n_60_aurora_8b10b_aurora_lane_4byte_3_i,n_61_aurora_8b10b_aurora_lane_4byte_3_i,n_62_aurora_8b10b_aurora_lane_4byte_3_i,n_63_aurora_8b10b_aurora_lane_4byte_3_i,n_64_aurora_8b10b_aurora_lane_4byte_3_i,n_65_aurora_8b10b_aurora_lane_4byte_3_i,n_66_aurora_8b10b_aurora_lane_4byte_3_i,n_67_aurora_8b10b_aurora_lane_4byte_3_i,n_68_aurora_8b10b_aurora_lane_4byte_3_i,n_69_aurora_8b10b_aurora_lane_4byte_3_i,n_70_aurora_8b10b_aurora_lane_4byte_3_i,n_71_aurora_8b10b_aurora_lane_4byte_3_i,n_72_aurora_8b10b_aurora_lane_4byte_3_i,n_73_aurora_8b10b_aurora_lane_4byte_3_i,n_74_aurora_8b10b_aurora_lane_4byte_3_i,n_75_aurora_8b10b_aurora_lane_4byte_3_i,n_76_aurora_8b10b_aurora_lane_4byte_3_i,n_77_aurora_8b10b_aurora_lane_4byte_3_i,n_78_aurora_8b10b_aurora_lane_4byte_3_i,n_79_aurora_8b10b_aurora_lane_4byte_3_i,n_80_aurora_8b10b_aurora_lane_4byte_3_i,n_81_aurora_8b10b_aurora_lane_4byte_3_i,n_82_aurora_8b10b_aurora_lane_4byte_3_i,n_83_aurora_8b10b_aurora_lane_4byte_3_i,n_84_aurora_8b10b_aurora_lane_4byte_3_i,n_85_aurora_8b10b_aurora_lane_4byte_3_i,n_86_aurora_8b10b_aurora_lane_4byte_3_i,n_87_aurora_8b10b_aurora_lane_4byte_3_i,n_88_aurora_8b10b_aurora_lane_4byte_3_i}),
        .consecutive_commas_r(\aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_12 ),
        .first_v_received_r(\aurora_8b10b_sym_dec_4byte_i/first_v_received_r_11 ),
        .gen_a_i(gen_a_i[3]),
        .gen_cc_r(\aurora_8b10b_sym_gen_4byte_i/gen_cc_r ),
        .hard_err_gt0(\aurora_8b10b_err_detect_4byte_i/hard_err_gt0 ),
        .init_clk_in(init_clk_in),
        .link_reset_lane3_i(link_reset_lane3_i),
        .m_axi_rx_tdata({m_axi_rx_tdata[48],m_axi_rx_tdata[49],m_axi_rx_tdata[50],m_axi_rx_tdata[51],m_axi_rx_tdata[52],m_axi_rx_tdata[53],m_axi_rx_tdata[54],m_axi_rx_tdata[55],m_axi_rx_tdata[56],m_axi_rx_tdata[57],m_axi_rx_tdata[58],m_axi_rx_tdata[59],m_axi_rx_tdata[60],m_axi_rx_tdata[61],m_axi_rx_tdata[62],m_axi_rx_tdata[63],m_axi_rx_tdata[112],m_axi_rx_tdata[113],m_axi_rx_tdata[114],m_axi_rx_tdata[115],m_axi_rx_tdata[116],m_axi_rx_tdata[117],m_axi_rx_tdata[118],m_axi_rx_tdata[119],m_axi_rx_tdata[120],m_axi_rx_tdata[121],m_axi_rx_tdata[122],m_axi_rx_tdata[123],m_axi_rx_tdata[124],m_axi_rx_tdata[125],m_axi_rx_tdata[126],m_axi_rx_tdata[127]}),
        .ready_r(\aurora_8b10b_lane_init_sm_4byte_i/ready_r_13 ),
        .reset_lanes_i(reset_lanes_i[3]),
        .s_axi_tx_tdata({s_axi_tx_tdata[48],s_axi_tx_tdata[49],s_axi_tx_tdata[50],s_axi_tx_tdata[51],s_axi_tx_tdata[52],s_axi_tx_tdata[53],s_axi_tx_tdata[54],s_axi_tx_tdata[55],s_axi_tx_tdata[56],s_axi_tx_tdata[57],s_axi_tx_tdata[58],s_axi_tx_tdata[59],s_axi_tx_tdata[60],s_axi_tx_tdata[61],s_axi_tx_tdata[62],s_axi_tx_tdata[63],s_axi_tx_tdata[112],s_axi_tx_tdata[113],s_axi_tx_tdata[114],s_axi_tx_tdata[115],s_axi_tx_tdata[116],s_axi_tx_tdata[117],s_axi_tx_tdata[118],s_axi_tx_tdata[119],s_axi_tx_tdata[120],s_axi_tx_tdata[121],s_axi_tx_tdata[122],s_axi_tx_tdata[123],s_axi_tx_tdata[124],s_axi_tx_tdata[125],s_axi_tx_tdata[126],s_axi_tx_tdata[127]}),
        .s_out_d1_cdc_to_42(s_out_d1_cdc_to_42),
        .s_out_d2_43(s_out_d2_43),
        .s_out_d3_44(s_out_d3_44),
        .s_out_d4_45(s_out_d4_45),
        .s_out_d5_46(s_out_d5_46),
        .s_out_d6_47(s_out_d6_47),
        .s_out_d7_48(s_out_d7_48),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_GLOBAL_LOGIC aurora_8b10b_global_logic_i
       (.D({n_0_aurora_8b10b_global_logic_i,\channel_init_sm_i/p_0_in10_in ,\channel_init_sm_i/p_1_in11_in ,n_3_aurora_8b10b_global_logic_i}),
        .I1(n_56_aurora_8b10b_aurora_lane_4byte_3_i),
        .I2({soft_err_i[0],soft_err_i[1],soft_err_i[2],soft_err_i[3],soft_err_i[4],soft_err_i[5],soft_err_i[6],soft_err_i[7]}),
        .I3({hard_err_i[0],hard_err_i[1],hard_err_i[2],hard_err_i[3]}),
        .O1(CHANNEL_UP),
        .Q({\n_0_ch_bond_load_pulse_i_reg[0] ,\n_0_ch_bond_load_pulse_i_reg[1] ,\n_0_ch_bond_load_pulse_i_reg[2] ,\n_0_ch_bond_load_pulse_i_reg[3] }),
        .SR(O220),
        .all_lanes_v_c(\channel_init_sm_i/all_lanes_v_c ),
        .ch_bond_done_i(ch_bond_done_i),
        .en_chan_sync_i(en_chan_sync_i),
        .gen_a_i(gen_a_i),
        .gen_k_i(gen_k_i),
        .gen_r_i(gen_r_i),
        .gen_v_i({gen_v_i[1],gen_v_i[2],gen_v_i[3],gen_v_i[5],gen_v_i[6],gen_v_i[7],gen_v_i[9],gen_v_i[10],gen_v_i[11],gen_v_i[13],gen_v_i[14],gen_v_i[15]}),
        .good_as_r0(\channel_init_sm_i/good_as_r0 ),
        .gtrxreset_i(gtrxreset_i),
        .hard_err(hard_err),
        .lane_up(lane_up),
        .power_down(power_down),
        .reset_lanes_i(reset_lanes_i),
        .soft_err(soft_err),
        .start_rx_i(start_rx_i),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_RX_STREAM aurora_8b10b_rx_stream_i
       (.I1(n_35_aurora_8b10b_aurora_lane_4byte_1_i),
        .infinite_frame_started_r(infinite_frame_started_r),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_TX_STREAM aurora_8b10b_tx_stream_i
       (.I1(CHANNEL_UP),
        .O1(n_3_aurora_8b10b_tx_stream_i),
        .O2(n_4_aurora_8b10b_tx_stream_i),
        .do_cc(do_cc),
        .gen_cc_i(gen_cc_i),
        .gen_scp_i(gen_scp_i),
        .s_axi_tx_tready(s_axi_tx_tready),
        .s_axi_tx_tvalid(s_axi_tx_tvalid),
        .user_clk(user_clk));
FDRE \ch_bond_done_dly_i_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_done_r2[3]),
        .Q(ch_bond_done_dly_i[0]),
        .R(n_77_core_reset_logic_i));
FDRE \ch_bond_done_dly_i_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_done_r2[2]),
        .Q(ch_bond_done_dly_i[1]),
        .R(n_77_core_reset_logic_i));
FDRE \ch_bond_done_dly_i_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_done_r2[1]),
        .Q(ch_bond_done_dly_i[2]),
        .R(n_77_core_reset_logic_i));
FDRE \ch_bond_done_dly_i_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(ch_bond_done_r2[0]),
        .Q(ch_bond_done_dly_i[3]),
        .R(n_77_core_reset_logic_i));
FDRE \ch_bond_done_r2_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(n_3_aurora_8b10b_global_logic_i),
        .Q(ch_bond_done_r2[0]),
        .R(1'b0));
FDRE \ch_bond_done_r2_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\channel_init_sm_i/p_1_in11_in ),
        .Q(ch_bond_done_r2[1]),
        .R(1'b0));
FDRE \ch_bond_done_r2_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\channel_init_sm_i/p_0_in10_in ),
        .Q(ch_bond_done_r2[2]),
        .R(1'b0));
FDRE \ch_bond_done_r2_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_aurora_8b10b_global_logic_i),
        .Q(ch_bond_done_r2[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \ch_bond_load_pulse_i[0]_i_1 
       (.I0(ch_bond_done_r2[3]),
        .I1(ch_bond_done_dly_i[0]),
        .O(\n_0_ch_bond_load_pulse_i[0]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \ch_bond_load_pulse_i[1]_i_1 
       (.I0(ch_bond_done_r2[2]),
        .I1(ch_bond_done_dly_i[1]),
        .O(\n_0_ch_bond_load_pulse_i[1]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \ch_bond_load_pulse_i[2]_i_1 
       (.I0(ch_bond_done_r2[1]),
        .I1(ch_bond_done_dly_i[2]),
        .O(\n_0_ch_bond_load_pulse_i[2]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \ch_bond_load_pulse_i[3]_i_1 
       (.I0(ch_bond_done_r2[0]),
        .I1(ch_bond_done_dly_i[3]),
        .O(\n_0_ch_bond_load_pulse_i[3]_i_1 ));
FDRE \ch_bond_load_pulse_i_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_ch_bond_load_pulse_i[0]_i_1 ),
        .Q(\n_0_ch_bond_load_pulse_i_reg[0] ),
        .R(n_77_core_reset_logic_i));
FDRE \ch_bond_load_pulse_i_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_ch_bond_load_pulse_i[1]_i_1 ),
        .Q(\n_0_ch_bond_load_pulse_i_reg[1] ),
        .R(n_77_core_reset_logic_i));
FDRE \ch_bond_load_pulse_i_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_ch_bond_load_pulse_i[2]_i_1 ),
        .Q(\n_0_ch_bond_load_pulse_i_reg[2] ),
        .R(n_77_core_reset_logic_i));
FDRE \ch_bond_load_pulse_i_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\n_0_ch_bond_load_pulse_i[3]_i_1 ),
        .Q(\n_0_ch_bond_load_pulse_i_reg[3] ),
        .R(n_77_core_reset_logic_i));
aurora_8b10baurora_8b10b_RESET_LOGIC core_reset_logic_i
       (.I1(n_780_gt_wrapper_i),
        .O1(n_0_core_reset_logic_i),
        .O10(O9),
        .O11(O10),
        .O12(O11),
        .O13(O12),
        .O14(O13),
        .O15(O14),
        .O16(O15),
        .O17(O16),
        .O18(O17),
        .O19(O18),
        .O2(O1),
        .O20(O19),
        .O21(O20),
        .O22(O21),
        .O220(O220),
        .O23(O22),
        .O24(O23),
        .O3(O2),
        .O4(O3),
        .O5(O4),
        .O6(O5),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .SR(n_77_core_reset_logic_i),
        .en_chan_sync_i(en_chan_sync_i),
        .link_reset_r(link_reset_r),
        .out(out),
        .pll_not_locked(pll_not_locked),
        .reset(reset),
        .s_out_d1_cdc_to(s_out_d1_cdc_to),
        .s_out_d1_cdc_to_0(s_out_d1_cdc_to_0),
        .s_out_d1_cdc_to_14(s_out_d1_cdc_to_14),
        .s_out_d1_cdc_to_7(s_out_d1_cdc_to_7),
        .s_out_d2(s_out_d2),
        .s_out_d2_1(s_out_d2_1),
        .s_out_d2_15(s_out_d2_15),
        .s_out_d2_8(s_out_d2_8),
        .s_out_d3(s_out_d3),
        .s_out_d3_16(s_out_d3_16),
        .s_out_d3_2(s_out_d3_2),
        .s_out_d3_9(s_out_d3_9),
        .s_out_d4(s_out_d4),
        .s_out_d4_10(s_out_d4_10),
        .s_out_d4_17(s_out_d4_17),
        .s_out_d4_3(s_out_d4_3),
        .s_out_d5(s_out_d5),
        .s_out_d5_11(s_out_d5_11),
        .s_out_d5_18(s_out_d5_18),
        .s_out_d5_4(s_out_d5_4),
        .s_out_d6(s_out_d6),
        .s_out_d6_12(s_out_d6_12),
        .s_out_d6_19(s_out_d6_19),
        .s_out_d6_5(s_out_d6_5),
        .s_out_d7(s_out_d7),
        .s_out_d7_13(s_out_d7_13),
        .s_out_d7_20(s_out_d7_20),
        .s_out_d7_6(s_out_d7_6),
        .tx_lock(tx_lock),
        .tx_resetdone_out(tx_resetdone_out),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_GT_WRAPPER gt_wrapper_i
       (.I1(n_0_core_reset_logic_i),
        .I10({n_53_aurora_8b10b_aurora_lane_4byte_2_i,n_54_aurora_8b10b_aurora_lane_4byte_2_i,n_55_aurora_8b10b_aurora_lane_4byte_2_i,n_56_aurora_8b10b_aurora_lane_4byte_2_i,n_57_aurora_8b10b_aurora_lane_4byte_2_i,n_58_aurora_8b10b_aurora_lane_4byte_2_i,n_59_aurora_8b10b_aurora_lane_4byte_2_i,n_60_aurora_8b10b_aurora_lane_4byte_2_i,n_61_aurora_8b10b_aurora_lane_4byte_2_i,n_62_aurora_8b10b_aurora_lane_4byte_2_i,n_63_aurora_8b10b_aurora_lane_4byte_2_i,n_64_aurora_8b10b_aurora_lane_4byte_2_i,n_65_aurora_8b10b_aurora_lane_4byte_2_i,n_66_aurora_8b10b_aurora_lane_4byte_2_i,n_67_aurora_8b10b_aurora_lane_4byte_2_i,n_68_aurora_8b10b_aurora_lane_4byte_2_i,n_69_aurora_8b10b_aurora_lane_4byte_2_i,n_70_aurora_8b10b_aurora_lane_4byte_2_i,n_71_aurora_8b10b_aurora_lane_4byte_2_i,n_72_aurora_8b10b_aurora_lane_4byte_2_i,n_73_aurora_8b10b_aurora_lane_4byte_2_i,n_74_aurora_8b10b_aurora_lane_4byte_2_i,n_75_aurora_8b10b_aurora_lane_4byte_2_i,n_76_aurora_8b10b_aurora_lane_4byte_2_i,n_77_aurora_8b10b_aurora_lane_4byte_2_i,n_78_aurora_8b10b_aurora_lane_4byte_2_i,n_79_aurora_8b10b_aurora_lane_4byte_2_i,n_80_aurora_8b10b_aurora_lane_4byte_2_i,n_81_aurora_8b10b_aurora_lane_4byte_2_i,n_82_aurora_8b10b_aurora_lane_4byte_2_i,n_83_aurora_8b10b_aurora_lane_4byte_2_i,n_84_aurora_8b10b_aurora_lane_4byte_2_i}),
        .I11({n_23_aurora_8b10b_aurora_lane_4byte_2_i,n_24_aurora_8b10b_aurora_lane_4byte_2_i,n_25_aurora_8b10b_aurora_lane_4byte_2_i}),
        .I12({n_597_gt_wrapper_i,n_598_gt_wrapper_i,n_599_gt_wrapper_i,n_600_gt_wrapper_i}),
        .I13(n_21_aurora_8b10b_aurora_lane_4byte_3_i),
        .I14({n_367_gt_wrapper_i,n_368_gt_wrapper_i,n_369_gt_wrapper_i,n_370_gt_wrapper_i}),
        .I15(n_28_aurora_8b10b_aurora_lane_4byte_3_i),
        .I16({n_57_aurora_8b10b_aurora_lane_4byte_3_i,n_58_aurora_8b10b_aurora_lane_4byte_3_i,n_59_aurora_8b10b_aurora_lane_4byte_3_i,n_60_aurora_8b10b_aurora_lane_4byte_3_i,n_61_aurora_8b10b_aurora_lane_4byte_3_i,n_62_aurora_8b10b_aurora_lane_4byte_3_i,n_63_aurora_8b10b_aurora_lane_4byte_3_i,n_64_aurora_8b10b_aurora_lane_4byte_3_i,n_65_aurora_8b10b_aurora_lane_4byte_3_i,n_66_aurora_8b10b_aurora_lane_4byte_3_i,n_67_aurora_8b10b_aurora_lane_4byte_3_i,n_68_aurora_8b10b_aurora_lane_4byte_3_i,n_69_aurora_8b10b_aurora_lane_4byte_3_i,n_70_aurora_8b10b_aurora_lane_4byte_3_i,n_71_aurora_8b10b_aurora_lane_4byte_3_i,n_72_aurora_8b10b_aurora_lane_4byte_3_i,n_73_aurora_8b10b_aurora_lane_4byte_3_i,n_74_aurora_8b10b_aurora_lane_4byte_3_i,n_75_aurora_8b10b_aurora_lane_4byte_3_i,n_76_aurora_8b10b_aurora_lane_4byte_3_i,n_77_aurora_8b10b_aurora_lane_4byte_3_i,n_78_aurora_8b10b_aurora_lane_4byte_3_i,n_79_aurora_8b10b_aurora_lane_4byte_3_i,n_80_aurora_8b10b_aurora_lane_4byte_3_i,n_81_aurora_8b10b_aurora_lane_4byte_3_i,n_82_aurora_8b10b_aurora_lane_4byte_3_i,n_83_aurora_8b10b_aurora_lane_4byte_3_i,n_84_aurora_8b10b_aurora_lane_4byte_3_i,n_85_aurora_8b10b_aurora_lane_4byte_3_i,n_86_aurora_8b10b_aurora_lane_4byte_3_i,n_87_aurora_8b10b_aurora_lane_4byte_3_i,n_88_aurora_8b10b_aurora_lane_4byte_3_i}),
        .I17({n_23_aurora_8b10b_aurora_lane_4byte_3_i,n_24_aurora_8b10b_aurora_lane_4byte_3_i,n_25_aurora_8b10b_aurora_lane_4byte_3_i}),
        .I18(n_33_aurora_8b10b_aurora_lane_4byte_0_i),
        .I19(n_34_aurora_8b10b_aurora_lane_4byte_0_i),
        .I2(n_21_aurora_8b10b_aurora_lane_4byte_0_i),
        .I20({n_69_aurora_8b10b_aurora_lane_4byte_0_i,n_70_aurora_8b10b_aurora_lane_4byte_0_i,n_71_aurora_8b10b_aurora_lane_4byte_0_i,n_72_aurora_8b10b_aurora_lane_4byte_0_i,n_73_aurora_8b10b_aurora_lane_4byte_0_i,n_74_aurora_8b10b_aurora_lane_4byte_0_i,n_75_aurora_8b10b_aurora_lane_4byte_0_i,n_76_aurora_8b10b_aurora_lane_4byte_0_i}),
        .I21(\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r ),
        .I22(n_28_aurora_8b10b_aurora_lane_4byte_1_i),
        .I23({n_821_gt_wrapper_i,n_822_gt_wrapper_i,n_823_gt_wrapper_i,n_824_gt_wrapper_i,n_825_gt_wrapper_i,n_826_gt_wrapper_i,n_827_gt_wrapper_i,n_828_gt_wrapper_i}),
        .I24(n_29_aurora_8b10b_aurora_lane_4byte_1_i),
        .I25({n_47_aurora_8b10b_aurora_lane_4byte_1_i,n_48_aurora_8b10b_aurora_lane_4byte_1_i,n_49_aurora_8b10b_aurora_lane_4byte_1_i,n_50_aurora_8b10b_aurora_lane_4byte_1_i,n_51_aurora_8b10b_aurora_lane_4byte_1_i,n_52_aurora_8b10b_aurora_lane_4byte_1_i,n_53_aurora_8b10b_aurora_lane_4byte_1_i,n_54_aurora_8b10b_aurora_lane_4byte_1_i}),
        .I26(\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_0 ),
        .I27(n_30_aurora_8b10b_aurora_lane_4byte_2_i),
        .I28(n_31_aurora_8b10b_aurora_lane_4byte_2_i),
        .I29({n_44_aurora_8b10b_aurora_lane_4byte_2_i,n_45_aurora_8b10b_aurora_lane_4byte_2_i,n_46_aurora_8b10b_aurora_lane_4byte_2_i,n_47_aurora_8b10b_aurora_lane_4byte_2_i,n_48_aurora_8b10b_aurora_lane_4byte_2_i,n_49_aurora_8b10b_aurora_lane_4byte_2_i,n_50_aurora_8b10b_aurora_lane_4byte_2_i,n_51_aurora_8b10b_aurora_lane_4byte_2_i}),
        .I3(n_29_aurora_8b10b_aurora_lane_4byte_0_i),
        .I30(\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_4 ),
        .I31(n_30_aurora_8b10b_aurora_lane_4byte_3_i),
        .I32(n_31_aurora_8b10b_aurora_lane_4byte_3_i),
        .I33({n_47_aurora_8b10b_aurora_lane_4byte_3_i,n_48_aurora_8b10b_aurora_lane_4byte_3_i,n_49_aurora_8b10b_aurora_lane_4byte_3_i,n_50_aurora_8b10b_aurora_lane_4byte_3_i,n_51_aurora_8b10b_aurora_lane_4byte_3_i,n_52_aurora_8b10b_aurora_lane_4byte_3_i,n_53_aurora_8b10b_aurora_lane_4byte_3_i,n_54_aurora_8b10b_aurora_lane_4byte_3_i}),
        .I34(\aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_9 ),
        .I4(n_21_aurora_8b10b_aurora_lane_4byte_1_i),
        .I5(n_26_aurora_8b10b_aurora_lane_4byte_1_i),
        .I6({n_58_aurora_8b10b_aurora_lane_4byte_1_i,n_59_aurora_8b10b_aurora_lane_4byte_1_i,n_60_aurora_8b10b_aurora_lane_4byte_1_i,n_61_aurora_8b10b_aurora_lane_4byte_1_i,n_62_aurora_8b10b_aurora_lane_4byte_1_i,n_63_aurora_8b10b_aurora_lane_4byte_1_i,n_64_aurora_8b10b_aurora_lane_4byte_1_i,n_65_aurora_8b10b_aurora_lane_4byte_1_i,n_66_aurora_8b10b_aurora_lane_4byte_1_i,n_67_aurora_8b10b_aurora_lane_4byte_1_i,n_68_aurora_8b10b_aurora_lane_4byte_1_i,n_69_aurora_8b10b_aurora_lane_4byte_1_i,n_70_aurora_8b10b_aurora_lane_4byte_1_i,n_71_aurora_8b10b_aurora_lane_4byte_1_i,n_72_aurora_8b10b_aurora_lane_4byte_1_i,n_73_aurora_8b10b_aurora_lane_4byte_1_i,n_74_aurora_8b10b_aurora_lane_4byte_1_i,n_75_aurora_8b10b_aurora_lane_4byte_1_i,n_76_aurora_8b10b_aurora_lane_4byte_1_i,n_77_aurora_8b10b_aurora_lane_4byte_1_i,n_78_aurora_8b10b_aurora_lane_4byte_1_i,n_79_aurora_8b10b_aurora_lane_4byte_1_i,n_80_aurora_8b10b_aurora_lane_4byte_1_i,n_81_aurora_8b10b_aurora_lane_4byte_1_i,n_82_aurora_8b10b_aurora_lane_4byte_1_i,n_83_aurora_8b10b_aurora_lane_4byte_1_i,n_84_aurora_8b10b_aurora_lane_4byte_1_i,n_85_aurora_8b10b_aurora_lane_4byte_1_i,n_86_aurora_8b10b_aurora_lane_4byte_1_i,n_87_aurora_8b10b_aurora_lane_4byte_1_i,n_88_aurora_8b10b_aurora_lane_4byte_1_i,n_89_aurora_8b10b_aurora_lane_4byte_1_i}),
        .I7({n_23_aurora_8b10b_aurora_lane_4byte_1_i,n_24_aurora_8b10b_aurora_lane_4byte_1_i,n_25_aurora_8b10b_aurora_lane_4byte_1_i}),
        .I8(n_21_aurora_8b10b_aurora_lane_4byte_2_i),
        .I9(n_28_aurora_8b10b_aurora_lane_4byte_2_i),
        .O1(O144),
        .O10({n_565_gt_wrapper_i,n_566_gt_wrapper_i,n_567_gt_wrapper_i,n_568_gt_wrapper_i,n_569_gt_wrapper_i,n_570_gt_wrapper_i,n_571_gt_wrapper_i,n_572_gt_wrapper_i,n_573_gt_wrapper_i,n_574_gt_wrapper_i,n_575_gt_wrapper_i,n_576_gt_wrapper_i,n_577_gt_wrapper_i,n_578_gt_wrapper_i,n_579_gt_wrapper_i,n_580_gt_wrapper_i,n_581_gt_wrapper_i,n_582_gt_wrapper_i,n_583_gt_wrapper_i,n_584_gt_wrapper_i,n_585_gt_wrapper_i,n_586_gt_wrapper_i,n_587_gt_wrapper_i,n_588_gt_wrapper_i,n_589_gt_wrapper_i,n_590_gt_wrapper_i,n_591_gt_wrapper_i,n_592_gt_wrapper_i,n_593_gt_wrapper_i,n_594_gt_wrapper_i,n_595_gt_wrapper_i,n_596_gt_wrapper_i}),
        .O100(O100),
        .O101(O101),
        .O102(O102),
        .O103(O103),
        .O104(O104),
        .O105(O105),
        .O106(O106),
        .O107(O107),
        .O108(O108),
        .O109(O109),
        .O11({n_601_gt_wrapper_i,n_602_gt_wrapper_i,n_603_gt_wrapper_i,n_604_gt_wrapper_i}),
        .O110(O110),
        .O111(O111),
        .O112(O112),
        .O113(O113),
        .O114(O114),
        .O115(O115),
        .O116(O116),
        .O117(O117),
        .O118(O118),
        .O119(O119),
        .O12(O201),
        .O120(O120),
        .O121(O121),
        .O122(O122),
        .O123(O123),
        .O124(O124),
        .O125(O125),
        .O126(O126),
        .O127(O127),
        .O128(O128),
        .O129(O129),
        .O13(n_663_gt_wrapper_i),
        .O130(O130),
        .O131(O131),
        .O132(O132),
        .O133(O133),
        .O134(O134),
        .O135(O135),
        .O136(O136),
        .O137(O137),
        .O138(O138),
        .O139(O139),
        .O14({n_680_gt_wrapper_i,n_681_gt_wrapper_i,n_682_gt_wrapper_i,n_683_gt_wrapper_i,n_684_gt_wrapper_i,n_685_gt_wrapper_i,n_686_gt_wrapper_i,n_687_gt_wrapper_i,n_688_gt_wrapper_i,n_689_gt_wrapper_i,n_690_gt_wrapper_i,n_691_gt_wrapper_i,n_692_gt_wrapper_i,n_693_gt_wrapper_i,n_694_gt_wrapper_i,n_695_gt_wrapper_i,n_696_gt_wrapper_i,n_697_gt_wrapper_i,n_698_gt_wrapper_i,n_699_gt_wrapper_i,n_700_gt_wrapper_i,n_701_gt_wrapper_i,n_702_gt_wrapper_i,n_703_gt_wrapper_i,n_704_gt_wrapper_i,n_705_gt_wrapper_i,n_706_gt_wrapper_i,n_707_gt_wrapper_i,n_708_gt_wrapper_i,n_709_gt_wrapper_i,n_710_gt_wrapper_i,n_711_gt_wrapper_i}),
        .O140(O140),
        .O141(O141),
        .O142(O142),
        .O143(O143),
        .O144(n_871_gt_wrapper_i),
        .O145(O145),
        .O146(O146),
        .O147(O147),
        .O148(O148),
        .O149(O149),
        .O15({n_712_gt_wrapper_i,n_713_gt_wrapper_i,n_714_gt_wrapper_i,n_715_gt_wrapper_i}),
        .O150(O150),
        .O151(O151),
        .O152(O152),
        .O153(O153),
        .O154(O154),
        .O155(O155),
        .O156(O156),
        .O157(O157),
        .O158(O158),
        .O159(O159),
        .O16({n_716_gt_wrapper_i,n_717_gt_wrapper_i,n_718_gt_wrapper_i,n_719_gt_wrapper_i}),
        .O160(O160),
        .O161(O161),
        .O162(O162),
        .O163({got_a_d_r0_14,n_874_gt_wrapper_i,n_875_gt_wrapper_i,n_876_gt_wrapper_i,n_877_gt_wrapper_i,n_878_gt_wrapper_i,n_879_gt_wrapper_i,n_880_gt_wrapper_i}),
        .O164(O164),
        .O165(O165),
        .O166(O166),
        .O167(O167),
        .O168(O168),
        .O169(O169),
        .O17(n_780_gt_wrapper_i),
        .O170(O170),
        .O171(O171),
        .O172(O172),
        .O173(O173),
        .O174(O174),
        .O175(O175),
        .O176(O176),
        .O177(O177),
        .O178(O178),
        .O179(O179),
        .O18(n_782_gt_wrapper_i),
        .O180(O180),
        .O181(O181),
        .O182(n_881_gt_wrapper_i),
        .O183(O183),
        .O184(O184),
        .O185(O185),
        .O186(O186),
        .O187(O187),
        .O188(O188),
        .O189(O189),
        .O19(n_783_gt_wrapper_i),
        .O190(O190),
        .O191(O191),
        .O192(O192),
        .O193(O193),
        .O194(O194),
        .O195(O195),
        .O196(O196),
        .O197(O197),
        .O198(O198),
        .O199(O199),
        .O2(n_313_gt_wrapper_i),
        .O20(n_784_gt_wrapper_i),
        .O200(O200),
        .O201(n_882_gt_wrapper_i),
        .O202(O202),
        .O203(O203),
        .O204(O204),
        .O205(O205),
        .O206(O206),
        .O207(O207),
        .O208(O208),
        .O209(O209),
        .O21(n_785_gt_wrapper_i),
        .O210(O210),
        .O211(O211),
        .O212(O212),
        .O213(O213),
        .O214(O214),
        .O215(O215),
        .O216(O216),
        .O217(O217),
        .O218(O218),
        .O219(O219),
        .O22(n_786_gt_wrapper_i),
        .O220(n_883_gt_wrapper_i),
        .O221(n_884_gt_wrapper_i),
        .O222(n_885_gt_wrapper_i),
        .O223(n_886_gt_wrapper_i),
        .O224({n_887_gt_wrapper_i,n_888_gt_wrapper_i,n_889_gt_wrapper_i,n_890_gt_wrapper_i,n_891_gt_wrapper_i,n_892_gt_wrapper_i,n_893_gt_wrapper_i,n_894_gt_wrapper_i}),
        .O225({n_895_gt_wrapper_i,n_896_gt_wrapper_i,n_897_gt_wrapper_i,n_898_gt_wrapper_i,n_899_gt_wrapper_i,n_900_gt_wrapper_i,n_901_gt_wrapper_i,n_902_gt_wrapper_i}),
        .O226(n_903_gt_wrapper_i),
        .O227(n_904_gt_wrapper_i),
        .O228({got_a_d_r0,n_907_gt_wrapper_i,n_908_gt_wrapper_i,n_909_gt_wrapper_i,n_910_gt_wrapper_i,n_911_gt_wrapper_i,n_912_gt_wrapper_i,n_913_gt_wrapper_i}),
        .O229(n_914_gt_wrapper_i),
        .O23(n_787_gt_wrapper_i),
        .O230(n_915_gt_wrapper_i),
        .O231(n_916_gt_wrapper_i),
        .O232(n_917_gt_wrapper_i),
        .O233(n_918_gt_wrapper_i),
        .O234(n_919_gt_wrapper_i),
        .O235(n_920_gt_wrapper_i),
        .O236(n_921_gt_wrapper_i),
        .O24({n_788_gt_wrapper_i,n_789_gt_wrapper_i,n_790_gt_wrapper_i,n_791_gt_wrapper_i,n_792_gt_wrapper_i,n_793_gt_wrapper_i,n_794_gt_wrapper_i,n_795_gt_wrapper_i}),
        .O25({n_796_gt_wrapper_i,n_797_gt_wrapper_i,n_798_gt_wrapper_i,n_799_gt_wrapper_i,n_800_gt_wrapper_i,n_801_gt_wrapper_i,n_802_gt_wrapper_i,n_803_gt_wrapper_i}),
        .O26(n_804_gt_wrapper_i),
        .O27(n_805_gt_wrapper_i),
        .O28({got_a_d_r0_18,n_808_gt_wrapper_i,n_809_gt_wrapper_i,n_810_gt_wrapper_i,n_811_gt_wrapper_i,n_812_gt_wrapper_i,n_813_gt_wrapper_i,n_814_gt_wrapper_i}),
        .O29(n_815_gt_wrapper_i),
        .O3(O163),
        .O30(n_816_gt_wrapper_i),
        .O31(n_817_gt_wrapper_i),
        .O32(n_818_gt_wrapper_i),
        .O33(n_819_gt_wrapper_i),
        .O34(n_820_gt_wrapper_i),
        .O35({n_829_gt_wrapper_i,n_830_gt_wrapper_i,n_831_gt_wrapper_i,n_832_gt_wrapper_i,n_833_gt_wrapper_i,n_834_gt_wrapper_i,n_835_gt_wrapper_i,n_836_gt_wrapper_i}),
        .O36(n_837_gt_wrapper_i),
        .O37(n_838_gt_wrapper_i),
        .O38({got_a_d_r0_16,n_841_gt_wrapper_i,n_842_gt_wrapper_i,n_843_gt_wrapper_i,n_844_gt_wrapper_i,n_845_gt_wrapper_i,n_846_gt_wrapper_i,n_847_gt_wrapper_i}),
        .O39(n_848_gt_wrapper_i),
        .O4(n_433_gt_wrapper_i),
        .O40(n_849_gt_wrapper_i),
        .O41(n_850_gt_wrapper_i),
        .O42(n_851_gt_wrapper_i),
        .O43(n_852_gt_wrapper_i),
        .O44(n_853_gt_wrapper_i),
        .O45({n_854_gt_wrapper_i,n_855_gt_wrapper_i,n_856_gt_wrapper_i,n_857_gt_wrapper_i,n_858_gt_wrapper_i,n_859_gt_wrapper_i,n_860_gt_wrapper_i,n_861_gt_wrapper_i}),
        .O46({n_862_gt_wrapper_i,n_863_gt_wrapper_i,n_864_gt_wrapper_i,n_865_gt_wrapper_i,n_866_gt_wrapper_i,n_867_gt_wrapper_i,n_868_gt_wrapper_i,n_869_gt_wrapper_i}),
        .O47(n_870_gt_wrapper_i),
        .O48(O48),
        .O49(O49),
        .O5({n_450_gt_wrapper_i,n_451_gt_wrapper_i,n_452_gt_wrapper_i,n_453_gt_wrapper_i,n_454_gt_wrapper_i,n_455_gt_wrapper_i,n_456_gt_wrapper_i,n_457_gt_wrapper_i,n_458_gt_wrapper_i,n_459_gt_wrapper_i,n_460_gt_wrapper_i,n_461_gt_wrapper_i,n_462_gt_wrapper_i,n_463_gt_wrapper_i,n_464_gt_wrapper_i,n_465_gt_wrapper_i,n_466_gt_wrapper_i,n_467_gt_wrapper_i,n_468_gt_wrapper_i,n_469_gt_wrapper_i,n_470_gt_wrapper_i,n_471_gt_wrapper_i,n_472_gt_wrapper_i,n_473_gt_wrapper_i,n_474_gt_wrapper_i,n_475_gt_wrapper_i,n_476_gt_wrapper_i,n_477_gt_wrapper_i,n_478_gt_wrapper_i,n_479_gt_wrapper_i,n_480_gt_wrapper_i,n_481_gt_wrapper_i}),
        .O50(O50),
        .O51(O51),
        .O52(O52),
        .O53(O53),
        .O54(O54),
        .O55(O55),
        .O56(O56),
        .O57(O57),
        .O58(O58),
        .O59(O59),
        .O6({n_482_gt_wrapper_i,n_483_gt_wrapper_i,n_484_gt_wrapper_i,n_485_gt_wrapper_i}),
        .O60(O60),
        .O61(O61),
        .O62(O62),
        .O63(O63),
        .O64(O64),
        .O65(O65),
        .O66(O66),
        .O67(O67),
        .O68(O68),
        .O69(O69),
        .O7({n_486_gt_wrapper_i,n_487_gt_wrapper_i,n_488_gt_wrapper_i,n_489_gt_wrapper_i}),
        .O70(O70),
        .O71(O71),
        .O72(O72),
        .O73(O73),
        .O74(O74),
        .O75(O75),
        .O76(O76),
        .O77(O77),
        .O78(O78),
        .O79(O79),
        .O8(O182),
        .O80(O80),
        .O81(O81),
        .O82(O82),
        .O83(O83),
        .O84(O84),
        .O85(O85),
        .O86(O86),
        .O87(O87),
        .O88(O88),
        .O89(O89),
        .O9(n_548_gt_wrapper_i),
        .O90(O90),
        .O91(O91),
        .O92(O92),
        .O93(O93),
        .O94(O94),
        .O95(O95),
        .O96(O96),
        .O97(O97),
        .O98(O98),
        .O99(O99),
        .RXCHARISK({n_371_gt_wrapper_i,n_372_gt_wrapper_i,n_373_gt_wrapper_i,n_374_gt_wrapper_i}),
        .RXDATA({n_335_gt_wrapper_i,n_336_gt_wrapper_i,n_337_gt_wrapper_i,n_338_gt_wrapper_i,n_339_gt_wrapper_i,n_340_gt_wrapper_i,n_341_gt_wrapper_i,n_342_gt_wrapper_i,n_343_gt_wrapper_i,n_344_gt_wrapper_i,n_345_gt_wrapper_i,n_346_gt_wrapper_i,n_347_gt_wrapper_i,n_348_gt_wrapper_i,n_349_gt_wrapper_i,n_350_gt_wrapper_i,n_351_gt_wrapper_i,n_352_gt_wrapper_i,n_353_gt_wrapper_i,n_354_gt_wrapper_i,n_355_gt_wrapper_i,n_356_gt_wrapper_i,n_357_gt_wrapper_i,n_358_gt_wrapper_i,n_359_gt_wrapper_i,n_360_gt_wrapper_i,n_361_gt_wrapper_i,n_362_gt_wrapper_i,n_363_gt_wrapper_i,n_364_gt_wrapper_i,n_365_gt_wrapper_i,n_366_gt_wrapper_i}),
        .TXCHARISK({n_23_aurora_8b10b_aurora_lane_4byte_0_i,n_24_aurora_8b10b_aurora_lane_4byte_0_i,n_25_aurora_8b10b_aurora_lane_4byte_0_i,n_26_aurora_8b10b_aurora_lane_4byte_0_i}),
        .TXDATA({n_78_aurora_8b10b_aurora_lane_4byte_0_i,n_79_aurora_8b10b_aurora_lane_4byte_0_i,n_80_aurora_8b10b_aurora_lane_4byte_0_i,n_81_aurora_8b10b_aurora_lane_4byte_0_i,n_82_aurora_8b10b_aurora_lane_4byte_0_i,n_83_aurora_8b10b_aurora_lane_4byte_0_i,n_84_aurora_8b10b_aurora_lane_4byte_0_i,n_85_aurora_8b10b_aurora_lane_4byte_0_i,n_86_aurora_8b10b_aurora_lane_4byte_0_i,n_87_aurora_8b10b_aurora_lane_4byte_0_i,n_88_aurora_8b10b_aurora_lane_4byte_0_i,n_89_aurora_8b10b_aurora_lane_4byte_0_i,n_90_aurora_8b10b_aurora_lane_4byte_0_i,n_91_aurora_8b10b_aurora_lane_4byte_0_i,n_92_aurora_8b10b_aurora_lane_4byte_0_i,n_93_aurora_8b10b_aurora_lane_4byte_0_i,n_94_aurora_8b10b_aurora_lane_4byte_0_i,n_95_aurora_8b10b_aurora_lane_4byte_0_i,n_96_aurora_8b10b_aurora_lane_4byte_0_i,n_97_aurora_8b10b_aurora_lane_4byte_0_i,n_98_aurora_8b10b_aurora_lane_4byte_0_i,n_99_aurora_8b10b_aurora_lane_4byte_0_i,n_100_aurora_8b10b_aurora_lane_4byte_0_i,n_101_aurora_8b10b_aurora_lane_4byte_0_i,n_102_aurora_8b10b_aurora_lane_4byte_0_i,n_103_aurora_8b10b_aurora_lane_4byte_0_i,n_104_aurora_8b10b_aurora_lane_4byte_0_i,n_105_aurora_8b10b_aurora_lane_4byte_0_i,n_106_aurora_8b10b_aurora_lane_4byte_0_i,n_107_aurora_8b10b_aurora_lane_4byte_0_i,n_108_aurora_8b10b_aurora_lane_4byte_0_i,n_109_aurora_8b10b_aurora_lane_4byte_0_i}),
        .ch_bond_done_i(ch_bond_done_i),
        .consecutive_commas_r(\aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r ),
        .consecutive_commas_r_3(\aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_2 ),
        .consecutive_commas_r_5(\aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_7 ),
        .consecutive_commas_r_7(\aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_12 ),
        .drpaddr_in(drpaddr_in),
        .drpaddr_in_lane1(drpaddr_in_lane1),
        .drpaddr_in_lane2(drpaddr_in_lane2),
        .drpaddr_in_lane3(drpaddr_in_lane3),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdi_in_lane1(drpdi_in_lane1),
        .drpdi_in_lane2(drpdi_in_lane2),
        .drpdi_in_lane3(drpdi_in_lane3),
        .drpdo_out(drpdo_out),
        .drpdo_out_lane1(drpdo_out_lane1),
        .drpdo_out_lane2(drpdo_out_lane2),
        .drpdo_out_lane3(drpdo_out_lane3),
        .drpen_in(drpen_in),
        .drpen_in_lane1(drpen_in_lane1),
        .drpen_in_lane2(drpen_in_lane2),
        .drpen_in_lane3(drpen_in_lane3),
        .drpwe_in(drpwe_in),
        .drpwe_in_lane1(drpwe_in_lane1),
        .drpwe_in_lane2(drpwe_in_lane2),
        .drpwe_in_lane3(drpwe_in_lane3),
        .en_chan_sync_i(en_chan_sync_i),
        .first_v_received_r(\aurora_8b10b_sym_dec_4byte_i/first_v_received_r ),
        .first_v_received_r_10(\aurora_8b10b_sym_dec_4byte_i/first_v_received_r_6 ),
        .first_v_received_r_11(\aurora_8b10b_sym_dec_4byte_i/first_v_received_r_11 ),
        .first_v_received_r_9(\aurora_8b10b_sym_dec_4byte_i/first_v_received_r_1 ),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll0refclklost_in(gt0_pll0refclklost_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt_reset(gt_reset),
        .gtrxreset_i(gtrxreset_i),
        .hard_err_gt0(\aurora_8b10b_err_detect_4byte_i/hard_err_gt0_19 ),
        .hard_err_gt0_0(\aurora_8b10b_err_detect_4byte_i/hard_err_gt0_17 ),
        .hard_err_gt0_1(\aurora_8b10b_err_detect_4byte_i/hard_err_gt0_15 ),
        .hard_err_gt0_2(\aurora_8b10b_err_detect_4byte_i/hard_err_gt0 ),
        .init_clk_in(init_clk_in),
        .link_reset_out(link_reset_out),
        .link_reset_r(link_reset_r),
        .loopback(loopback),
        .pll_not_locked(pll_not_locked),
        .power_down(power_down),
        .quad1_common_lock_in(quad1_common_lock_in),
        .ready_r(\aurora_8b10b_lane_init_sm_4byte_i/ready_r ),
        .ready_r_4(\aurora_8b10b_lane_init_sm_4byte_i/ready_r_3 ),
        .ready_r_6(\aurora_8b10b_lane_init_sm_4byte_i/ready_r_8 ),
        .ready_r_8(\aurora_8b10b_lane_init_sm_4byte_i/ready_r_13 ),
        .rx_resetdone_out(rx_resetdone_out),
        .rxfsm_data_valid_r(rxfsm_data_valid_r),
        .rxn(rxn),
        .rxp(rxp),
        .s_out_d1_cdc_to_105(s_out_d1_cdc_to_105),
        .s_out_d1_cdc_to_112(s_out_d1_cdc_to_112),
        .s_out_d1_cdc_to_119(s_out_d1_cdc_to_119),
        .s_out_d1_cdc_to_126(s_out_d1_cdc_to_126),
        .s_out_d1_cdc_to_133(s_out_d1_cdc_to_133),
        .s_out_d1_cdc_to_140(s_out_d1_cdc_to_140),
        .s_out_d1_cdc_to_147(s_out_d1_cdc_to_147),
        .s_out_d1_cdc_to_154(s_out_d1_cdc_to_154),
        .s_out_d1_cdc_to_161(s_out_d1_cdc_to_161),
        .s_out_d1_cdc_to_168(s_out_d1_cdc_to_168),
        .s_out_d1_cdc_to_175(s_out_d1_cdc_to_175),
        .s_out_d1_cdc_to_182(s_out_d1_cdc_to_182),
        .s_out_d1_cdc_to_189(s_out_d1_cdc_to_189),
        .s_out_d1_cdc_to_196(s_out_d1_cdc_to_196),
        .s_out_d1_cdc_to_203(s_out_d1_cdc_to_203),
        .s_out_d1_cdc_to_210(s_out_d1_cdc_to_210),
        .s_out_d1_cdc_to_217(s_out_d1_cdc_to_217),
        .s_out_d1_cdc_to_224(s_out_d1_cdc_to_224),
        .s_out_d1_cdc_to_231(s_out_d1_cdc_to_231),
        .s_out_d1_cdc_to_238(s_out_d1_cdc_to_238),
        .s_out_d1_cdc_to_49(s_out_d1_cdc_to_49),
        .s_out_d1_cdc_to_56(s_out_d1_cdc_to_56),
        .s_out_d1_cdc_to_63(s_out_d1_cdc_to_63),
        .s_out_d1_cdc_to_70(s_out_d1_cdc_to_70),
        .s_out_d1_cdc_to_77(s_out_d1_cdc_to_77),
        .s_out_d1_cdc_to_84(s_out_d1_cdc_to_84),
        .s_out_d1_cdc_to_91(s_out_d1_cdc_to_91),
        .s_out_d1_cdc_to_98(s_out_d1_cdc_to_98),
        .s_out_d2_106(s_out_d2_106),
        .s_out_d2_113(s_out_d2_113),
        .s_out_d2_120(s_out_d2_120),
        .s_out_d2_127(s_out_d2_127),
        .s_out_d2_134(s_out_d2_134),
        .s_out_d2_141(s_out_d2_141),
        .s_out_d2_148(s_out_d2_148),
        .s_out_d2_155(s_out_d2_155),
        .s_out_d2_162(s_out_d2_162),
        .s_out_d2_169(s_out_d2_169),
        .s_out_d2_176(s_out_d2_176),
        .s_out_d2_183(s_out_d2_183),
        .s_out_d2_190(s_out_d2_190),
        .s_out_d2_197(s_out_d2_197),
        .s_out_d2_204(s_out_d2_204),
        .s_out_d2_211(s_out_d2_211),
        .s_out_d2_218(s_out_d2_218),
        .s_out_d2_225(s_out_d2_225),
        .s_out_d2_232(s_out_d2_232),
        .s_out_d2_239(s_out_d2_239),
        .s_out_d2_50(s_out_d2_50),
        .s_out_d2_57(s_out_d2_57),
        .s_out_d2_64(s_out_d2_64),
        .s_out_d2_71(s_out_d2_71),
        .s_out_d2_78(s_out_d2_78),
        .s_out_d2_85(s_out_d2_85),
        .s_out_d2_92(s_out_d2_92),
        .s_out_d2_99(s_out_d2_99),
        .s_out_d3_100(s_out_d3_100),
        .s_out_d3_107(s_out_d3_107),
        .s_out_d3_114(s_out_d3_114),
        .s_out_d3_121(s_out_d3_121),
        .s_out_d3_128(s_out_d3_128),
        .s_out_d3_135(s_out_d3_135),
        .s_out_d3_142(s_out_d3_142),
        .s_out_d3_149(s_out_d3_149),
        .s_out_d3_156(s_out_d3_156),
        .s_out_d3_163(s_out_d3_163),
        .s_out_d3_170(s_out_d3_170),
        .s_out_d3_177(s_out_d3_177),
        .s_out_d3_184(s_out_d3_184),
        .s_out_d3_191(s_out_d3_191),
        .s_out_d3_198(s_out_d3_198),
        .s_out_d3_205(s_out_d3_205),
        .s_out_d3_212(s_out_d3_212),
        .s_out_d3_219(s_out_d3_219),
        .s_out_d3_226(s_out_d3_226),
        .s_out_d3_233(s_out_d3_233),
        .s_out_d3_240(s_out_d3_240),
        .s_out_d3_51(s_out_d3_51),
        .s_out_d3_58(s_out_d3_58),
        .s_out_d3_65(s_out_d3_65),
        .s_out_d3_72(s_out_d3_72),
        .s_out_d3_79(s_out_d3_79),
        .s_out_d3_86(s_out_d3_86),
        .s_out_d3_93(s_out_d3_93),
        .s_out_d4_101(s_out_d4_101),
        .s_out_d4_108(s_out_d4_108),
        .s_out_d4_115(s_out_d4_115),
        .s_out_d4_122(s_out_d4_122),
        .s_out_d4_129(s_out_d4_129),
        .s_out_d4_136(s_out_d4_136),
        .s_out_d4_143(s_out_d4_143),
        .s_out_d4_150(s_out_d4_150),
        .s_out_d4_157(s_out_d4_157),
        .s_out_d4_164(s_out_d4_164),
        .s_out_d4_171(s_out_d4_171),
        .s_out_d4_178(s_out_d4_178),
        .s_out_d4_185(s_out_d4_185),
        .s_out_d4_192(s_out_d4_192),
        .s_out_d4_199(s_out_d4_199),
        .s_out_d4_206(s_out_d4_206),
        .s_out_d4_213(s_out_d4_213),
        .s_out_d4_220(s_out_d4_220),
        .s_out_d4_227(s_out_d4_227),
        .s_out_d4_234(s_out_d4_234),
        .s_out_d4_241(s_out_d4_241),
        .s_out_d4_52(s_out_d4_52),
        .s_out_d4_59(s_out_d4_59),
        .s_out_d4_66(s_out_d4_66),
        .s_out_d4_73(s_out_d4_73),
        .s_out_d4_80(s_out_d4_80),
        .s_out_d4_87(s_out_d4_87),
        .s_out_d4_94(s_out_d4_94),
        .s_out_d5_102(s_out_d5_102),
        .s_out_d5_109(s_out_d5_109),
        .s_out_d5_116(s_out_d5_116),
        .s_out_d5_123(s_out_d5_123),
        .s_out_d5_130(s_out_d5_130),
        .s_out_d5_137(s_out_d5_137),
        .s_out_d5_144(s_out_d5_144),
        .s_out_d5_151(s_out_d5_151),
        .s_out_d5_158(s_out_d5_158),
        .s_out_d5_165(s_out_d5_165),
        .s_out_d5_172(s_out_d5_172),
        .s_out_d5_179(s_out_d5_179),
        .s_out_d5_186(s_out_d5_186),
        .s_out_d5_193(s_out_d5_193),
        .s_out_d5_200(s_out_d5_200),
        .s_out_d5_207(s_out_d5_207),
        .s_out_d5_214(s_out_d5_214),
        .s_out_d5_221(s_out_d5_221),
        .s_out_d5_228(s_out_d5_228),
        .s_out_d5_235(s_out_d5_235),
        .s_out_d5_242(s_out_d5_242),
        .s_out_d5_53(s_out_d5_53),
        .s_out_d5_60(s_out_d5_60),
        .s_out_d5_67(s_out_d5_67),
        .s_out_d5_74(s_out_d5_74),
        .s_out_d5_81(s_out_d5_81),
        .s_out_d5_88(s_out_d5_88),
        .s_out_d5_95(s_out_d5_95),
        .s_out_d6_103(s_out_d6_103),
        .s_out_d6_110(s_out_d6_110),
        .s_out_d6_117(s_out_d6_117),
        .s_out_d6_124(s_out_d6_124),
        .s_out_d6_131(s_out_d6_131),
        .s_out_d6_138(s_out_d6_138),
        .s_out_d6_145(s_out_d6_145),
        .s_out_d6_152(s_out_d6_152),
        .s_out_d6_159(s_out_d6_159),
        .s_out_d6_166(s_out_d6_166),
        .s_out_d6_173(s_out_d6_173),
        .s_out_d6_180(s_out_d6_180),
        .s_out_d6_187(s_out_d6_187),
        .s_out_d6_194(s_out_d6_194),
        .s_out_d6_201(s_out_d6_201),
        .s_out_d6_208(s_out_d6_208),
        .s_out_d6_215(s_out_d6_215),
        .s_out_d6_222(s_out_d6_222),
        .s_out_d6_229(s_out_d6_229),
        .s_out_d6_236(s_out_d6_236),
        .s_out_d6_243(s_out_d6_243),
        .s_out_d6_54(s_out_d6_54),
        .s_out_d6_61(s_out_d6_61),
        .s_out_d6_68(s_out_d6_68),
        .s_out_d6_75(s_out_d6_75),
        .s_out_d6_82(s_out_d6_82),
        .s_out_d6_89(s_out_d6_89),
        .s_out_d6_96(s_out_d6_96),
        .s_out_d7_104(s_out_d7_104),
        .s_out_d7_111(s_out_d7_111),
        .s_out_d7_118(s_out_d7_118),
        .s_out_d7_125(s_out_d7_125),
        .s_out_d7_132(s_out_d7_132),
        .s_out_d7_139(s_out_d7_139),
        .s_out_d7_146(s_out_d7_146),
        .s_out_d7_153(s_out_d7_153),
        .s_out_d7_160(s_out_d7_160),
        .s_out_d7_167(s_out_d7_167),
        .s_out_d7_174(s_out_d7_174),
        .s_out_d7_181(s_out_d7_181),
        .s_out_d7_188(s_out_d7_188),
        .s_out_d7_195(s_out_d7_195),
        .s_out_d7_202(s_out_d7_202),
        .s_out_d7_209(s_out_d7_209),
        .s_out_d7_216(s_out_d7_216),
        .s_out_d7_223(s_out_d7_223),
        .s_out_d7_230(s_out_d7_230),
        .s_out_d7_237(s_out_d7_237),
        .s_out_d7_244(s_out_d7_244),
        .s_out_d7_55(s_out_d7_55),
        .s_out_d7_62(s_out_d7_62),
        .s_out_d7_69(s_out_d7_69),
        .s_out_d7_76(s_out_d7_76),
        .s_out_d7_83(s_out_d7_83),
        .s_out_d7_90(s_out_d7_90),
        .s_out_d7_97(s_out_d7_97),
        .sync_clk(sync_clk),
        .tx_lock(tx_lock),
        .tx_out_clk(tx_out_clk),
        .tx_resetdone_out(tx_resetdone_out),
        .txn(txn),
        .txp(txp),
        .user_clk(user_clk));
FDRE rxfsm_data_valid_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_33_aurora_8b10b_aurora_lane_4byte_2_i),
        .Q(rxfsm_data_valid_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_gt" *) 
module aurora_8b10baurora_8b10b_gt
   (O1,
    txn,
    txp,
    O2,
    ch_bond_done_i,
    O3,
    tx_out_clk,
    O4,
    drpdo_out,
    RXDATA,
    I14,
    RXCHARISK,
    s_out_d1_cdc_to_161,
    s_out_d2_162,
    s_out_d3_163,
    s_out_d4_164,
    s_out_d5_165,
    s_out_d6_166,
    s_out_d7_167,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    O5,
    s_out_d1_cdc_to_168,
    s_out_d2_169,
    s_out_d3_170,
    s_out_d4_171,
    s_out_d5_172,
    s_out_d6_173,
    s_out_d7_174,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    O6,
    s_out_d1_cdc_to_175,
    s_out_d2_176,
    s_out_d3_177,
    s_out_d4_178,
    s_out_d5_179,
    s_out_d6_180,
    s_out_d7_181,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    hard_err_gt0,
    O35,
    O229,
    O230,
    drpclk_in,
    rxn,
    rxp,
    gt_tx_reset_i,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    I2,
    I3,
    gt_rxuserrdy_i,
    sync_clk,
    user_clk,
    power_down,
    gt_txuserrdy_i,
    loopback,
    TXDATA,
    RXCHBONDO,
    TXCHARISK,
    common_reset_i,
    SR,
    consecutive_commas_r,
    ready_r,
    I18,
    I19,
    I20,
    I21,
    first_v_received_r,
    drpen_in,
    drpdi_in,
    drpwe_in,
    drpaddr_in);
  output O1;
  output [0:0]txn;
  output [0:0]txp;
  output O2;
  output [0:0]ch_bond_done_i;
  output O3;
  output tx_out_clk;
  output O4;
  output [15:0]drpdo_out;
  output [31:0]RXDATA;
  output [3:0]I14;
  output [3:0]RXCHARISK;
  output s_out_d1_cdc_to_161;
  output s_out_d2_162;
  output s_out_d3_163;
  output s_out_d4_164;
  output s_out_d5_165;
  output s_out_d6_166;
  output s_out_d7_167;
  output [1:0]O145;
  output [1:0]O146;
  output [1:0]O147;
  output [1:0]O148;
  output [1:0]O149;
  output [1:0]O150;
  output O5;
  output s_out_d1_cdc_to_168;
  output s_out_d2_169;
  output s_out_d3_170;
  output s_out_d4_171;
  output s_out_d5_172;
  output s_out_d6_173;
  output s_out_d7_174;
  output [1:0]O151;
  output [1:0]O152;
  output [1:0]O153;
  output [1:0]O154;
  output [1:0]O155;
  output [1:0]O156;
  output O6;
  output s_out_d1_cdc_to_175;
  output s_out_d2_176;
  output s_out_d3_177;
  output s_out_d4_178;
  output s_out_d5_179;
  output s_out_d6_180;
  output s_out_d7_181;
  output [1:0]O157;
  output [1:0]O158;
  output [1:0]O159;
  output [1:0]O160;
  output [1:0]O161;
  output [1:0]O162;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output [7:0]O31;
  output [7:0]O32;
  output O33;
  output O34;
  output hard_err_gt0;
  output [7:0]O35;
  output O229;
  output O230;
  input drpclk_in;
  input [0:0]rxn;
  input [0:0]rxp;
  input gt_tx_reset_i;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input I2;
  input I3;
  input gt_rxuserrdy_i;
  input sync_clk;
  input user_clk;
  input power_down;
  input gt_txuserrdy_i;
  input [2:0]loopback;
  input [31:0]TXDATA;
  input [3:0]RXCHBONDO;
  input [3:0]TXCHARISK;
  input common_reset_i;
  input [0:0]SR;
  input consecutive_commas_r;
  input ready_r;
  input I18;
  input I19;
  input [7:0]I20;
  input [0:0]I21;
  input first_v_received_r;
  input drpen_in;
  input [15:0]drpdi_in;
  input drpwe_in;
  input [8:0]drpaddr_in;

  wire [3:0]I14;
  wire I18;
  wire I19;
  wire I2;
  wire [7:0]I20;
  wire [0:0]I21;
  wire I3;
  wire O1;
  wire [1:0]O145;
  wire [1:0]O146;
  wire [1:0]O147;
  wire [1:0]O148;
  wire [1:0]O149;
  wire [1:0]O150;
  wire [1:0]O151;
  wire [1:0]O152;
  wire [1:0]O153;
  wire [1:0]O154;
  wire [1:0]O155;
  wire [1:0]O156;
  wire [1:0]O157;
  wire [1:0]O158;
  wire [1:0]O159;
  wire [1:0]O160;
  wire [1:0]O161;
  wire [1:0]O162;
  wire O2;
  wire O229;
  wire O230;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire [7:0]O31;
  wire [7:0]O32;
  wire O33;
  wire O34;
  wire [7:0]O35;
  wire O4;
  wire O5;
  wire O6;
  wire [3:0]RXCHARISK;
  wire [3:0]RXCHBONDO;
  wire [31:0]RXDATA;
  wire [0:0]SR;
  wire [3:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire [0:0]ch_bond_done_i;
  wire common_reset_i;
  wire consecutive_commas_r;
  wire [8:0]drpaddr_i;
  wire [8:0]drpaddr_in;
  wire drpclk_in;
  wire [15:0]drpdi_i;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire drpen_i;
  wire drpen_in;
  wire drpwe_i;
  wire drpwe_in;
  wire first_v_received_r;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt_rxuserrdy_i;
  wire gt_tx_reset_i;
  wire gt_txuserrdy_i;
  wire gtrxreset_out;
  wire hard_err_gt0;
  wire [2:0]loopback;
  wire \n_0_left_align_select_r[0]_i_2 ;
  wire n_101_gtpe2_i;
  wire n_102_gtpe2_i;
  wire n_103_gtpe2_i;
  wire n_104_gtpe2_i;
  wire n_105_gtpe2_i;
  wire n_10_gtpe2_i;
  wire n_12_gtpe2_i;
  wire n_14_gtpe2_i;
  wire n_152_gtpe2_i;
  wire n_153_gtpe2_i;
  wire n_154_gtpe2_i;
  wire n_155_gtpe2_i;
  wire n_156_gtpe2_i;
  wire n_157_gtpe2_i;
  wire n_158_gtpe2_i;
  wire n_159_gtpe2_i;
  wire n_160_gtpe2_i;
  wire n_161_gtpe2_i;
  wire n_162_gtpe2_i;
  wire n_163_gtpe2_i;
  wire n_1_gtpe2_i;
  wire n_24_gtpe2_i;
  wire n_28_gtpe2_i;
  wire n_29_gtpe2_i;
  wire n_39_gtpe2_i;
  wire n_40_gtpe2_i;
  wire n_48_gtpe2_i;
  wire n_49_gtpe2_i;
  wire n_50_gtpe2_i;
  wire n_51_gtpe2_i;
  wire n_52_gtpe2_i;
  wire n_53_gtpe2_i;
  wire n_54_gtpe2_i;
  wire n_55_gtpe2_i;
  wire n_56_gtpe2_i;
  wire n_57_gtpe2_i;
  wire n_58_gtpe2_i;
  wire n_59_gtpe2_i;
  wire n_60_gtpe2_i;
  wire n_61_gtpe2_i;
  wire n_62_gtpe2_i;
  wire n_7_gtpe2_i;
  wire n_95_gtpe2_i;
  wire n_96_gtpe2_i;
  wire n_9_gtpe2_i;
  wire power_down;
  wire ready_r;
  wire [0:0]rxn;
  wire [0:0]rxp;
  wire s_out_d1_cdc_to_161;
  wire s_out_d1_cdc_to_168;
  wire s_out_d1_cdc_to_175;
  wire s_out_d2_162;
  wire s_out_d2_169;
  wire s_out_d2_176;
  wire s_out_d3_163;
  wire s_out_d3_170;
  wire s_out_d3_177;
  wire s_out_d4_164;
  wire s_out_d4_171;
  wire s_out_d4_178;
  wire s_out_d5_165;
  wire s_out_d5_172;
  wire s_out_d5_179;
  wire s_out_d6_166;
  wire s_out_d6_173;
  wire s_out_d6_180;
  wire s_out_d7_167;
  wire s_out_d7_174;
  wire s_out_d7_181;
  wire sync_clk;
  wire tx_out_clk;
  wire [0:0]txn;
  wire [0:0]txp;
  wire user_clk;
  wire NLW_gtpe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gtpe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXDATAVALID_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXHEADER_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXSTATUS_UNCONNECTED;

LUT5 #(
    .INIT(32'hFFFE000E)) 
     \aurora_8b10b_sym_dec_4byte_i/left_align_select_r[0]_i_1 
       (.I0(RXCHARISK[3]),
        .I1(RXCHARISK[2]),
        .I2(first_v_received_r),
        .I3(\n_0_left_align_select_r[0]_i_2 ),
        .I4(I18),
        .O(O229));
LUT6 #(
    .INIT(64'hFFFFFFF4000000F4)) 
     \aurora_8b10b_sym_dec_4byte_i/left_align_select_r[1]_i_1 
       (.I0(RXCHARISK[2]),
        .I1(RXCHARISK[1]),
        .I2(RXCHARISK[3]),
        .I3(first_v_received_r),
        .I4(\n_0_left_align_select_r[0]_i_2 ),
        .I5(I19),
        .O(O230));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[0]_i_1 
       (.I0(RXDATA[5]),
        .I1(RXDATA[4]),
        .I2(RXDATA[7]),
        .I3(RXDATA[6]),
        .O(O35[7]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[1]_i_1 
       (.I0(RXDATA[1]),
        .I1(RXDATA[0]),
        .I2(RXDATA[3]),
        .I3(RXDATA[2]),
        .O(O35[6]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[2]_i_1 
       (.I0(RXDATA[13]),
        .I1(RXDATA[12]),
        .I2(RXDATA[15]),
        .I3(RXDATA[14]),
        .O(O35[5]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[3]_i_1 
       (.I0(RXDATA[9]),
        .I1(RXDATA[8]),
        .I2(RXDATA[11]),
        .I3(RXDATA[10]),
        .O(O35[4]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[4]_i_1 
       (.I0(RXDATA[21]),
        .I1(RXDATA[20]),
        .I2(RXDATA[23]),
        .I3(RXDATA[22]),
        .O(O35[3]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[5]_i_1 
       (.I0(RXDATA[17]),
        .I1(RXDATA[16]),
        .I2(RXDATA[19]),
        .I3(RXDATA[18]),
        .O(O35[2]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[6]_i_1 
       (.I0(RXDATA[29]),
        .I1(RXDATA[28]),
        .I2(RXDATA[31]),
        .I3(RXDATA[30]),
        .O(O35[1]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[7]_i_1 
       (.I0(RXDATA[25]),
        .I1(RXDATA[24]),
        .I2(RXDATA[27]),
        .I3(RXDATA[26]),
        .O(O35[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTPE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'b00000000000000000000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(2),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(43'b1001001000000000000000001000000111010000000),
    .CFOK_CFG2(7'b0100000),
    .CFOK_CFG3(7'b0100000),
    .CFOK_CFG4(1'b0),
    .CFOK_CFG5(2'b00),
    .CFOK_CFG6(4'b0000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0101111100),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b0001),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b0000),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_COMMON_SWING(1'b0),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(39),
    .CLK_COR_MIN_LAT(32),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0111110111),
    .CLK_COR_SEQ_1_2(10'b0111110111),
    .CLK_COR_SEQ_1_3(10'b0111110111),
    .CLK_COR_SEQ_1_4(10'b0111110111),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(4),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h010),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_LOOPBACK_CFG(1'b0),
    .PMA_RSV(32'h00000333),
    .PMA_RSV2(32'h00002040),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(4'b0000),
    .PMA_RSV5(1'b0),
    .PMA_RSV6(1'b0),
    .PMA_RSV7(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0000107FE406001041010),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b001001),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPMRESET_TIME(7'b0001111),
    .RXLPM_BIAS_STARTUP_DISABLE(1'b0),
    .RXLPM_CFG(4'b0110),
    .RXLPM_CFG1(1'b0),
    .RXLPM_CM_CFG(1'b0),
    .RXLPM_GC_CFG(9'b111100010),
    .RXLPM_GC_CFG2(3'b001),
    .RXLPM_HF_CFG(14'b00001111110000),
    .RXLPM_HF_CFG2(5'b01010),
    .RXLPM_HF_CFG3(4'b0000),
    .RXLPM_HOLD_DURING_EIDLE(1'b0),
    .RXLPM_INCM_CFG(1'b1),
    .RXLPM_IPCM_CFG(1'b0),
    .RXLPM_LF_CFG(18'b000000001111110000),
    .RXLPM_LF_CFG2(5'b01010),
    .RXLPM_OSINT_CFG(3'b100),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(3'b000),
    .RXPI_CFG1(1'b1),
    .RXPI_CFG2(1'b1),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(16'b0000111100110011),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(11),
    .RX_CLKMUX_EN(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SATA_PLL_CFG("VCO_3000MHZ"),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(11),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gtpe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({n_48_gtpe2_i,n_49_gtpe2_i,n_50_gtpe2_i,n_51_gtpe2_i,n_52_gtpe2_i,n_53_gtpe2_i,n_54_gtpe2_i,n_55_gtpe2_i,n_56_gtpe2_i,n_57_gtpe2_i,n_58_gtpe2_i,n_59_gtpe2_i,n_60_gtpe2_i,n_61_gtpe2_i,n_62_gtpe2_i}),
        .DRPADDR(drpaddr_i),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_i),
        .DRPDO(drpdo_out),
        .DRPEN(drpen_i),
        .DRPRDY(O1),
        .DRPWE(drpwe_i),
        .EYESCANDATAERROR(n_1_gtpe2_i),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTPRXN(rxn),
        .GTPRXP(rxp),
        .GTPTXN(txn),
        .GTPTXP(txp),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_out),
        .GTTXRESET(gt_tx_reset_i),
        .LOOPBACK(loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtpe2_i_PHYSTATUS_UNCONNECTED),
        .PLL0CLK(gt0_pll0outclk_in),
        .PLL0REFCLK(gt0_pll0outrefclk_in),
        .PLL1CLK(gt0_pll1outclk_in),
        .PLL1REFCLK(gt0_pll1outrefclk_in),
        .PMARSVDIN0(1'b0),
        .PMARSVDIN1(1'b0),
        .PMARSVDIN2(1'b0),
        .PMARSVDIN3(1'b0),
        .PMARSVDIN4(1'b0),
        .PMARSVDOUT0(NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED),
        .PMARSVDOUT1(NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({n_103_gtpe2_i,n_104_gtpe2_i,n_105_gtpe2_i}),
        .RXBYTEISALIGNED(n_7_gtpe2_i),
        .RXBYTEREALIGN(O2),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(n_9_gtpe2_i),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(n_10_gtpe2_i),
        .RXCHANISALIGNED(ch_bond_done_i),
        .RXCHANREALIGN(n_12_gtpe2_i),
        .RXCHARISCOMMA(I14),
        .RXCHARISK(RXCHARISK),
        .RXCHBONDEN(1'b1),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b1}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({n_152_gtpe2_i,n_153_gtpe2_i,n_154_gtpe2_i,n_155_gtpe2_i}),
        .RXCHBONDSLAVE(1'b1),
        .RXCLKCORCNT({n_95_gtpe2_i,n_96_gtpe2_i}),
        .RXCOMINITDET(NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(n_14_gtpe2_i),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA(RXDATA),
        .RXDATAVALID(NLW_gtpe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDISPERR({n_156_gtpe2_i,n_157_gtpe2_i,n_158_gtpe2_i,n_159_gtpe2_i}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtpe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtpe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFOVRDEN(1'b0),
        .RXLPMOSINTNTRLEN(1'b0),
        .RXLPMRESET(1'b0),
        .RXMCOMMAALIGNEN(I2),
        .RXNOTINTABLE({n_160_gtpe2_i,n_161_gtpe2_i,n_162_gtpe2_i,n_163_gtpe2_i}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b0,1'b1,1'b0}),
        .RXOSINTDONE(NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTPD(1'b0),
        .RXOSINTSTARTED(NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_24_gtpe2_i),
        .RXOUTCLKFABRIC(NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(I2),
        .RXPCSRESET(1'b0),
        .RXPD({power_down,power_down}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(n_28_gtpe2_i),
        .RXPOLARITY(I3),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(n_29_gtpe2_i),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtpe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(O3),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gtpe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(gt_rxuserrdy_i),
        .RXUSRCLK(sync_clk),
        .RXUSRCLK2(user_clk),
        .RXVALID(NLW_gtpe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS({n_101_gtpe2_i,n_102_gtpe2_i}),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK(TXCHARISK),
        .TXCOMFINISH(NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(TXDATA),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(power_down),
        .TXGEARBOXREADY(NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(tx_out_clk),
        .TXOUTCLKFABRIC(n_39_gtpe2_i),
        .TXOUTCLKPCS(n_40_gtpe2_i),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({power_down,power_down}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtpe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(O4),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(gt_txuserrdy_i),
        .TXUSRCLK(sync_clk),
        .TXUSRCLK2(user_clk));
aurora_8b10baurora_8b10b_gtrxreset_seq_32 gtrxreset_seq_i
       (.DRPADDR(drpaddr_i),
        .DRPDI(drpdi_i),
        .I1(n_28_gtpe2_i),
        .I2(O1),
        .O145(O145),
        .O146(O146),
        .O147(O147),
        .O148(O148),
        .O149(O149),
        .O150(O150),
        .O151(O151),
        .O152(O152),
        .O153(O153),
        .O154(O154),
        .O155(O155),
        .O156(O156),
        .O157(O157),
        .O158(O158),
        .O159(O159),
        .O160(O160),
        .O161(O161),
        .O162(O162),
        .O5(O5),
        .O6(O6),
        .SR(SR),
        .common_reset_i(common_reset_i),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_i(drpen_i),
        .drpen_in(drpen_in),
        .drpwe_i(drpwe_i),
        .drpwe_in(drpwe_in),
        .gtrxreset_out(gtrxreset_out),
        .s_out_d1_cdc_to_161(s_out_d1_cdc_to_161),
        .s_out_d1_cdc_to_168(s_out_d1_cdc_to_168),
        .s_out_d1_cdc_to_175(s_out_d1_cdc_to_175),
        .s_out_d2_162(s_out_d2_162),
        .s_out_d2_169(s_out_d2_169),
        .s_out_d2_176(s_out_d2_176),
        .s_out_d3_163(s_out_d3_163),
        .s_out_d3_170(s_out_d3_170),
        .s_out_d3_177(s_out_d3_177),
        .s_out_d4_164(s_out_d4_164),
        .s_out_d4_171(s_out_d4_171),
        .s_out_d4_178(s_out_d4_178),
        .s_out_d5_165(s_out_d5_165),
        .s_out_d5_172(s_out_d5_172),
        .s_out_d5_179(s_out_d5_179),
        .s_out_d6_166(s_out_d6_166),
        .s_out_d6_173(s_out_d6_173),
        .s_out_d6_180(s_out_d6_180),
        .s_out_d7_167(s_out_d7_167),
        .s_out_d7_174(s_out_d7_174),
        .s_out_d7_181(s_out_d7_181));
LUT3 #(
    .INIT(8'hFE)) 
     hard_err_gt_i_1
       (.I0(n_103_gtpe2_i),
        .I1(n_101_gtpe2_i),
        .I2(O2),
        .O(hard_err_gt0));
LUT6 #(
    .INIT(64'hFE29FE29FE29FFFF)) 
     \left_align_select_r[0]_i_2 
       (.I0(RXCHARISK[2]),
        .I1(RXCHARISK[0]),
        .I2(RXCHARISK[1]),
        .I3(RXCHARISK[3]),
        .I4(I2),
        .I5(ready_r),
        .O(\n_0_left_align_select_r[0]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     reset_count_r_i_2
       (.I0(n_157_gtpe2_i),
        .I1(n_161_gtpe2_i),
        .I2(n_160_gtpe2_i),
        .I3(n_156_gtpe2_i),
        .I4(n_163_gtpe2_i),
        .I5(n_159_gtpe2_i),
        .O(O27));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'h02)) 
     reset_count_r_i_3
       (.I0(consecutive_commas_r),
        .I1(n_162_gtpe2_i),
        .I2(n_158_gtpe2_i),
        .O(O25));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[0]_i_2 
       (.I0(n_159_gtpe2_i),
        .I1(n_163_gtpe2_i),
        .O(O28));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[1]_i_1 
       (.I0(n_158_gtpe2_i),
        .I1(n_162_gtpe2_i),
        .O(O26));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[2]_i_1 
       (.I0(n_157_gtpe2_i),
        .I1(n_161_gtpe2_i),
        .O(O29));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[3]_i_1 
       (.I0(n_160_gtpe2_i),
        .I1(n_156_gtpe2_i),
        .O(O30));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[2]_i_1 
       (.I0(RXCHARISK[0]),
        .I1(RXCHARISK[1]),
        .I2(I18),
        .I3(I19),
        .I4(RXCHARISK[2]),
        .I5(I21),
        .O(O33));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[3]_i_1 
       (.I0(RXCHARISK[1]),
        .I1(RXCHARISK[2]),
        .I2(I18),
        .I3(I19),
        .I4(RXCHARISK[3]),
        .I5(RXCHARISK[0]),
        .O(O34));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[16]_i_1 
       (.I0(RXDATA[7]),
        .I1(RXDATA[15]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[23]),
        .I5(I20[7]),
        .O(O31[7]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[17]_i_1 
       (.I0(RXDATA[6]),
        .I1(RXDATA[14]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[22]),
        .I5(I20[6]),
        .O(O31[6]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[18]_i_1 
       (.I0(RXDATA[5]),
        .I1(RXDATA[13]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[21]),
        .I5(I20[5]),
        .O(O31[5]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[19]_i_1 
       (.I0(RXDATA[4]),
        .I1(RXDATA[12]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[20]),
        .I5(I20[4]),
        .O(O31[4]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[20]_i_1 
       (.I0(RXDATA[3]),
        .I1(RXDATA[11]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[19]),
        .I5(I20[3]),
        .O(O31[3]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[21]_i_1 
       (.I0(RXDATA[2]),
        .I1(RXDATA[10]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[18]),
        .I5(I20[2]),
        .O(O31[2]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[22]_i_1 
       (.I0(RXDATA[1]),
        .I1(RXDATA[9]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[17]),
        .I5(I20[1]),
        .O(O31[1]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[23]_i_1 
       (.I0(RXDATA[0]),
        .I1(RXDATA[8]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[16]),
        .I5(I20[0]),
        .O(O31[0]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[24]_i_1 
       (.I0(RXDATA[15]),
        .I1(RXDATA[23]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[31]),
        .I5(RXDATA[7]),
        .O(O32[7]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[25]_i_1 
       (.I0(RXDATA[14]),
        .I1(RXDATA[22]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[30]),
        .I5(RXDATA[6]),
        .O(O32[6]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[26]_i_1 
       (.I0(RXDATA[13]),
        .I1(RXDATA[21]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[29]),
        .I5(RXDATA[5]),
        .O(O32[5]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[27]_i_1 
       (.I0(RXDATA[12]),
        .I1(RXDATA[20]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[28]),
        .I5(RXDATA[4]),
        .O(O32[4]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[28]_i_1 
       (.I0(RXDATA[11]),
        .I1(RXDATA[19]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[27]),
        .I5(RXDATA[3]),
        .O(O32[3]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[29]_i_1 
       (.I0(RXDATA[10]),
        .I1(RXDATA[18]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[26]),
        .I5(RXDATA[2]),
        .O(O32[2]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[30]_i_1 
       (.I0(RXDATA[9]),
        .I1(RXDATA[17]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[25]),
        .I5(RXDATA[1]),
        .O(O32[1]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[31]_i_1 
       (.I0(RXDATA[8]),
        .I1(RXDATA[16]),
        .I2(I18),
        .I3(I19),
        .I4(RXDATA[24]),
        .I5(RXDATA[0]),
        .O(O32[0]));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_gt" *) 
module aurora_8b10baurora_8b10b_gt_18
   (O1,
    txn,
    txp,
    O6,
    ch_bond_done_i,
    O7,
    O8,
    drpdo_out_lane1,
    O9,
    O10,
    RXCHARISK,
    RXCHBONDO,
    s_out_d1_cdc_to_182,
    s_out_d2_183,
    s_out_d3_184,
    s_out_d4_185,
    s_out_d5_186,
    s_out_d6_187,
    s_out_d7_188,
    O164,
    O165,
    O166,
    O167,
    O168,
    O169,
    s_out_d1_cdc_to_189,
    s_out_d2_190,
    s_out_d3_191,
    s_out_d4_192,
    s_out_d5_193,
    s_out_d6_194,
    s_out_d7_195,
    O170,
    O171,
    O172,
    O173,
    O174,
    O175,
    s_out_d1_cdc_to_196,
    s_out_d2_197,
    s_out_d3_198,
    s_out_d4_199,
    s_out_d5_200,
    s_out_d6_201,
    s_out_d7_202,
    O176,
    O177,
    O178,
    O179,
    O180,
    O181,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    I23,
    O42,
    O43,
    O44,
    hard_err_gt0_0,
    O45,
    O231,
    O232,
    drpclk_in,
    rxn,
    rxp,
    gt_tx_reset_i,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    en_chan_sync_i,
    I4,
    I5,
    gt_rxuserrdy_i,
    sync_clk,
    user_clk,
    power_down,
    gt_txuserrdy_i,
    loopback,
    I6,
    TXCHARISK,
    I1,
    I2,
    consecutive_commas_r_3,
    ready_r_4,
    I22,
    I24,
    I25,
    I26,
    first_v_received_r_9,
    drpen_in_lane1,
    drpdi_in_lane1,
    drpwe_in_lane1,
    drpaddr_in_lane1);
  output O1;
  output [0:0]txn;
  output [0:0]txp;
  output O6;
  output [0:0]ch_bond_done_i;
  output O7;
  output O8;
  output [15:0]drpdo_out_lane1;
  output [31:0]O9;
  output [3:0]O10;
  output [3:0]RXCHARISK;
  output [3:0]RXCHBONDO;
  output s_out_d1_cdc_to_182;
  output s_out_d2_183;
  output s_out_d3_184;
  output s_out_d4_185;
  output s_out_d5_186;
  output s_out_d6_187;
  output s_out_d7_188;
  output [1:0]O164;
  output [1:0]O165;
  output [1:0]O166;
  output [1:0]O167;
  output [1:0]O168;
  output [1:0]O169;
  output s_out_d1_cdc_to_189;
  output s_out_d2_190;
  output s_out_d3_191;
  output s_out_d4_192;
  output s_out_d5_193;
  output s_out_d6_194;
  output s_out_d7_195;
  output [1:0]O170;
  output [1:0]O171;
  output [1:0]O172;
  output [1:0]O173;
  output [1:0]O174;
  output [1:0]O175;
  output s_out_d1_cdc_to_196;
  output s_out_d2_197;
  output s_out_d3_198;
  output s_out_d4_199;
  output s_out_d5_200;
  output s_out_d6_201;
  output s_out_d7_202;
  output [1:0]O176;
  output [1:0]O177;
  output [1:0]O178;
  output [1:0]O179;
  output [1:0]O180;
  output [1:0]O181;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output [7:0]I23;
  output [7:0]O42;
  output O43;
  output O44;
  output hard_err_gt0_0;
  output [7:0]O45;
  output O231;
  output O232;
  input drpclk_in;
  input [0:0]rxn;
  input [0:0]rxp;
  input gt_tx_reset_i;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input en_chan_sync_i;
  input I4;
  input I5;
  input gt_rxuserrdy_i;
  input sync_clk;
  input user_clk;
  input power_down;
  input gt_txuserrdy_i;
  input [2:0]loopback;
  input [31:0]I6;
  input [3:0]TXCHARISK;
  input I1;
  input I2;
  input consecutive_commas_r_3;
  input ready_r_4;
  input I22;
  input I24;
  input [7:0]I25;
  input [0:0]I26;
  input first_v_received_r_9;
  input drpen_in_lane1;
  input [15:0]drpdi_in_lane1;
  input drpwe_in_lane1;
  input [8:0]drpaddr_in_lane1;

  wire I1;
  wire I2;
  wire I22;
  wire [7:0]I23;
  wire I24;
  wire [7:0]I25;
  wire [0:0]I26;
  wire I4;
  wire I5;
  wire [31:0]I6;
  wire O1;
  wire [3:0]O10;
  wire [1:0]O164;
  wire [1:0]O165;
  wire [1:0]O166;
  wire [1:0]O167;
  wire [1:0]O168;
  wire [1:0]O169;
  wire [1:0]O170;
  wire [1:0]O171;
  wire [1:0]O172;
  wire [1:0]O173;
  wire [1:0]O174;
  wire [1:0]O175;
  wire [1:0]O176;
  wire [1:0]O177;
  wire [1:0]O178;
  wire [1:0]O179;
  wire [1:0]O180;
  wire [1:0]O181;
  wire O231;
  wire O232;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O40;
  wire O41;
  wire [7:0]O42;
  wire O43;
  wire O44;
  wire [7:0]O45;
  wire O6;
  wire O7;
  wire O8;
  wire [31:0]O9;
  wire [3:0]RXCHARISK;
  wire [3:0]RXCHBONDO;
  wire [3:0]TXCHARISK;
  wire [0:0]ch_bond_done_i;
  wire consecutive_commas_r_3;
  wire [8:0]drpaddr_i;
  wire [8:0]drpaddr_in_lane1;
  wire drpclk_in;
  wire [15:0]drpdi_i;
  wire [15:0]drpdi_in_lane1;
  wire [15:0]drpdo_out_lane1;
  wire drpen_i;
  wire drpen_in_lane1;
  wire drpwe_i;
  wire drpwe_in_lane1;
  wire en_chan_sync_i;
  wire first_v_received_r_9;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt_rxuserrdy_i;
  wire gt_tx_reset_i;
  wire gt_txuserrdy_i;
  wire gtrxreset_out;
  wire hard_err_gt0_0;
  wire [2:0]loopback;
  wire \n_0_left_align_select_r[0]_i_2__0 ;
  wire n_101_gtpe2_i;
  wire n_102_gtpe2_i;
  wire n_103_gtpe2_i;
  wire n_104_gtpe2_i;
  wire n_105_gtpe2_i;
  wire n_10_gtpe2_i;
  wire n_12_gtpe2_i;
  wire n_14_gtpe2_i;
  wire n_156_gtpe2_i;
  wire n_157_gtpe2_i;
  wire n_158_gtpe2_i;
  wire n_159_gtpe2_i;
  wire n_160_gtpe2_i;
  wire n_161_gtpe2_i;
  wire n_162_gtpe2_i;
  wire n_163_gtpe2_i;
  wire n_1_gtpe2_i;
  wire n_24_gtpe2_i;
  wire n_28_gtpe2_i;
  wire n_29_gtpe2_i;
  wire n_38_gtpe2_i;
  wire n_39_gtpe2_i;
  wire n_40_gtpe2_i;
  wire n_48_gtpe2_i;
  wire n_49_gtpe2_i;
  wire n_50_gtpe2_i;
  wire n_51_gtpe2_i;
  wire n_52_gtpe2_i;
  wire n_53_gtpe2_i;
  wire n_54_gtpe2_i;
  wire n_55_gtpe2_i;
  wire n_56_gtpe2_i;
  wire n_57_gtpe2_i;
  wire n_58_gtpe2_i;
  wire n_59_gtpe2_i;
  wire n_60_gtpe2_i;
  wire n_61_gtpe2_i;
  wire n_62_gtpe2_i;
  wire n_7_gtpe2_i;
  wire n_95_gtpe2_i;
  wire n_96_gtpe2_i;
  wire n_9_gtpe2_i;
  wire power_down;
  wire ready_r_4;
  wire [0:0]rxn;
  wire [0:0]rxp;
  wire s_out_d1_cdc_to_182;
  wire s_out_d1_cdc_to_189;
  wire s_out_d1_cdc_to_196;
  wire s_out_d2_183;
  wire s_out_d2_190;
  wire s_out_d2_197;
  wire s_out_d3_184;
  wire s_out_d3_191;
  wire s_out_d3_198;
  wire s_out_d4_185;
  wire s_out_d4_192;
  wire s_out_d4_199;
  wire s_out_d5_186;
  wire s_out_d5_193;
  wire s_out_d5_200;
  wire s_out_d6_187;
  wire s_out_d6_194;
  wire s_out_d6_201;
  wire s_out_d7_188;
  wire s_out_d7_195;
  wire s_out_d7_202;
  wire sync_clk;
  wire [0:0]txn;
  wire [0:0]txp;
  wire user_clk;
  wire NLW_gtpe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gtpe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXDATAVALID_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXHEADER_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXSTATUS_UNCONNECTED;

LUT5 #(
    .INIT(32'hFFFE000E)) 
     \aurora_8b10b_sym_dec_4byte_i/left_align_select_r[0]_i_1__0 
       (.I0(RXCHARISK[3]),
        .I1(RXCHARISK[2]),
        .I2(first_v_received_r_9),
        .I3(\n_0_left_align_select_r[0]_i_2__0 ),
        .I4(I22),
        .O(O231));
LUT6 #(
    .INIT(64'hFFFFFFF4000000F4)) 
     \aurora_8b10b_sym_dec_4byte_i/left_align_select_r[1]_i_1__0 
       (.I0(RXCHARISK[2]),
        .I1(RXCHARISK[1]),
        .I2(RXCHARISK[3]),
        .I3(first_v_received_r_9),
        .I4(\n_0_left_align_select_r[0]_i_2__0 ),
        .I5(I24),
        .O(O232));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[0]_i_1__0 
       (.I0(O9[5]),
        .I1(O9[4]),
        .I2(O9[7]),
        .I3(O9[6]),
        .O(O45[7]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[1]_i_1__0 
       (.I0(O9[1]),
        .I1(O9[0]),
        .I2(O9[3]),
        .I3(O9[2]),
        .O(O45[6]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[2]_i_1__0 
       (.I0(O9[13]),
        .I1(O9[12]),
        .I2(O9[15]),
        .I3(O9[14]),
        .O(O45[5]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[3]_i_1__0 
       (.I0(O9[9]),
        .I1(O9[8]),
        .I2(O9[11]),
        .I3(O9[10]),
        .O(O45[4]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[4]_i_1__0 
       (.I0(O9[21]),
        .I1(O9[20]),
        .I2(O9[23]),
        .I3(O9[22]),
        .O(O45[3]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[5]_i_1__0 
       (.I0(O9[17]),
        .I1(O9[16]),
        .I2(O9[19]),
        .I3(O9[18]),
        .O(O45[2]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[6]_i_1__0 
       (.I0(O9[29]),
        .I1(O9[28]),
        .I2(O9[31]),
        .I3(O9[30]),
        .O(O45[1]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[7]_i_1__0 
       (.I0(O9[25]),
        .I1(O9[24]),
        .I2(O9[27]),
        .I3(O9[26]),
        .O(O45[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTPE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'b00000000000000000000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(2),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(43'b1001001000000000000000001000000111010000000),
    .CFOK_CFG2(7'b0100000),
    .CFOK_CFG3(7'b0100000),
    .CFOK_CFG4(1'b0),
    .CFOK_CFG5(2'b00),
    .CFOK_CFG6(4'b0000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0101111100),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b0001),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b0000),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_COMMON_SWING(1'b0),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(39),
    .CLK_COR_MIN_LAT(32),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0111110111),
    .CLK_COR_SEQ_1_2(10'b0111110111),
    .CLK_COR_SEQ_1_3(10'b0111110111),
    .CLK_COR_SEQ_1_4(10'b0111110111),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(4),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h010),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_LOOPBACK_CFG(1'b0),
    .PMA_RSV(32'h00000333),
    .PMA_RSV2(32'h00002040),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(4'b0000),
    .PMA_RSV5(1'b0),
    .PMA_RSV6(1'b0),
    .PMA_RSV7(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0000107FE406001041010),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b001001),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPMRESET_TIME(7'b0001111),
    .RXLPM_BIAS_STARTUP_DISABLE(1'b0),
    .RXLPM_CFG(4'b0110),
    .RXLPM_CFG1(1'b0),
    .RXLPM_CM_CFG(1'b0),
    .RXLPM_GC_CFG(9'b111100010),
    .RXLPM_GC_CFG2(3'b001),
    .RXLPM_HF_CFG(14'b00001111110000),
    .RXLPM_HF_CFG2(5'b01010),
    .RXLPM_HF_CFG3(4'b0000),
    .RXLPM_HOLD_DURING_EIDLE(1'b0),
    .RXLPM_INCM_CFG(1'b1),
    .RXLPM_IPCM_CFG(1'b0),
    .RXLPM_LF_CFG(18'b000000001111110000),
    .RXLPM_LF_CFG2(5'b01010),
    .RXLPM_OSINT_CFG(3'b100),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(3'b000),
    .RXPI_CFG1(1'b1),
    .RXPI_CFG2(1'b1),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(16'b0000111100110011),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(11),
    .RX_CLKMUX_EN(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SATA_PLL_CFG("VCO_3000MHZ"),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(11),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gtpe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({n_48_gtpe2_i,n_49_gtpe2_i,n_50_gtpe2_i,n_51_gtpe2_i,n_52_gtpe2_i,n_53_gtpe2_i,n_54_gtpe2_i,n_55_gtpe2_i,n_56_gtpe2_i,n_57_gtpe2_i,n_58_gtpe2_i,n_59_gtpe2_i,n_60_gtpe2_i,n_61_gtpe2_i,n_62_gtpe2_i}),
        .DRPADDR(drpaddr_i),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_i),
        .DRPDO(drpdo_out_lane1),
        .DRPEN(drpen_i),
        .DRPRDY(O1),
        .DRPWE(drpwe_i),
        .EYESCANDATAERROR(n_1_gtpe2_i),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTPRXN(rxn),
        .GTPRXP(rxp),
        .GTPTXN(txn),
        .GTPTXP(txp),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_out),
        .GTTXRESET(gt_tx_reset_i),
        .LOOPBACK(loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtpe2_i_PHYSTATUS_UNCONNECTED),
        .PLL0CLK(gt0_pll0outclk_in),
        .PLL0REFCLK(gt0_pll0outrefclk_in),
        .PLL1CLK(gt0_pll1outclk_in),
        .PLL1REFCLK(gt0_pll1outrefclk_in),
        .PMARSVDIN0(1'b0),
        .PMARSVDIN1(1'b0),
        .PMARSVDIN2(1'b0),
        .PMARSVDIN3(1'b0),
        .PMARSVDIN4(1'b0),
        .PMARSVDOUT0(NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED),
        .PMARSVDOUT1(NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({n_103_gtpe2_i,n_104_gtpe2_i,n_105_gtpe2_i}),
        .RXBYTEISALIGNED(n_7_gtpe2_i),
        .RXBYTEREALIGN(O6),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(n_9_gtpe2_i),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(n_10_gtpe2_i),
        .RXCHANISALIGNED(ch_bond_done_i),
        .RXCHANREALIGN(n_12_gtpe2_i),
        .RXCHARISCOMMA(O10),
        .RXCHARISK(RXCHARISK),
        .RXCHBONDEN(en_chan_sync_i),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b1,1'b0}),
        .RXCHBONDMASTER(1'b1),
        .RXCHBONDO(RXCHBONDO),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT({n_95_gtpe2_i,n_96_gtpe2_i}),
        .RXCOMINITDET(NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(n_14_gtpe2_i),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA(O9),
        .RXDATAVALID(NLW_gtpe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDISPERR({n_156_gtpe2_i,n_157_gtpe2_i,n_158_gtpe2_i,n_159_gtpe2_i}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtpe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtpe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFOVRDEN(1'b0),
        .RXLPMOSINTNTRLEN(1'b0),
        .RXLPMRESET(1'b0),
        .RXMCOMMAALIGNEN(I4),
        .RXNOTINTABLE({n_160_gtpe2_i,n_161_gtpe2_i,n_162_gtpe2_i,n_163_gtpe2_i}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b0,1'b1,1'b0}),
        .RXOSINTDONE(NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTPD(1'b0),
        .RXOSINTSTARTED(NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_24_gtpe2_i),
        .RXOUTCLKFABRIC(NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(I4),
        .RXPCSRESET(1'b0),
        .RXPD({power_down,power_down}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(n_28_gtpe2_i),
        .RXPOLARITY(I5),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(n_29_gtpe2_i),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtpe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(O7),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gtpe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(gt_rxuserrdy_i),
        .RXUSRCLK(sync_clk),
        .RXUSRCLK2(user_clk),
        .RXVALID(NLW_gtpe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS({n_101_gtpe2_i,n_102_gtpe2_i}),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK(TXCHARISK),
        .TXCOMFINISH(NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(I6),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(power_down),
        .TXGEARBOXREADY(NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(n_38_gtpe2_i),
        .TXOUTCLKFABRIC(n_39_gtpe2_i),
        .TXOUTCLKPCS(n_40_gtpe2_i),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({power_down,power_down}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtpe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(O8),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(gt_txuserrdy_i),
        .TXUSRCLK(sync_clk),
        .TXUSRCLK2(user_clk));
aurora_8b10baurora_8b10b_gtrxreset_seq_28 gtrxreset_seq_i
       (.DRPADDR(drpaddr_i),
        .DRPDI(drpdi_i),
        .I1(I1),
        .I2(I2),
        .I3(n_28_gtpe2_i),
        .I4(O1),
        .O164(O164),
        .O165(O165),
        .O166(O166),
        .O167(O167),
        .O168(O168),
        .O169(O169),
        .O170(O170),
        .O171(O171),
        .O172(O172),
        .O173(O173),
        .O174(O174),
        .O175(O175),
        .O176(O176),
        .O177(O177),
        .O178(O178),
        .O179(O179),
        .O180(O180),
        .O181(O181),
        .drpaddr_in_lane1(drpaddr_in_lane1),
        .drpclk_in(drpclk_in),
        .drpdi_in_lane1(drpdi_in_lane1),
        .drpdo_out_lane1(drpdo_out_lane1),
        .drpen_i(drpen_i),
        .drpen_in_lane1(drpen_in_lane1),
        .drpwe_i(drpwe_i),
        .drpwe_in_lane1(drpwe_in_lane1),
        .gtrxreset_out(gtrxreset_out),
        .s_out_d1_cdc_to_182(s_out_d1_cdc_to_182),
        .s_out_d1_cdc_to_189(s_out_d1_cdc_to_189),
        .s_out_d1_cdc_to_196(s_out_d1_cdc_to_196),
        .s_out_d2_183(s_out_d2_183),
        .s_out_d2_190(s_out_d2_190),
        .s_out_d2_197(s_out_d2_197),
        .s_out_d3_184(s_out_d3_184),
        .s_out_d3_191(s_out_d3_191),
        .s_out_d3_198(s_out_d3_198),
        .s_out_d4_185(s_out_d4_185),
        .s_out_d4_192(s_out_d4_192),
        .s_out_d4_199(s_out_d4_199),
        .s_out_d5_186(s_out_d5_186),
        .s_out_d5_193(s_out_d5_193),
        .s_out_d5_200(s_out_d5_200),
        .s_out_d6_187(s_out_d6_187),
        .s_out_d6_194(s_out_d6_194),
        .s_out_d6_201(s_out_d6_201),
        .s_out_d7_188(s_out_d7_188),
        .s_out_d7_195(s_out_d7_195),
        .s_out_d7_202(s_out_d7_202));
LUT3 #(
    .INIT(8'hFE)) 
     hard_err_gt_i_1__0
       (.I0(n_103_gtpe2_i),
        .I1(n_101_gtpe2_i),
        .I2(O6),
        .O(hard_err_gt0_0));
LUT6 #(
    .INIT(64'hFE29FE29FE29FFFF)) 
     \left_align_select_r[0]_i_2__0 
       (.I0(RXCHARISK[2]),
        .I1(RXCHARISK[0]),
        .I2(RXCHARISK[1]),
        .I3(RXCHARISK[3]),
        .I4(I4),
        .I5(ready_r_4),
        .O(\n_0_left_align_select_r[0]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     reset_count_r_i_2__0
       (.I0(n_157_gtpe2_i),
        .I1(n_161_gtpe2_i),
        .I2(n_160_gtpe2_i),
        .I3(n_156_gtpe2_i),
        .I4(n_163_gtpe2_i),
        .I5(n_159_gtpe2_i),
        .O(O38));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'h02)) 
     reset_count_r_i_3__0
       (.I0(consecutive_commas_r_3),
        .I1(n_162_gtpe2_i),
        .I2(n_158_gtpe2_i),
        .O(O36));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[0]_i_2__0 
       (.I0(n_159_gtpe2_i),
        .I1(n_163_gtpe2_i),
        .O(O39));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[1]_i_1__0 
       (.I0(n_158_gtpe2_i),
        .I1(n_162_gtpe2_i),
        .O(O37));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[2]_i_1__0 
       (.I0(n_157_gtpe2_i),
        .I1(n_161_gtpe2_i),
        .O(O40));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[3]_i_1__0 
       (.I0(n_160_gtpe2_i),
        .I1(n_156_gtpe2_i),
        .O(O41));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[2]_i_1__0 
       (.I0(RXCHARISK[0]),
        .I1(RXCHARISK[1]),
        .I2(I22),
        .I3(I24),
        .I4(RXCHARISK[2]),
        .I5(I26),
        .O(O43));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[3]_i_1__0 
       (.I0(RXCHARISK[1]),
        .I1(RXCHARISK[2]),
        .I2(I22),
        .I3(I24),
        .I4(RXCHARISK[3]),
        .I5(RXCHARISK[0]),
        .O(O44));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[16]_i_1__0 
       (.I0(O9[7]),
        .I1(O9[15]),
        .I2(I22),
        .I3(I24),
        .I4(O9[23]),
        .I5(I25[7]),
        .O(I23[7]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[17]_i_1__0 
       (.I0(O9[6]),
        .I1(O9[14]),
        .I2(I22),
        .I3(I24),
        .I4(O9[22]),
        .I5(I25[6]),
        .O(I23[6]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[18]_i_1__0 
       (.I0(O9[5]),
        .I1(O9[13]),
        .I2(I22),
        .I3(I24),
        .I4(O9[21]),
        .I5(I25[5]),
        .O(I23[5]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[19]_i_1__0 
       (.I0(O9[4]),
        .I1(O9[12]),
        .I2(I22),
        .I3(I24),
        .I4(O9[20]),
        .I5(I25[4]),
        .O(I23[4]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[20]_i_1__0 
       (.I0(O9[3]),
        .I1(O9[11]),
        .I2(I22),
        .I3(I24),
        .I4(O9[19]),
        .I5(I25[3]),
        .O(I23[3]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[21]_i_1__0 
       (.I0(O9[2]),
        .I1(O9[10]),
        .I2(I22),
        .I3(I24),
        .I4(O9[18]),
        .I5(I25[2]),
        .O(I23[2]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[22]_i_1__0 
       (.I0(O9[1]),
        .I1(O9[9]),
        .I2(I22),
        .I3(I24),
        .I4(O9[17]),
        .I5(I25[1]),
        .O(I23[1]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[23]_i_1__0 
       (.I0(O9[0]),
        .I1(O9[8]),
        .I2(I22),
        .I3(I24),
        .I4(O9[16]),
        .I5(I25[0]),
        .O(I23[0]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[24]_i_1__0 
       (.I0(O9[15]),
        .I1(O9[23]),
        .I2(I22),
        .I3(I24),
        .I4(O9[31]),
        .I5(O9[7]),
        .O(O42[7]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[25]_i_1__0 
       (.I0(O9[14]),
        .I1(O9[22]),
        .I2(I22),
        .I3(I24),
        .I4(O9[30]),
        .I5(O9[6]),
        .O(O42[6]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[26]_i_1__0 
       (.I0(O9[13]),
        .I1(O9[21]),
        .I2(I22),
        .I3(I24),
        .I4(O9[29]),
        .I5(O9[5]),
        .O(O42[5]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[27]_i_1__0 
       (.I0(O9[12]),
        .I1(O9[20]),
        .I2(I22),
        .I3(I24),
        .I4(O9[28]),
        .I5(O9[4]),
        .O(O42[4]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[28]_i_1__0 
       (.I0(O9[11]),
        .I1(O9[19]),
        .I2(I22),
        .I3(I24),
        .I4(O9[27]),
        .I5(O9[3]),
        .O(O42[3]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[29]_i_1__0 
       (.I0(O9[10]),
        .I1(O9[18]),
        .I2(I22),
        .I3(I24),
        .I4(O9[26]),
        .I5(O9[2]),
        .O(O42[2]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[30]_i_1__0 
       (.I0(O9[9]),
        .I1(O9[17]),
        .I2(I22),
        .I3(I24),
        .I4(O9[25]),
        .I5(O9[1]),
        .O(O42[1]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[31]_i_1__0 
       (.I0(O9[8]),
        .I1(O9[16]),
        .I2(I22),
        .I3(I24),
        .I4(O9[24]),
        .I5(O9[0]),
        .O(O42[0]));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_gt" *) 
module aurora_8b10baurora_8b10b_gt_19
   (O1,
    txn,
    txp,
    O13,
    ch_bond_done_i,
    O14,
    O15,
    drpdo_out_lane2,
    O16,
    I12,
    RXCHARISK,
    RXCHBONDO,
    s_out_d1_cdc_to_203,
    s_out_d2_204,
    s_out_d3_205,
    s_out_d4_206,
    s_out_d5_207,
    s_out_d6_208,
    s_out_d7_209,
    O183,
    O184,
    O185,
    O186,
    O187,
    O188,
    s_out_d1_cdc_to_210,
    s_out_d2_211,
    s_out_d3_212,
    s_out_d4_213,
    s_out_d5_214,
    s_out_d6_215,
    s_out_d7_216,
    O189,
    O190,
    O191,
    O192,
    O193,
    O194,
    s_out_d1_cdc_to_217,
    s_out_d2_218,
    s_out_d3_219,
    s_out_d4_220,
    s_out_d5_221,
    s_out_d6_222,
    s_out_d7_223,
    O195,
    O196,
    O197,
    O198,
    O199,
    O200,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    O54,
    O144,
    hard_err_gt0_1,
    O163,
    O233,
    O234,
    drpclk_in,
    rxn,
    rxp,
    gt_tx_reset_i,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    I8,
    I9,
    gt_rxuserrdy_i,
    sync_clk,
    user_clk,
    power_down,
    gt_txuserrdy_i,
    loopback,
    I10,
    I1,
    TXCHARISK,
    I2,
    I3,
    consecutive_commas_r_5,
    ready_r_6,
    I27,
    I28,
    I29,
    I30,
    first_v_received_r_10,
    drpen_in_lane2,
    drpdi_in_lane2,
    drpwe_in_lane2,
    drpaddr_in_lane2);
  output O1;
  output [0:0]txn;
  output [0:0]txp;
  output O13;
  output [0:0]ch_bond_done_i;
  output O14;
  output O15;
  output [15:0]drpdo_out_lane2;
  output [31:0]O16;
  output [3:0]I12;
  output [3:0]RXCHARISK;
  output [3:0]RXCHBONDO;
  output s_out_d1_cdc_to_203;
  output s_out_d2_204;
  output s_out_d3_205;
  output s_out_d4_206;
  output s_out_d5_207;
  output s_out_d6_208;
  output s_out_d7_209;
  output [1:0]O183;
  output [1:0]O184;
  output [1:0]O185;
  output [1:0]O186;
  output [1:0]O187;
  output [1:0]O188;
  output s_out_d1_cdc_to_210;
  output s_out_d2_211;
  output s_out_d3_212;
  output s_out_d4_213;
  output s_out_d5_214;
  output s_out_d6_215;
  output s_out_d7_216;
  output [1:0]O189;
  output [1:0]O190;
  output [1:0]O191;
  output [1:0]O192;
  output [1:0]O193;
  output [1:0]O194;
  output s_out_d1_cdc_to_217;
  output s_out_d2_218;
  output s_out_d3_219;
  output s_out_d4_220;
  output s_out_d5_221;
  output s_out_d6_222;
  output s_out_d7_223;
  output [1:0]O195;
  output [1:0]O196;
  output [1:0]O197;
  output [1:0]O198;
  output [1:0]O199;
  output [1:0]O200;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output [7:0]O52;
  output [7:0]O53;
  output O54;
  output O144;
  output hard_err_gt0_1;
  output [7:0]O163;
  output O233;
  output O234;
  input drpclk_in;
  input [0:0]rxn;
  input [0:0]rxp;
  input gt_tx_reset_i;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input I8;
  input I9;
  input gt_rxuserrdy_i;
  input sync_clk;
  input user_clk;
  input power_down;
  input gt_txuserrdy_i;
  input [2:0]loopback;
  input [31:0]I10;
  input [3:0]I1;
  input [3:0]TXCHARISK;
  input I2;
  input I3;
  input consecutive_commas_r_5;
  input ready_r_6;
  input I27;
  input I28;
  input [7:0]I29;
  input [0:0]I30;
  input first_v_received_r_10;
  input drpen_in_lane2;
  input [15:0]drpdi_in_lane2;
  input drpwe_in_lane2;
  input [8:0]drpaddr_in_lane2;

  wire [3:0]I1;
  wire [31:0]I10;
  wire [3:0]I12;
  wire I2;
  wire I27;
  wire I28;
  wire [7:0]I29;
  wire I3;
  wire [0:0]I30;
  wire I8;
  wire I9;
  wire O1;
  wire O13;
  wire O14;
  wire O144;
  wire O15;
  wire [31:0]O16;
  wire [7:0]O163;
  wire [1:0]O183;
  wire [1:0]O184;
  wire [1:0]O185;
  wire [1:0]O186;
  wire [1:0]O187;
  wire [1:0]O188;
  wire [1:0]O189;
  wire [1:0]O190;
  wire [1:0]O191;
  wire [1:0]O192;
  wire [1:0]O193;
  wire [1:0]O194;
  wire [1:0]O195;
  wire [1:0]O196;
  wire [1:0]O197;
  wire [1:0]O198;
  wire [1:0]O199;
  wire [1:0]O200;
  wire O233;
  wire O234;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O50;
  wire O51;
  wire [7:0]O52;
  wire [7:0]O53;
  wire O54;
  wire [3:0]RXCHARISK;
  wire [3:0]RXCHBONDO;
  wire [3:0]TXCHARISK;
  wire [0:0]ch_bond_done_i;
  wire consecutive_commas_r_5;
  wire [8:0]drpaddr_i;
  wire [8:0]drpaddr_in_lane2;
  wire drpclk_in;
  wire [15:0]drpdi_i;
  wire [15:0]drpdi_in_lane2;
  wire [15:0]drpdo_out_lane2;
  wire drpen_i;
  wire drpen_in_lane2;
  wire drpwe_i;
  wire drpwe_in_lane2;
  wire first_v_received_r_10;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt_rxuserrdy_i;
  wire gt_tx_reset_i;
  wire gt_txuserrdy_i;
  wire gtrxreset_out;
  wire hard_err_gt0_1;
  wire [2:0]loopback;
  wire \n_0_left_align_select_r[0]_i_2__1 ;
  wire n_101_gtpe2_i;
  wire n_102_gtpe2_i;
  wire n_103_gtpe2_i;
  wire n_104_gtpe2_i;
  wire n_105_gtpe2_i;
  wire n_10_gtpe2_i;
  wire n_12_gtpe2_i;
  wire n_14_gtpe2_i;
  wire n_156_gtpe2_i;
  wire n_157_gtpe2_i;
  wire n_158_gtpe2_i;
  wire n_159_gtpe2_i;
  wire n_160_gtpe2_i;
  wire n_161_gtpe2_i;
  wire n_162_gtpe2_i;
  wire n_163_gtpe2_i;
  wire n_1_gtpe2_i;
  wire n_24_gtpe2_i;
  wire n_28_gtpe2_i;
  wire n_29_gtpe2_i;
  wire n_38_gtpe2_i;
  wire n_39_gtpe2_i;
  wire n_40_gtpe2_i;
  wire n_48_gtpe2_i;
  wire n_49_gtpe2_i;
  wire n_50_gtpe2_i;
  wire n_51_gtpe2_i;
  wire n_52_gtpe2_i;
  wire n_53_gtpe2_i;
  wire n_54_gtpe2_i;
  wire n_55_gtpe2_i;
  wire n_56_gtpe2_i;
  wire n_57_gtpe2_i;
  wire n_58_gtpe2_i;
  wire n_59_gtpe2_i;
  wire n_60_gtpe2_i;
  wire n_61_gtpe2_i;
  wire n_62_gtpe2_i;
  wire n_7_gtpe2_i;
  wire n_95_gtpe2_i;
  wire n_96_gtpe2_i;
  wire n_9_gtpe2_i;
  wire power_down;
  wire ready_r_6;
  wire [0:0]rxn;
  wire [0:0]rxp;
  wire s_out_d1_cdc_to_203;
  wire s_out_d1_cdc_to_210;
  wire s_out_d1_cdc_to_217;
  wire s_out_d2_204;
  wire s_out_d2_211;
  wire s_out_d2_218;
  wire s_out_d3_205;
  wire s_out_d3_212;
  wire s_out_d3_219;
  wire s_out_d4_206;
  wire s_out_d4_213;
  wire s_out_d4_220;
  wire s_out_d5_207;
  wire s_out_d5_214;
  wire s_out_d5_221;
  wire s_out_d6_208;
  wire s_out_d6_215;
  wire s_out_d6_222;
  wire s_out_d7_209;
  wire s_out_d7_216;
  wire s_out_d7_223;
  wire sync_clk;
  wire [0:0]txn;
  wire [0:0]txp;
  wire user_clk;
  wire NLW_gtpe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gtpe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXDATAVALID_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXHEADER_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXSTATUS_UNCONNECTED;

LUT5 #(
    .INIT(32'hFFFE000E)) 
     \aurora_8b10b_sym_dec_4byte_i/left_align_select_r[0]_i_1__1 
       (.I0(RXCHARISK[3]),
        .I1(RXCHARISK[2]),
        .I2(first_v_received_r_10),
        .I3(\n_0_left_align_select_r[0]_i_2__1 ),
        .I4(I27),
        .O(O233));
LUT6 #(
    .INIT(64'hFFFFFFF4000000F4)) 
     \aurora_8b10b_sym_dec_4byte_i/left_align_select_r[1]_i_1__1 
       (.I0(RXCHARISK[2]),
        .I1(RXCHARISK[1]),
        .I2(RXCHARISK[3]),
        .I3(first_v_received_r_10),
        .I4(\n_0_left_align_select_r[0]_i_2__1 ),
        .I5(I28),
        .O(O234));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[0]_i_1__1 
       (.I0(O16[5]),
        .I1(O16[4]),
        .I2(O16[7]),
        .I3(O16[6]),
        .O(O163[7]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[1]_i_1__1 
       (.I0(O16[1]),
        .I1(O16[0]),
        .I2(O16[3]),
        .I3(O16[2]),
        .O(O163[6]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[2]_i_1__1 
       (.I0(O16[13]),
        .I1(O16[12]),
        .I2(O16[15]),
        .I3(O16[14]),
        .O(O163[5]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[3]_i_1__1 
       (.I0(O16[9]),
        .I1(O16[8]),
        .I2(O16[11]),
        .I3(O16[10]),
        .O(O163[4]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[4]_i_1__1 
       (.I0(O16[21]),
        .I1(O16[20]),
        .I2(O16[23]),
        .I3(O16[22]),
        .O(O163[3]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[5]_i_1__1 
       (.I0(O16[17]),
        .I1(O16[16]),
        .I2(O16[19]),
        .I3(O16[18]),
        .O(O163[2]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[6]_i_1__1 
       (.I0(O16[29]),
        .I1(O16[28]),
        .I2(O16[31]),
        .I3(O16[30]),
        .O(O163[1]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[7]_i_1__1 
       (.I0(O16[25]),
        .I1(O16[24]),
        .I2(O16[27]),
        .I3(O16[26]),
        .O(O163[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTPE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'b00000000000000000000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(2),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(43'b1001001000000000000000001000000111010000000),
    .CFOK_CFG2(7'b0100000),
    .CFOK_CFG3(7'b0100000),
    .CFOK_CFG4(1'b0),
    .CFOK_CFG5(2'b00),
    .CFOK_CFG6(4'b0000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0101111100),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b0001),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b0000),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_COMMON_SWING(1'b0),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(39),
    .CLK_COR_MIN_LAT(32),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0111110111),
    .CLK_COR_SEQ_1_2(10'b0111110111),
    .CLK_COR_SEQ_1_3(10'b0111110111),
    .CLK_COR_SEQ_1_4(10'b0111110111),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(4),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h010),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_LOOPBACK_CFG(1'b0),
    .PMA_RSV(32'h00000333),
    .PMA_RSV2(32'h00002040),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(4'b0000),
    .PMA_RSV5(1'b0),
    .PMA_RSV6(1'b0),
    .PMA_RSV7(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0000107FE406001041010),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b001001),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPMRESET_TIME(7'b0001111),
    .RXLPM_BIAS_STARTUP_DISABLE(1'b0),
    .RXLPM_CFG(4'b0110),
    .RXLPM_CFG1(1'b0),
    .RXLPM_CM_CFG(1'b0),
    .RXLPM_GC_CFG(9'b111100010),
    .RXLPM_GC_CFG2(3'b001),
    .RXLPM_HF_CFG(14'b00001111110000),
    .RXLPM_HF_CFG2(5'b01010),
    .RXLPM_HF_CFG3(4'b0000),
    .RXLPM_HOLD_DURING_EIDLE(1'b0),
    .RXLPM_INCM_CFG(1'b1),
    .RXLPM_IPCM_CFG(1'b0),
    .RXLPM_LF_CFG(18'b000000001111110000),
    .RXLPM_LF_CFG2(5'b01010),
    .RXLPM_OSINT_CFG(3'b100),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(3'b000),
    .RXPI_CFG1(1'b1),
    .RXPI_CFG2(1'b1),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(16'b0000111100110011),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(11),
    .RX_CLKMUX_EN(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SATA_PLL_CFG("VCO_3000MHZ"),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(11),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gtpe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({n_48_gtpe2_i,n_49_gtpe2_i,n_50_gtpe2_i,n_51_gtpe2_i,n_52_gtpe2_i,n_53_gtpe2_i,n_54_gtpe2_i,n_55_gtpe2_i,n_56_gtpe2_i,n_57_gtpe2_i,n_58_gtpe2_i,n_59_gtpe2_i,n_60_gtpe2_i,n_61_gtpe2_i,n_62_gtpe2_i}),
        .DRPADDR(drpaddr_i),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_i),
        .DRPDO(drpdo_out_lane2),
        .DRPEN(drpen_i),
        .DRPRDY(O1),
        .DRPWE(drpwe_i),
        .EYESCANDATAERROR(n_1_gtpe2_i),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTPRXN(rxn),
        .GTPRXP(rxp),
        .GTPTXN(txn),
        .GTPTXP(txp),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_out),
        .GTTXRESET(gt_tx_reset_i),
        .LOOPBACK(loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtpe2_i_PHYSTATUS_UNCONNECTED),
        .PLL0CLK(gt0_pll0outclk_in),
        .PLL0REFCLK(gt0_pll0outrefclk_in),
        .PLL1CLK(gt0_pll1outclk_in),
        .PLL1REFCLK(gt0_pll1outrefclk_in),
        .PMARSVDIN0(1'b0),
        .PMARSVDIN1(1'b0),
        .PMARSVDIN2(1'b0),
        .PMARSVDIN3(1'b0),
        .PMARSVDIN4(1'b0),
        .PMARSVDOUT0(NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED),
        .PMARSVDOUT1(NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({n_103_gtpe2_i,n_104_gtpe2_i,n_105_gtpe2_i}),
        .RXBYTEISALIGNED(n_7_gtpe2_i),
        .RXBYTEREALIGN(O13),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(n_9_gtpe2_i),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(n_10_gtpe2_i),
        .RXCHANISALIGNED(ch_bond_done_i),
        .RXCHANREALIGN(n_12_gtpe2_i),
        .RXCHARISCOMMA(I12),
        .RXCHARISK(RXCHARISK),
        .RXCHBONDEN(1'b1),
        .RXCHBONDI(I1),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b1}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(RXCHBONDO),
        .RXCHBONDSLAVE(1'b1),
        .RXCLKCORCNT({n_95_gtpe2_i,n_96_gtpe2_i}),
        .RXCOMINITDET(NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(n_14_gtpe2_i),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA(O16),
        .RXDATAVALID(NLW_gtpe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDISPERR({n_156_gtpe2_i,n_157_gtpe2_i,n_158_gtpe2_i,n_159_gtpe2_i}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtpe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtpe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFOVRDEN(1'b0),
        .RXLPMOSINTNTRLEN(1'b0),
        .RXLPMRESET(1'b0),
        .RXMCOMMAALIGNEN(I8),
        .RXNOTINTABLE({n_160_gtpe2_i,n_161_gtpe2_i,n_162_gtpe2_i,n_163_gtpe2_i}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b0,1'b1,1'b0}),
        .RXOSINTDONE(NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTPD(1'b0),
        .RXOSINTSTARTED(NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_24_gtpe2_i),
        .RXOUTCLKFABRIC(NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(I8),
        .RXPCSRESET(1'b0),
        .RXPD({power_down,power_down}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(n_28_gtpe2_i),
        .RXPOLARITY(I9),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(n_29_gtpe2_i),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtpe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(O14),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gtpe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(gt_rxuserrdy_i),
        .RXUSRCLK(sync_clk),
        .RXUSRCLK2(user_clk),
        .RXVALID(NLW_gtpe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS({n_101_gtpe2_i,n_102_gtpe2_i}),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK(TXCHARISK),
        .TXCOMFINISH(NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(I10),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(power_down),
        .TXGEARBOXREADY(NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(n_38_gtpe2_i),
        .TXOUTCLKFABRIC(n_39_gtpe2_i),
        .TXOUTCLKPCS(n_40_gtpe2_i),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({power_down,power_down}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtpe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(O15),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(gt_txuserrdy_i),
        .TXUSRCLK(sync_clk),
        .TXUSRCLK2(user_clk));
aurora_8b10baurora_8b10b_gtrxreset_seq_24 gtrxreset_seq_i
       (.DRPADDR(drpaddr_i),
        .DRPDI(drpdi_i),
        .I1(n_28_gtpe2_i),
        .I2(I2),
        .I3(I3),
        .I4(O1),
        .O183(O183),
        .O184(O184),
        .O185(O185),
        .O186(O186),
        .O187(O187),
        .O188(O188),
        .O189(O189),
        .O190(O190),
        .O191(O191),
        .O192(O192),
        .O193(O193),
        .O194(O194),
        .O195(O195),
        .O196(O196),
        .O197(O197),
        .O198(O198),
        .O199(O199),
        .O200(O200),
        .drpaddr_in_lane2(drpaddr_in_lane2),
        .drpclk_in(drpclk_in),
        .drpdi_in_lane2(drpdi_in_lane2),
        .drpdo_out_lane2(drpdo_out_lane2),
        .drpen_i(drpen_i),
        .drpen_in_lane2(drpen_in_lane2),
        .drpwe_i(drpwe_i),
        .drpwe_in_lane2(drpwe_in_lane2),
        .gtrxreset_out(gtrxreset_out),
        .s_out_d1_cdc_to_203(s_out_d1_cdc_to_203),
        .s_out_d1_cdc_to_210(s_out_d1_cdc_to_210),
        .s_out_d1_cdc_to_217(s_out_d1_cdc_to_217),
        .s_out_d2_204(s_out_d2_204),
        .s_out_d2_211(s_out_d2_211),
        .s_out_d2_218(s_out_d2_218),
        .s_out_d3_205(s_out_d3_205),
        .s_out_d3_212(s_out_d3_212),
        .s_out_d3_219(s_out_d3_219),
        .s_out_d4_206(s_out_d4_206),
        .s_out_d4_213(s_out_d4_213),
        .s_out_d4_220(s_out_d4_220),
        .s_out_d5_207(s_out_d5_207),
        .s_out_d5_214(s_out_d5_214),
        .s_out_d5_221(s_out_d5_221),
        .s_out_d6_208(s_out_d6_208),
        .s_out_d6_215(s_out_d6_215),
        .s_out_d6_222(s_out_d6_222),
        .s_out_d7_209(s_out_d7_209),
        .s_out_d7_216(s_out_d7_216),
        .s_out_d7_223(s_out_d7_223));
LUT3 #(
    .INIT(8'hFE)) 
     hard_err_gt_i_1__1
       (.I0(n_103_gtpe2_i),
        .I1(n_101_gtpe2_i),
        .I2(O13),
        .O(hard_err_gt0_1));
LUT6 #(
    .INIT(64'hFE29FE29FE29FFFF)) 
     \left_align_select_r[0]_i_2__1 
       (.I0(RXCHARISK[2]),
        .I1(RXCHARISK[0]),
        .I2(RXCHARISK[1]),
        .I3(RXCHARISK[3]),
        .I4(I8),
        .I5(ready_r_6),
        .O(\n_0_left_align_select_r[0]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     reset_count_r_i_2__1
       (.I0(n_157_gtpe2_i),
        .I1(n_161_gtpe2_i),
        .I2(n_160_gtpe2_i),
        .I3(n_156_gtpe2_i),
        .I4(n_163_gtpe2_i),
        .I5(n_159_gtpe2_i),
        .O(O48));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'h02)) 
     reset_count_r_i_3__1
       (.I0(consecutive_commas_r_5),
        .I1(n_162_gtpe2_i),
        .I2(n_158_gtpe2_i),
        .O(O46));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[0]_i_2__1 
       (.I0(n_159_gtpe2_i),
        .I1(n_163_gtpe2_i),
        .O(O49));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[1]_i_1__1 
       (.I0(n_158_gtpe2_i),
        .I1(n_162_gtpe2_i),
        .O(O47));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[2]_i_1__1 
       (.I0(n_157_gtpe2_i),
        .I1(n_161_gtpe2_i),
        .O(O50));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[3]_i_1__1 
       (.I0(n_160_gtpe2_i),
        .I1(n_156_gtpe2_i),
        .O(O51));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[2]_i_1__1 
       (.I0(RXCHARISK[0]),
        .I1(RXCHARISK[1]),
        .I2(I27),
        .I3(I28),
        .I4(RXCHARISK[2]),
        .I5(I30),
        .O(O54));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[3]_i_1__1 
       (.I0(RXCHARISK[1]),
        .I1(RXCHARISK[2]),
        .I2(I27),
        .I3(I28),
        .I4(RXCHARISK[3]),
        .I5(RXCHARISK[0]),
        .O(O144));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[16]_i_1__1 
       (.I0(O16[7]),
        .I1(O16[15]),
        .I2(I27),
        .I3(I28),
        .I4(O16[23]),
        .I5(I29[7]),
        .O(O52[7]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[17]_i_1__1 
       (.I0(O16[6]),
        .I1(O16[14]),
        .I2(I27),
        .I3(I28),
        .I4(O16[22]),
        .I5(I29[6]),
        .O(O52[6]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[18]_i_1__1 
       (.I0(O16[5]),
        .I1(O16[13]),
        .I2(I27),
        .I3(I28),
        .I4(O16[21]),
        .I5(I29[5]),
        .O(O52[5]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[19]_i_1__1 
       (.I0(O16[4]),
        .I1(O16[12]),
        .I2(I27),
        .I3(I28),
        .I4(O16[20]),
        .I5(I29[4]),
        .O(O52[4]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[20]_i_1__1 
       (.I0(O16[3]),
        .I1(O16[11]),
        .I2(I27),
        .I3(I28),
        .I4(O16[19]),
        .I5(I29[3]),
        .O(O52[3]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[21]_i_1__1 
       (.I0(O16[2]),
        .I1(O16[10]),
        .I2(I27),
        .I3(I28),
        .I4(O16[18]),
        .I5(I29[2]),
        .O(O52[2]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[22]_i_1__1 
       (.I0(O16[1]),
        .I1(O16[9]),
        .I2(I27),
        .I3(I28),
        .I4(O16[17]),
        .I5(I29[1]),
        .O(O52[1]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[23]_i_1__1 
       (.I0(O16[0]),
        .I1(O16[8]),
        .I2(I27),
        .I3(I28),
        .I4(O16[16]),
        .I5(I29[0]),
        .O(O52[0]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[24]_i_1__1 
       (.I0(O16[15]),
        .I1(O16[23]),
        .I2(I27),
        .I3(I28),
        .I4(O16[31]),
        .I5(O16[7]),
        .O(O53[7]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[25]_i_1__1 
       (.I0(O16[14]),
        .I1(O16[22]),
        .I2(I27),
        .I3(I28),
        .I4(O16[30]),
        .I5(O16[6]),
        .O(O53[6]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[26]_i_1__1 
       (.I0(O16[13]),
        .I1(O16[21]),
        .I2(I27),
        .I3(I28),
        .I4(O16[29]),
        .I5(O16[5]),
        .O(O53[5]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[27]_i_1__1 
       (.I0(O16[12]),
        .I1(O16[20]),
        .I2(I27),
        .I3(I28),
        .I4(O16[28]),
        .I5(O16[4]),
        .O(O53[4]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[28]_i_1__1 
       (.I0(O16[11]),
        .I1(O16[19]),
        .I2(I27),
        .I3(I28),
        .I4(O16[27]),
        .I5(O16[3]),
        .O(O53[3]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[29]_i_1__1 
       (.I0(O16[10]),
        .I1(O16[18]),
        .I2(I27),
        .I3(I28),
        .I4(O16[26]),
        .I5(O16[2]),
        .O(O53[2]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[30]_i_1__1 
       (.I0(O16[9]),
        .I1(O16[17]),
        .I2(I27),
        .I3(I28),
        .I4(O16[25]),
        .I5(O16[1]),
        .O(O53[1]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[31]_i_1__1 
       (.I0(O16[8]),
        .I1(O16[16]),
        .I2(I27),
        .I3(I28),
        .I4(O16[24]),
        .I5(O16[0]),
        .O(O53[0]));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_gt" *) 
module aurora_8b10baurora_8b10b_gt_20
   (O1,
    txn,
    txp,
    O19,
    ch_bond_done_i,
    O20,
    O21,
    drpdo_out_lane3,
    O22,
    O23,
    RXCHARISK,
    s_out_d1_cdc_to_224,
    s_out_d2_225,
    s_out_d3_226,
    s_out_d4_227,
    s_out_d5_228,
    s_out_d6_229,
    s_out_d7_230,
    O202,
    O203,
    O204,
    O205,
    O206,
    O207,
    s_out_d1_cdc_to_231,
    s_out_d2_232,
    s_out_d3_233,
    s_out_d4_234,
    s_out_d5_235,
    s_out_d6_236,
    s_out_d7_237,
    O208,
    O209,
    O210,
    O211,
    O212,
    O213,
    s_out_d1_cdc_to_238,
    s_out_d2_239,
    s_out_d3_240,
    s_out_d4_241,
    s_out_d5_242,
    s_out_d6_243,
    s_out_d7_244,
    O214,
    O215,
    O216,
    O217,
    O218,
    O219,
    O182,
    O201,
    O220,
    O221,
    O222,
    O223,
    O224,
    O225,
    O226,
    O227,
    hard_err_gt0_2,
    O228,
    O235,
    O236,
    drpclk_in,
    rxn,
    rxp,
    gt_tx_reset_i,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    I13,
    I15,
    gt_rxuserrdy_i,
    sync_clk,
    user_clk,
    power_down,
    gt_txuserrdy_i,
    loopback,
    I16,
    RXCHBONDO,
    TXCHARISK,
    I1,
    I2,
    consecutive_commas_r_7,
    ready_r_8,
    I31,
    I32,
    I33,
    I34,
    first_v_received_r_11,
    drpen_in_lane3,
    drpdi_in_lane3,
    drpwe_in_lane3,
    drpaddr_in_lane3);
  output O1;
  output [0:0]txn;
  output [0:0]txp;
  output O19;
  output [0:0]ch_bond_done_i;
  output O20;
  output O21;
  output [15:0]drpdo_out_lane3;
  output [31:0]O22;
  output [3:0]O23;
  output [3:0]RXCHARISK;
  output s_out_d1_cdc_to_224;
  output s_out_d2_225;
  output s_out_d3_226;
  output s_out_d4_227;
  output s_out_d5_228;
  output s_out_d6_229;
  output s_out_d7_230;
  output [1:0]O202;
  output [1:0]O203;
  output [1:0]O204;
  output [1:0]O205;
  output [1:0]O206;
  output [1:0]O207;
  output s_out_d1_cdc_to_231;
  output s_out_d2_232;
  output s_out_d3_233;
  output s_out_d4_234;
  output s_out_d5_235;
  output s_out_d6_236;
  output s_out_d7_237;
  output [1:0]O208;
  output [1:0]O209;
  output [1:0]O210;
  output [1:0]O211;
  output [1:0]O212;
  output [1:0]O213;
  output s_out_d1_cdc_to_238;
  output s_out_d2_239;
  output s_out_d3_240;
  output s_out_d4_241;
  output s_out_d5_242;
  output s_out_d6_243;
  output s_out_d7_244;
  output [1:0]O214;
  output [1:0]O215;
  output [1:0]O216;
  output [1:0]O217;
  output [1:0]O218;
  output [1:0]O219;
  output O182;
  output O201;
  output O220;
  output O221;
  output O222;
  output O223;
  output [7:0]O224;
  output [7:0]O225;
  output O226;
  output O227;
  output hard_err_gt0_2;
  output [7:0]O228;
  output O235;
  output O236;
  input drpclk_in;
  input [0:0]rxn;
  input [0:0]rxp;
  input gt_tx_reset_i;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input I13;
  input I15;
  input gt_rxuserrdy_i;
  input sync_clk;
  input user_clk;
  input power_down;
  input gt_txuserrdy_i;
  input [2:0]loopback;
  input [31:0]I16;
  input [3:0]RXCHBONDO;
  input [3:0]TXCHARISK;
  input I1;
  input I2;
  input consecutive_commas_r_7;
  input ready_r_8;
  input I31;
  input I32;
  input [7:0]I33;
  input [0:0]I34;
  input first_v_received_r_11;
  input drpen_in_lane3;
  input [15:0]drpdi_in_lane3;
  input drpwe_in_lane3;
  input [8:0]drpaddr_in_lane3;

  wire I1;
  wire I13;
  wire I15;
  wire [31:0]I16;
  wire I2;
  wire I31;
  wire I32;
  wire [7:0]I33;
  wire [0:0]I34;
  wire O1;
  wire O182;
  wire O19;
  wire O20;
  wire O201;
  wire [1:0]O202;
  wire [1:0]O203;
  wire [1:0]O204;
  wire [1:0]O205;
  wire [1:0]O206;
  wire [1:0]O207;
  wire [1:0]O208;
  wire [1:0]O209;
  wire O21;
  wire [1:0]O210;
  wire [1:0]O211;
  wire [1:0]O212;
  wire [1:0]O213;
  wire [1:0]O214;
  wire [1:0]O215;
  wire [1:0]O216;
  wire [1:0]O217;
  wire [1:0]O218;
  wire [1:0]O219;
  wire [31:0]O22;
  wire O220;
  wire O221;
  wire O222;
  wire O223;
  wire [7:0]O224;
  wire [7:0]O225;
  wire O226;
  wire O227;
  wire [7:0]O228;
  wire [3:0]O23;
  wire O235;
  wire O236;
  wire [3:0]RXCHARISK;
  wire [3:0]RXCHBONDO;
  wire [3:0]TXCHARISK;
  wire [0:0]ch_bond_done_i;
  wire consecutive_commas_r_7;
  wire [8:0]drpaddr_i;
  wire [8:0]drpaddr_in_lane3;
  wire drpclk_in;
  wire [15:0]drpdi_i;
  wire [15:0]drpdi_in_lane3;
  wire [15:0]drpdo_out_lane3;
  wire drpen_i;
  wire drpen_in_lane3;
  wire drpwe_i;
  wire drpwe_in_lane3;
  wire first_v_received_r_11;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt_rxuserrdy_i;
  wire gt_tx_reset_i;
  wire gt_txuserrdy_i;
  wire gtrxreset_out;
  wire hard_err_gt0_2;
  wire [2:0]loopback;
  wire \n_0_left_align_select_r[0]_i_2__2 ;
  wire n_101_gtpe2_i;
  wire n_102_gtpe2_i;
  wire n_103_gtpe2_i;
  wire n_104_gtpe2_i;
  wire n_105_gtpe2_i;
  wire n_10_gtpe2_i;
  wire n_12_gtpe2_i;
  wire n_14_gtpe2_i;
  wire n_152_gtpe2_i;
  wire n_153_gtpe2_i;
  wire n_154_gtpe2_i;
  wire n_155_gtpe2_i;
  wire n_156_gtpe2_i;
  wire n_157_gtpe2_i;
  wire n_158_gtpe2_i;
  wire n_159_gtpe2_i;
  wire n_160_gtpe2_i;
  wire n_161_gtpe2_i;
  wire n_162_gtpe2_i;
  wire n_163_gtpe2_i;
  wire n_1_gtpe2_i;
  wire n_24_gtpe2_i;
  wire n_28_gtpe2_i;
  wire n_29_gtpe2_i;
  wire n_38_gtpe2_i;
  wire n_39_gtpe2_i;
  wire n_40_gtpe2_i;
  wire n_48_gtpe2_i;
  wire n_49_gtpe2_i;
  wire n_50_gtpe2_i;
  wire n_51_gtpe2_i;
  wire n_52_gtpe2_i;
  wire n_53_gtpe2_i;
  wire n_54_gtpe2_i;
  wire n_55_gtpe2_i;
  wire n_56_gtpe2_i;
  wire n_57_gtpe2_i;
  wire n_58_gtpe2_i;
  wire n_59_gtpe2_i;
  wire n_60_gtpe2_i;
  wire n_61_gtpe2_i;
  wire n_62_gtpe2_i;
  wire n_7_gtpe2_i;
  wire n_95_gtpe2_i;
  wire n_96_gtpe2_i;
  wire n_9_gtpe2_i;
  wire power_down;
  wire ready_r_8;
  wire [0:0]rxn;
  wire [0:0]rxp;
  wire s_out_d1_cdc_to_224;
  wire s_out_d1_cdc_to_231;
  wire s_out_d1_cdc_to_238;
  wire s_out_d2_225;
  wire s_out_d2_232;
  wire s_out_d2_239;
  wire s_out_d3_226;
  wire s_out_d3_233;
  wire s_out_d3_240;
  wire s_out_d4_227;
  wire s_out_d4_234;
  wire s_out_d4_241;
  wire s_out_d5_228;
  wire s_out_d5_235;
  wire s_out_d5_242;
  wire s_out_d6_229;
  wire s_out_d6_236;
  wire s_out_d6_243;
  wire s_out_d7_230;
  wire s_out_d7_237;
  wire s_out_d7_244;
  wire sync_clk;
  wire [0:0]txn;
  wire [0:0]txp;
  wire user_clk;
  wire NLW_gtpe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED;
  wire NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gtpe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXDATAVALID_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXHEADER_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gtpe2_i_RXSTATUS_UNCONNECTED;

LUT5 #(
    .INIT(32'hFFFE000E)) 
     \aurora_8b10b_sym_dec_4byte_i/left_align_select_r[0]_i_1__2 
       (.I0(RXCHARISK[3]),
        .I1(RXCHARISK[2]),
        .I2(first_v_received_r_11),
        .I3(\n_0_left_align_select_r[0]_i_2__2 ),
        .I4(I31),
        .O(O235));
LUT6 #(
    .INIT(64'hFFFFFFF4000000F4)) 
     \aurora_8b10b_sym_dec_4byte_i/left_align_select_r[1]_i_1__2 
       (.I0(RXCHARISK[2]),
        .I1(RXCHARISK[1]),
        .I2(RXCHARISK[3]),
        .I3(first_v_received_r_11),
        .I4(\n_0_left_align_select_r[0]_i_2__2 ),
        .I5(I32),
        .O(O236));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[0]_i_1__2 
       (.I0(O22[5]),
        .I1(O22[4]),
        .I2(O22[7]),
        .I3(O22[6]),
        .O(O228[7]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[1]_i_1__2 
       (.I0(O22[1]),
        .I1(O22[0]),
        .I2(O22[3]),
        .I3(O22[2]),
        .O(O228[6]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[2]_i_1__2 
       (.I0(O22[13]),
        .I1(O22[12]),
        .I2(O22[15]),
        .I3(O22[14]),
        .O(O228[5]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[3]_i_1__2 
       (.I0(O22[9]),
        .I1(O22[8]),
        .I2(O22[11]),
        .I3(O22[10]),
        .O(O228[4]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[4]_i_1__2 
       (.I0(O22[21]),
        .I1(O22[20]),
        .I2(O22[23]),
        .I3(O22[22]),
        .O(O228[3]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[5]_i_1__2 
       (.I0(O22[17]),
        .I1(O22[16]),
        .I2(O22[19]),
        .I3(O22[18]),
        .O(O228[2]));
LUT4 #(
    .INIT(16'h0800)) 
     \got_a_d_r[6]_i_1__2 
       (.I0(O22[29]),
        .I1(O22[28]),
        .I2(O22[31]),
        .I3(O22[30]),
        .O(O228[1]));
LUT4 #(
    .INIT(16'h1000)) 
     \got_a_d_r[7]_i_1__2 
       (.I0(O22[25]),
        .I1(O22[24]),
        .I2(O22[27]),
        .I3(O22[26]),
        .O(O228[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTPE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'b00000000000000000000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(2),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(43'b1001001000000000000000001000000111010000000),
    .CFOK_CFG2(7'b0100000),
    .CFOK_CFG3(7'b0100000),
    .CFOK_CFG4(1'b0),
    .CFOK_CFG5(2'b00),
    .CFOK_CFG6(4'b0000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0101111100),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b0001),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b0000),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_COMMON_SWING(1'b0),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(39),
    .CLK_COR_MIN_LAT(32),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0111110111),
    .CLK_COR_SEQ_1_2(10'b0111110111),
    .CLK_COR_SEQ_1_3(10'b0111110111),
    .CLK_COR_SEQ_1_4(10'b0111110111),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0100000000),
    .CLK_COR_SEQ_2_3(10'b0100000000),
    .CLK_COR_SEQ_2_4(10'b0100000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(4),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h010),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_LOOPBACK_CFG(1'b0),
    .PMA_RSV(32'h00000333),
    .PMA_RSV2(32'h00002040),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(4'b0000),
    .PMA_RSV5(1'b0),
    .PMA_RSV6(1'b0),
    .PMA_RSV7(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0000107FE406001041010),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b001001),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPMRESET_TIME(7'b0001111),
    .RXLPM_BIAS_STARTUP_DISABLE(1'b0),
    .RXLPM_CFG(4'b0110),
    .RXLPM_CFG1(1'b0),
    .RXLPM_CM_CFG(1'b0),
    .RXLPM_GC_CFG(9'b111100010),
    .RXLPM_GC_CFG2(3'b001),
    .RXLPM_HF_CFG(14'b00001111110000),
    .RXLPM_HF_CFG2(5'b01010),
    .RXLPM_HF_CFG3(4'b0000),
    .RXLPM_HOLD_DURING_EIDLE(1'b0),
    .RXLPM_INCM_CFG(1'b1),
    .RXLPM_IPCM_CFG(1'b0),
    .RXLPM_LF_CFG(18'b000000001111110000),
    .RXLPM_LF_CFG2(5'b01010),
    .RXLPM_OSINT_CFG(3'b100),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(3'b000),
    .RXPI_CFG1(1'b1),
    .RXPI_CFG2(1'b1),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(16'b0000111100110011),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(11),
    .RX_CLKMUX_EN(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SATA_PLL_CFG("VCO_3000MHZ"),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(11),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gtpe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({n_48_gtpe2_i,n_49_gtpe2_i,n_50_gtpe2_i,n_51_gtpe2_i,n_52_gtpe2_i,n_53_gtpe2_i,n_54_gtpe2_i,n_55_gtpe2_i,n_56_gtpe2_i,n_57_gtpe2_i,n_58_gtpe2_i,n_59_gtpe2_i,n_60_gtpe2_i,n_61_gtpe2_i,n_62_gtpe2_i}),
        .DRPADDR(drpaddr_i),
        .DRPCLK(drpclk_in),
        .DRPDI(drpdi_i),
        .DRPDO(drpdo_out_lane3),
        .DRPEN(drpen_i),
        .DRPRDY(O1),
        .DRPWE(drpwe_i),
        .EYESCANDATAERROR(n_1_gtpe2_i),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTPRXN(rxn),
        .GTPRXP(rxp),
        .GTPTXN(txn),
        .GTPTXP(txp),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_out),
        .GTTXRESET(gt_tx_reset_i),
        .LOOPBACK(loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtpe2_i_PHYSTATUS_UNCONNECTED),
        .PLL0CLK(gt0_pll0outclk_in),
        .PLL0REFCLK(gt0_pll0outrefclk_in),
        .PLL1CLK(gt0_pll1outclk_in),
        .PLL1REFCLK(gt0_pll1outrefclk_in),
        .PMARSVDIN0(1'b0),
        .PMARSVDIN1(1'b0),
        .PMARSVDIN2(1'b0),
        .PMARSVDIN3(1'b0),
        .PMARSVDIN4(1'b0),
        .PMARSVDOUT0(NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED),
        .PMARSVDOUT1(NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({n_103_gtpe2_i,n_104_gtpe2_i,n_105_gtpe2_i}),
        .RXBYTEISALIGNED(n_7_gtpe2_i),
        .RXBYTEREALIGN(O19),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(n_9_gtpe2_i),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(n_10_gtpe2_i),
        .RXCHANISALIGNED(ch_bond_done_i),
        .RXCHANREALIGN(n_12_gtpe2_i),
        .RXCHARISCOMMA(O23),
        .RXCHARISK(RXCHARISK),
        .RXCHBONDEN(1'b1),
        .RXCHBONDI(RXCHBONDO),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({n_152_gtpe2_i,n_153_gtpe2_i,n_154_gtpe2_i,n_155_gtpe2_i}),
        .RXCHBONDSLAVE(1'b1),
        .RXCLKCORCNT({n_95_gtpe2_i,n_96_gtpe2_i}),
        .RXCOMINITDET(NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(n_14_gtpe2_i),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA(O22),
        .RXDATAVALID(NLW_gtpe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEXYDEN(1'b0),
        .RXDISPERR({n_156_gtpe2_i,n_157_gtpe2_i,n_158_gtpe2_i,n_159_gtpe2_i}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtpe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gtpe2_i_RXHEADER_UNCONNECTED[2:0]),
        .RXHEADERVALID(NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFOVRDEN(1'b0),
        .RXLPMOSINTNTRLEN(1'b0),
        .RXLPMRESET(1'b0),
        .RXMCOMMAALIGNEN(I13),
        .RXNOTINTABLE({n_160_gtpe2_i,n_161_gtpe2_i,n_162_gtpe2_i,n_163_gtpe2_i}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b0,1'b1,1'b0}),
        .RXOSINTDONE(NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTPD(1'b0),
        .RXOSINTSTARTED(NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_24_gtpe2_i),
        .RXOUTCLKFABRIC(NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(I13),
        .RXPCSRESET(1'b0),
        .RXPD({power_down,power_down}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(n_28_gtpe2_i),
        .RXPOLARITY(I15),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(n_29_gtpe2_i),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtpe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(O20),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gtpe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(gt_rxuserrdy_i),
        .RXUSRCLK(sync_clk),
        .RXUSRCLK2(user_clk),
        .RXVALID(NLW_gtpe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS({n_101_gtpe2_i,n_102_gtpe2_i}),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK(TXCHARISK),
        .TXCOMFINISH(NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA(I16),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(power_down),
        .TXGEARBOXREADY(NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(n_38_gtpe2_i),
        .TXOUTCLKFABRIC(n_39_gtpe2_i),
        .TXOUTCLKPCS(n_40_gtpe2_i),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({power_down,power_down}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtpe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(O21),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(gt_txuserrdy_i),
        .TXUSRCLK(sync_clk),
        .TXUSRCLK2(user_clk));
aurora_8b10baurora_8b10b_gtrxreset_seq gtrxreset_seq_i
       (.DRPADDR(drpaddr_i),
        .DRPDI(drpdi_i),
        .I1(I1),
        .I2(I2),
        .I3(n_28_gtpe2_i),
        .I4(O1),
        .O202(O202),
        .O203(O203),
        .O204(O204),
        .O205(O205),
        .O206(O206),
        .O207(O207),
        .O208(O208),
        .O209(O209),
        .O210(O210),
        .O211(O211),
        .O212(O212),
        .O213(O213),
        .O214(O214),
        .O215(O215),
        .O216(O216),
        .O217(O217),
        .O218(O218),
        .O219(O219),
        .drpaddr_in_lane3(drpaddr_in_lane3),
        .drpclk_in(drpclk_in),
        .drpdi_in_lane3(drpdi_in_lane3),
        .drpdo_out_lane3(drpdo_out_lane3),
        .drpen_i(drpen_i),
        .drpen_in_lane3(drpen_in_lane3),
        .drpwe_i(drpwe_i),
        .drpwe_in_lane3(drpwe_in_lane3),
        .gtrxreset_out(gtrxreset_out),
        .s_out_d1_cdc_to_224(s_out_d1_cdc_to_224),
        .s_out_d1_cdc_to_231(s_out_d1_cdc_to_231),
        .s_out_d1_cdc_to_238(s_out_d1_cdc_to_238),
        .s_out_d2_225(s_out_d2_225),
        .s_out_d2_232(s_out_d2_232),
        .s_out_d2_239(s_out_d2_239),
        .s_out_d3_226(s_out_d3_226),
        .s_out_d3_233(s_out_d3_233),
        .s_out_d3_240(s_out_d3_240),
        .s_out_d4_227(s_out_d4_227),
        .s_out_d4_234(s_out_d4_234),
        .s_out_d4_241(s_out_d4_241),
        .s_out_d5_228(s_out_d5_228),
        .s_out_d5_235(s_out_d5_235),
        .s_out_d5_242(s_out_d5_242),
        .s_out_d6_229(s_out_d6_229),
        .s_out_d6_236(s_out_d6_236),
        .s_out_d6_243(s_out_d6_243),
        .s_out_d7_230(s_out_d7_230),
        .s_out_d7_237(s_out_d7_237),
        .s_out_d7_244(s_out_d7_244));
LUT3 #(
    .INIT(8'hFE)) 
     hard_err_gt_i_1__2
       (.I0(n_103_gtpe2_i),
        .I1(n_101_gtpe2_i),
        .I2(O19),
        .O(hard_err_gt0_2));
LUT6 #(
    .INIT(64'hFE29FE29FE29FFFF)) 
     \left_align_select_r[0]_i_2__2 
       (.I0(RXCHARISK[2]),
        .I1(RXCHARISK[0]),
        .I2(RXCHARISK[1]),
        .I3(RXCHARISK[3]),
        .I4(I13),
        .I5(ready_r_8),
        .O(\n_0_left_align_select_r[0]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     reset_count_r_i_2__2
       (.I0(n_157_gtpe2_i),
        .I1(n_161_gtpe2_i),
        .I2(n_160_gtpe2_i),
        .I3(n_156_gtpe2_i),
        .I4(n_163_gtpe2_i),
        .I5(n_159_gtpe2_i),
        .O(O220));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'h02)) 
     reset_count_r_i_3__2
       (.I0(consecutive_commas_r_7),
        .I1(n_162_gtpe2_i),
        .I2(n_158_gtpe2_i),
        .O(O182));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[0]_i_2__2 
       (.I0(n_159_gtpe2_i),
        .I1(n_163_gtpe2_i),
        .O(O221));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[1]_i_1__2 
       (.I0(n_158_gtpe2_i),
        .I1(n_162_gtpe2_i),
        .O(O201));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[2]_i_1__2 
       (.I0(n_157_gtpe2_i),
        .I1(n_161_gtpe2_i),
        .O(O222));
LUT2 #(
    .INIT(4'hE)) 
     \soft_err_r[3]_i_1__2 
       (.I0(n_160_gtpe2_i),
        .I1(n_156_gtpe2_i),
        .O(O223));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[2]_i_1__2 
       (.I0(RXCHARISK[0]),
        .I1(RXCHARISK[1]),
        .I2(I31),
        .I3(I32),
        .I4(RXCHARISK[2]),
        .I5(I34),
        .O(O226));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_control_bits_r[3]_i_1__2 
       (.I0(RXCHARISK[1]),
        .I1(RXCHARISK[2]),
        .I2(I31),
        .I3(I32),
        .I4(RXCHARISK[3]),
        .I5(RXCHARISK[0]),
        .O(O227));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[16]_i_1__2 
       (.I0(O22[7]),
        .I1(O22[15]),
        .I2(I31),
        .I3(I32),
        .I4(O22[23]),
        .I5(I33[7]),
        .O(O224[7]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[17]_i_1__2 
       (.I0(O22[6]),
        .I1(O22[14]),
        .I2(I31),
        .I3(I32),
        .I4(O22[22]),
        .I5(I33[6]),
        .O(O224[6]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[18]_i_1__2 
       (.I0(O22[5]),
        .I1(O22[13]),
        .I2(I31),
        .I3(I32),
        .I4(O22[21]),
        .I5(I33[5]),
        .O(O224[5]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[19]_i_1__2 
       (.I0(O22[4]),
        .I1(O22[12]),
        .I2(I31),
        .I3(I32),
        .I4(O22[20]),
        .I5(I33[4]),
        .O(O224[4]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[20]_i_1__2 
       (.I0(O22[3]),
        .I1(O22[11]),
        .I2(I31),
        .I3(I32),
        .I4(O22[19]),
        .I5(I33[3]),
        .O(O224[3]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[21]_i_1__2 
       (.I0(O22[2]),
        .I1(O22[10]),
        .I2(I31),
        .I3(I32),
        .I4(O22[18]),
        .I5(I33[2]),
        .O(O224[2]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[22]_i_1__2 
       (.I0(O22[1]),
        .I1(O22[9]),
        .I2(I31),
        .I3(I32),
        .I4(O22[17]),
        .I5(I33[1]),
        .O(O224[1]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[23]_i_1__2 
       (.I0(O22[0]),
        .I1(O22[8]),
        .I2(I31),
        .I3(I32),
        .I4(O22[16]),
        .I5(I33[0]),
        .O(O224[0]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[24]_i_1__2 
       (.I0(O22[15]),
        .I1(O22[23]),
        .I2(I31),
        .I3(I32),
        .I4(O22[31]),
        .I5(O22[7]),
        .O(O225[7]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[25]_i_1__2 
       (.I0(O22[14]),
        .I1(O22[22]),
        .I2(I31),
        .I3(I32),
        .I4(O22[30]),
        .I5(O22[6]),
        .O(O225[6]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[26]_i_1__2 
       (.I0(O22[13]),
        .I1(O22[21]),
        .I2(I31),
        .I3(I32),
        .I4(O22[29]),
        .I5(O22[5]),
        .O(O225[5]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[27]_i_1__2 
       (.I0(O22[12]),
        .I1(O22[20]),
        .I2(I31),
        .I3(I32),
        .I4(O22[28]),
        .I5(O22[4]),
        .O(O225[4]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[28]_i_1__2 
       (.I0(O22[11]),
        .I1(O22[19]),
        .I2(I31),
        .I3(I32),
        .I4(O22[27]),
        .I5(O22[3]),
        .O(O225[3]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[29]_i_1__2 
       (.I0(O22[10]),
        .I1(O22[18]),
        .I2(I31),
        .I3(I32),
        .I4(O22[26]),
        .I5(O22[2]),
        .O(O225[2]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[30]_i_1__2 
       (.I0(O22[9]),
        .I1(O22[17]),
        .I2(I31),
        .I3(I32),
        .I4(O22[25]),
        .I5(O22[1]),
        .O(O225[1]));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \word_aligned_data_r[31]_i_1__2 
       (.I0(O22[8]),
        .I1(O22[16]),
        .I2(I31),
        .I3(I32),
        .I4(O22[24]),
        .I5(O22[0]),
        .O(O225[0]));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_gtrxreset_seq" *) 
module aurora_8b10baurora_8b10b_gtrxreset_seq
   (s_out_d1_cdc_to_224,
    s_out_d2_225,
    s_out_d3_226,
    s_out_d4_227,
    s_out_d5_228,
    s_out_d6_229,
    s_out_d7_230,
    O202,
    O203,
    O204,
    O205,
    O206,
    O207,
    s_out_d1_cdc_to_231,
    s_out_d2_232,
    s_out_d3_233,
    s_out_d4_234,
    s_out_d5_235,
    s_out_d6_236,
    s_out_d7_237,
    O208,
    O209,
    O210,
    O211,
    O212,
    O213,
    s_out_d1_cdc_to_238,
    s_out_d2_239,
    s_out_d3_240,
    s_out_d4_241,
    s_out_d5_242,
    s_out_d6_243,
    s_out_d7_244,
    O214,
    O215,
    O216,
    O217,
    O218,
    O219,
    gtrxreset_out,
    drpen_i,
    DRPDI,
    drpwe_i,
    DRPADDR,
    I1,
    I2,
    I3,
    drpclk_in,
    I4,
    drpdo_out_lane3,
    drpen_in_lane3,
    drpdi_in_lane3,
    drpwe_in_lane3,
    drpaddr_in_lane3);
  output s_out_d1_cdc_to_224;
  output s_out_d2_225;
  output s_out_d3_226;
  output s_out_d4_227;
  output s_out_d5_228;
  output s_out_d6_229;
  output s_out_d7_230;
  output [1:0]O202;
  output [1:0]O203;
  output [1:0]O204;
  output [1:0]O205;
  output [1:0]O206;
  output [1:0]O207;
  output s_out_d1_cdc_to_231;
  output s_out_d2_232;
  output s_out_d3_233;
  output s_out_d4_234;
  output s_out_d5_235;
  output s_out_d6_236;
  output s_out_d7_237;
  output [1:0]O208;
  output [1:0]O209;
  output [1:0]O210;
  output [1:0]O211;
  output [1:0]O212;
  output [1:0]O213;
  output s_out_d1_cdc_to_238;
  output s_out_d2_239;
  output s_out_d3_240;
  output s_out_d4_241;
  output s_out_d5_242;
  output s_out_d6_243;
  output s_out_d7_244;
  output [1:0]O214;
  output [1:0]O215;
  output [1:0]O216;
  output [1:0]O217;
  output [1:0]O218;
  output [1:0]O219;
  output gtrxreset_out;
  output drpen_i;
  output [15:0]DRPDI;
  output drpwe_i;
  output [8:0]DRPADDR;
  input I1;
  input I2;
  input I3;
  input drpclk_in;
  input I4;
  input [15:0]drpdo_out_lane3;
  input drpen_in_lane3;
  input [15:0]drpdi_in_lane3;
  input drpwe_in_lane3;
  input [8:0]drpaddr_in_lane3;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [1:0]O202;
  wire [1:0]O203;
  wire [1:0]O204;
  wire [1:0]O205;
  wire [1:0]O206;
  wire [1:0]O207;
  wire [1:0]O208;
  wire [1:0]O209;
  wire [1:0]O210;
  wire [1:0]O211;
  wire [1:0]O212;
  wire [1:0]O213;
  wire [1:0]O214;
  wire [1:0]O215;
  wire [1:0]O216;
  wire [1:0]O217;
  wire [1:0]O218;
  wire [1:0]O219;
  wire drp_op_done;
  wire [8:0]drpaddr_in_lane3;
  wire drpclk_in;
  wire [15:0]drpdi_in_lane3;
  wire [15:0]drpdo_out_lane3;
  wire drpen_i;
  wire drpen_in_lane3;
  wire drpwe_i;
  wire drpwe_in_lane3;
  wire gtrxreset_i;
  wire gtrxreset_out;
  wire gtrxreset_ss;
  wire n_0_DRP_OP_DONE_i_1;
  wire \n_0_rd_data[15]_i_1__2 ;
  wire \n_0_rd_data_reg[0] ;
  wire \n_0_rd_data_reg[10] ;
  wire \n_0_rd_data_reg[11] ;
  wire \n_0_rd_data_reg[12] ;
  wire \n_0_rd_data_reg[13] ;
  wire \n_0_rd_data_reg[14] ;
  wire \n_0_rd_data_reg[15] ;
  wire \n_0_rd_data_reg[1] ;
  wire \n_0_rd_data_reg[2] ;
  wire \n_0_rd_data_reg[3] ;
  wire \n_0_rd_data_reg[4] ;
  wire \n_0_rd_data_reg[5] ;
  wire \n_0_rd_data_reg[6] ;
  wire \n_0_rd_data_reg[7] ;
  wire \n_0_rd_data_reg[8] ;
  wire \n_0_rd_data_reg[9] ;
  wire n_21_rxpmaresetdone_cdc_sync;
  wire [2:0]next_state;
  wire rst_ss;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire s_out_d1_cdc_to_224;
  wire s_out_d1_cdc_to_231;
  wire s_out_d1_cdc_to_238;
  wire s_out_d2_225;
  wire s_out_d2_232;
  wire s_out_d2_239;
  wire s_out_d3_226;
  wire s_out_d3_233;
  wire s_out_d3_240;
  wire s_out_d4_227;
  wire s_out_d4_234;
  wire s_out_d4_241;
  wire s_out_d5_228;
  wire s_out_d5_235;
  wire s_out_d5_242;
  wire s_out_d6_229;
  wire s_out_d6_236;
  wire s_out_d6_243;
  wire s_out_d7_230;
  wire s_out_d7_237;
  wire s_out_d7_244;
  wire [2:0]state;

LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
     DRP_OP_DONE_i_1
       (.I0(drp_op_done),
        .I1(state[1]),
        .I2(state[0]),
        .I3(I4),
        .I4(state[2]),
        .I5(gtrxreset_ss),
        .O(n_0_DRP_OP_DONE_i_1));
FDRE DRP_OP_DONE_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_DRP_OP_DONE_i_1),
        .Q(drp_op_done),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_10__2
       (.I0(drpdi_in_lane3[8]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[8] ),
        .O(DRPDI[8]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_11__2
       (.I0(drpdi_in_lane3[7]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[7] ),
        .O(DRPDI[7]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_12__2
       (.I0(drpdi_in_lane3[6]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[6] ),
        .O(DRPDI[6]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_13__2
       (.I0(drpdi_in_lane3[5]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[5] ),
        .O(DRPDI[5]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_14__2
       (.I0(drpdi_in_lane3[4]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[4] ),
        .O(DRPDI[4]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_15__2
       (.I0(drpdi_in_lane3[3]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[3] ),
        .O(DRPDI[3]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_16__2
       (.I0(drpdi_in_lane3[2]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[2] ),
        .O(DRPDI[2]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_17__2
       (.I0(drpdi_in_lane3[1]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[1] ),
        .O(DRPDI[1]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_18__2
       (.I0(drpdi_in_lane3[0]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[0] ),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_19__2
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane3[8]),
        .O(DRPADDR[8]));
LUT5 #(
    .INIT(32'h8B88B8B8)) 
     gtpe2_i_i_1__2
       (.I0(drpen_in_lane3),
        .I1(drp_op_done),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(drpen_i));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_20__2
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane3[7]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_21__2
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane3[6]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_22__2
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane3[5]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gtpe2_i_i_23__2
       (.I0(drpaddr_in_lane3[4]),
        .I1(drp_op_done),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_24__2
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane3[3]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_25__2
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane3[2]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_26__2
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane3[1]),
        .O(DRPADDR[1]));
LUT2 #(
    .INIT(4'hB)) 
     gtpe2_i_i_27__2
       (.I0(drpaddr_in_lane3[0]),
        .I1(drp_op_done),
        .O(DRPADDR[0]));
LUT5 #(
    .INIT(32'hAA3CAA00)) 
     gtpe2_i_i_2__2
       (.I0(drpwe_in_lane3),
        .I1(state[2]),
        .I2(state[0]),
        .I3(drp_op_done),
        .I4(state[1]),
        .O(drpwe_i));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_3__2
       (.I0(drpdi_in_lane3[15]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[15] ),
        .O(DRPDI[15]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_4__2
       (.I0(drpdi_in_lane3[14]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[14] ),
        .O(DRPDI[14]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_5__2
       (.I0(drpdi_in_lane3[13]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[13] ),
        .O(DRPDI[13]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_6__2
       (.I0(drpdi_in_lane3[12]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[12] ),
        .O(DRPDI[12]));
LUT6 #(
    .INIT(64'h8B88888888888888)) 
     gtpe2_i_i_7__2
       (.I0(drpdi_in_lane3[11]),
        .I1(drp_op_done),
        .I2(state[0]),
        .I3(state[2]),
        .I4(\n_0_rd_data_reg[11] ),
        .I5(state[1]),
        .O(DRPDI[11]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_8__2
       (.I0(drpdi_in_lane3[10]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[10] ),
        .O(DRPDI[10]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_9__2
       (.I0(drpdi_in_lane3[9]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[9] ),
        .O(DRPDI[9]));
aurora_8b10baurora_8b10b_cdc_sync_21 gtrxreset_in_cdc_sync
       (.D(next_state[0]),
        .I1(n_21_rxpmaresetdone_cdc_sync),
        .I2(I2),
        .I4(I4),
        .O214(O214),
        .O215(O215),
        .O216(O216),
        .O217(O217),
        .O218(O218),
        .O219(O219),
        .Q(state),
        .drpclk_in(drpclk_in),
        .gtrxreset_i(gtrxreset_i),
        .gtrxreset_ss(gtrxreset_ss),
        .s_out_d1_cdc_to_238(s_out_d1_cdc_to_238),
        .s_out_d2_239(s_out_d2_239),
        .s_out_d3_240(s_out_d3_240),
        .s_out_d4_241(s_out_d4_241),
        .s_out_d5_242(s_out_d5_242),
        .s_out_d6_243(s_out_d6_243),
        .s_out_d7_244(s_out_d7_244));
FDRE gtrxreset_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtrxreset_i),
        .Q(gtrxreset_out),
        .R(rst_ss));
LUT4 #(
    .INIT(16'h0008)) 
     \rd_data[15]_i_1__2 
       (.I0(state[1]),
        .I1(I4),
        .I2(state[0]),
        .I3(state[2]),
        .O(\n_0_rd_data[15]_i_1__2 ));
FDRE \rd_data_reg[0] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[0]),
        .Q(\n_0_rd_data_reg[0] ),
        .R(rst_ss));
FDRE \rd_data_reg[10] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[10]),
        .Q(\n_0_rd_data_reg[10] ),
        .R(rst_ss));
FDRE \rd_data_reg[11] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[11]),
        .Q(\n_0_rd_data_reg[11] ),
        .R(rst_ss));
FDRE \rd_data_reg[12] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[12]),
        .Q(\n_0_rd_data_reg[12] ),
        .R(rst_ss));
FDRE \rd_data_reg[13] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[13]),
        .Q(\n_0_rd_data_reg[13] ),
        .R(rst_ss));
FDRE \rd_data_reg[14] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[14]),
        .Q(\n_0_rd_data_reg[14] ),
        .R(rst_ss));
FDRE \rd_data_reg[15] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[15]),
        .Q(\n_0_rd_data_reg[15] ),
        .R(rst_ss));
FDRE \rd_data_reg[1] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[1]),
        .Q(\n_0_rd_data_reg[1] ),
        .R(rst_ss));
FDRE \rd_data_reg[2] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[2]),
        .Q(\n_0_rd_data_reg[2] ),
        .R(rst_ss));
FDRE \rd_data_reg[3] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[3]),
        .Q(\n_0_rd_data_reg[3] ),
        .R(rst_ss));
FDRE \rd_data_reg[4] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[4]),
        .Q(\n_0_rd_data_reg[4] ),
        .R(rst_ss));
FDRE \rd_data_reg[5] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[5]),
        .Q(\n_0_rd_data_reg[5] ),
        .R(rst_ss));
FDRE \rd_data_reg[6] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[6]),
        .Q(\n_0_rd_data_reg[6] ),
        .R(rst_ss));
FDRE \rd_data_reg[7] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[7]),
        .Q(\n_0_rd_data_reg[7] ),
        .R(rst_ss));
FDRE \rd_data_reg[8] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[8]),
        .Q(\n_0_rd_data_reg[8] ),
        .R(rst_ss));
FDRE \rd_data_reg[9] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__2 ),
        .D(drpdo_out_lane3[9]),
        .Q(\n_0_rd_data_reg[9] ),
        .R(rst_ss));
aurora_8b10baurora_8b10b_cdc_sync_22 rst_cdc_sync
       (.I1(I1),
        .O208(O208),
        .O209(O209),
        .O210(O210),
        .O211(O211),
        .O212(O212),
        .O213(O213),
        .SR(rst_ss),
        .drpclk_in(drpclk_in),
        .s_out_d1_cdc_to_231(s_out_d1_cdc_to_231),
        .s_out_d2_232(s_out_d2_232),
        .s_out_d3_233(s_out_d3_233),
        .s_out_d4_234(s_out_d4_234),
        .s_out_d5_235(s_out_d5_235),
        .s_out_d6_236(s_out_d6_236),
        .s_out_d7_237(s_out_d7_237));
aurora_8b10baurora_8b10b_cdc_sync_23 rxpmaresetdone_cdc_sync
       (.D(next_state[1]),
        .I3(I3),
        .I4(I4),
        .O1(n_21_rxpmaresetdone_cdc_sync),
        .O202(O202),
        .O203(O203),
        .O204(O204),
        .O205(O205),
        .O206(O206),
        .O207(O207),
        .Q(state),
        .drpclk_in(drpclk_in),
        .rxpmaresetdone_ss(rxpmaresetdone_ss),
        .rxpmaresetdone_sss(rxpmaresetdone_sss),
        .s_out_d1_cdc_to_224(s_out_d1_cdc_to_224),
        .s_out_d2_225(s_out_d2_225),
        .s_out_d3_226(s_out_d3_226),
        .s_out_d4_227(s_out_d4_227),
        .s_out_d5_228(s_out_d5_228),
        .s_out_d6_229(s_out_d6_229),
        .s_out_d7_230(s_out_d7_230));
FDRE rxpmaresetdone_sss_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_ss),
        .Q(rxpmaresetdone_sss),
        .R(rst_ss));
LUT4 #(
    .INIT(16'h78F8)) 
     \state[2]_i_1__2 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(I4),
        .O(next_state[2]));
FDRE \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(state[0]),
        .R(rst_ss));
FDRE \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(state[1]),
        .R(rst_ss));
FDRE \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(state[2]),
        .R(rst_ss));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_gtrxreset_seq" *) 
module aurora_8b10baurora_8b10b_gtrxreset_seq_24
   (s_out_d1_cdc_to_203,
    s_out_d2_204,
    s_out_d3_205,
    s_out_d4_206,
    s_out_d5_207,
    s_out_d6_208,
    s_out_d7_209,
    O183,
    O184,
    O185,
    O186,
    O187,
    O188,
    s_out_d1_cdc_to_210,
    s_out_d2_211,
    s_out_d3_212,
    s_out_d4_213,
    s_out_d5_214,
    s_out_d6_215,
    s_out_d7_216,
    O189,
    O190,
    O191,
    O192,
    O193,
    O194,
    s_out_d1_cdc_to_217,
    s_out_d2_218,
    s_out_d3_219,
    s_out_d4_220,
    s_out_d5_221,
    s_out_d6_222,
    s_out_d7_223,
    O195,
    O196,
    O197,
    O198,
    O199,
    O200,
    gtrxreset_out,
    drpen_i,
    DRPDI,
    drpwe_i,
    DRPADDR,
    I2,
    I3,
    I1,
    drpclk_in,
    I4,
    drpdo_out_lane2,
    drpen_in_lane2,
    drpdi_in_lane2,
    drpwe_in_lane2,
    drpaddr_in_lane2);
  output s_out_d1_cdc_to_203;
  output s_out_d2_204;
  output s_out_d3_205;
  output s_out_d4_206;
  output s_out_d5_207;
  output s_out_d6_208;
  output s_out_d7_209;
  output [1:0]O183;
  output [1:0]O184;
  output [1:0]O185;
  output [1:0]O186;
  output [1:0]O187;
  output [1:0]O188;
  output s_out_d1_cdc_to_210;
  output s_out_d2_211;
  output s_out_d3_212;
  output s_out_d4_213;
  output s_out_d5_214;
  output s_out_d6_215;
  output s_out_d7_216;
  output [1:0]O189;
  output [1:0]O190;
  output [1:0]O191;
  output [1:0]O192;
  output [1:0]O193;
  output [1:0]O194;
  output s_out_d1_cdc_to_217;
  output s_out_d2_218;
  output s_out_d3_219;
  output s_out_d4_220;
  output s_out_d5_221;
  output s_out_d6_222;
  output s_out_d7_223;
  output [1:0]O195;
  output [1:0]O196;
  output [1:0]O197;
  output [1:0]O198;
  output [1:0]O199;
  output [1:0]O200;
  output gtrxreset_out;
  output drpen_i;
  output [15:0]DRPDI;
  output drpwe_i;
  output [8:0]DRPADDR;
  input I2;
  input I3;
  input I1;
  input drpclk_in;
  input I4;
  input [15:0]drpdo_out_lane2;
  input drpen_in_lane2;
  input [15:0]drpdi_in_lane2;
  input drpwe_in_lane2;
  input [8:0]drpaddr_in_lane2;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [1:0]O183;
  wire [1:0]O184;
  wire [1:0]O185;
  wire [1:0]O186;
  wire [1:0]O187;
  wire [1:0]O188;
  wire [1:0]O189;
  wire [1:0]O190;
  wire [1:0]O191;
  wire [1:0]O192;
  wire [1:0]O193;
  wire [1:0]O194;
  wire [1:0]O195;
  wire [1:0]O196;
  wire [1:0]O197;
  wire [1:0]O198;
  wire [1:0]O199;
  wire [1:0]O200;
  wire drp_op_done;
  wire [8:0]drpaddr_in_lane2;
  wire drpclk_in;
  wire [15:0]drpdi_in_lane2;
  wire [15:0]drpdo_out_lane2;
  wire drpen_i;
  wire drpen_in_lane2;
  wire drpwe_i;
  wire drpwe_in_lane2;
  wire gtrxreset_i;
  wire gtrxreset_out;
  wire gtrxreset_ss;
  wire n_0_DRP_OP_DONE_i_1;
  wire \n_0_rd_data[15]_i_1__1 ;
  wire \n_0_rd_data_reg[0] ;
  wire \n_0_rd_data_reg[10] ;
  wire \n_0_rd_data_reg[11] ;
  wire \n_0_rd_data_reg[12] ;
  wire \n_0_rd_data_reg[13] ;
  wire \n_0_rd_data_reg[14] ;
  wire \n_0_rd_data_reg[15] ;
  wire \n_0_rd_data_reg[1] ;
  wire \n_0_rd_data_reg[2] ;
  wire \n_0_rd_data_reg[3] ;
  wire \n_0_rd_data_reg[4] ;
  wire \n_0_rd_data_reg[5] ;
  wire \n_0_rd_data_reg[6] ;
  wire \n_0_rd_data_reg[7] ;
  wire \n_0_rd_data_reg[8] ;
  wire \n_0_rd_data_reg[9] ;
  wire n_21_rxpmaresetdone_cdc_sync;
  wire [2:0]next_state;
  wire rst_ss;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire s_out_d1_cdc_to_203;
  wire s_out_d1_cdc_to_210;
  wire s_out_d1_cdc_to_217;
  wire s_out_d2_204;
  wire s_out_d2_211;
  wire s_out_d2_218;
  wire s_out_d3_205;
  wire s_out_d3_212;
  wire s_out_d3_219;
  wire s_out_d4_206;
  wire s_out_d4_213;
  wire s_out_d4_220;
  wire s_out_d5_207;
  wire s_out_d5_214;
  wire s_out_d5_221;
  wire s_out_d6_208;
  wire s_out_d6_215;
  wire s_out_d6_222;
  wire s_out_d7_209;
  wire s_out_d7_216;
  wire s_out_d7_223;
  wire [2:0]state;

LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
     DRP_OP_DONE_i_1
       (.I0(drp_op_done),
        .I1(state[1]),
        .I2(state[0]),
        .I3(I4),
        .I4(state[2]),
        .I5(gtrxreset_ss),
        .O(n_0_DRP_OP_DONE_i_1));
FDRE DRP_OP_DONE_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_DRP_OP_DONE_i_1),
        .Q(drp_op_done),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_10__1
       (.I0(drpdi_in_lane2[8]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[8] ),
        .O(DRPDI[8]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_11__1
       (.I0(drpdi_in_lane2[7]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[7] ),
        .O(DRPDI[7]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_12__1
       (.I0(drpdi_in_lane2[6]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[6] ),
        .O(DRPDI[6]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_13__1
       (.I0(drpdi_in_lane2[5]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[5] ),
        .O(DRPDI[5]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_14__1
       (.I0(drpdi_in_lane2[4]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[4] ),
        .O(DRPDI[4]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_15__1
       (.I0(drpdi_in_lane2[3]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[3] ),
        .O(DRPDI[3]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_16__1
       (.I0(drpdi_in_lane2[2]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[2] ),
        .O(DRPDI[2]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_17__1
       (.I0(drpdi_in_lane2[1]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[1] ),
        .O(DRPDI[1]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_18__1
       (.I0(drpdi_in_lane2[0]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[0] ),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_19__1
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane2[8]),
        .O(DRPADDR[8]));
LUT5 #(
    .INIT(32'h8B88B8B8)) 
     gtpe2_i_i_1__1
       (.I0(drpen_in_lane2),
        .I1(drp_op_done),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(drpen_i));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_20__1
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane2[7]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_21__1
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane2[6]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_22__1
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane2[5]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gtpe2_i_i_23__1
       (.I0(drpaddr_in_lane2[4]),
        .I1(drp_op_done),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_24__1
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane2[3]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_25__1
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane2[2]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_26__1
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane2[1]),
        .O(DRPADDR[1]));
LUT2 #(
    .INIT(4'hB)) 
     gtpe2_i_i_27__1
       (.I0(drpaddr_in_lane2[0]),
        .I1(drp_op_done),
        .O(DRPADDR[0]));
LUT5 #(
    .INIT(32'hAA3CAA00)) 
     gtpe2_i_i_2__1
       (.I0(drpwe_in_lane2),
        .I1(state[2]),
        .I2(state[0]),
        .I3(drp_op_done),
        .I4(state[1]),
        .O(drpwe_i));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_3__1
       (.I0(drpdi_in_lane2[15]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[15] ),
        .O(DRPDI[15]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_4__1
       (.I0(drpdi_in_lane2[14]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[14] ),
        .O(DRPDI[14]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_5__1
       (.I0(drpdi_in_lane2[13]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[13] ),
        .O(DRPDI[13]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_6__1
       (.I0(drpdi_in_lane2[12]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[12] ),
        .O(DRPDI[12]));
LUT6 #(
    .INIT(64'h8B88888888888888)) 
     gtpe2_i_i_7__1
       (.I0(drpdi_in_lane2[11]),
        .I1(drp_op_done),
        .I2(state[0]),
        .I3(state[2]),
        .I4(\n_0_rd_data_reg[11] ),
        .I5(state[1]),
        .O(DRPDI[11]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_8__1
       (.I0(drpdi_in_lane2[10]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[10] ),
        .O(DRPDI[10]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_9__1
       (.I0(drpdi_in_lane2[9]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[9] ),
        .O(DRPDI[9]));
aurora_8b10baurora_8b10b_cdc_sync_25 gtrxreset_in_cdc_sync
       (.D(next_state[0]),
        .I1(n_21_rxpmaresetdone_cdc_sync),
        .I3(I3),
        .I4(I4),
        .O195(O195),
        .O196(O196),
        .O197(O197),
        .O198(O198),
        .O199(O199),
        .O200(O200),
        .Q(state),
        .drpclk_in(drpclk_in),
        .gtrxreset_i(gtrxreset_i),
        .gtrxreset_ss(gtrxreset_ss),
        .s_out_d1_cdc_to_217(s_out_d1_cdc_to_217),
        .s_out_d2_218(s_out_d2_218),
        .s_out_d3_219(s_out_d3_219),
        .s_out_d4_220(s_out_d4_220),
        .s_out_d5_221(s_out_d5_221),
        .s_out_d6_222(s_out_d6_222),
        .s_out_d7_223(s_out_d7_223));
FDRE gtrxreset_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtrxreset_i),
        .Q(gtrxreset_out),
        .R(rst_ss));
LUT4 #(
    .INIT(16'h0008)) 
     \rd_data[15]_i_1__1 
       (.I0(state[1]),
        .I1(I4),
        .I2(state[0]),
        .I3(state[2]),
        .O(\n_0_rd_data[15]_i_1__1 ));
FDRE \rd_data_reg[0] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[0]),
        .Q(\n_0_rd_data_reg[0] ),
        .R(rst_ss));
FDRE \rd_data_reg[10] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[10]),
        .Q(\n_0_rd_data_reg[10] ),
        .R(rst_ss));
FDRE \rd_data_reg[11] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[11]),
        .Q(\n_0_rd_data_reg[11] ),
        .R(rst_ss));
FDRE \rd_data_reg[12] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[12]),
        .Q(\n_0_rd_data_reg[12] ),
        .R(rst_ss));
FDRE \rd_data_reg[13] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[13]),
        .Q(\n_0_rd_data_reg[13] ),
        .R(rst_ss));
FDRE \rd_data_reg[14] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[14]),
        .Q(\n_0_rd_data_reg[14] ),
        .R(rst_ss));
FDRE \rd_data_reg[15] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[15]),
        .Q(\n_0_rd_data_reg[15] ),
        .R(rst_ss));
FDRE \rd_data_reg[1] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[1]),
        .Q(\n_0_rd_data_reg[1] ),
        .R(rst_ss));
FDRE \rd_data_reg[2] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[2]),
        .Q(\n_0_rd_data_reg[2] ),
        .R(rst_ss));
FDRE \rd_data_reg[3] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[3]),
        .Q(\n_0_rd_data_reg[3] ),
        .R(rst_ss));
FDRE \rd_data_reg[4] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[4]),
        .Q(\n_0_rd_data_reg[4] ),
        .R(rst_ss));
FDRE \rd_data_reg[5] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[5]),
        .Q(\n_0_rd_data_reg[5] ),
        .R(rst_ss));
FDRE \rd_data_reg[6] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[6]),
        .Q(\n_0_rd_data_reg[6] ),
        .R(rst_ss));
FDRE \rd_data_reg[7] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[7]),
        .Q(\n_0_rd_data_reg[7] ),
        .R(rst_ss));
FDRE \rd_data_reg[8] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[8]),
        .Q(\n_0_rd_data_reg[8] ),
        .R(rst_ss));
FDRE \rd_data_reg[9] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__1 ),
        .D(drpdo_out_lane2[9]),
        .Q(\n_0_rd_data_reg[9] ),
        .R(rst_ss));
aurora_8b10baurora_8b10b_cdc_sync_26 rst_cdc_sync
       (.I2(I2),
        .O189(O189),
        .O190(O190),
        .O191(O191),
        .O192(O192),
        .O193(O193),
        .O194(O194),
        .SR(rst_ss),
        .drpclk_in(drpclk_in),
        .s_out_d1_cdc_to_210(s_out_d1_cdc_to_210),
        .s_out_d2_211(s_out_d2_211),
        .s_out_d3_212(s_out_d3_212),
        .s_out_d4_213(s_out_d4_213),
        .s_out_d5_214(s_out_d5_214),
        .s_out_d6_215(s_out_d6_215),
        .s_out_d7_216(s_out_d7_216));
aurora_8b10baurora_8b10b_cdc_sync_27 rxpmaresetdone_cdc_sync
       (.D(next_state[1]),
        .I1(I1),
        .I4(I4),
        .O1(n_21_rxpmaresetdone_cdc_sync),
        .O183(O183),
        .O184(O184),
        .O185(O185),
        .O186(O186),
        .O187(O187),
        .O188(O188),
        .Q(state),
        .drpclk_in(drpclk_in),
        .rxpmaresetdone_ss(rxpmaresetdone_ss),
        .rxpmaresetdone_sss(rxpmaresetdone_sss),
        .s_out_d1_cdc_to_203(s_out_d1_cdc_to_203),
        .s_out_d2_204(s_out_d2_204),
        .s_out_d3_205(s_out_d3_205),
        .s_out_d4_206(s_out_d4_206),
        .s_out_d5_207(s_out_d5_207),
        .s_out_d6_208(s_out_d6_208),
        .s_out_d7_209(s_out_d7_209));
FDRE rxpmaresetdone_sss_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_ss),
        .Q(rxpmaresetdone_sss),
        .R(rst_ss));
LUT4 #(
    .INIT(16'h78F8)) 
     \state[2]_i_1__1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(I4),
        .O(next_state[2]));
FDRE \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(state[0]),
        .R(rst_ss));
FDRE \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(state[1]),
        .R(rst_ss));
FDRE \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(state[2]),
        .R(rst_ss));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_gtrxreset_seq" *) 
module aurora_8b10baurora_8b10b_gtrxreset_seq_28
   (s_out_d1_cdc_to_182,
    s_out_d2_183,
    s_out_d3_184,
    s_out_d4_185,
    s_out_d5_186,
    s_out_d6_187,
    s_out_d7_188,
    O164,
    O165,
    O166,
    O167,
    O168,
    O169,
    s_out_d1_cdc_to_189,
    s_out_d2_190,
    s_out_d3_191,
    s_out_d4_192,
    s_out_d5_193,
    s_out_d6_194,
    s_out_d7_195,
    O170,
    O171,
    O172,
    O173,
    O174,
    O175,
    s_out_d1_cdc_to_196,
    s_out_d2_197,
    s_out_d3_198,
    s_out_d4_199,
    s_out_d5_200,
    s_out_d6_201,
    s_out_d7_202,
    O176,
    O177,
    O178,
    O179,
    O180,
    O181,
    gtrxreset_out,
    drpen_i,
    DRPDI,
    drpwe_i,
    DRPADDR,
    I1,
    I2,
    I3,
    drpclk_in,
    I4,
    drpdo_out_lane1,
    drpen_in_lane1,
    drpdi_in_lane1,
    drpwe_in_lane1,
    drpaddr_in_lane1);
  output s_out_d1_cdc_to_182;
  output s_out_d2_183;
  output s_out_d3_184;
  output s_out_d4_185;
  output s_out_d5_186;
  output s_out_d6_187;
  output s_out_d7_188;
  output [1:0]O164;
  output [1:0]O165;
  output [1:0]O166;
  output [1:0]O167;
  output [1:0]O168;
  output [1:0]O169;
  output s_out_d1_cdc_to_189;
  output s_out_d2_190;
  output s_out_d3_191;
  output s_out_d4_192;
  output s_out_d5_193;
  output s_out_d6_194;
  output s_out_d7_195;
  output [1:0]O170;
  output [1:0]O171;
  output [1:0]O172;
  output [1:0]O173;
  output [1:0]O174;
  output [1:0]O175;
  output s_out_d1_cdc_to_196;
  output s_out_d2_197;
  output s_out_d3_198;
  output s_out_d4_199;
  output s_out_d5_200;
  output s_out_d6_201;
  output s_out_d7_202;
  output [1:0]O176;
  output [1:0]O177;
  output [1:0]O178;
  output [1:0]O179;
  output [1:0]O180;
  output [1:0]O181;
  output gtrxreset_out;
  output drpen_i;
  output [15:0]DRPDI;
  output drpwe_i;
  output [8:0]DRPADDR;
  input I1;
  input I2;
  input I3;
  input drpclk_in;
  input I4;
  input [15:0]drpdo_out_lane1;
  input drpen_in_lane1;
  input [15:0]drpdi_in_lane1;
  input drpwe_in_lane1;
  input [8:0]drpaddr_in_lane1;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [1:0]O164;
  wire [1:0]O165;
  wire [1:0]O166;
  wire [1:0]O167;
  wire [1:0]O168;
  wire [1:0]O169;
  wire [1:0]O170;
  wire [1:0]O171;
  wire [1:0]O172;
  wire [1:0]O173;
  wire [1:0]O174;
  wire [1:0]O175;
  wire [1:0]O176;
  wire [1:0]O177;
  wire [1:0]O178;
  wire [1:0]O179;
  wire [1:0]O180;
  wire [1:0]O181;
  wire drp_op_done;
  wire [8:0]drpaddr_in_lane1;
  wire drpclk_in;
  wire [15:0]drpdi_in_lane1;
  wire [15:0]drpdo_out_lane1;
  wire drpen_i;
  wire drpen_in_lane1;
  wire drpwe_i;
  wire drpwe_in_lane1;
  wire gtrxreset_i;
  wire gtrxreset_out;
  wire gtrxreset_ss;
  wire n_0_DRP_OP_DONE_i_1;
  wire \n_0_rd_data[15]_i_1__0 ;
  wire \n_0_rd_data_reg[0] ;
  wire \n_0_rd_data_reg[10] ;
  wire \n_0_rd_data_reg[11] ;
  wire \n_0_rd_data_reg[12] ;
  wire \n_0_rd_data_reg[13] ;
  wire \n_0_rd_data_reg[14] ;
  wire \n_0_rd_data_reg[15] ;
  wire \n_0_rd_data_reg[1] ;
  wire \n_0_rd_data_reg[2] ;
  wire \n_0_rd_data_reg[3] ;
  wire \n_0_rd_data_reg[4] ;
  wire \n_0_rd_data_reg[5] ;
  wire \n_0_rd_data_reg[6] ;
  wire \n_0_rd_data_reg[7] ;
  wire \n_0_rd_data_reg[8] ;
  wire \n_0_rd_data_reg[9] ;
  wire n_21_rxpmaresetdone_cdc_sync;
  wire [2:0]next_state;
  wire rst_ss;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire s_out_d1_cdc_to_182;
  wire s_out_d1_cdc_to_189;
  wire s_out_d1_cdc_to_196;
  wire s_out_d2_183;
  wire s_out_d2_190;
  wire s_out_d2_197;
  wire s_out_d3_184;
  wire s_out_d3_191;
  wire s_out_d3_198;
  wire s_out_d4_185;
  wire s_out_d4_192;
  wire s_out_d4_199;
  wire s_out_d5_186;
  wire s_out_d5_193;
  wire s_out_d5_200;
  wire s_out_d6_187;
  wire s_out_d6_194;
  wire s_out_d6_201;
  wire s_out_d7_188;
  wire s_out_d7_195;
  wire s_out_d7_202;
  wire [2:0]state;

LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
     DRP_OP_DONE_i_1
       (.I0(drp_op_done),
        .I1(state[1]),
        .I2(state[0]),
        .I3(I4),
        .I4(state[2]),
        .I5(gtrxreset_ss),
        .O(n_0_DRP_OP_DONE_i_1));
FDRE DRP_OP_DONE_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_DRP_OP_DONE_i_1),
        .Q(drp_op_done),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_10__0
       (.I0(drpdi_in_lane1[8]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[8] ),
        .O(DRPDI[8]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_11__0
       (.I0(drpdi_in_lane1[7]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[7] ),
        .O(DRPDI[7]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_12__0
       (.I0(drpdi_in_lane1[6]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[6] ),
        .O(DRPDI[6]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_13__0
       (.I0(drpdi_in_lane1[5]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[5] ),
        .O(DRPDI[5]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_14__0
       (.I0(drpdi_in_lane1[4]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[4] ),
        .O(DRPDI[4]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_15__0
       (.I0(drpdi_in_lane1[3]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[3] ),
        .O(DRPDI[3]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_16__0
       (.I0(drpdi_in_lane1[2]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[2] ),
        .O(DRPDI[2]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_17__0
       (.I0(drpdi_in_lane1[1]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[1] ),
        .O(DRPDI[1]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_18__0
       (.I0(drpdi_in_lane1[0]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[0] ),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_19__0
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane1[8]),
        .O(DRPADDR[8]));
LUT5 #(
    .INIT(32'h8B88B8B8)) 
     gtpe2_i_i_1__0
       (.I0(drpen_in_lane1),
        .I1(drp_op_done),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(drpen_i));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_20__0
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane1[7]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_21__0
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane1[6]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_22__0
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane1[5]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gtpe2_i_i_23__0
       (.I0(drpaddr_in_lane1[4]),
        .I1(drp_op_done),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_24__0
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane1[3]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_25__0
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane1[2]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_26__0
       (.I0(drp_op_done),
        .I1(drpaddr_in_lane1[1]),
        .O(DRPADDR[1]));
LUT2 #(
    .INIT(4'hB)) 
     gtpe2_i_i_27__0
       (.I0(drpaddr_in_lane1[0]),
        .I1(drp_op_done),
        .O(DRPADDR[0]));
LUT5 #(
    .INIT(32'hAA3CAA00)) 
     gtpe2_i_i_2__0
       (.I0(drpwe_in_lane1),
        .I1(state[2]),
        .I2(state[0]),
        .I3(drp_op_done),
        .I4(state[1]),
        .O(drpwe_i));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_3__0
       (.I0(drpdi_in_lane1[15]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[15] ),
        .O(DRPDI[15]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_4__0
       (.I0(drpdi_in_lane1[14]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[14] ),
        .O(DRPDI[14]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_5__0
       (.I0(drpdi_in_lane1[13]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[13] ),
        .O(DRPDI[13]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_6__0
       (.I0(drpdi_in_lane1[12]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[12] ),
        .O(DRPDI[12]));
LUT6 #(
    .INIT(64'h8B88888888888888)) 
     gtpe2_i_i_7__0
       (.I0(drpdi_in_lane1[11]),
        .I1(drp_op_done),
        .I2(state[0]),
        .I3(state[2]),
        .I4(\n_0_rd_data_reg[11] ),
        .I5(state[1]),
        .O(DRPDI[11]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_8__0
       (.I0(drpdi_in_lane1[10]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[10] ),
        .O(DRPDI[10]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_9__0
       (.I0(drpdi_in_lane1[9]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\n_0_rd_data_reg[9] ),
        .O(DRPDI[9]));
aurora_8b10baurora_8b10b_cdc_sync_29 gtrxreset_in_cdc_sync
       (.D(next_state[0]),
        .I1(n_21_rxpmaresetdone_cdc_sync),
        .I2(I2),
        .I4(I4),
        .O176(O176),
        .O177(O177),
        .O178(O178),
        .O179(O179),
        .O180(O180),
        .O181(O181),
        .Q(state),
        .drpclk_in(drpclk_in),
        .gtrxreset_i(gtrxreset_i),
        .gtrxreset_ss(gtrxreset_ss),
        .s_out_d1_cdc_to_196(s_out_d1_cdc_to_196),
        .s_out_d2_197(s_out_d2_197),
        .s_out_d3_198(s_out_d3_198),
        .s_out_d4_199(s_out_d4_199),
        .s_out_d5_200(s_out_d5_200),
        .s_out_d6_201(s_out_d6_201),
        .s_out_d7_202(s_out_d7_202));
FDRE gtrxreset_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtrxreset_i),
        .Q(gtrxreset_out),
        .R(rst_ss));
LUT4 #(
    .INIT(16'h0008)) 
     \rd_data[15]_i_1__0 
       (.I0(state[1]),
        .I1(I4),
        .I2(state[0]),
        .I3(state[2]),
        .O(\n_0_rd_data[15]_i_1__0 ));
FDRE \rd_data_reg[0] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[0]),
        .Q(\n_0_rd_data_reg[0] ),
        .R(rst_ss));
FDRE \rd_data_reg[10] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[10]),
        .Q(\n_0_rd_data_reg[10] ),
        .R(rst_ss));
FDRE \rd_data_reg[11] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[11]),
        .Q(\n_0_rd_data_reg[11] ),
        .R(rst_ss));
FDRE \rd_data_reg[12] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[12]),
        .Q(\n_0_rd_data_reg[12] ),
        .R(rst_ss));
FDRE \rd_data_reg[13] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[13]),
        .Q(\n_0_rd_data_reg[13] ),
        .R(rst_ss));
FDRE \rd_data_reg[14] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[14]),
        .Q(\n_0_rd_data_reg[14] ),
        .R(rst_ss));
FDRE \rd_data_reg[15] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[15]),
        .Q(\n_0_rd_data_reg[15] ),
        .R(rst_ss));
FDRE \rd_data_reg[1] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[1]),
        .Q(\n_0_rd_data_reg[1] ),
        .R(rst_ss));
FDRE \rd_data_reg[2] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[2]),
        .Q(\n_0_rd_data_reg[2] ),
        .R(rst_ss));
FDRE \rd_data_reg[3] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[3]),
        .Q(\n_0_rd_data_reg[3] ),
        .R(rst_ss));
FDRE \rd_data_reg[4] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[4]),
        .Q(\n_0_rd_data_reg[4] ),
        .R(rst_ss));
FDRE \rd_data_reg[5] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[5]),
        .Q(\n_0_rd_data_reg[5] ),
        .R(rst_ss));
FDRE \rd_data_reg[6] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[6]),
        .Q(\n_0_rd_data_reg[6] ),
        .R(rst_ss));
FDRE \rd_data_reg[7] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[7]),
        .Q(\n_0_rd_data_reg[7] ),
        .R(rst_ss));
FDRE \rd_data_reg[8] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[8]),
        .Q(\n_0_rd_data_reg[8] ),
        .R(rst_ss));
FDRE \rd_data_reg[9] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1__0 ),
        .D(drpdo_out_lane1[9]),
        .Q(\n_0_rd_data_reg[9] ),
        .R(rst_ss));
aurora_8b10baurora_8b10b_cdc_sync_30 rst_cdc_sync
       (.I1(I1),
        .O170(O170),
        .O171(O171),
        .O172(O172),
        .O173(O173),
        .O174(O174),
        .O175(O175),
        .SR(rst_ss),
        .drpclk_in(drpclk_in),
        .s_out_d1_cdc_to_189(s_out_d1_cdc_to_189),
        .s_out_d2_190(s_out_d2_190),
        .s_out_d3_191(s_out_d3_191),
        .s_out_d4_192(s_out_d4_192),
        .s_out_d5_193(s_out_d5_193),
        .s_out_d6_194(s_out_d6_194),
        .s_out_d7_195(s_out_d7_195));
aurora_8b10baurora_8b10b_cdc_sync_31 rxpmaresetdone_cdc_sync
       (.D(next_state[1]),
        .I3(I3),
        .I4(I4),
        .O1(n_21_rxpmaresetdone_cdc_sync),
        .O164(O164),
        .O165(O165),
        .O166(O166),
        .O167(O167),
        .O168(O168),
        .O169(O169),
        .Q(state),
        .drpclk_in(drpclk_in),
        .rxpmaresetdone_ss(rxpmaresetdone_ss),
        .rxpmaresetdone_sss(rxpmaresetdone_sss),
        .s_out_d1_cdc_to_182(s_out_d1_cdc_to_182),
        .s_out_d2_183(s_out_d2_183),
        .s_out_d3_184(s_out_d3_184),
        .s_out_d4_185(s_out_d4_185),
        .s_out_d5_186(s_out_d5_186),
        .s_out_d6_187(s_out_d6_187),
        .s_out_d7_188(s_out_d7_188));
FDRE rxpmaresetdone_sss_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_ss),
        .Q(rxpmaresetdone_sss),
        .R(rst_ss));
LUT4 #(
    .INIT(16'h78F8)) 
     \state[2]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(I4),
        .O(next_state[2]));
FDRE \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(state[0]),
        .R(rst_ss));
FDRE \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(state[1]),
        .R(rst_ss));
FDRE \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(state[2]),
        .R(rst_ss));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_gtrxreset_seq" *) 
module aurora_8b10baurora_8b10b_gtrxreset_seq_32
   (s_out_d1_cdc_to_161,
    s_out_d2_162,
    s_out_d3_163,
    s_out_d4_164,
    s_out_d5_165,
    s_out_d6_166,
    s_out_d7_167,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    O5,
    s_out_d1_cdc_to_168,
    s_out_d2_169,
    s_out_d3_170,
    s_out_d4_171,
    s_out_d5_172,
    s_out_d6_173,
    s_out_d7_174,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    O6,
    s_out_d1_cdc_to_175,
    s_out_d2_176,
    s_out_d3_177,
    s_out_d4_178,
    s_out_d5_179,
    s_out_d6_180,
    s_out_d7_181,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    gtrxreset_out,
    drpen_i,
    DRPDI,
    drpwe_i,
    DRPADDR,
    I1,
    drpclk_in,
    common_reset_i,
    SR,
    I2,
    drpdo_out,
    drpen_in,
    drpdi_in,
    drpwe_in,
    drpaddr_in);
  output s_out_d1_cdc_to_161;
  output s_out_d2_162;
  output s_out_d3_163;
  output s_out_d4_164;
  output s_out_d5_165;
  output s_out_d6_166;
  output s_out_d7_167;
  output [1:0]O145;
  output [1:0]O146;
  output [1:0]O147;
  output [1:0]O148;
  output [1:0]O149;
  output [1:0]O150;
  output O5;
  output s_out_d1_cdc_to_168;
  output s_out_d2_169;
  output s_out_d3_170;
  output s_out_d4_171;
  output s_out_d5_172;
  output s_out_d6_173;
  output s_out_d7_174;
  output [1:0]O151;
  output [1:0]O152;
  output [1:0]O153;
  output [1:0]O154;
  output [1:0]O155;
  output [1:0]O156;
  output O6;
  output s_out_d1_cdc_to_175;
  output s_out_d2_176;
  output s_out_d3_177;
  output s_out_d4_178;
  output s_out_d5_179;
  output s_out_d6_180;
  output s_out_d7_181;
  output [1:0]O157;
  output [1:0]O158;
  output [1:0]O159;
  output [1:0]O160;
  output [1:0]O161;
  output [1:0]O162;
  output gtrxreset_out;
  output drpen_i;
  output [15:0]DRPDI;
  output drpwe_i;
  output [8:0]DRPADDR;
  input I1;
  input drpclk_in;
  input common_reset_i;
  input [0:0]SR;
  input I2;
  input [15:0]drpdo_out;
  input drpen_in;
  input [15:0]drpdi_in;
  input drpwe_in;
  input [8:0]drpaddr_in;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire I1;
  wire I2;
  wire [1:0]O145;
  wire [1:0]O146;
  wire [1:0]O147;
  wire [1:0]O148;
  wire [1:0]O149;
  wire [1:0]O150;
  wire [1:0]O151;
  wire [1:0]O152;
  wire [1:0]O153;
  wire [1:0]O154;
  wire [1:0]O155;
  wire [1:0]O156;
  wire [1:0]O157;
  wire [1:0]O158;
  wire [1:0]O159;
  wire [1:0]O160;
  wire [1:0]O161;
  wire [1:0]O162;
  wire O5;
  wire O6;
  wire [0:0]SR;
  wire common_reset_i;
  wire drp_op_done;
  wire [8:0]drpaddr_in;
  wire drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire drpen_i;
  wire drpen_in;
  wire drpwe_i;
  wire drpwe_in;
  wire gtrxreset_i;
  wire gtrxreset_out;
  wire gtrxreset_ss;
  wire n_0_DRP_OP_DONE_i_1;
  wire \n_0_rd_data[15]_i_1 ;
  wire n_21_rxpmaresetdone_cdc_sync;
  wire [2:0]next_state;
  wire [15:0]rd_data;
  wire rst_ss;
  wire rxpmaresetdone_ss;
  wire rxpmaresetdone_sss;
  wire s_out_d1_cdc_to_161;
  wire s_out_d1_cdc_to_168;
  wire s_out_d1_cdc_to_175;
  wire s_out_d2_162;
  wire s_out_d2_169;
  wire s_out_d2_176;
  wire s_out_d3_163;
  wire s_out_d3_170;
  wire s_out_d3_177;
  wire s_out_d4_164;
  wire s_out_d4_171;
  wire s_out_d4_178;
  wire s_out_d5_165;
  wire s_out_d5_172;
  wire s_out_d5_179;
  wire s_out_d6_166;
  wire s_out_d6_173;
  wire s_out_d6_180;
  wire s_out_d7_167;
  wire s_out_d7_174;
  wire s_out_d7_181;
  wire [2:0]state;

LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
     DRP_OP_DONE_i_1
       (.I0(drp_op_done),
        .I1(state[1]),
        .I2(state[0]),
        .I3(I2),
        .I4(state[2]),
        .I5(gtrxreset_ss),
        .O(n_0_DRP_OP_DONE_i_1));
FDRE DRP_OP_DONE_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_DRP_OP_DONE_i_1),
        .Q(drp_op_done),
        .R(1'b0));
LUT5 #(
    .INIT(32'h8B88B8B8)) 
     gtpe2_i_i_1
       (.I0(drpen_in),
        .I1(drp_op_done),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(drpen_i));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_10
       (.I0(drpdi_in[8]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[8]),
        .O(DRPDI[8]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_11
       (.I0(drpdi_in[7]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[7]),
        .O(DRPDI[7]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_12
       (.I0(drpdi_in[6]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[6]),
        .O(DRPDI[6]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_13
       (.I0(drpdi_in[5]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[5]),
        .O(DRPDI[5]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_14
       (.I0(drpdi_in[4]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[4]),
        .O(DRPDI[4]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_15
       (.I0(drpdi_in[3]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[3]),
        .O(DRPDI[3]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_16
       (.I0(drpdi_in[2]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[2]),
        .O(DRPDI[2]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_17
       (.I0(drpdi_in[1]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[1]),
        .O(DRPDI[1]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_18
       (.I0(drpdi_in[0]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[0]),
        .O(DRPDI[0]));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_19
       (.I0(drp_op_done),
        .I1(drpaddr_in[8]),
        .O(DRPADDR[8]));
LUT5 #(
    .INIT(32'hAA3CAA00)) 
     gtpe2_i_i_2
       (.I0(drpwe_in),
        .I1(state[2]),
        .I2(state[0]),
        .I3(drp_op_done),
        .I4(state[1]),
        .O(drpwe_i));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_20
       (.I0(drp_op_done),
        .I1(drpaddr_in[7]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_21
       (.I0(drp_op_done),
        .I1(drpaddr_in[6]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_22
       (.I0(drp_op_done),
        .I1(drpaddr_in[5]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'hB)) 
     gtpe2_i_i_23
       (.I0(drpaddr_in[4]),
        .I1(drp_op_done),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_24
       (.I0(drp_op_done),
        .I1(drpaddr_in[3]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_25
       (.I0(drp_op_done),
        .I1(drpaddr_in[2]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'h8)) 
     gtpe2_i_i_26
       (.I0(drp_op_done),
        .I1(drpaddr_in[1]),
        .O(DRPADDR[1]));
LUT2 #(
    .INIT(4'hB)) 
     gtpe2_i_i_27
       (.I0(drpaddr_in[0]),
        .I1(drp_op_done),
        .O(DRPADDR[0]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_3
       (.I0(drpdi_in[15]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[15]),
        .O(DRPDI[15]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_4
       (.I0(drpdi_in[14]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[14]),
        .O(DRPDI[14]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_5
       (.I0(drpdi_in[13]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[13]),
        .O(DRPDI[13]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_6
       (.I0(drpdi_in[12]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[12]),
        .O(DRPDI[12]));
LUT6 #(
    .INIT(64'h8B88888888888888)) 
     gtpe2_i_i_7
       (.I0(drpdi_in[11]),
        .I1(drp_op_done),
        .I2(state[0]),
        .I3(state[2]),
        .I4(rd_data[11]),
        .I5(state[1]),
        .O(DRPDI[11]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_8
       (.I0(drpdi_in[10]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[10]),
        .O(DRPDI[10]));
LUT6 #(
    .INIT(64'hA0ACACA0A0A0A0A0)) 
     gtpe2_i_i_9
       (.I0(drpdi_in[9]),
        .I1(state[1]),
        .I2(drp_op_done),
        .I3(state[0]),
        .I4(state[2]),
        .I5(rd_data[9]),
        .O(DRPDI[9]));
aurora_8b10baurora_8b10b_cdc_sync_33 gtrxreset_in_cdc_sync
       (.D(next_state[0]),
        .I1(n_21_rxpmaresetdone_cdc_sync),
        .I2(I2),
        .O157(O157),
        .O158(O158),
        .O159(O159),
        .O160(O160),
        .O161(O161),
        .O162(O162),
        .O6(O6),
        .Q(state),
        .SR(SR),
        .drpclk_in(drpclk_in),
        .gtrxreset_i(gtrxreset_i),
        .gtrxreset_ss(gtrxreset_ss),
        .s_out_d1_cdc_to_175(s_out_d1_cdc_to_175),
        .s_out_d2_176(s_out_d2_176),
        .s_out_d3_177(s_out_d3_177),
        .s_out_d4_178(s_out_d4_178),
        .s_out_d5_179(s_out_d5_179),
        .s_out_d6_180(s_out_d6_180),
        .s_out_d7_181(s_out_d7_181));
FDRE gtrxreset_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtrxreset_i),
        .Q(gtrxreset_out),
        .R(rst_ss));
LUT4 #(
    .INIT(16'h0008)) 
     \rd_data[15]_i_1 
       (.I0(state[1]),
        .I1(I2),
        .I2(state[0]),
        .I3(state[2]),
        .O(\n_0_rd_data[15]_i_1 ));
FDRE \rd_data_reg[0] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[0]),
        .Q(rd_data[0]),
        .R(rst_ss));
FDRE \rd_data_reg[10] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[10]),
        .Q(rd_data[10]),
        .R(rst_ss));
FDRE \rd_data_reg[11] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[11]),
        .Q(rd_data[11]),
        .R(rst_ss));
FDRE \rd_data_reg[12] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[12]),
        .Q(rd_data[12]),
        .R(rst_ss));
FDRE \rd_data_reg[13] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[13]),
        .Q(rd_data[13]),
        .R(rst_ss));
FDRE \rd_data_reg[14] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[14]),
        .Q(rd_data[14]),
        .R(rst_ss));
FDRE \rd_data_reg[15] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[15]),
        .Q(rd_data[15]),
        .R(rst_ss));
FDRE \rd_data_reg[1] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[1]),
        .Q(rd_data[1]),
        .R(rst_ss));
FDRE \rd_data_reg[2] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[2]),
        .Q(rd_data[2]),
        .R(rst_ss));
FDRE \rd_data_reg[3] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[3]),
        .Q(rd_data[3]),
        .R(rst_ss));
FDRE \rd_data_reg[4] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[4]),
        .Q(rd_data[4]),
        .R(rst_ss));
FDRE \rd_data_reg[5] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[5]),
        .Q(rd_data[5]),
        .R(rst_ss));
FDRE \rd_data_reg[6] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[6]),
        .Q(rd_data[6]),
        .R(rst_ss));
FDRE \rd_data_reg[7] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[7]),
        .Q(rd_data[7]),
        .R(rst_ss));
FDRE \rd_data_reg[8] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[8]),
        .Q(rd_data[8]),
        .R(rst_ss));
FDRE \rd_data_reg[9] 
       (.C(drpclk_in),
        .CE(\n_0_rd_data[15]_i_1 ),
        .D(drpdo_out[9]),
        .Q(rd_data[9]),
        .R(rst_ss));
aurora_8b10baurora_8b10b_cdc_sync_34 rst_cdc_sync
       (.O151(O151),
        .O152(O152),
        .O153(O153),
        .O154(O154),
        .O155(O155),
        .O156(O156),
        .O5(O5),
        .SR(rst_ss),
        .common_reset_i(common_reset_i),
        .drpclk_in(drpclk_in),
        .s_out_d1_cdc_to_168(s_out_d1_cdc_to_168),
        .s_out_d2_169(s_out_d2_169),
        .s_out_d3_170(s_out_d3_170),
        .s_out_d4_171(s_out_d4_171),
        .s_out_d5_172(s_out_d5_172),
        .s_out_d6_173(s_out_d6_173),
        .s_out_d7_174(s_out_d7_174));
aurora_8b10baurora_8b10b_cdc_sync_35 rxpmaresetdone_cdc_sync
       (.D(next_state[1]),
        .I1(I1),
        .I2(I2),
        .O1(n_21_rxpmaresetdone_cdc_sync),
        .O145(O145),
        .O146(O146),
        .O147(O147),
        .O148(O148),
        .O149(O149),
        .O150(O150),
        .Q(state),
        .drpclk_in(drpclk_in),
        .rxpmaresetdone_ss(rxpmaresetdone_ss),
        .rxpmaresetdone_sss(rxpmaresetdone_sss),
        .s_out_d1_cdc_to_161(s_out_d1_cdc_to_161),
        .s_out_d2_162(s_out_d2_162),
        .s_out_d3_163(s_out_d3_163),
        .s_out_d4_164(s_out_d4_164),
        .s_out_d5_165(s_out_d5_165),
        .s_out_d6_166(s_out_d6_166),
        .s_out_d7_167(s_out_d7_167));
FDRE rxpmaresetdone_sss_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_ss),
        .Q(rxpmaresetdone_sss),
        .R(rst_ss));
LUT4 #(
    .INIT(16'h78F8)) 
     \state[2]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(I2),
        .O(next_state[2]));
FDRE \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(state[0]),
        .R(rst_ss));
FDRE \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(state[1]),
        .R(rst_ss));
FDRE \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(state[2]),
        .R(rst_ss));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_hotplug" *) 
module aurora_8b10baurora_8b10b_hotplug
   (s_out_d1_cdc_to_42,
    s_out_d2_43,
    s_out_d3_44,
    s_out_d4_45,
    s_out_d5_46,
    s_out_d6_47,
    s_out_d7_48,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    link_reset_lane3_i,
    init_clk_in,
    user_clk,
    reset_lanes_i,
    rx_cc_i);
  output s_out_d1_cdc_to_42;
  output s_out_d2_43;
  output s_out_d3_44;
  output s_out_d4_45;
  output s_out_d5_46;
  output s_out_d6_47;
  output s_out_d7_48;
  output [1:0]O42;
  output [1:0]O43;
  output [1:0]O44;
  output [1:0]O45;
  output [1:0]O46;
  output [1:0]O47;
  output link_reset_lane3_i;
  input init_clk_in;
  input user_clk;
  input [0:0]reset_lanes_i;
  input rx_cc_i;

  wire [1:0]O42;
  wire [1:0]O43;
  wire [1:0]O44;
  wire [1:0]O45;
  wire [1:0]O46;
  wire [1:0]O47;
  wire cc_sync;
  wire [21:0]count_for_reset_r_reg;
  wire init_clk_in;
  wire link_reset_0;
  wire link_reset_lane3_i;
  wire \n_0_count_for_reset_r[0]_i_2__2 ;
  wire \n_0_count_for_reset_r[0]_i_3__2 ;
  wire \n_0_count_for_reset_r[0]_i_4__2 ;
  wire \n_0_count_for_reset_r[0]_i_5__2 ;
  wire \n_0_count_for_reset_r[12]_i_2__2 ;
  wire \n_0_count_for_reset_r[12]_i_3__2 ;
  wire \n_0_count_for_reset_r[12]_i_4__2 ;
  wire \n_0_count_for_reset_r[12]_i_5__2 ;
  wire \n_0_count_for_reset_r[16]_i_2__2 ;
  wire \n_0_count_for_reset_r[16]_i_3__2 ;
  wire \n_0_count_for_reset_r[16]_i_4__2 ;
  wire \n_0_count_for_reset_r[16]_i_5__2 ;
  wire \n_0_count_for_reset_r[20]_i_2__2 ;
  wire \n_0_count_for_reset_r[20]_i_3__2 ;
  wire \n_0_count_for_reset_r[4]_i_2__2 ;
  wire \n_0_count_for_reset_r[4]_i_3__2 ;
  wire \n_0_count_for_reset_r[4]_i_4__2 ;
  wire \n_0_count_for_reset_r[4]_i_5__2 ;
  wire \n_0_count_for_reset_r[8]_i_2__2 ;
  wire \n_0_count_for_reset_r[8]_i_3__2 ;
  wire \n_0_count_for_reset_r[8]_i_4__2 ;
  wire \n_0_count_for_reset_r[8]_i_5__2 ;
  wire \n_0_count_for_reset_r_reg[0]_i_1__2 ;
  wire \n_0_count_for_reset_r_reg[12]_i_1__2 ;
  wire \n_0_count_for_reset_r_reg[16]_i_1__2 ;
  wire \n_0_count_for_reset_r_reg[4]_i_1__2 ;
  wire \n_0_count_for_reset_r_reg[8]_i_1__2 ;
  wire n_0_link_reset_0_i_1__2;
  wire n_0_link_reset_0_i_2__2;
  wire n_0_link_reset_0_i_3__2;
  wire n_0_link_reset_0_i_4__2;
  wire n_0_link_reset_0_i_5__2;
  wire n_0_rx_cc_extend_r2_i_1__2;
  wire n_0_rx_cc_extend_r2_i_2__2;
  wire \n_0_rx_cc_extend_r_reg[0] ;
  wire \n_1_count_for_reset_r_reg[0]_i_1__2 ;
  wire \n_1_count_for_reset_r_reg[12]_i_1__2 ;
  wire \n_1_count_for_reset_r_reg[16]_i_1__2 ;
  wire \n_1_count_for_reset_r_reg[4]_i_1__2 ;
  wire \n_1_count_for_reset_r_reg[8]_i_1__2 ;
  wire \n_2_count_for_reset_r_reg[0]_i_1__2 ;
  wire \n_2_count_for_reset_r_reg[12]_i_1__2 ;
  wire \n_2_count_for_reset_r_reg[16]_i_1__2 ;
  wire \n_2_count_for_reset_r_reg[4]_i_1__2 ;
  wire \n_2_count_for_reset_r_reg[8]_i_1__2 ;
  wire \n_3_count_for_reset_r_reg[0]_i_1__2 ;
  wire \n_3_count_for_reset_r_reg[12]_i_1__2 ;
  wire \n_3_count_for_reset_r_reg[16]_i_1__2 ;
  wire \n_3_count_for_reset_r_reg[20]_i_1__2 ;
  wire \n_3_count_for_reset_r_reg[4]_i_1__2 ;
  wire \n_3_count_for_reset_r_reg[8]_i_1__2 ;
  wire \n_4_count_for_reset_r_reg[0]_i_1__2 ;
  wire \n_4_count_for_reset_r_reg[12]_i_1__2 ;
  wire \n_4_count_for_reset_r_reg[16]_i_1__2 ;
  wire \n_4_count_for_reset_r_reg[4]_i_1__2 ;
  wire \n_4_count_for_reset_r_reg[8]_i_1__2 ;
  wire \n_5_count_for_reset_r_reg[0]_i_1__2 ;
  wire \n_5_count_for_reset_r_reg[12]_i_1__2 ;
  wire \n_5_count_for_reset_r_reg[16]_i_1__2 ;
  wire \n_5_count_for_reset_r_reg[4]_i_1__2 ;
  wire \n_5_count_for_reset_r_reg[8]_i_1__2 ;
  wire \n_6_count_for_reset_r_reg[0]_i_1__2 ;
  wire \n_6_count_for_reset_r_reg[12]_i_1__2 ;
  wire \n_6_count_for_reset_r_reg[16]_i_1__2 ;
  wire \n_6_count_for_reset_r_reg[20]_i_1__2 ;
  wire \n_6_count_for_reset_r_reg[4]_i_1__2 ;
  wire \n_6_count_for_reset_r_reg[8]_i_1__2 ;
  wire \n_7_count_for_reset_r_reg[0]_i_1__2 ;
  wire \n_7_count_for_reset_r_reg[12]_i_1__2 ;
  wire \n_7_count_for_reset_r_reg[16]_i_1__2 ;
  wire \n_7_count_for_reset_r_reg[20]_i_1__2 ;
  wire \n_7_count_for_reset_r_reg[4]_i_1__2 ;
  wire \n_7_count_for_reset_r_reg[8]_i_1__2 ;
  wire [6:0]p_0_in;
  wire [0:0]reset_lanes_i;
  wire rx_cc_extend_r2;
  wire rx_cc_i;
  wire s_out_d1_cdc_to_42;
  wire s_out_d2_43;
  wire s_out_d3_44;
  wire s_out_d4_45;
  wire s_out_d5_46;
  wire s_out_d6_47;
  wire s_out_d7_48;
  wire user_clk;
  wire [3:1]\NLW_count_for_reset_r_reg[20]_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_for_reset_r_reg[20]_i_1__2_O_UNCONNECTED ;

LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_2__2 
       (.I0(count_for_reset_r_reg[3]),
        .O(\n_0_count_for_reset_r[0]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_3__2 
       (.I0(count_for_reset_r_reg[2]),
        .O(\n_0_count_for_reset_r[0]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_4__2 
       (.I0(count_for_reset_r_reg[1]),
        .O(\n_0_count_for_reset_r[0]_i_4__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \count_for_reset_r[0]_i_5__2 
       (.I0(count_for_reset_r_reg[0]),
        .O(\n_0_count_for_reset_r[0]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_2__2 
       (.I0(count_for_reset_r_reg[15]),
        .O(\n_0_count_for_reset_r[12]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_3__2 
       (.I0(count_for_reset_r_reg[14]),
        .O(\n_0_count_for_reset_r[12]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_4__2 
       (.I0(count_for_reset_r_reg[13]),
        .O(\n_0_count_for_reset_r[12]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_5__2 
       (.I0(count_for_reset_r_reg[12]),
        .O(\n_0_count_for_reset_r[12]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_2__2 
       (.I0(count_for_reset_r_reg[19]),
        .O(\n_0_count_for_reset_r[16]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_3__2 
       (.I0(count_for_reset_r_reg[18]),
        .O(\n_0_count_for_reset_r[16]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_4__2 
       (.I0(count_for_reset_r_reg[17]),
        .O(\n_0_count_for_reset_r[16]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_5__2 
       (.I0(count_for_reset_r_reg[16]),
        .O(\n_0_count_for_reset_r[16]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[20]_i_2__2 
       (.I0(count_for_reset_r_reg[21]),
        .O(\n_0_count_for_reset_r[20]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[20]_i_3__2 
       (.I0(count_for_reset_r_reg[20]),
        .O(\n_0_count_for_reset_r[20]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_2__2 
       (.I0(count_for_reset_r_reg[7]),
        .O(\n_0_count_for_reset_r[4]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_3__2 
       (.I0(count_for_reset_r_reg[6]),
        .O(\n_0_count_for_reset_r[4]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_4__2 
       (.I0(count_for_reset_r_reg[5]),
        .O(\n_0_count_for_reset_r[4]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_5__2 
       (.I0(count_for_reset_r_reg[4]),
        .O(\n_0_count_for_reset_r[4]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_2__2 
       (.I0(count_for_reset_r_reg[11]),
        .O(\n_0_count_for_reset_r[8]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_3__2 
       (.I0(count_for_reset_r_reg[10]),
        .O(\n_0_count_for_reset_r[8]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_4__2 
       (.I0(count_for_reset_r_reg[9]),
        .O(\n_0_count_for_reset_r[8]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_5__2 
       (.I0(count_for_reset_r_reg[8]),
        .O(\n_0_count_for_reset_r[8]_i_5__2 ));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[0] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[0]_i_1__2 ),
        .Q(count_for_reset_r_reg[0]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\n_0_count_for_reset_r_reg[0]_i_1__2 ,\n_1_count_for_reset_r_reg[0]_i_1__2 ,\n_2_count_for_reset_r_reg[0]_i_1__2 ,\n_3_count_for_reset_r_reg[0]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_count_for_reset_r_reg[0]_i_1__2 ,\n_5_count_for_reset_r_reg[0]_i_1__2 ,\n_6_count_for_reset_r_reg[0]_i_1__2 ,\n_7_count_for_reset_r_reg[0]_i_1__2 }),
        .S({\n_0_count_for_reset_r[0]_i_2__2 ,\n_0_count_for_reset_r[0]_i_3__2 ,\n_0_count_for_reset_r[0]_i_4__2 ,\n_0_count_for_reset_r[0]_i_5__2 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[10] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[8]_i_1__2 ),
        .Q(count_for_reset_r_reg[10]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[11] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[8]_i_1__2 ),
        .Q(count_for_reset_r_reg[11]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[12] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[12]_i_1__2 ),
        .Q(count_for_reset_r_reg[12]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[12]_i_1__2 
       (.CI(\n_0_count_for_reset_r_reg[8]_i_1__2 ),
        .CO({\n_0_count_for_reset_r_reg[12]_i_1__2 ,\n_1_count_for_reset_r_reg[12]_i_1__2 ,\n_2_count_for_reset_r_reg[12]_i_1__2 ,\n_3_count_for_reset_r_reg[12]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[12]_i_1__2 ,\n_5_count_for_reset_r_reg[12]_i_1__2 ,\n_6_count_for_reset_r_reg[12]_i_1__2 ,\n_7_count_for_reset_r_reg[12]_i_1__2 }),
        .S({\n_0_count_for_reset_r[12]_i_2__2 ,\n_0_count_for_reset_r[12]_i_3__2 ,\n_0_count_for_reset_r[12]_i_4__2 ,\n_0_count_for_reset_r[12]_i_5__2 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[13] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[12]_i_1__2 ),
        .Q(count_for_reset_r_reg[13]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[14] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[12]_i_1__2 ),
        .Q(count_for_reset_r_reg[14]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[15] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[12]_i_1__2 ),
        .Q(count_for_reset_r_reg[15]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[16] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[16]_i_1__2 ),
        .Q(count_for_reset_r_reg[16]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[16]_i_1__2 
       (.CI(\n_0_count_for_reset_r_reg[12]_i_1__2 ),
        .CO({\n_0_count_for_reset_r_reg[16]_i_1__2 ,\n_1_count_for_reset_r_reg[16]_i_1__2 ,\n_2_count_for_reset_r_reg[16]_i_1__2 ,\n_3_count_for_reset_r_reg[16]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[16]_i_1__2 ,\n_5_count_for_reset_r_reg[16]_i_1__2 ,\n_6_count_for_reset_r_reg[16]_i_1__2 ,\n_7_count_for_reset_r_reg[16]_i_1__2 }),
        .S({\n_0_count_for_reset_r[16]_i_2__2 ,\n_0_count_for_reset_r[16]_i_3__2 ,\n_0_count_for_reset_r[16]_i_4__2 ,\n_0_count_for_reset_r[16]_i_5__2 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[17] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[16]_i_1__2 ),
        .Q(count_for_reset_r_reg[17]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[18] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[16]_i_1__2 ),
        .Q(count_for_reset_r_reg[18]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[19] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[16]_i_1__2 ),
        .Q(count_for_reset_r_reg[19]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[1] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[0]_i_1__2 ),
        .Q(count_for_reset_r_reg[1]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[20] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[20]_i_1__2 ),
        .Q(count_for_reset_r_reg[20]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[20]_i_1__2 
       (.CI(\n_0_count_for_reset_r_reg[16]_i_1__2 ),
        .CO({\NLW_count_for_reset_r_reg[20]_i_1__2_CO_UNCONNECTED [3:1],\n_3_count_for_reset_r_reg[20]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_for_reset_r_reg[20]_i_1__2_O_UNCONNECTED [3:2],\n_6_count_for_reset_r_reg[20]_i_1__2 ,\n_7_count_for_reset_r_reg[20]_i_1__2 }),
        .S({1'b0,1'b0,\n_0_count_for_reset_r[20]_i_2__2 ,\n_0_count_for_reset_r[20]_i_3__2 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[21] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[20]_i_1__2 ),
        .Q(count_for_reset_r_reg[21]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[2] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[0]_i_1__2 ),
        .Q(count_for_reset_r_reg[2]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[3] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[0]_i_1__2 ),
        .Q(count_for_reset_r_reg[3]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[4] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[4]_i_1__2 ),
        .Q(count_for_reset_r_reg[4]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[4]_i_1__2 
       (.CI(\n_0_count_for_reset_r_reg[0]_i_1__2 ),
        .CO({\n_0_count_for_reset_r_reg[4]_i_1__2 ,\n_1_count_for_reset_r_reg[4]_i_1__2 ,\n_2_count_for_reset_r_reg[4]_i_1__2 ,\n_3_count_for_reset_r_reg[4]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[4]_i_1__2 ,\n_5_count_for_reset_r_reg[4]_i_1__2 ,\n_6_count_for_reset_r_reg[4]_i_1__2 ,\n_7_count_for_reset_r_reg[4]_i_1__2 }),
        .S({\n_0_count_for_reset_r[4]_i_2__2 ,\n_0_count_for_reset_r[4]_i_3__2 ,\n_0_count_for_reset_r[4]_i_4__2 ,\n_0_count_for_reset_r[4]_i_5__2 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[5] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[4]_i_1__2 ),
        .Q(count_for_reset_r_reg[5]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[6] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[4]_i_1__2 ),
        .Q(count_for_reset_r_reg[6]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[7] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[4]_i_1__2 ),
        .Q(count_for_reset_r_reg[7]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[8] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[8]_i_1__2 ),
        .Q(count_for_reset_r_reg[8]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[8]_i_1__2 
       (.CI(\n_0_count_for_reset_r_reg[4]_i_1__2 ),
        .CO({\n_0_count_for_reset_r_reg[8]_i_1__2 ,\n_1_count_for_reset_r_reg[8]_i_1__2 ,\n_2_count_for_reset_r_reg[8]_i_1__2 ,\n_3_count_for_reset_r_reg[8]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[8]_i_1__2 ,\n_5_count_for_reset_r_reg[8]_i_1__2 ,\n_6_count_for_reset_r_reg[8]_i_1__2 ,\n_7_count_for_reset_r_reg[8]_i_1__2 }),
        .S({\n_0_count_for_reset_r[8]_i_2__2 ,\n_0_count_for_reset_r[8]_i_3__2 ,\n_0_count_for_reset_r[8]_i_4__2 ,\n_0_count_for_reset_r[8]_i_5__2 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[9] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[8]_i_1__2 ),
        .Q(count_for_reset_r_reg[9]),
        .R(cc_sync));
LUT4 #(
    .INIT(16'h8000)) 
     link_reset_0_i_1__2
       (.I0(n_0_link_reset_0_i_2__2),
        .I1(n_0_link_reset_0_i_3__2),
        .I2(n_0_link_reset_0_i_4__2),
        .I3(n_0_link_reset_0_i_5__2),
        .O(n_0_link_reset_0_i_1__2));
LUT5 #(
    .INIT(32'h80000000)) 
     link_reset_0_i_2__2
       (.I0(count_for_reset_r_reg[16]),
        .I1(count_for_reset_r_reg[20]),
        .I2(count_for_reset_r_reg[21]),
        .I3(count_for_reset_r_reg[17]),
        .I4(count_for_reset_r_reg[18]),
        .O(n_0_link_reset_0_i_2__2));
LUT5 #(
    .INIT(32'h78F8F8F8)) 
     link_reset_0_i_3__2
       (.I0(count_for_reset_r_reg[2]),
        .I1(count_for_reset_r_reg[3]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[1]),
        .I4(count_for_reset_r_reg[0]),
        .O(n_0_link_reset_0_i_3__2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     link_reset_0_i_4__2
       (.I0(count_for_reset_r_reg[7]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[9]),
        .I3(count_for_reset_r_reg[12]),
        .I4(count_for_reset_r_reg[5]),
        .I5(count_for_reset_r_reg[8]),
        .O(n_0_link_reset_0_i_4__2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     link_reset_0_i_5__2
       (.I0(count_for_reset_r_reg[19]),
        .I1(count_for_reset_r_reg[10]),
        .I2(count_for_reset_r_reg[14]),
        .I3(count_for_reset_r_reg[15]),
        .I4(count_for_reset_r_reg[11]),
        .I5(count_for_reset_r_reg[13]),
        .O(n_0_link_reset_0_i_5__2));
FDRE link_reset_0_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_link_reset_0_i_1__2),
        .Q(link_reset_0),
        .R(1'b0));
FDRE \link_reset_r_reg[0] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_lane3_i),
        .R(1'b0));
aurora_8b10baurora_8b10b_cdc_sync_40 rx_cc_cdc_sync
       (.O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .cc_sync(cc_sync),
        .init_clk_in(init_clk_in),
        .rx_cc_extend_r2(rx_cc_extend_r2),
        .s_out_d1_cdc_to_42(s_out_d1_cdc_to_42),
        .s_out_d2_43(s_out_d2_43),
        .s_out_d3_44(s_out_d3_44),
        .s_out_d4_45(s_out_d4_45),
        .s_out_d5_46(s_out_d5_46),
        .s_out_d6_47(s_out_d6_47),
        .s_out_d7_48(s_out_d7_48));
LUT3 #(
    .INIT(8'hFE)) 
     rx_cc_extend_r2_i_1__2
       (.I0(p_0_in[0]),
        .I1(\n_0_rx_cc_extend_r_reg[0] ),
        .I2(n_0_rx_cc_extend_r2_i_2__2),
        .O(n_0_rx_cc_extend_r2_i_1__2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     rx_cc_extend_r2_i_2__2
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[5]),
        .I3(p_0_in[6]),
        .I4(p_0_in[3]),
        .I5(p_0_in[4]),
        .O(n_0_rx_cc_extend_r2_i_2__2));
FDRE rx_cc_extend_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_rx_cc_extend_r2_i_1__2),
        .Q(rx_cc_extend_r2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\n_0_rx_cc_extend_r_reg[0] ),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[0]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(p_0_in[1]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(p_0_in[2]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(p_0_in[3]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(p_0_in[4]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(p_0_in[5]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_i),
        .Q(p_0_in[6]),
        .R(reset_lanes_i));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_hotplug" *) 
module aurora_8b10baurora_8b10b_hotplug_42
   (s_out_d1_cdc_to_35,
    s_out_d2_36,
    s_out_d3_37,
    s_out_d4_38,
    s_out_d5_39,
    s_out_d6_40,
    s_out_d7_41,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    link_reset_lane2_i,
    init_clk_in,
    user_clk,
    reset_lanes_i,
    rx_cc_i);
  output s_out_d1_cdc_to_35;
  output s_out_d2_36;
  output s_out_d3_37;
  output s_out_d4_38;
  output s_out_d5_39;
  output s_out_d6_40;
  output s_out_d7_41;
  output [1:0]O36;
  output [1:0]O37;
  output [1:0]O38;
  output [1:0]O39;
  output [1:0]O40;
  output [1:0]O41;
  output link_reset_lane2_i;
  input init_clk_in;
  input user_clk;
  input [0:0]reset_lanes_i;
  input rx_cc_i;

  wire [1:0]O36;
  wire [1:0]O37;
  wire [1:0]O38;
  wire [1:0]O39;
  wire [1:0]O40;
  wire [1:0]O41;
  wire cc_sync;
  wire [21:0]count_for_reset_r_reg;
  wire init_clk_in;
  wire link_reset_0;
  wire link_reset_lane2_i;
  wire \n_0_count_for_reset_r[0]_i_2__1 ;
  wire \n_0_count_for_reset_r[0]_i_3__1 ;
  wire \n_0_count_for_reset_r[0]_i_4__1 ;
  wire \n_0_count_for_reset_r[0]_i_5__1 ;
  wire \n_0_count_for_reset_r[12]_i_2__1 ;
  wire \n_0_count_for_reset_r[12]_i_3__1 ;
  wire \n_0_count_for_reset_r[12]_i_4__1 ;
  wire \n_0_count_for_reset_r[12]_i_5__1 ;
  wire \n_0_count_for_reset_r[16]_i_2__1 ;
  wire \n_0_count_for_reset_r[16]_i_3__1 ;
  wire \n_0_count_for_reset_r[16]_i_4__1 ;
  wire \n_0_count_for_reset_r[16]_i_5__1 ;
  wire \n_0_count_for_reset_r[20]_i_2__1 ;
  wire \n_0_count_for_reset_r[20]_i_3__1 ;
  wire \n_0_count_for_reset_r[4]_i_2__1 ;
  wire \n_0_count_for_reset_r[4]_i_3__1 ;
  wire \n_0_count_for_reset_r[4]_i_4__1 ;
  wire \n_0_count_for_reset_r[4]_i_5__1 ;
  wire \n_0_count_for_reset_r[8]_i_2__1 ;
  wire \n_0_count_for_reset_r[8]_i_3__1 ;
  wire \n_0_count_for_reset_r[8]_i_4__1 ;
  wire \n_0_count_for_reset_r[8]_i_5__1 ;
  wire \n_0_count_for_reset_r_reg[0]_i_1__1 ;
  wire \n_0_count_for_reset_r_reg[12]_i_1__1 ;
  wire \n_0_count_for_reset_r_reg[16]_i_1__1 ;
  wire \n_0_count_for_reset_r_reg[4]_i_1__1 ;
  wire \n_0_count_for_reset_r_reg[8]_i_1__1 ;
  wire n_0_link_reset_0_i_1__1;
  wire n_0_link_reset_0_i_2__1;
  wire n_0_link_reset_0_i_3__1;
  wire n_0_link_reset_0_i_4__1;
  wire n_0_link_reset_0_i_5__1;
  wire n_0_rx_cc_extend_r2_i_1__1;
  wire n_0_rx_cc_extend_r2_i_2__1;
  wire \n_0_rx_cc_extend_r_reg[0] ;
  wire \n_1_count_for_reset_r_reg[0]_i_1__1 ;
  wire \n_1_count_for_reset_r_reg[12]_i_1__1 ;
  wire \n_1_count_for_reset_r_reg[16]_i_1__1 ;
  wire \n_1_count_for_reset_r_reg[4]_i_1__1 ;
  wire \n_1_count_for_reset_r_reg[8]_i_1__1 ;
  wire \n_2_count_for_reset_r_reg[0]_i_1__1 ;
  wire \n_2_count_for_reset_r_reg[12]_i_1__1 ;
  wire \n_2_count_for_reset_r_reg[16]_i_1__1 ;
  wire \n_2_count_for_reset_r_reg[4]_i_1__1 ;
  wire \n_2_count_for_reset_r_reg[8]_i_1__1 ;
  wire \n_3_count_for_reset_r_reg[0]_i_1__1 ;
  wire \n_3_count_for_reset_r_reg[12]_i_1__1 ;
  wire \n_3_count_for_reset_r_reg[16]_i_1__1 ;
  wire \n_3_count_for_reset_r_reg[20]_i_1__1 ;
  wire \n_3_count_for_reset_r_reg[4]_i_1__1 ;
  wire \n_3_count_for_reset_r_reg[8]_i_1__1 ;
  wire \n_4_count_for_reset_r_reg[0]_i_1__1 ;
  wire \n_4_count_for_reset_r_reg[12]_i_1__1 ;
  wire \n_4_count_for_reset_r_reg[16]_i_1__1 ;
  wire \n_4_count_for_reset_r_reg[4]_i_1__1 ;
  wire \n_4_count_for_reset_r_reg[8]_i_1__1 ;
  wire \n_5_count_for_reset_r_reg[0]_i_1__1 ;
  wire \n_5_count_for_reset_r_reg[12]_i_1__1 ;
  wire \n_5_count_for_reset_r_reg[16]_i_1__1 ;
  wire \n_5_count_for_reset_r_reg[4]_i_1__1 ;
  wire \n_5_count_for_reset_r_reg[8]_i_1__1 ;
  wire \n_6_count_for_reset_r_reg[0]_i_1__1 ;
  wire \n_6_count_for_reset_r_reg[12]_i_1__1 ;
  wire \n_6_count_for_reset_r_reg[16]_i_1__1 ;
  wire \n_6_count_for_reset_r_reg[20]_i_1__1 ;
  wire \n_6_count_for_reset_r_reg[4]_i_1__1 ;
  wire \n_6_count_for_reset_r_reg[8]_i_1__1 ;
  wire \n_7_count_for_reset_r_reg[0]_i_1__1 ;
  wire \n_7_count_for_reset_r_reg[12]_i_1__1 ;
  wire \n_7_count_for_reset_r_reg[16]_i_1__1 ;
  wire \n_7_count_for_reset_r_reg[20]_i_1__1 ;
  wire \n_7_count_for_reset_r_reg[4]_i_1__1 ;
  wire \n_7_count_for_reset_r_reg[8]_i_1__1 ;
  wire [6:0]p_0_in;
  wire [0:0]reset_lanes_i;
  wire rx_cc_extend_r2;
  wire rx_cc_i;
  wire s_out_d1_cdc_to_35;
  wire s_out_d2_36;
  wire s_out_d3_37;
  wire s_out_d4_38;
  wire s_out_d5_39;
  wire s_out_d6_40;
  wire s_out_d7_41;
  wire user_clk;
  wire [3:1]\NLW_count_for_reset_r_reg[20]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_for_reset_r_reg[20]_i_1__1_O_UNCONNECTED ;

LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_2__1 
       (.I0(count_for_reset_r_reg[3]),
        .O(\n_0_count_for_reset_r[0]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_3__1 
       (.I0(count_for_reset_r_reg[2]),
        .O(\n_0_count_for_reset_r[0]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_4__1 
       (.I0(count_for_reset_r_reg[1]),
        .O(\n_0_count_for_reset_r[0]_i_4__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \count_for_reset_r[0]_i_5__1 
       (.I0(count_for_reset_r_reg[0]),
        .O(\n_0_count_for_reset_r[0]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_2__1 
       (.I0(count_for_reset_r_reg[15]),
        .O(\n_0_count_for_reset_r[12]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_3__1 
       (.I0(count_for_reset_r_reg[14]),
        .O(\n_0_count_for_reset_r[12]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_4__1 
       (.I0(count_for_reset_r_reg[13]),
        .O(\n_0_count_for_reset_r[12]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_5__1 
       (.I0(count_for_reset_r_reg[12]),
        .O(\n_0_count_for_reset_r[12]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_2__1 
       (.I0(count_for_reset_r_reg[19]),
        .O(\n_0_count_for_reset_r[16]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_3__1 
       (.I0(count_for_reset_r_reg[18]),
        .O(\n_0_count_for_reset_r[16]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_4__1 
       (.I0(count_for_reset_r_reg[17]),
        .O(\n_0_count_for_reset_r[16]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_5__1 
       (.I0(count_for_reset_r_reg[16]),
        .O(\n_0_count_for_reset_r[16]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[20]_i_2__1 
       (.I0(count_for_reset_r_reg[21]),
        .O(\n_0_count_for_reset_r[20]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[20]_i_3__1 
       (.I0(count_for_reset_r_reg[20]),
        .O(\n_0_count_for_reset_r[20]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_2__1 
       (.I0(count_for_reset_r_reg[7]),
        .O(\n_0_count_for_reset_r[4]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_3__1 
       (.I0(count_for_reset_r_reg[6]),
        .O(\n_0_count_for_reset_r[4]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_4__1 
       (.I0(count_for_reset_r_reg[5]),
        .O(\n_0_count_for_reset_r[4]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_5__1 
       (.I0(count_for_reset_r_reg[4]),
        .O(\n_0_count_for_reset_r[4]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_2__1 
       (.I0(count_for_reset_r_reg[11]),
        .O(\n_0_count_for_reset_r[8]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_3__1 
       (.I0(count_for_reset_r_reg[10]),
        .O(\n_0_count_for_reset_r[8]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_4__1 
       (.I0(count_for_reset_r_reg[9]),
        .O(\n_0_count_for_reset_r[8]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_5__1 
       (.I0(count_for_reset_r_reg[8]),
        .O(\n_0_count_for_reset_r[8]_i_5__1 ));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[0] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[0]_i_1__1 ),
        .Q(count_for_reset_r_reg[0]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\n_0_count_for_reset_r_reg[0]_i_1__1 ,\n_1_count_for_reset_r_reg[0]_i_1__1 ,\n_2_count_for_reset_r_reg[0]_i_1__1 ,\n_3_count_for_reset_r_reg[0]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_count_for_reset_r_reg[0]_i_1__1 ,\n_5_count_for_reset_r_reg[0]_i_1__1 ,\n_6_count_for_reset_r_reg[0]_i_1__1 ,\n_7_count_for_reset_r_reg[0]_i_1__1 }),
        .S({\n_0_count_for_reset_r[0]_i_2__1 ,\n_0_count_for_reset_r[0]_i_3__1 ,\n_0_count_for_reset_r[0]_i_4__1 ,\n_0_count_for_reset_r[0]_i_5__1 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[10] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[8]_i_1__1 ),
        .Q(count_for_reset_r_reg[10]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[11] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[8]_i_1__1 ),
        .Q(count_for_reset_r_reg[11]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[12] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[12]_i_1__1 ),
        .Q(count_for_reset_r_reg[12]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[12]_i_1__1 
       (.CI(\n_0_count_for_reset_r_reg[8]_i_1__1 ),
        .CO({\n_0_count_for_reset_r_reg[12]_i_1__1 ,\n_1_count_for_reset_r_reg[12]_i_1__1 ,\n_2_count_for_reset_r_reg[12]_i_1__1 ,\n_3_count_for_reset_r_reg[12]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[12]_i_1__1 ,\n_5_count_for_reset_r_reg[12]_i_1__1 ,\n_6_count_for_reset_r_reg[12]_i_1__1 ,\n_7_count_for_reset_r_reg[12]_i_1__1 }),
        .S({\n_0_count_for_reset_r[12]_i_2__1 ,\n_0_count_for_reset_r[12]_i_3__1 ,\n_0_count_for_reset_r[12]_i_4__1 ,\n_0_count_for_reset_r[12]_i_5__1 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[13] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[12]_i_1__1 ),
        .Q(count_for_reset_r_reg[13]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[14] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[12]_i_1__1 ),
        .Q(count_for_reset_r_reg[14]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[15] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[12]_i_1__1 ),
        .Q(count_for_reset_r_reg[15]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[16] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[16]_i_1__1 ),
        .Q(count_for_reset_r_reg[16]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[16]_i_1__1 
       (.CI(\n_0_count_for_reset_r_reg[12]_i_1__1 ),
        .CO({\n_0_count_for_reset_r_reg[16]_i_1__1 ,\n_1_count_for_reset_r_reg[16]_i_1__1 ,\n_2_count_for_reset_r_reg[16]_i_1__1 ,\n_3_count_for_reset_r_reg[16]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[16]_i_1__1 ,\n_5_count_for_reset_r_reg[16]_i_1__1 ,\n_6_count_for_reset_r_reg[16]_i_1__1 ,\n_7_count_for_reset_r_reg[16]_i_1__1 }),
        .S({\n_0_count_for_reset_r[16]_i_2__1 ,\n_0_count_for_reset_r[16]_i_3__1 ,\n_0_count_for_reset_r[16]_i_4__1 ,\n_0_count_for_reset_r[16]_i_5__1 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[17] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[16]_i_1__1 ),
        .Q(count_for_reset_r_reg[17]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[18] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[16]_i_1__1 ),
        .Q(count_for_reset_r_reg[18]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[19] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[16]_i_1__1 ),
        .Q(count_for_reset_r_reg[19]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[1] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[0]_i_1__1 ),
        .Q(count_for_reset_r_reg[1]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[20] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[20]_i_1__1 ),
        .Q(count_for_reset_r_reg[20]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[20]_i_1__1 
       (.CI(\n_0_count_for_reset_r_reg[16]_i_1__1 ),
        .CO({\NLW_count_for_reset_r_reg[20]_i_1__1_CO_UNCONNECTED [3:1],\n_3_count_for_reset_r_reg[20]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_for_reset_r_reg[20]_i_1__1_O_UNCONNECTED [3:2],\n_6_count_for_reset_r_reg[20]_i_1__1 ,\n_7_count_for_reset_r_reg[20]_i_1__1 }),
        .S({1'b0,1'b0,\n_0_count_for_reset_r[20]_i_2__1 ,\n_0_count_for_reset_r[20]_i_3__1 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[21] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[20]_i_1__1 ),
        .Q(count_for_reset_r_reg[21]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[2] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[0]_i_1__1 ),
        .Q(count_for_reset_r_reg[2]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[3] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[0]_i_1__1 ),
        .Q(count_for_reset_r_reg[3]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[4] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[4]_i_1__1 ),
        .Q(count_for_reset_r_reg[4]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[4]_i_1__1 
       (.CI(\n_0_count_for_reset_r_reg[0]_i_1__1 ),
        .CO({\n_0_count_for_reset_r_reg[4]_i_1__1 ,\n_1_count_for_reset_r_reg[4]_i_1__1 ,\n_2_count_for_reset_r_reg[4]_i_1__1 ,\n_3_count_for_reset_r_reg[4]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[4]_i_1__1 ,\n_5_count_for_reset_r_reg[4]_i_1__1 ,\n_6_count_for_reset_r_reg[4]_i_1__1 ,\n_7_count_for_reset_r_reg[4]_i_1__1 }),
        .S({\n_0_count_for_reset_r[4]_i_2__1 ,\n_0_count_for_reset_r[4]_i_3__1 ,\n_0_count_for_reset_r[4]_i_4__1 ,\n_0_count_for_reset_r[4]_i_5__1 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[5] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[4]_i_1__1 ),
        .Q(count_for_reset_r_reg[5]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[6] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[4]_i_1__1 ),
        .Q(count_for_reset_r_reg[6]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[7] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[4]_i_1__1 ),
        .Q(count_for_reset_r_reg[7]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[8] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[8]_i_1__1 ),
        .Q(count_for_reset_r_reg[8]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[8]_i_1__1 
       (.CI(\n_0_count_for_reset_r_reg[4]_i_1__1 ),
        .CO({\n_0_count_for_reset_r_reg[8]_i_1__1 ,\n_1_count_for_reset_r_reg[8]_i_1__1 ,\n_2_count_for_reset_r_reg[8]_i_1__1 ,\n_3_count_for_reset_r_reg[8]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[8]_i_1__1 ,\n_5_count_for_reset_r_reg[8]_i_1__1 ,\n_6_count_for_reset_r_reg[8]_i_1__1 ,\n_7_count_for_reset_r_reg[8]_i_1__1 }),
        .S({\n_0_count_for_reset_r[8]_i_2__1 ,\n_0_count_for_reset_r[8]_i_3__1 ,\n_0_count_for_reset_r[8]_i_4__1 ,\n_0_count_for_reset_r[8]_i_5__1 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[9] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[8]_i_1__1 ),
        .Q(count_for_reset_r_reg[9]),
        .R(cc_sync));
LUT4 #(
    .INIT(16'h8000)) 
     link_reset_0_i_1__1
       (.I0(n_0_link_reset_0_i_2__1),
        .I1(n_0_link_reset_0_i_3__1),
        .I2(n_0_link_reset_0_i_4__1),
        .I3(n_0_link_reset_0_i_5__1),
        .O(n_0_link_reset_0_i_1__1));
LUT5 #(
    .INIT(32'h80000000)) 
     link_reset_0_i_2__1
       (.I0(count_for_reset_r_reg[16]),
        .I1(count_for_reset_r_reg[20]),
        .I2(count_for_reset_r_reg[21]),
        .I3(count_for_reset_r_reg[17]),
        .I4(count_for_reset_r_reg[18]),
        .O(n_0_link_reset_0_i_2__1));
LUT5 #(
    .INIT(32'h78F8F8F8)) 
     link_reset_0_i_3__1
       (.I0(count_for_reset_r_reg[2]),
        .I1(count_for_reset_r_reg[3]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[1]),
        .I4(count_for_reset_r_reg[0]),
        .O(n_0_link_reset_0_i_3__1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     link_reset_0_i_4__1
       (.I0(count_for_reset_r_reg[7]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[9]),
        .I3(count_for_reset_r_reg[12]),
        .I4(count_for_reset_r_reg[5]),
        .I5(count_for_reset_r_reg[8]),
        .O(n_0_link_reset_0_i_4__1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     link_reset_0_i_5__1
       (.I0(count_for_reset_r_reg[19]),
        .I1(count_for_reset_r_reg[10]),
        .I2(count_for_reset_r_reg[14]),
        .I3(count_for_reset_r_reg[15]),
        .I4(count_for_reset_r_reg[11]),
        .I5(count_for_reset_r_reg[13]),
        .O(n_0_link_reset_0_i_5__1));
FDRE link_reset_0_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_link_reset_0_i_1__1),
        .Q(link_reset_0),
        .R(1'b0));
FDRE \link_reset_r_reg[0] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_lane2_i),
        .R(1'b0));
aurora_8b10baurora_8b10b_cdc_sync_46 rx_cc_cdc_sync
       (.O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O40(O40),
        .O41(O41),
        .cc_sync(cc_sync),
        .init_clk_in(init_clk_in),
        .rx_cc_extend_r2(rx_cc_extend_r2),
        .s_out_d1_cdc_to_35(s_out_d1_cdc_to_35),
        .s_out_d2_36(s_out_d2_36),
        .s_out_d3_37(s_out_d3_37),
        .s_out_d4_38(s_out_d4_38),
        .s_out_d5_39(s_out_d5_39),
        .s_out_d6_40(s_out_d6_40),
        .s_out_d7_41(s_out_d7_41));
LUT3 #(
    .INIT(8'hFE)) 
     rx_cc_extend_r2_i_1__1
       (.I0(p_0_in[0]),
        .I1(\n_0_rx_cc_extend_r_reg[0] ),
        .I2(n_0_rx_cc_extend_r2_i_2__1),
        .O(n_0_rx_cc_extend_r2_i_1__1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     rx_cc_extend_r2_i_2__1
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[5]),
        .I3(p_0_in[6]),
        .I4(p_0_in[3]),
        .I5(p_0_in[4]),
        .O(n_0_rx_cc_extend_r2_i_2__1));
FDRE rx_cc_extend_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_rx_cc_extend_r2_i_1__1),
        .Q(rx_cc_extend_r2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\n_0_rx_cc_extend_r_reg[0] ),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[0]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(p_0_in[1]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(p_0_in[2]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(p_0_in[3]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(p_0_in[4]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(p_0_in[5]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_i),
        .Q(p_0_in[6]),
        .R(reset_lanes_i));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_hotplug" *) 
module aurora_8b10baurora_8b10b_hotplug_48
   (s_out_d1_cdc_to_28,
    s_out_d2_29,
    s_out_d3_30,
    s_out_d4_31,
    s_out_d5_32,
    s_out_d6_33,
    s_out_d7_34,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    link_reset_out,
    init_clk_in,
    user_clk,
    link_reset_lane2_i,
    link_reset_lane0_i,
    link_reset_lane3_i,
    reset_lanes_i,
    rx_cc_i);
  output s_out_d1_cdc_to_28;
  output s_out_d2_29;
  output s_out_d3_30;
  output s_out_d4_31;
  output s_out_d5_32;
  output s_out_d6_33;
  output s_out_d7_34;
  output [1:0]O30;
  output [1:0]O31;
  output [1:0]O32;
  output [1:0]O33;
  output [1:0]O34;
  output [1:0]O35;
  output link_reset_out;
  input init_clk_in;
  input user_clk;
  input link_reset_lane2_i;
  input link_reset_lane0_i;
  input link_reset_lane3_i;
  input [0:0]reset_lanes_i;
  input rx_cc_i;

  wire [1:0]O30;
  wire [1:0]O31;
  wire [1:0]O32;
  wire [1:0]O33;
  wire [1:0]O34;
  wire [1:0]O35;
  wire cc_sync;
  wire [21:0]count_for_reset_r_reg;
  wire init_clk_in;
  wire link_reset_0;
  wire link_reset_lane0_i;
  wire link_reset_lane1_i;
  wire link_reset_lane2_i;
  wire link_reset_lane3_i;
  wire link_reset_out;
  wire \n_0_count_for_reset_r[0]_i_2__0 ;
  wire \n_0_count_for_reset_r[0]_i_3__0 ;
  wire \n_0_count_for_reset_r[0]_i_4__0 ;
  wire \n_0_count_for_reset_r[0]_i_5__0 ;
  wire \n_0_count_for_reset_r[12]_i_2__0 ;
  wire \n_0_count_for_reset_r[12]_i_3__0 ;
  wire \n_0_count_for_reset_r[12]_i_4__0 ;
  wire \n_0_count_for_reset_r[12]_i_5__0 ;
  wire \n_0_count_for_reset_r[16]_i_2__0 ;
  wire \n_0_count_for_reset_r[16]_i_3__0 ;
  wire \n_0_count_for_reset_r[16]_i_4__0 ;
  wire \n_0_count_for_reset_r[16]_i_5__0 ;
  wire \n_0_count_for_reset_r[20]_i_2__0 ;
  wire \n_0_count_for_reset_r[20]_i_3__0 ;
  wire \n_0_count_for_reset_r[4]_i_2__0 ;
  wire \n_0_count_for_reset_r[4]_i_3__0 ;
  wire \n_0_count_for_reset_r[4]_i_4__0 ;
  wire \n_0_count_for_reset_r[4]_i_5__0 ;
  wire \n_0_count_for_reset_r[8]_i_2__0 ;
  wire \n_0_count_for_reset_r[8]_i_3__0 ;
  wire \n_0_count_for_reset_r[8]_i_4__0 ;
  wire \n_0_count_for_reset_r[8]_i_5__0 ;
  wire \n_0_count_for_reset_r_reg[0]_i_1__0 ;
  wire \n_0_count_for_reset_r_reg[12]_i_1__0 ;
  wire \n_0_count_for_reset_r_reg[16]_i_1__0 ;
  wire \n_0_count_for_reset_r_reg[4]_i_1__0 ;
  wire \n_0_count_for_reset_r_reg[8]_i_1__0 ;
  wire n_0_link_reset_0_i_1__0;
  wire n_0_link_reset_0_i_2__0;
  wire n_0_link_reset_0_i_3__0;
  wire n_0_link_reset_0_i_4__0;
  wire n_0_link_reset_0_i_5__0;
  wire n_0_rx_cc_extend_r2_i_1__0;
  wire n_0_rx_cc_extend_r2_i_2__0;
  wire \n_0_rx_cc_extend_r_reg[0] ;
  wire \n_1_count_for_reset_r_reg[0]_i_1__0 ;
  wire \n_1_count_for_reset_r_reg[12]_i_1__0 ;
  wire \n_1_count_for_reset_r_reg[16]_i_1__0 ;
  wire \n_1_count_for_reset_r_reg[4]_i_1__0 ;
  wire \n_1_count_for_reset_r_reg[8]_i_1__0 ;
  wire \n_2_count_for_reset_r_reg[0]_i_1__0 ;
  wire \n_2_count_for_reset_r_reg[12]_i_1__0 ;
  wire \n_2_count_for_reset_r_reg[16]_i_1__0 ;
  wire \n_2_count_for_reset_r_reg[4]_i_1__0 ;
  wire \n_2_count_for_reset_r_reg[8]_i_1__0 ;
  wire \n_3_count_for_reset_r_reg[0]_i_1__0 ;
  wire \n_3_count_for_reset_r_reg[12]_i_1__0 ;
  wire \n_3_count_for_reset_r_reg[16]_i_1__0 ;
  wire \n_3_count_for_reset_r_reg[20]_i_1__0 ;
  wire \n_3_count_for_reset_r_reg[4]_i_1__0 ;
  wire \n_3_count_for_reset_r_reg[8]_i_1__0 ;
  wire \n_4_count_for_reset_r_reg[0]_i_1__0 ;
  wire \n_4_count_for_reset_r_reg[12]_i_1__0 ;
  wire \n_4_count_for_reset_r_reg[16]_i_1__0 ;
  wire \n_4_count_for_reset_r_reg[4]_i_1__0 ;
  wire \n_4_count_for_reset_r_reg[8]_i_1__0 ;
  wire \n_5_count_for_reset_r_reg[0]_i_1__0 ;
  wire \n_5_count_for_reset_r_reg[12]_i_1__0 ;
  wire \n_5_count_for_reset_r_reg[16]_i_1__0 ;
  wire \n_5_count_for_reset_r_reg[4]_i_1__0 ;
  wire \n_5_count_for_reset_r_reg[8]_i_1__0 ;
  wire \n_6_count_for_reset_r_reg[0]_i_1__0 ;
  wire \n_6_count_for_reset_r_reg[12]_i_1__0 ;
  wire \n_6_count_for_reset_r_reg[16]_i_1__0 ;
  wire \n_6_count_for_reset_r_reg[20]_i_1__0 ;
  wire \n_6_count_for_reset_r_reg[4]_i_1__0 ;
  wire \n_6_count_for_reset_r_reg[8]_i_1__0 ;
  wire \n_7_count_for_reset_r_reg[0]_i_1__0 ;
  wire \n_7_count_for_reset_r_reg[12]_i_1__0 ;
  wire \n_7_count_for_reset_r_reg[16]_i_1__0 ;
  wire \n_7_count_for_reset_r_reg[20]_i_1__0 ;
  wire \n_7_count_for_reset_r_reg[4]_i_1__0 ;
  wire \n_7_count_for_reset_r_reg[8]_i_1__0 ;
  wire [6:0]p_0_in;
  wire [0:0]reset_lanes_i;
  wire rx_cc_extend_r2;
  wire rx_cc_i;
  wire s_out_d1_cdc_to_28;
  wire s_out_d2_29;
  wire s_out_d3_30;
  wire s_out_d4_31;
  wire s_out_d5_32;
  wire s_out_d6_33;
  wire s_out_d7_34;
  wire user_clk;
  wire [3:1]\NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_for_reset_r_reg[20]_i_1__0_O_UNCONNECTED ;

LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_2__0 
       (.I0(count_for_reset_r_reg[3]),
        .O(\n_0_count_for_reset_r[0]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_3__0 
       (.I0(count_for_reset_r_reg[2]),
        .O(\n_0_count_for_reset_r[0]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_4__0 
       (.I0(count_for_reset_r_reg[1]),
        .O(\n_0_count_for_reset_r[0]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \count_for_reset_r[0]_i_5__0 
       (.I0(count_for_reset_r_reg[0]),
        .O(\n_0_count_for_reset_r[0]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_2__0 
       (.I0(count_for_reset_r_reg[15]),
        .O(\n_0_count_for_reset_r[12]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_3__0 
       (.I0(count_for_reset_r_reg[14]),
        .O(\n_0_count_for_reset_r[12]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_4__0 
       (.I0(count_for_reset_r_reg[13]),
        .O(\n_0_count_for_reset_r[12]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_5__0 
       (.I0(count_for_reset_r_reg[12]),
        .O(\n_0_count_for_reset_r[12]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_2__0 
       (.I0(count_for_reset_r_reg[19]),
        .O(\n_0_count_for_reset_r[16]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_3__0 
       (.I0(count_for_reset_r_reg[18]),
        .O(\n_0_count_for_reset_r[16]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_4__0 
       (.I0(count_for_reset_r_reg[17]),
        .O(\n_0_count_for_reset_r[16]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_5__0 
       (.I0(count_for_reset_r_reg[16]),
        .O(\n_0_count_for_reset_r[16]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[20]_i_2__0 
       (.I0(count_for_reset_r_reg[21]),
        .O(\n_0_count_for_reset_r[20]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[20]_i_3__0 
       (.I0(count_for_reset_r_reg[20]),
        .O(\n_0_count_for_reset_r[20]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_2__0 
       (.I0(count_for_reset_r_reg[7]),
        .O(\n_0_count_for_reset_r[4]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_3__0 
       (.I0(count_for_reset_r_reg[6]),
        .O(\n_0_count_for_reset_r[4]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_4__0 
       (.I0(count_for_reset_r_reg[5]),
        .O(\n_0_count_for_reset_r[4]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_5__0 
       (.I0(count_for_reset_r_reg[4]),
        .O(\n_0_count_for_reset_r[4]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_2__0 
       (.I0(count_for_reset_r_reg[11]),
        .O(\n_0_count_for_reset_r[8]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_3__0 
       (.I0(count_for_reset_r_reg[10]),
        .O(\n_0_count_for_reset_r[8]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_4__0 
       (.I0(count_for_reset_r_reg[9]),
        .O(\n_0_count_for_reset_r[8]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_5__0 
       (.I0(count_for_reset_r_reg[8]),
        .O(\n_0_count_for_reset_r[8]_i_5__0 ));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[0] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[0]_i_1__0 ),
        .Q(count_for_reset_r_reg[0]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\n_0_count_for_reset_r_reg[0]_i_1__0 ,\n_1_count_for_reset_r_reg[0]_i_1__0 ,\n_2_count_for_reset_r_reg[0]_i_1__0 ,\n_3_count_for_reset_r_reg[0]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_count_for_reset_r_reg[0]_i_1__0 ,\n_5_count_for_reset_r_reg[0]_i_1__0 ,\n_6_count_for_reset_r_reg[0]_i_1__0 ,\n_7_count_for_reset_r_reg[0]_i_1__0 }),
        .S({\n_0_count_for_reset_r[0]_i_2__0 ,\n_0_count_for_reset_r[0]_i_3__0 ,\n_0_count_for_reset_r[0]_i_4__0 ,\n_0_count_for_reset_r[0]_i_5__0 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[10] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[8]_i_1__0 ),
        .Q(count_for_reset_r_reg[10]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[11] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[8]_i_1__0 ),
        .Q(count_for_reset_r_reg[11]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[12] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[12]_i_1__0 ),
        .Q(count_for_reset_r_reg[12]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[12]_i_1__0 
       (.CI(\n_0_count_for_reset_r_reg[8]_i_1__0 ),
        .CO({\n_0_count_for_reset_r_reg[12]_i_1__0 ,\n_1_count_for_reset_r_reg[12]_i_1__0 ,\n_2_count_for_reset_r_reg[12]_i_1__0 ,\n_3_count_for_reset_r_reg[12]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[12]_i_1__0 ,\n_5_count_for_reset_r_reg[12]_i_1__0 ,\n_6_count_for_reset_r_reg[12]_i_1__0 ,\n_7_count_for_reset_r_reg[12]_i_1__0 }),
        .S({\n_0_count_for_reset_r[12]_i_2__0 ,\n_0_count_for_reset_r[12]_i_3__0 ,\n_0_count_for_reset_r[12]_i_4__0 ,\n_0_count_for_reset_r[12]_i_5__0 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[13] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[12]_i_1__0 ),
        .Q(count_for_reset_r_reg[13]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[14] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[12]_i_1__0 ),
        .Q(count_for_reset_r_reg[14]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[15] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[12]_i_1__0 ),
        .Q(count_for_reset_r_reg[15]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[16] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[16]_i_1__0 ),
        .Q(count_for_reset_r_reg[16]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[16]_i_1__0 
       (.CI(\n_0_count_for_reset_r_reg[12]_i_1__0 ),
        .CO({\n_0_count_for_reset_r_reg[16]_i_1__0 ,\n_1_count_for_reset_r_reg[16]_i_1__0 ,\n_2_count_for_reset_r_reg[16]_i_1__0 ,\n_3_count_for_reset_r_reg[16]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[16]_i_1__0 ,\n_5_count_for_reset_r_reg[16]_i_1__0 ,\n_6_count_for_reset_r_reg[16]_i_1__0 ,\n_7_count_for_reset_r_reg[16]_i_1__0 }),
        .S({\n_0_count_for_reset_r[16]_i_2__0 ,\n_0_count_for_reset_r[16]_i_3__0 ,\n_0_count_for_reset_r[16]_i_4__0 ,\n_0_count_for_reset_r[16]_i_5__0 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[17] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[16]_i_1__0 ),
        .Q(count_for_reset_r_reg[17]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[18] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[16]_i_1__0 ),
        .Q(count_for_reset_r_reg[18]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[19] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[16]_i_1__0 ),
        .Q(count_for_reset_r_reg[19]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[1] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[0]_i_1__0 ),
        .Q(count_for_reset_r_reg[1]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[20] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[20]_i_1__0 ),
        .Q(count_for_reset_r_reg[20]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[20]_i_1__0 
       (.CI(\n_0_count_for_reset_r_reg[16]_i_1__0 ),
        .CO({\NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED [3:1],\n_3_count_for_reset_r_reg[20]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_for_reset_r_reg[20]_i_1__0_O_UNCONNECTED [3:2],\n_6_count_for_reset_r_reg[20]_i_1__0 ,\n_7_count_for_reset_r_reg[20]_i_1__0 }),
        .S({1'b0,1'b0,\n_0_count_for_reset_r[20]_i_2__0 ,\n_0_count_for_reset_r[20]_i_3__0 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[21] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[20]_i_1__0 ),
        .Q(count_for_reset_r_reg[21]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[2] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[0]_i_1__0 ),
        .Q(count_for_reset_r_reg[2]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[3] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[0]_i_1__0 ),
        .Q(count_for_reset_r_reg[3]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[4] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[4]_i_1__0 ),
        .Q(count_for_reset_r_reg[4]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[4]_i_1__0 
       (.CI(\n_0_count_for_reset_r_reg[0]_i_1__0 ),
        .CO({\n_0_count_for_reset_r_reg[4]_i_1__0 ,\n_1_count_for_reset_r_reg[4]_i_1__0 ,\n_2_count_for_reset_r_reg[4]_i_1__0 ,\n_3_count_for_reset_r_reg[4]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[4]_i_1__0 ,\n_5_count_for_reset_r_reg[4]_i_1__0 ,\n_6_count_for_reset_r_reg[4]_i_1__0 ,\n_7_count_for_reset_r_reg[4]_i_1__0 }),
        .S({\n_0_count_for_reset_r[4]_i_2__0 ,\n_0_count_for_reset_r[4]_i_3__0 ,\n_0_count_for_reset_r[4]_i_4__0 ,\n_0_count_for_reset_r[4]_i_5__0 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[5] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[4]_i_1__0 ),
        .Q(count_for_reset_r_reg[5]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[6] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[4]_i_1__0 ),
        .Q(count_for_reset_r_reg[6]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[7] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[4]_i_1__0 ),
        .Q(count_for_reset_r_reg[7]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[8] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[8]_i_1__0 ),
        .Q(count_for_reset_r_reg[8]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[8]_i_1__0 
       (.CI(\n_0_count_for_reset_r_reg[4]_i_1__0 ),
        .CO({\n_0_count_for_reset_r_reg[8]_i_1__0 ,\n_1_count_for_reset_r_reg[8]_i_1__0 ,\n_2_count_for_reset_r_reg[8]_i_1__0 ,\n_3_count_for_reset_r_reg[8]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[8]_i_1__0 ,\n_5_count_for_reset_r_reg[8]_i_1__0 ,\n_6_count_for_reset_r_reg[8]_i_1__0 ,\n_7_count_for_reset_r_reg[8]_i_1__0 }),
        .S({\n_0_count_for_reset_r[8]_i_2__0 ,\n_0_count_for_reset_r[8]_i_3__0 ,\n_0_count_for_reset_r[8]_i_4__0 ,\n_0_count_for_reset_r[8]_i_5__0 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[9] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[8]_i_1__0 ),
        .Q(count_for_reset_r_reg[9]),
        .R(cc_sync));
LUT4 #(
    .INIT(16'h8000)) 
     link_reset_0_i_1__0
       (.I0(n_0_link_reset_0_i_2__0),
        .I1(n_0_link_reset_0_i_3__0),
        .I2(n_0_link_reset_0_i_4__0),
        .I3(n_0_link_reset_0_i_5__0),
        .O(n_0_link_reset_0_i_1__0));
LUT5 #(
    .INIT(32'h80000000)) 
     link_reset_0_i_2__0
       (.I0(count_for_reset_r_reg[16]),
        .I1(count_for_reset_r_reg[20]),
        .I2(count_for_reset_r_reg[21]),
        .I3(count_for_reset_r_reg[17]),
        .I4(count_for_reset_r_reg[18]),
        .O(n_0_link_reset_0_i_2__0));
LUT5 #(
    .INIT(32'h78F8F8F8)) 
     link_reset_0_i_3__0
       (.I0(count_for_reset_r_reg[2]),
        .I1(count_for_reset_r_reg[3]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[1]),
        .I4(count_for_reset_r_reg[0]),
        .O(n_0_link_reset_0_i_3__0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     link_reset_0_i_4__0
       (.I0(count_for_reset_r_reg[7]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[9]),
        .I3(count_for_reset_r_reg[12]),
        .I4(count_for_reset_r_reg[5]),
        .I5(count_for_reset_r_reg[8]),
        .O(n_0_link_reset_0_i_4__0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     link_reset_0_i_5__0
       (.I0(count_for_reset_r_reg[19]),
        .I1(count_for_reset_r_reg[10]),
        .I2(count_for_reset_r_reg[14]),
        .I3(count_for_reset_r_reg[15]),
        .I4(count_for_reset_r_reg[11]),
        .I5(count_for_reset_r_reg[13]),
        .O(n_0_link_reset_0_i_5__0));
FDRE link_reset_0_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_link_reset_0_i_1__0),
        .Q(link_reset_0),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFFE)) 
     link_reset_out_INST_0
       (.I0(link_reset_lane1_i),
        .I1(link_reset_lane2_i),
        .I2(link_reset_lane0_i),
        .I3(link_reset_lane3_i),
        .O(link_reset_out));
FDRE \link_reset_r_reg[0] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_lane1_i),
        .R(1'b0));
aurora_8b10baurora_8b10b_cdc_sync_52 rx_cc_cdc_sync
       (.O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .cc_sync(cc_sync),
        .init_clk_in(init_clk_in),
        .rx_cc_extend_r2(rx_cc_extend_r2),
        .s_out_d1_cdc_to_28(s_out_d1_cdc_to_28),
        .s_out_d2_29(s_out_d2_29),
        .s_out_d3_30(s_out_d3_30),
        .s_out_d4_31(s_out_d4_31),
        .s_out_d5_32(s_out_d5_32),
        .s_out_d6_33(s_out_d6_33),
        .s_out_d7_34(s_out_d7_34));
LUT3 #(
    .INIT(8'hFE)) 
     rx_cc_extend_r2_i_1__0
       (.I0(p_0_in[0]),
        .I1(\n_0_rx_cc_extend_r_reg[0] ),
        .I2(n_0_rx_cc_extend_r2_i_2__0),
        .O(n_0_rx_cc_extend_r2_i_1__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     rx_cc_extend_r2_i_2__0
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[5]),
        .I3(p_0_in[6]),
        .I4(p_0_in[3]),
        .I5(p_0_in[4]),
        .O(n_0_rx_cc_extend_r2_i_2__0));
FDRE rx_cc_extend_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_rx_cc_extend_r2_i_1__0),
        .Q(rx_cc_extend_r2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\n_0_rx_cc_extend_r_reg[0] ),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[0]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(p_0_in[1]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(p_0_in[2]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(p_0_in[3]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(p_0_in[4]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(p_0_in[5]),
        .R(reset_lanes_i));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_i),
        .Q(p_0_in[6]),
        .R(reset_lanes_i));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_hotplug" *) 
module aurora_8b10baurora_8b10b_hotplug_54
   (s_out_d1_cdc_to_21,
    s_out_d2_22,
    s_out_d3_23,
    s_out_d4_24,
    s_out_d5_25,
    s_out_d6_26,
    s_out_d7_27,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    link_reset_lane0_i,
    init_clk_in,
    user_clk,
    RESET_LANES,
    rx_cc_i);
  output s_out_d1_cdc_to_21;
  output s_out_d2_22;
  output s_out_d3_23;
  output s_out_d4_24;
  output s_out_d5_25;
  output s_out_d6_26;
  output s_out_d7_27;
  output [1:0]O24;
  output [1:0]O25;
  output [1:0]O26;
  output [1:0]O27;
  output [1:0]O28;
  output [1:0]O29;
  output link_reset_lane0_i;
  input init_clk_in;
  input user_clk;
  input [0:0]RESET_LANES;
  input rx_cc_i;

  wire [1:0]O24;
  wire [1:0]O25;
  wire [1:0]O26;
  wire [1:0]O27;
  wire [1:0]O28;
  wire [1:0]O29;
  wire [0:0]RESET_LANES;
  wire cc_sync;
  wire [21:0]count_for_reset_r_reg;
  wire init_clk_in;
  wire link_reset_0;
  wire link_reset_lane0_i;
  wire \n_0_count_for_reset_r[0]_i_2 ;
  wire \n_0_count_for_reset_r[0]_i_3 ;
  wire \n_0_count_for_reset_r[0]_i_4 ;
  wire \n_0_count_for_reset_r[0]_i_5 ;
  wire \n_0_count_for_reset_r[12]_i_2 ;
  wire \n_0_count_for_reset_r[12]_i_3 ;
  wire \n_0_count_for_reset_r[12]_i_4 ;
  wire \n_0_count_for_reset_r[12]_i_5 ;
  wire \n_0_count_for_reset_r[16]_i_2 ;
  wire \n_0_count_for_reset_r[16]_i_3 ;
  wire \n_0_count_for_reset_r[16]_i_4 ;
  wire \n_0_count_for_reset_r[16]_i_5 ;
  wire \n_0_count_for_reset_r[20]_i_2 ;
  wire \n_0_count_for_reset_r[20]_i_3 ;
  wire \n_0_count_for_reset_r[4]_i_2 ;
  wire \n_0_count_for_reset_r[4]_i_3 ;
  wire \n_0_count_for_reset_r[4]_i_4 ;
  wire \n_0_count_for_reset_r[4]_i_5 ;
  wire \n_0_count_for_reset_r[8]_i_2 ;
  wire \n_0_count_for_reset_r[8]_i_3 ;
  wire \n_0_count_for_reset_r[8]_i_4 ;
  wire \n_0_count_for_reset_r[8]_i_5 ;
  wire \n_0_count_for_reset_r_reg[0]_i_1 ;
  wire \n_0_count_for_reset_r_reg[12]_i_1 ;
  wire \n_0_count_for_reset_r_reg[16]_i_1 ;
  wire \n_0_count_for_reset_r_reg[4]_i_1 ;
  wire \n_0_count_for_reset_r_reg[8]_i_1 ;
  wire n_0_link_reset_0_i_1;
  wire n_0_link_reset_0_i_2;
  wire n_0_link_reset_0_i_3;
  wire n_0_link_reset_0_i_4;
  wire n_0_link_reset_0_i_5;
  wire n_0_rx_cc_extend_r2_i_1;
  wire n_0_rx_cc_extend_r2_i_2;
  wire \n_0_rx_cc_extend_r_reg[0] ;
  wire \n_1_count_for_reset_r_reg[0]_i_1 ;
  wire \n_1_count_for_reset_r_reg[12]_i_1 ;
  wire \n_1_count_for_reset_r_reg[16]_i_1 ;
  wire \n_1_count_for_reset_r_reg[4]_i_1 ;
  wire \n_1_count_for_reset_r_reg[8]_i_1 ;
  wire \n_2_count_for_reset_r_reg[0]_i_1 ;
  wire \n_2_count_for_reset_r_reg[12]_i_1 ;
  wire \n_2_count_for_reset_r_reg[16]_i_1 ;
  wire \n_2_count_for_reset_r_reg[4]_i_1 ;
  wire \n_2_count_for_reset_r_reg[8]_i_1 ;
  wire \n_3_count_for_reset_r_reg[0]_i_1 ;
  wire \n_3_count_for_reset_r_reg[12]_i_1 ;
  wire \n_3_count_for_reset_r_reg[16]_i_1 ;
  wire \n_3_count_for_reset_r_reg[20]_i_1 ;
  wire \n_3_count_for_reset_r_reg[4]_i_1 ;
  wire \n_3_count_for_reset_r_reg[8]_i_1 ;
  wire \n_4_count_for_reset_r_reg[0]_i_1 ;
  wire \n_4_count_for_reset_r_reg[12]_i_1 ;
  wire \n_4_count_for_reset_r_reg[16]_i_1 ;
  wire \n_4_count_for_reset_r_reg[4]_i_1 ;
  wire \n_4_count_for_reset_r_reg[8]_i_1 ;
  wire \n_5_count_for_reset_r_reg[0]_i_1 ;
  wire \n_5_count_for_reset_r_reg[12]_i_1 ;
  wire \n_5_count_for_reset_r_reg[16]_i_1 ;
  wire \n_5_count_for_reset_r_reg[4]_i_1 ;
  wire \n_5_count_for_reset_r_reg[8]_i_1 ;
  wire \n_6_count_for_reset_r_reg[0]_i_1 ;
  wire \n_6_count_for_reset_r_reg[12]_i_1 ;
  wire \n_6_count_for_reset_r_reg[16]_i_1 ;
  wire \n_6_count_for_reset_r_reg[20]_i_1 ;
  wire \n_6_count_for_reset_r_reg[4]_i_1 ;
  wire \n_6_count_for_reset_r_reg[8]_i_1 ;
  wire \n_7_count_for_reset_r_reg[0]_i_1 ;
  wire \n_7_count_for_reset_r_reg[12]_i_1 ;
  wire \n_7_count_for_reset_r_reg[16]_i_1 ;
  wire \n_7_count_for_reset_r_reg[20]_i_1 ;
  wire \n_7_count_for_reset_r_reg[4]_i_1 ;
  wire \n_7_count_for_reset_r_reg[8]_i_1 ;
  wire [6:0]p_0_in;
  wire rx_cc_extend_r2;
  wire rx_cc_i;
  wire s_out_d1_cdc_to_21;
  wire s_out_d2_22;
  wire s_out_d3_23;
  wire s_out_d4_24;
  wire s_out_d5_25;
  wire s_out_d6_26;
  wire s_out_d7_27;
  wire user_clk;
  wire [3:1]\NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_for_reset_r_reg[20]_i_1_O_UNCONNECTED ;

LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_2 
       (.I0(count_for_reset_r_reg[3]),
        .O(\n_0_count_for_reset_r[0]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_3 
       (.I0(count_for_reset_r_reg[2]),
        .O(\n_0_count_for_reset_r[0]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[0]_i_4 
       (.I0(count_for_reset_r_reg[1]),
        .O(\n_0_count_for_reset_r[0]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \count_for_reset_r[0]_i_5 
       (.I0(count_for_reset_r_reg[0]),
        .O(\n_0_count_for_reset_r[0]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_2 
       (.I0(count_for_reset_r_reg[15]),
        .O(\n_0_count_for_reset_r[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_3 
       (.I0(count_for_reset_r_reg[14]),
        .O(\n_0_count_for_reset_r[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_4 
       (.I0(count_for_reset_r_reg[13]),
        .O(\n_0_count_for_reset_r[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[12]_i_5 
       (.I0(count_for_reset_r_reg[12]),
        .O(\n_0_count_for_reset_r[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_2 
       (.I0(count_for_reset_r_reg[19]),
        .O(\n_0_count_for_reset_r[16]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_3 
       (.I0(count_for_reset_r_reg[18]),
        .O(\n_0_count_for_reset_r[16]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_4 
       (.I0(count_for_reset_r_reg[17]),
        .O(\n_0_count_for_reset_r[16]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[16]_i_5 
       (.I0(count_for_reset_r_reg[16]),
        .O(\n_0_count_for_reset_r[16]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[20]_i_2 
       (.I0(count_for_reset_r_reg[21]),
        .O(\n_0_count_for_reset_r[20]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[20]_i_3 
       (.I0(count_for_reset_r_reg[20]),
        .O(\n_0_count_for_reset_r[20]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_2 
       (.I0(count_for_reset_r_reg[7]),
        .O(\n_0_count_for_reset_r[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_3 
       (.I0(count_for_reset_r_reg[6]),
        .O(\n_0_count_for_reset_r[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_4 
       (.I0(count_for_reset_r_reg[5]),
        .O(\n_0_count_for_reset_r[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[4]_i_5 
       (.I0(count_for_reset_r_reg[4]),
        .O(\n_0_count_for_reset_r[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_2 
       (.I0(count_for_reset_r_reg[11]),
        .O(\n_0_count_for_reset_r[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_3 
       (.I0(count_for_reset_r_reg[10]),
        .O(\n_0_count_for_reset_r[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_4 
       (.I0(count_for_reset_r_reg[9]),
        .O(\n_0_count_for_reset_r[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \count_for_reset_r[8]_i_5 
       (.I0(count_for_reset_r_reg[8]),
        .O(\n_0_count_for_reset_r[8]_i_5 ));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[0] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[0]_i_1 ),
        .Q(count_for_reset_r_reg[0]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\n_0_count_for_reset_r_reg[0]_i_1 ,\n_1_count_for_reset_r_reg[0]_i_1 ,\n_2_count_for_reset_r_reg[0]_i_1 ,\n_3_count_for_reset_r_reg[0]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_count_for_reset_r_reg[0]_i_1 ,\n_5_count_for_reset_r_reg[0]_i_1 ,\n_6_count_for_reset_r_reg[0]_i_1 ,\n_7_count_for_reset_r_reg[0]_i_1 }),
        .S({\n_0_count_for_reset_r[0]_i_2 ,\n_0_count_for_reset_r[0]_i_3 ,\n_0_count_for_reset_r[0]_i_4 ,\n_0_count_for_reset_r[0]_i_5 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[10] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[8]_i_1 ),
        .Q(count_for_reset_r_reg[10]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[11] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[8]_i_1 ),
        .Q(count_for_reset_r_reg[11]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[12] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[12]_i_1 ),
        .Q(count_for_reset_r_reg[12]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[12]_i_1 
       (.CI(\n_0_count_for_reset_r_reg[8]_i_1 ),
        .CO({\n_0_count_for_reset_r_reg[12]_i_1 ,\n_1_count_for_reset_r_reg[12]_i_1 ,\n_2_count_for_reset_r_reg[12]_i_1 ,\n_3_count_for_reset_r_reg[12]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[12]_i_1 ,\n_5_count_for_reset_r_reg[12]_i_1 ,\n_6_count_for_reset_r_reg[12]_i_1 ,\n_7_count_for_reset_r_reg[12]_i_1 }),
        .S({\n_0_count_for_reset_r[12]_i_2 ,\n_0_count_for_reset_r[12]_i_3 ,\n_0_count_for_reset_r[12]_i_4 ,\n_0_count_for_reset_r[12]_i_5 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[13] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[12]_i_1 ),
        .Q(count_for_reset_r_reg[13]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[14] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[12]_i_1 ),
        .Q(count_for_reset_r_reg[14]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[15] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[12]_i_1 ),
        .Q(count_for_reset_r_reg[15]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[16] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[16]_i_1 ),
        .Q(count_for_reset_r_reg[16]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[16]_i_1 
       (.CI(\n_0_count_for_reset_r_reg[12]_i_1 ),
        .CO({\n_0_count_for_reset_r_reg[16]_i_1 ,\n_1_count_for_reset_r_reg[16]_i_1 ,\n_2_count_for_reset_r_reg[16]_i_1 ,\n_3_count_for_reset_r_reg[16]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[16]_i_1 ,\n_5_count_for_reset_r_reg[16]_i_1 ,\n_6_count_for_reset_r_reg[16]_i_1 ,\n_7_count_for_reset_r_reg[16]_i_1 }),
        .S({\n_0_count_for_reset_r[16]_i_2 ,\n_0_count_for_reset_r[16]_i_3 ,\n_0_count_for_reset_r[16]_i_4 ,\n_0_count_for_reset_r[16]_i_5 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[17] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[16]_i_1 ),
        .Q(count_for_reset_r_reg[17]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[18] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[16]_i_1 ),
        .Q(count_for_reset_r_reg[18]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[19] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[16]_i_1 ),
        .Q(count_for_reset_r_reg[19]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[1] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[0]_i_1 ),
        .Q(count_for_reset_r_reg[1]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[20] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[20]_i_1 ),
        .Q(count_for_reset_r_reg[20]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[20]_i_1 
       (.CI(\n_0_count_for_reset_r_reg[16]_i_1 ),
        .CO({\NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED [3:1],\n_3_count_for_reset_r_reg[20]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_for_reset_r_reg[20]_i_1_O_UNCONNECTED [3:2],\n_6_count_for_reset_r_reg[20]_i_1 ,\n_7_count_for_reset_r_reg[20]_i_1 }),
        .S({1'b0,1'b0,\n_0_count_for_reset_r[20]_i_2 ,\n_0_count_for_reset_r[20]_i_3 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[21] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[20]_i_1 ),
        .Q(count_for_reset_r_reg[21]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[2] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[0]_i_1 ),
        .Q(count_for_reset_r_reg[2]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[3] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[0]_i_1 ),
        .Q(count_for_reset_r_reg[3]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[4] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[4]_i_1 ),
        .Q(count_for_reset_r_reg[4]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[4]_i_1 
       (.CI(\n_0_count_for_reset_r_reg[0]_i_1 ),
        .CO({\n_0_count_for_reset_r_reg[4]_i_1 ,\n_1_count_for_reset_r_reg[4]_i_1 ,\n_2_count_for_reset_r_reg[4]_i_1 ,\n_3_count_for_reset_r_reg[4]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[4]_i_1 ,\n_5_count_for_reset_r_reg[4]_i_1 ,\n_6_count_for_reset_r_reg[4]_i_1 ,\n_7_count_for_reset_r_reg[4]_i_1 }),
        .S({\n_0_count_for_reset_r[4]_i_2 ,\n_0_count_for_reset_r[4]_i_3 ,\n_0_count_for_reset_r[4]_i_4 ,\n_0_count_for_reset_r[4]_i_5 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[5] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[4]_i_1 ),
        .Q(count_for_reset_r_reg[5]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[6] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_5_count_for_reset_r_reg[4]_i_1 ),
        .Q(count_for_reset_r_reg[6]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[7] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_4_count_for_reset_r_reg[4]_i_1 ),
        .Q(count_for_reset_r_reg[7]),
        .R(cc_sync));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[8] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_7_count_for_reset_r_reg[8]_i_1 ),
        .Q(count_for_reset_r_reg[8]),
        .R(cc_sync));
CARRY4 \count_for_reset_r_reg[8]_i_1 
       (.CI(\n_0_count_for_reset_r_reg[4]_i_1 ),
        .CO({\n_0_count_for_reset_r_reg[8]_i_1 ,\n_1_count_for_reset_r_reg[8]_i_1 ,\n_2_count_for_reset_r_reg[8]_i_1 ,\n_3_count_for_reset_r_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_count_for_reset_r_reg[8]_i_1 ,\n_5_count_for_reset_r_reg[8]_i_1 ,\n_6_count_for_reset_r_reg[8]_i_1 ,\n_7_count_for_reset_r_reg[8]_i_1 }),
        .S({\n_0_count_for_reset_r[8]_i_2 ,\n_0_count_for_reset_r[8]_i_3 ,\n_0_count_for_reset_r[8]_i_4 ,\n_0_count_for_reset_r[8]_i_5 }));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_for_reset_r_reg[9] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(\n_6_count_for_reset_r_reg[8]_i_1 ),
        .Q(count_for_reset_r_reg[9]),
        .R(cc_sync));
LUT4 #(
    .INIT(16'h8000)) 
     link_reset_0_i_1
       (.I0(n_0_link_reset_0_i_2),
        .I1(n_0_link_reset_0_i_3),
        .I2(n_0_link_reset_0_i_4),
        .I3(n_0_link_reset_0_i_5),
        .O(n_0_link_reset_0_i_1));
LUT5 #(
    .INIT(32'h80000000)) 
     link_reset_0_i_2
       (.I0(count_for_reset_r_reg[16]),
        .I1(count_for_reset_r_reg[20]),
        .I2(count_for_reset_r_reg[21]),
        .I3(count_for_reset_r_reg[17]),
        .I4(count_for_reset_r_reg[18]),
        .O(n_0_link_reset_0_i_2));
LUT5 #(
    .INIT(32'h78F8F8F8)) 
     link_reset_0_i_3
       (.I0(count_for_reset_r_reg[2]),
        .I1(count_for_reset_r_reg[3]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[1]),
        .I4(count_for_reset_r_reg[0]),
        .O(n_0_link_reset_0_i_3));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     link_reset_0_i_4
       (.I0(count_for_reset_r_reg[7]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[9]),
        .I3(count_for_reset_r_reg[12]),
        .I4(count_for_reset_r_reg[5]),
        .I5(count_for_reset_r_reg[8]),
        .O(n_0_link_reset_0_i_4));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     link_reset_0_i_5
       (.I0(count_for_reset_r_reg[19]),
        .I1(count_for_reset_r_reg[10]),
        .I2(count_for_reset_r_reg[14]),
        .I3(count_for_reset_r_reg[15]),
        .I4(count_for_reset_r_reg[11]),
        .I5(count_for_reset_r_reg[13]),
        .O(n_0_link_reset_0_i_5));
FDRE link_reset_0_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_link_reset_0_i_1),
        .Q(link_reset_0),
        .R(1'b0));
FDRE \link_reset_r_reg[0] 
       (.C(init_clk_in),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_lane0_i),
        .R(1'b0));
aurora_8b10baurora_8b10b_cdc_sync_58 rx_cc_cdc_sync
       (.O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .cc_sync(cc_sync),
        .init_clk_in(init_clk_in),
        .rx_cc_extend_r2(rx_cc_extend_r2),
        .s_out_d1_cdc_to_21(s_out_d1_cdc_to_21),
        .s_out_d2_22(s_out_d2_22),
        .s_out_d3_23(s_out_d3_23),
        .s_out_d4_24(s_out_d4_24),
        .s_out_d5_25(s_out_d5_25),
        .s_out_d6_26(s_out_d6_26),
        .s_out_d7_27(s_out_d7_27));
LUT3 #(
    .INIT(8'hFE)) 
     rx_cc_extend_r2_i_1
       (.I0(p_0_in[0]),
        .I1(\n_0_rx_cc_extend_r_reg[0] ),
        .I2(n_0_rx_cc_extend_r2_i_2),
        .O(n_0_rx_cc_extend_r2_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     rx_cc_extend_r2_i_2
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[5]),
        .I3(p_0_in[6]),
        .I4(p_0_in[3]),
        .I5(p_0_in[4]),
        .O(n_0_rx_cc_extend_r2_i_2));
FDRE rx_cc_extend_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_0_rx_cc_extend_r2_i_1),
        .Q(rx_cc_extend_r2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\n_0_rx_cc_extend_r_reg[0] ),
        .R(RESET_LANES));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[0]),
        .R(RESET_LANES));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(p_0_in[1]),
        .R(RESET_LANES));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(p_0_in[2]),
        .R(RESET_LANES));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(p_0_in[3]),
        .R(RESET_LANES));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(p_0_in[4]),
        .R(RESET_LANES));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(p_0_in[5]),
        .R(RESET_LANES));
FDRE #(
    .INIT(1'b0)) 
     \rx_cc_extend_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_i),
        .Q(p_0_in[6]),
        .R(RESET_LANES));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_multi_gt" *) 
module aurora_8b10baurora_8b10b_multi_gt
   (O1,
    txn,
    txp,
    O2,
    ch_bond_done_i,
    O3,
    tx_out_clk,
    O4,
    drpdo_out,
    RXDATA,
    I14,
    RXCHARISK,
    s_out_d1_cdc_to_161,
    s_out_d2_162,
    s_out_d3_163,
    s_out_d4_164,
    s_out_d5_165,
    s_out_d6_166,
    s_out_d7_167,
    O145,
    O146,
    O147,
    O148,
    O149,
    O150,
    s_out_d1_cdc_to_168,
    s_out_d2_169,
    s_out_d3_170,
    s_out_d4_171,
    s_out_d5_172,
    s_out_d6_173,
    s_out_d7_174,
    O151,
    O152,
    O153,
    O154,
    O155,
    O156,
    s_out_d1_cdc_to_175,
    s_out_d2_176,
    s_out_d3_177,
    s_out_d4_178,
    s_out_d5_179,
    s_out_d6_180,
    s_out_d7_181,
    O157,
    O158,
    O159,
    O160,
    O161,
    O162,
    O5,
    O6,
    O7,
    O8,
    drpdo_out_lane1,
    O9,
    O10,
    O11,
    s_out_d1_cdc_to_182,
    s_out_d2_183,
    s_out_d3_184,
    s_out_d4_185,
    s_out_d5_186,
    s_out_d6_187,
    s_out_d7_188,
    O164,
    O165,
    O166,
    O167,
    O168,
    O169,
    s_out_d1_cdc_to_189,
    s_out_d2_190,
    s_out_d3_191,
    s_out_d4_192,
    s_out_d5_193,
    s_out_d6_194,
    s_out_d7_195,
    O170,
    O171,
    O172,
    O173,
    O174,
    O175,
    s_out_d1_cdc_to_196,
    s_out_d2_197,
    s_out_d3_198,
    s_out_d4_199,
    s_out_d5_200,
    s_out_d6_201,
    s_out_d7_202,
    O176,
    O177,
    O178,
    O179,
    O180,
    O181,
    O12,
    O13,
    O14,
    O15,
    drpdo_out_lane2,
    O16,
    I12,
    O17,
    s_out_d1_cdc_to_203,
    s_out_d2_204,
    s_out_d3_205,
    s_out_d4_206,
    s_out_d5_207,
    s_out_d6_208,
    s_out_d7_209,
    O183,
    O184,
    O185,
    O186,
    O187,
    O188,
    s_out_d1_cdc_to_210,
    s_out_d2_211,
    s_out_d3_212,
    s_out_d4_213,
    s_out_d5_214,
    s_out_d6_215,
    s_out_d7_216,
    O189,
    O190,
    O191,
    O192,
    O193,
    O194,
    s_out_d1_cdc_to_217,
    s_out_d2_218,
    s_out_d3_219,
    s_out_d4_220,
    s_out_d5_221,
    s_out_d6_222,
    s_out_d7_223,
    O195,
    O196,
    O197,
    O198,
    O199,
    O200,
    O18,
    O19,
    O20,
    O21,
    drpdo_out_lane3,
    O22,
    O23,
    O24,
    s_out_d1_cdc_to_224,
    s_out_d2_225,
    s_out_d3_226,
    s_out_d4_227,
    s_out_d5_228,
    s_out_d6_229,
    s_out_d7_230,
    O202,
    O203,
    O204,
    O205,
    O206,
    O207,
    s_out_d1_cdc_to_231,
    s_out_d2_232,
    s_out_d3_233,
    s_out_d4_234,
    s_out_d5_235,
    s_out_d6_236,
    s_out_d7_237,
    O208,
    O209,
    O210,
    O211,
    O212,
    O213,
    s_out_d1_cdc_to_238,
    s_out_d2_239,
    s_out_d3_240,
    s_out_d4_241,
    s_out_d5_242,
    s_out_d6_243,
    s_out_d7_244,
    O214,
    O215,
    O216,
    O217,
    O218,
    O219,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    hard_err_gt0,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    I23,
    O42,
    O43,
    O44,
    hard_err_gt0_0,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    O52,
    O53,
    O54,
    O144,
    hard_err_gt0_1,
    O163,
    O182,
    O201,
    O220,
    O221,
    O222,
    O223,
    O224,
    O225,
    O226,
    O227,
    hard_err_gt0_2,
    O228,
    O229,
    O230,
    O231,
    O232,
    O233,
    O234,
    O235,
    O236,
    drpclk_in,
    rxn,
    rxp,
    gt_tx_reset_i,
    gt0_pll0outclk_in,
    gt0_pll0outrefclk_in,
    gt0_pll1outclk_in,
    gt0_pll1outrefclk_in,
    I2,
    I3,
    gt_rxuserrdy_i,
    sync_clk,
    user_clk,
    power_down,
    gt_txuserrdy_i,
    loopback,
    TXDATA,
    TXCHARISK,
    en_chan_sync_i,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I13,
    I15,
    I16,
    I17,
    common_reset_i,
    SR,
    consecutive_commas_r,
    ready_r,
    I18,
    I19,
    I20,
    I21,
    consecutive_commas_r_3,
    ready_r_4,
    I22,
    I24,
    I25,
    I26,
    consecutive_commas_r_5,
    ready_r_6,
    I27,
    I28,
    I29,
    I30,
    consecutive_commas_r_7,
    ready_r_8,
    I31,
    I32,
    I33,
    I34,
    first_v_received_r,
    first_v_received_r_9,
    first_v_received_r_10,
    first_v_received_r_11,
    drpen_in,
    drpdi_in,
    drpwe_in,
    drpaddr_in,
    drpen_in_lane1,
    drpdi_in_lane1,
    drpwe_in_lane1,
    drpaddr_in_lane1,
    drpen_in_lane2,
    drpdi_in_lane2,
    drpwe_in_lane2,
    drpaddr_in_lane2,
    drpen_in_lane3,
    drpdi_in_lane3,
    drpwe_in_lane3,
    drpaddr_in_lane3);
  output O1;
  output [0:3]txn;
  output [0:3]txp;
  output O2;
  output [3:0]ch_bond_done_i;
  output O3;
  output tx_out_clk;
  output O4;
  output [15:0]drpdo_out;
  output [31:0]RXDATA;
  output [3:0]I14;
  output [3:0]RXCHARISK;
  output s_out_d1_cdc_to_161;
  output s_out_d2_162;
  output s_out_d3_163;
  output s_out_d4_164;
  output s_out_d5_165;
  output s_out_d6_166;
  output s_out_d7_167;
  output [1:0]O145;
  output [1:0]O146;
  output [1:0]O147;
  output [1:0]O148;
  output [1:0]O149;
  output [1:0]O150;
  output s_out_d1_cdc_to_168;
  output s_out_d2_169;
  output s_out_d3_170;
  output s_out_d4_171;
  output s_out_d5_172;
  output s_out_d6_173;
  output s_out_d7_174;
  output [1:0]O151;
  output [1:0]O152;
  output [1:0]O153;
  output [1:0]O154;
  output [1:0]O155;
  output [1:0]O156;
  output s_out_d1_cdc_to_175;
  output s_out_d2_176;
  output s_out_d3_177;
  output s_out_d4_178;
  output s_out_d5_179;
  output s_out_d6_180;
  output s_out_d7_181;
  output [1:0]O157;
  output [1:0]O158;
  output [1:0]O159;
  output [1:0]O160;
  output [1:0]O161;
  output [1:0]O162;
  output O5;
  output O6;
  output O7;
  output O8;
  output [15:0]drpdo_out_lane1;
  output [31:0]O9;
  output [3:0]O10;
  output [3:0]O11;
  output s_out_d1_cdc_to_182;
  output s_out_d2_183;
  output s_out_d3_184;
  output s_out_d4_185;
  output s_out_d5_186;
  output s_out_d6_187;
  output s_out_d7_188;
  output [1:0]O164;
  output [1:0]O165;
  output [1:0]O166;
  output [1:0]O167;
  output [1:0]O168;
  output [1:0]O169;
  output s_out_d1_cdc_to_189;
  output s_out_d2_190;
  output s_out_d3_191;
  output s_out_d4_192;
  output s_out_d5_193;
  output s_out_d6_194;
  output s_out_d7_195;
  output [1:0]O170;
  output [1:0]O171;
  output [1:0]O172;
  output [1:0]O173;
  output [1:0]O174;
  output [1:0]O175;
  output s_out_d1_cdc_to_196;
  output s_out_d2_197;
  output s_out_d3_198;
  output s_out_d4_199;
  output s_out_d5_200;
  output s_out_d6_201;
  output s_out_d7_202;
  output [1:0]O176;
  output [1:0]O177;
  output [1:0]O178;
  output [1:0]O179;
  output [1:0]O180;
  output [1:0]O181;
  output O12;
  output O13;
  output O14;
  output O15;
  output [15:0]drpdo_out_lane2;
  output [31:0]O16;
  output [3:0]I12;
  output [3:0]O17;
  output s_out_d1_cdc_to_203;
  output s_out_d2_204;
  output s_out_d3_205;
  output s_out_d4_206;
  output s_out_d5_207;
  output s_out_d6_208;
  output s_out_d7_209;
  output [1:0]O183;
  output [1:0]O184;
  output [1:0]O185;
  output [1:0]O186;
  output [1:0]O187;
  output [1:0]O188;
  output s_out_d1_cdc_to_210;
  output s_out_d2_211;
  output s_out_d3_212;
  output s_out_d4_213;
  output s_out_d5_214;
  output s_out_d6_215;
  output s_out_d7_216;
  output [1:0]O189;
  output [1:0]O190;
  output [1:0]O191;
  output [1:0]O192;
  output [1:0]O193;
  output [1:0]O194;
  output s_out_d1_cdc_to_217;
  output s_out_d2_218;
  output s_out_d3_219;
  output s_out_d4_220;
  output s_out_d5_221;
  output s_out_d6_222;
  output s_out_d7_223;
  output [1:0]O195;
  output [1:0]O196;
  output [1:0]O197;
  output [1:0]O198;
  output [1:0]O199;
  output [1:0]O200;
  output O18;
  output O19;
  output O20;
  output O21;
  output [15:0]drpdo_out_lane3;
  output [31:0]O22;
  output [3:0]O23;
  output [3:0]O24;
  output s_out_d1_cdc_to_224;
  output s_out_d2_225;
  output s_out_d3_226;
  output s_out_d4_227;
  output s_out_d5_228;
  output s_out_d6_229;
  output s_out_d7_230;
  output [1:0]O202;
  output [1:0]O203;
  output [1:0]O204;
  output [1:0]O205;
  output [1:0]O206;
  output [1:0]O207;
  output s_out_d1_cdc_to_231;
  output s_out_d2_232;
  output s_out_d3_233;
  output s_out_d4_234;
  output s_out_d5_235;
  output s_out_d6_236;
  output s_out_d7_237;
  output [1:0]O208;
  output [1:0]O209;
  output [1:0]O210;
  output [1:0]O211;
  output [1:0]O212;
  output [1:0]O213;
  output s_out_d1_cdc_to_238;
  output s_out_d2_239;
  output s_out_d3_240;
  output s_out_d4_241;
  output s_out_d5_242;
  output s_out_d6_243;
  output s_out_d7_244;
  output [1:0]O214;
  output [1:0]O215;
  output [1:0]O216;
  output [1:0]O217;
  output [1:0]O218;
  output [1:0]O219;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output [7:0]O31;
  output [7:0]O32;
  output O33;
  output O34;
  output hard_err_gt0;
  output [7:0]O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output [7:0]I23;
  output [7:0]O42;
  output O43;
  output O44;
  output hard_err_gt0_0;
  output [7:0]O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  output [7:0]O52;
  output [7:0]O53;
  output O54;
  output O144;
  output hard_err_gt0_1;
  output [7:0]O163;
  output O182;
  output O201;
  output O220;
  output O221;
  output O222;
  output O223;
  output [7:0]O224;
  output [7:0]O225;
  output O226;
  output O227;
  output hard_err_gt0_2;
  output [7:0]O228;
  output O229;
  output O230;
  output O231;
  output O232;
  output O233;
  output O234;
  output O235;
  output O236;
  input drpclk_in;
  input [0:3]rxn;
  input [0:3]rxp;
  input gt_tx_reset_i;
  input gt0_pll0outclk_in;
  input gt0_pll0outrefclk_in;
  input gt0_pll1outclk_in;
  input gt0_pll1outrefclk_in;
  input I2;
  input I3;
  input gt_rxuserrdy_i;
  input sync_clk;
  input user_clk;
  input power_down;
  input gt_txuserrdy_i;
  input [2:0]loopback;
  input [31:0]TXDATA;
  input [3:0]TXCHARISK;
  input en_chan_sync_i;
  input I4;
  input I5;
  input [31:0]I6;
  input [2:0]I7;
  input I8;
  input I9;
  input [31:0]I10;
  input [2:0]I11;
  input I13;
  input I15;
  input [31:0]I16;
  input [2:0]I17;
  input common_reset_i;
  input [0:0]SR;
  input consecutive_commas_r;
  input ready_r;
  input I18;
  input I19;
  input [7:0]I20;
  input [0:0]I21;
  input consecutive_commas_r_3;
  input ready_r_4;
  input I22;
  input I24;
  input [7:0]I25;
  input [0:0]I26;
  input consecutive_commas_r_5;
  input ready_r_6;
  input I27;
  input I28;
  input [7:0]I29;
  input [0:0]I30;
  input consecutive_commas_r_7;
  input ready_r_8;
  input I31;
  input I32;
  input [7:0]I33;
  input [0:0]I34;
  input first_v_received_r;
  input first_v_received_r_9;
  input first_v_received_r_10;
  input first_v_received_r_11;
  input drpen_in;
  input [15:0]drpdi_in;
  input drpwe_in;
  input [8:0]drpaddr_in;
  input drpen_in_lane1;
  input [15:0]drpdi_in_lane1;
  input drpwe_in_lane1;
  input [8:0]drpaddr_in_lane1;
  input drpen_in_lane2;
  input [15:0]drpdi_in_lane2;
  input drpwe_in_lane2;
  input [8:0]drpaddr_in_lane2;
  input drpen_in_lane3;
  input [15:0]drpdi_in_lane3;
  input drpwe_in_lane3;
  input [8:0]drpaddr_in_lane3;

  wire [31:0]I10;
  wire [2:0]I11;
  wire [3:0]I12;
  wire I13;
  wire [3:0]I14;
  wire I15;
  wire [31:0]I16;
  wire [2:0]I17;
  wire I18;
  wire I19;
  wire I2;
  wire [7:0]I20;
  wire [0:0]I21;
  wire I22;
  wire [7:0]I23;
  wire I24;
  wire [7:0]I25;
  wire [0:0]I26;
  wire I27;
  wire I28;
  wire [7:0]I29;
  wire I3;
  wire [0:0]I30;
  wire I31;
  wire I32;
  wire [7:0]I33;
  wire [0:0]I34;
  wire I4;
  wire I5;
  wire [31:0]I6;
  wire [2:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire [3:0]O10;
  wire [3:0]O11;
  wire O12;
  wire O13;
  wire O14;
  wire O144;
  wire [1:0]O145;
  wire [1:0]O146;
  wire [1:0]O147;
  wire [1:0]O148;
  wire [1:0]O149;
  wire O15;
  wire [1:0]O150;
  wire [1:0]O151;
  wire [1:0]O152;
  wire [1:0]O153;
  wire [1:0]O154;
  wire [1:0]O155;
  wire [1:0]O156;
  wire [1:0]O157;
  wire [1:0]O158;
  wire [1:0]O159;
  wire [31:0]O16;
  wire [1:0]O160;
  wire [1:0]O161;
  wire [1:0]O162;
  wire [7:0]O163;
  wire [1:0]O164;
  wire [1:0]O165;
  wire [1:0]O166;
  wire [1:0]O167;
  wire [1:0]O168;
  wire [1:0]O169;
  wire [3:0]O17;
  wire [1:0]O170;
  wire [1:0]O171;
  wire [1:0]O172;
  wire [1:0]O173;
  wire [1:0]O174;
  wire [1:0]O175;
  wire [1:0]O176;
  wire [1:0]O177;
  wire [1:0]O178;
  wire [1:0]O179;
  wire O18;
  wire [1:0]O180;
  wire [1:0]O181;
  wire O182;
  wire [1:0]O183;
  wire [1:0]O184;
  wire [1:0]O185;
  wire [1:0]O186;
  wire [1:0]O187;
  wire [1:0]O188;
  wire [1:0]O189;
  wire O19;
  wire [1:0]O190;
  wire [1:0]O191;
  wire [1:0]O192;
  wire [1:0]O193;
  wire [1:0]O194;
  wire [1:0]O195;
  wire [1:0]O196;
  wire [1:0]O197;
  wire [1:0]O198;
  wire [1:0]O199;
  wire O2;
  wire O20;
  wire [1:0]O200;
  wire O201;
  wire [1:0]O202;
  wire [1:0]O203;
  wire [1:0]O204;
  wire [1:0]O205;
  wire [1:0]O206;
  wire [1:0]O207;
  wire [1:0]O208;
  wire [1:0]O209;
  wire O21;
  wire [1:0]O210;
  wire [1:0]O211;
  wire [1:0]O212;
  wire [1:0]O213;
  wire [1:0]O214;
  wire [1:0]O215;
  wire [1:0]O216;
  wire [1:0]O217;
  wire [1:0]O218;
  wire [1:0]O219;
  wire [31:0]O22;
  wire O220;
  wire O221;
  wire O222;
  wire O223;
  wire [7:0]O224;
  wire [7:0]O225;
  wire O226;
  wire O227;
  wire [7:0]O228;
  wire O229;
  wire [3:0]O23;
  wire O230;
  wire O231;
  wire O232;
  wire O233;
  wire O234;
  wire O235;
  wire O236;
  wire [3:0]O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire [7:0]O31;
  wire [7:0]O32;
  wire O33;
  wire O34;
  wire [7:0]O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire [7:0]O42;
  wire O43;
  wire O44;
  wire [7:0]O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire O5;
  wire O50;
  wire O51;
  wire [7:0]O52;
  wire [7:0]O53;
  wire O54;
  wire O6;
  wire O7;
  wire O8;
  wire [31:0]O9;
  wire [3:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [0:0]SR;
  wire [3:0]TXCHARISK;
  wire [31:0]TXDATA;
  wire [3:0]ch_bond_done_i;
  wire [3:0]chbondi_LANE3;
  wire [3:0]chbondo_LANE1;
  wire common_reset_i;
  wire consecutive_commas_r;
  wire consecutive_commas_r_3;
  wire consecutive_commas_r_5;
  wire consecutive_commas_r_7;
  wire [8:0]drpaddr_in;
  wire [8:0]drpaddr_in_lane1;
  wire [8:0]drpaddr_in_lane2;
  wire [8:0]drpaddr_in_lane3;
  wire drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdi_in_lane1;
  wire [15:0]drpdi_in_lane2;
  wire [15:0]drpdi_in_lane3;
  wire [15:0]drpdo_out;
  wire [15:0]drpdo_out_lane1;
  wire [15:0]drpdo_out_lane2;
  wire [15:0]drpdo_out_lane3;
  wire drpen_in;
  wire drpen_in_lane1;
  wire drpen_in_lane2;
  wire drpen_in_lane3;
  wire drpwe_in;
  wire drpwe_in_lane1;
  wire drpwe_in_lane2;
  wire drpwe_in_lane3;
  wire en_chan_sync_i;
  wire first_v_received_r;
  wire first_v_received_r_10;
  wire first_v_received_r_11;
  wire first_v_received_r_9;
  wire gt0_pll0outclk_in;
  wire gt0_pll0outrefclk_in;
  wire gt0_pll1outclk_in;
  wire gt0_pll1outrefclk_in;
  wire gt_rxuserrdy_i;
  wire gt_tx_reset_i;
  wire gt_txuserrdy_i;
  wire hard_err_gt0;
  wire hard_err_gt0_0;
  wire hard_err_gt0_1;
  wire hard_err_gt0_2;
  wire [2:0]loopback;
  wire n_103_gt0_aurora_8b10b_i;
  wire n_83_gt0_aurora_8b10b_i;
  wire power_down;
  wire ready_r;
  wire ready_r_4;
  wire ready_r_6;
  wire ready_r_8;
  wire [0:3]rxn;
  wire [0:3]rxp;
  wire s_out_d1_cdc_to_161;
  wire s_out_d1_cdc_to_168;
  wire s_out_d1_cdc_to_175;
  wire s_out_d1_cdc_to_182;
  wire s_out_d1_cdc_to_189;
  wire s_out_d1_cdc_to_196;
  wire s_out_d1_cdc_to_203;
  wire s_out_d1_cdc_to_210;
  wire s_out_d1_cdc_to_217;
  wire s_out_d1_cdc_to_224;
  wire s_out_d1_cdc_to_231;
  wire s_out_d1_cdc_to_238;
  wire s_out_d2_162;
  wire s_out_d2_169;
  wire s_out_d2_176;
  wire s_out_d2_183;
  wire s_out_d2_190;
  wire s_out_d2_197;
  wire s_out_d2_204;
  wire s_out_d2_211;
  wire s_out_d2_218;
  wire s_out_d2_225;
  wire s_out_d2_232;
  wire s_out_d2_239;
  wire s_out_d3_163;
  wire s_out_d3_170;
  wire s_out_d3_177;
  wire s_out_d3_184;
  wire s_out_d3_191;
  wire s_out_d3_198;
  wire s_out_d3_205;
  wire s_out_d3_212;
  wire s_out_d3_219;
  wire s_out_d3_226;
  wire s_out_d3_233;
  wire s_out_d3_240;
  wire s_out_d4_164;
  wire s_out_d4_171;
  wire s_out_d4_178;
  wire s_out_d4_185;
  wire s_out_d4_192;
  wire s_out_d4_199;
  wire s_out_d4_206;
  wire s_out_d4_213;
  wire s_out_d4_220;
  wire s_out_d4_227;
  wire s_out_d4_234;
  wire s_out_d4_241;
  wire s_out_d5_165;
  wire s_out_d5_172;
  wire s_out_d5_179;
  wire s_out_d5_186;
  wire s_out_d5_193;
  wire s_out_d5_200;
  wire s_out_d5_207;
  wire s_out_d5_214;
  wire s_out_d5_221;
  wire s_out_d5_228;
  wire s_out_d5_235;
  wire s_out_d5_242;
  wire s_out_d6_166;
  wire s_out_d6_173;
  wire s_out_d6_180;
  wire s_out_d6_187;
  wire s_out_d6_194;
  wire s_out_d6_201;
  wire s_out_d6_208;
  wire s_out_d6_215;
  wire s_out_d6_222;
  wire s_out_d6_229;
  wire s_out_d6_236;
  wire s_out_d6_243;
  wire s_out_d7_167;
  wire s_out_d7_174;
  wire s_out_d7_181;
  wire s_out_d7_188;
  wire s_out_d7_195;
  wire s_out_d7_202;
  wire s_out_d7_209;
  wire s_out_d7_216;
  wire s_out_d7_223;
  wire s_out_d7_230;
  wire s_out_d7_237;
  wire s_out_d7_244;
  wire sync_clk;
  wire tx_out_clk;
  wire [0:3]txn;
  wire [0:3]txp;
  wire user_clk;

aurora_8b10baurora_8b10b_gt gt0_aurora_8b10b_i
       (.I14(I14),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I3(I3),
        .O1(O1),
        .O145(O145),
        .O146(O146),
        .O147(O147),
        .O148(O148),
        .O149(O149),
        .O150(O150),
        .O151(O151),
        .O152(O152),
        .O153(O153),
        .O154(O154),
        .O155(O155),
        .O156(O156),
        .O157(O157),
        .O158(O158),
        .O159(O159),
        .O160(O160),
        .O161(O161),
        .O162(O162),
        .O2(O2),
        .O229(O229),
        .O230(O230),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O4(O4),
        .O5(n_83_gt0_aurora_8b10b_i),
        .O6(n_103_gt0_aurora_8b10b_i),
        .RXCHARISK(RXCHARISK),
        .RXCHBONDO(chbondo_LANE1),
        .RXDATA(RXDATA),
        .SR(SR),
        .TXCHARISK(TXCHARISK),
        .TXDATA(TXDATA),
        .ch_bond_done_i(ch_bond_done_i[0]),
        .common_reset_i(common_reset_i),
        .consecutive_commas_r(consecutive_commas_r),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drpwe_in(drpwe_in),
        .first_v_received_r(first_v_received_r),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt_rxuserrdy_i(gt_rxuserrdy_i),
        .gt_tx_reset_i(gt_tx_reset_i),
        .gt_txuserrdy_i(gt_txuserrdy_i),
        .hard_err_gt0(hard_err_gt0),
        .loopback(loopback),
        .power_down(power_down),
        .ready_r(ready_r),
        .rxn(rxn[0]),
        .rxp(rxp[0]),
        .s_out_d1_cdc_to_161(s_out_d1_cdc_to_161),
        .s_out_d1_cdc_to_168(s_out_d1_cdc_to_168),
        .s_out_d1_cdc_to_175(s_out_d1_cdc_to_175),
        .s_out_d2_162(s_out_d2_162),
        .s_out_d2_169(s_out_d2_169),
        .s_out_d2_176(s_out_d2_176),
        .s_out_d3_163(s_out_d3_163),
        .s_out_d3_170(s_out_d3_170),
        .s_out_d3_177(s_out_d3_177),
        .s_out_d4_164(s_out_d4_164),
        .s_out_d4_171(s_out_d4_171),
        .s_out_d4_178(s_out_d4_178),
        .s_out_d5_165(s_out_d5_165),
        .s_out_d5_172(s_out_d5_172),
        .s_out_d5_179(s_out_d5_179),
        .s_out_d6_166(s_out_d6_166),
        .s_out_d6_173(s_out_d6_173),
        .s_out_d6_180(s_out_d6_180),
        .s_out_d7_167(s_out_d7_167),
        .s_out_d7_174(s_out_d7_174),
        .s_out_d7_181(s_out_d7_181),
        .sync_clk(sync_clk),
        .tx_out_clk(tx_out_clk),
        .txn(txn[0]),
        .txp(txp[0]),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_gt_18 gt1_aurora_8b10b_i
       (.I1(n_83_gt0_aurora_8b10b_i),
        .I2(n_103_gt0_aurora_8b10b_i),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(O5),
        .O10(O10),
        .O164(O164),
        .O165(O165),
        .O166(O166),
        .O167(O167),
        .O168(O168),
        .O169(O169),
        .O170(O170),
        .O171(O171),
        .O172(O172),
        .O173(O173),
        .O174(O174),
        .O175(O175),
        .O176(O176),
        .O177(O177),
        .O178(O178),
        .O179(O179),
        .O180(O180),
        .O181(O181),
        .O231(O231),
        .O232(O232),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .RXCHARISK(O11),
        .RXCHBONDO(chbondo_LANE1),
        .TXCHARISK({I7,TXCHARISK[0]}),
        .ch_bond_done_i(ch_bond_done_i[1]),
        .consecutive_commas_r_3(consecutive_commas_r_3),
        .drpaddr_in_lane1(drpaddr_in_lane1),
        .drpclk_in(drpclk_in),
        .drpdi_in_lane1(drpdi_in_lane1),
        .drpdo_out_lane1(drpdo_out_lane1),
        .drpen_in_lane1(drpen_in_lane1),
        .drpwe_in_lane1(drpwe_in_lane1),
        .en_chan_sync_i(en_chan_sync_i),
        .first_v_received_r_9(first_v_received_r_9),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt_rxuserrdy_i(gt_rxuserrdy_i),
        .gt_tx_reset_i(gt_tx_reset_i),
        .gt_txuserrdy_i(gt_txuserrdy_i),
        .hard_err_gt0_0(hard_err_gt0_0),
        .loopback(loopback),
        .power_down(power_down),
        .ready_r_4(ready_r_4),
        .rxn(rxn[1]),
        .rxp(rxp[1]),
        .s_out_d1_cdc_to_182(s_out_d1_cdc_to_182),
        .s_out_d1_cdc_to_189(s_out_d1_cdc_to_189),
        .s_out_d1_cdc_to_196(s_out_d1_cdc_to_196),
        .s_out_d2_183(s_out_d2_183),
        .s_out_d2_190(s_out_d2_190),
        .s_out_d2_197(s_out_d2_197),
        .s_out_d3_184(s_out_d3_184),
        .s_out_d3_191(s_out_d3_191),
        .s_out_d3_198(s_out_d3_198),
        .s_out_d4_185(s_out_d4_185),
        .s_out_d4_192(s_out_d4_192),
        .s_out_d4_199(s_out_d4_199),
        .s_out_d5_186(s_out_d5_186),
        .s_out_d5_193(s_out_d5_193),
        .s_out_d5_200(s_out_d5_200),
        .s_out_d6_187(s_out_d6_187),
        .s_out_d6_194(s_out_d6_194),
        .s_out_d6_201(s_out_d6_201),
        .s_out_d7_188(s_out_d7_188),
        .s_out_d7_195(s_out_d7_195),
        .s_out_d7_202(s_out_d7_202),
        .sync_clk(sync_clk),
        .txn(txn[1]),
        .txp(txp[1]),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_gt_19 gt2_aurora_8b10b_i
       (.I1(chbondo_LANE1),
        .I10(I10),
        .I12(I12),
        .I2(n_83_gt0_aurora_8b10b_i),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(n_103_gt0_aurora_8b10b_i),
        .I30(I30),
        .I8(I8),
        .I9(I9),
        .O1(O12),
        .O13(O13),
        .O14(O14),
        .O144(O144),
        .O15(O15),
        .O16(O16),
        .O163(O163),
        .O183(O183),
        .O184(O184),
        .O185(O185),
        .O186(O186),
        .O187(O187),
        .O188(O188),
        .O189(O189),
        .O190(O190),
        .O191(O191),
        .O192(O192),
        .O193(O193),
        .O194(O194),
        .O195(O195),
        .O196(O196),
        .O197(O197),
        .O198(O198),
        .O199(O199),
        .O200(O200),
        .O233(O233),
        .O234(O234),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O50(O50),
        .O51(O51),
        .O52(O52),
        .O53(O53),
        .O54(O54),
        .RXCHARISK(O17),
        .RXCHBONDO(chbondi_LANE3),
        .TXCHARISK({I11,TXCHARISK[0]}),
        .ch_bond_done_i(ch_bond_done_i[2]),
        .consecutive_commas_r_5(consecutive_commas_r_5),
        .drpaddr_in_lane2(drpaddr_in_lane2),
        .drpclk_in(drpclk_in),
        .drpdi_in_lane2(drpdi_in_lane2),
        .drpdo_out_lane2(drpdo_out_lane2),
        .drpen_in_lane2(drpen_in_lane2),
        .drpwe_in_lane2(drpwe_in_lane2),
        .first_v_received_r_10(first_v_received_r_10),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt_rxuserrdy_i(gt_rxuserrdy_i),
        .gt_tx_reset_i(gt_tx_reset_i),
        .gt_txuserrdy_i(gt_txuserrdy_i),
        .hard_err_gt0_1(hard_err_gt0_1),
        .loopback(loopback),
        .power_down(power_down),
        .ready_r_6(ready_r_6),
        .rxn(rxn[2]),
        .rxp(rxp[2]),
        .s_out_d1_cdc_to_203(s_out_d1_cdc_to_203),
        .s_out_d1_cdc_to_210(s_out_d1_cdc_to_210),
        .s_out_d1_cdc_to_217(s_out_d1_cdc_to_217),
        .s_out_d2_204(s_out_d2_204),
        .s_out_d2_211(s_out_d2_211),
        .s_out_d2_218(s_out_d2_218),
        .s_out_d3_205(s_out_d3_205),
        .s_out_d3_212(s_out_d3_212),
        .s_out_d3_219(s_out_d3_219),
        .s_out_d4_206(s_out_d4_206),
        .s_out_d4_213(s_out_d4_213),
        .s_out_d4_220(s_out_d4_220),
        .s_out_d5_207(s_out_d5_207),
        .s_out_d5_214(s_out_d5_214),
        .s_out_d5_221(s_out_d5_221),
        .s_out_d6_208(s_out_d6_208),
        .s_out_d6_215(s_out_d6_215),
        .s_out_d6_222(s_out_d6_222),
        .s_out_d7_209(s_out_d7_209),
        .s_out_d7_216(s_out_d7_216),
        .s_out_d7_223(s_out_d7_223),
        .sync_clk(sync_clk),
        .txn(txn[2]),
        .txp(txp[2]),
        .user_clk(user_clk));
aurora_8b10baurora_8b10b_gt_20 gt3_aurora_8b10b_i
       (.I1(n_83_gt0_aurora_8b10b_i),
        .I13(I13),
        .I15(I15),
        .I16(I16),
        .I2(n_103_gt0_aurora_8b10b_i),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .O1(O18),
        .O182(O182),
        .O19(O19),
        .O20(O20),
        .O201(O201),
        .O202(O202),
        .O203(O203),
        .O204(O204),
        .O205(O205),
        .O206(O206),
        .O207(O207),
        .O208(O208),
        .O209(O209),
        .O21(O21),
        .O210(O210),
        .O211(O211),
        .O212(O212),
        .O213(O213),
        .O214(O214),
        .O215(O215),
        .O216(O216),
        .O217(O217),
        .O218(O218),
        .O219(O219),
        .O22(O22),
        .O220(O220),
        .O221(O221),
        .O222(O222),
        .O223(O223),
        .O224(O224),
        .O225(O225),
        .O226(O226),
        .O227(O227),
        .O228(O228),
        .O23(O23),
        .O235(O235),
        .O236(O236),
        .RXCHARISK(O24),
        .RXCHBONDO(chbondi_LANE3),
        .TXCHARISK({I17,TXCHARISK[0]}),
        .ch_bond_done_i(ch_bond_done_i[3]),
        .consecutive_commas_r_7(consecutive_commas_r_7),
        .drpaddr_in_lane3(drpaddr_in_lane3),
        .drpclk_in(drpclk_in),
        .drpdi_in_lane3(drpdi_in_lane3),
        .drpdo_out_lane3(drpdo_out_lane3),
        .drpen_in_lane3(drpen_in_lane3),
        .drpwe_in_lane3(drpwe_in_lane3),
        .first_v_received_r_11(first_v_received_r_11),
        .gt0_pll0outclk_in(gt0_pll0outclk_in),
        .gt0_pll0outrefclk_in(gt0_pll0outrefclk_in),
        .gt0_pll1outclk_in(gt0_pll1outclk_in),
        .gt0_pll1outrefclk_in(gt0_pll1outrefclk_in),
        .gt_rxuserrdy_i(gt_rxuserrdy_i),
        .gt_tx_reset_i(gt_tx_reset_i),
        .gt_txuserrdy_i(gt_txuserrdy_i),
        .hard_err_gt0_2(hard_err_gt0_2),
        .loopback(loopback),
        .power_down(power_down),
        .ready_r_8(ready_r_8),
        .rxn(rxn[3]),
        .rxp(rxp[3]),
        .s_out_d1_cdc_to_224(s_out_d1_cdc_to_224),
        .s_out_d1_cdc_to_231(s_out_d1_cdc_to_231),
        .s_out_d1_cdc_to_238(s_out_d1_cdc_to_238),
        .s_out_d2_225(s_out_d2_225),
        .s_out_d2_232(s_out_d2_232),
        .s_out_d2_239(s_out_d2_239),
        .s_out_d3_226(s_out_d3_226),
        .s_out_d3_233(s_out_d3_233),
        .s_out_d3_240(s_out_d3_240),
        .s_out_d4_227(s_out_d4_227),
        .s_out_d4_234(s_out_d4_234),
        .s_out_d4_241(s_out_d4_241),
        .s_out_d5_228(s_out_d5_228),
        .s_out_d5_235(s_out_d5_235),
        .s_out_d5_242(s_out_d5_242),
        .s_out_d6_229(s_out_d6_229),
        .s_out_d6_236(s_out_d6_236),
        .s_out_d6_243(s_out_d6_243),
        .s_out_d7_230(s_out_d7_230),
        .s_out_d7_237(s_out_d7_237),
        .s_out_d7_244(s_out_d7_244),
        .sync_clk(sync_clk),
        .txn(txn[3]),
        .txp(txp[3]),
        .user_clk(user_clk));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_rx_startup_fsm" *) 
module aurora_8b10baurora_8b10b_rx_startup_fsm
   (s_out_d1_cdc_to_105,
    s_out_d2_106,
    s_out_d3_107,
    s_out_d4_108,
    s_out_d5_109,
    s_out_d6_110,
    s_out_d7_111,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    s_out_d1_cdc_to_112,
    s_out_d2_113,
    s_out_d3_114,
    s_out_d4_115,
    s_out_d5_116,
    s_out_d6_117,
    s_out_d7_118,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    s_out_d1_cdc_to_119,
    s_out_d2_120,
    s_out_d3_121,
    s_out_d4_122,
    s_out_d5_123,
    s_out_d6_124,
    s_out_d7_125,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    s_out_d1_cdc_to_126,
    s_out_d2_127,
    s_out_d3_128,
    s_out_d4_129,
    s_out_d5_130,
    s_out_d6_131,
    s_out_d7_132,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    s_out_d1_cdc_to_133,
    s_out_d2_134,
    s_out_d3_135,
    s_out_d4_136,
    s_out_d5_137,
    s_out_d6_138,
    s_out_d7_139,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    s_out_d1_cdc_to_140,
    s_out_d2_141,
    s_out_d3_142,
    s_out_d4_143,
    s_out_d5_144,
    s_out_d6_145,
    s_out_d7_146,
    O126,
    O127,
    O128,
    O129,
    O130,
    O131,
    s_out_d1_cdc_to_147,
    s_out_d2_148,
    s_out_d3_149,
    s_out_d4_150,
    s_out_d5_151,
    s_out_d6_152,
    s_out_d7_153,
    O132,
    O133,
    O134,
    O135,
    O136,
    O137,
    s_out_d1_cdc_to_154,
    s_out_d2_155,
    s_out_d3_156,
    s_out_d4_157,
    s_out_d5_158,
    s_out_d6_159,
    s_out_d7_160,
    O138,
    O139,
    O140,
    O141,
    O142,
    O143,
    fsm_gt_rx_reset_t,
    gt_rxuserrdy_i,
    I1,
    user_clk,
    init_clk_in,
    rxfsm_rxresetdone_r,
    rxfsm_data_valid_r,
    gt_txuserrdy_i,
    gt0_pll0refclklost_in,
    rx_cdrlocked,
    rxfsm_soft_reset_r);
  output s_out_d1_cdc_to_105;
  output s_out_d2_106;
  output s_out_d3_107;
  output s_out_d4_108;
  output s_out_d5_109;
  output s_out_d6_110;
  output s_out_d7_111;
  output [1:0]O96;
  output [1:0]O97;
  output [1:0]O98;
  output [1:0]O99;
  output [1:0]O100;
  output [1:0]O101;
  output s_out_d1_cdc_to_112;
  output s_out_d2_113;
  output s_out_d3_114;
  output s_out_d4_115;
  output s_out_d5_116;
  output s_out_d6_117;
  output s_out_d7_118;
  output [1:0]O102;
  output [1:0]O103;
  output [1:0]O104;
  output [1:0]O105;
  output [1:0]O106;
  output [1:0]O107;
  output s_out_d1_cdc_to_119;
  output s_out_d2_120;
  output s_out_d3_121;
  output s_out_d4_122;
  output s_out_d5_123;
  output s_out_d6_124;
  output s_out_d7_125;
  output [1:0]O108;
  output [1:0]O109;
  output [1:0]O110;
  output [1:0]O111;
  output [1:0]O112;
  output [1:0]O113;
  output s_out_d1_cdc_to_126;
  output s_out_d2_127;
  output s_out_d3_128;
  output s_out_d4_129;
  output s_out_d5_130;
  output s_out_d6_131;
  output s_out_d7_132;
  output [1:0]O114;
  output [1:0]O115;
  output [1:0]O116;
  output [1:0]O117;
  output [1:0]O118;
  output [1:0]O119;
  output s_out_d1_cdc_to_133;
  output s_out_d2_134;
  output s_out_d3_135;
  output s_out_d4_136;
  output s_out_d5_137;
  output s_out_d6_138;
  output s_out_d7_139;
  output [1:0]O120;
  output [1:0]O121;
  output [1:0]O122;
  output [1:0]O123;
  output [1:0]O124;
  output [1:0]O125;
  output s_out_d1_cdc_to_140;
  output s_out_d2_141;
  output s_out_d3_142;
  output s_out_d4_143;
  output s_out_d5_144;
  output s_out_d6_145;
  output s_out_d7_146;
  output [1:0]O126;
  output [1:0]O127;
  output [1:0]O128;
  output [1:0]O129;
  output [1:0]O130;
  output [1:0]O131;
  output s_out_d1_cdc_to_147;
  output s_out_d2_148;
  output s_out_d3_149;
  output s_out_d4_150;
  output s_out_d5_151;
  output s_out_d6_152;
  output s_out_d7_153;
  output [1:0]O132;
  output [1:0]O133;
  output [1:0]O134;
  output [1:0]O135;
  output [1:0]O136;
  output [1:0]O137;
  output s_out_d1_cdc_to_154;
  output s_out_d2_155;
  output s_out_d3_156;
  output s_out_d4_157;
  output s_out_d5_158;
  output s_out_d6_159;
  output s_out_d7_160;
  output [1:0]O138;
  output [1:0]O139;
  output [1:0]O140;
  output [1:0]O141;
  output [1:0]O142;
  output [1:0]O143;
  output fsm_gt_rx_reset_t;
  output gt_rxuserrdy_i;
  input I1;
  input user_clk;
  input init_clk_in;
  input rxfsm_rxresetdone_r;
  input rxfsm_data_valid_r;
  input gt_txuserrdy_i;
  input gt0_pll0refclklost_in;
  input rx_cdrlocked;
  input rxfsm_soft_reset_r;

  wire I1;
  wire [1:0]O100;
  wire [1:0]O101;
  wire [1:0]O102;
  wire [1:0]O103;
  wire [1:0]O104;
  wire [1:0]O105;
  wire [1:0]O106;
  wire [1:0]O107;
  wire [1:0]O108;
  wire [1:0]O109;
  wire [1:0]O110;
  wire [1:0]O111;
  wire [1:0]O112;
  wire [1:0]O113;
  wire [1:0]O114;
  wire [1:0]O115;
  wire [1:0]O116;
  wire [1:0]O117;
  wire [1:0]O118;
  wire [1:0]O119;
  wire [1:0]O120;
  wire [1:0]O121;
  wire [1:0]O122;
  wire [1:0]O123;
  wire [1:0]O124;
  wire [1:0]O125;
  wire [1:0]O126;
  wire [1:0]O127;
  wire [1:0]O128;
  wire [1:0]O129;
  wire [1:0]O130;
  wire [1:0]O131;
  wire [1:0]O132;
  wire [1:0]O133;
  wire [1:0]O134;
  wire [1:0]O135;
  wire [1:0]O136;
  wire [1:0]O137;
  wire [1:0]O138;
  wire [1:0]O139;
  wire [1:0]O140;
  wire [1:0]O141;
  wire [1:0]O142;
  wire [1:0]O143;
  wire [1:0]O96;
  wire [1:0]O97;
  wire [1:0]O98;
  wire [1:0]O99;
  wire check_tlock_max;
  wire clear;
  wire data_valid_sync;
  wire fsm_gt_rx_reset_t;
  wire gt0_pll0refclklost_in;
  wire gt_rxuserrdy_i;
  wire gt_txuserrdy_i;
  wire init_clk_in;
  wire [7:0]init_wait_count_reg;
  wire init_wait_done;
  wire [9:0]mmcm_lock_count_reg;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[2]_i_10 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_11 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_3 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_4 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_5 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_8 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_9 ;
  wire \n_0_FSM_onehot_rx_state[3]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[3]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[3]_i_3 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[5]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[5]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[6]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[6]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_3 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_10 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_12 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_13 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_14 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_15 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_16 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_4 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_9 ;
  wire \n_0_FSM_onehot_rx_state_reg[1] ;
  wire \n_0_FSM_onehot_rx_state_reg[2] ;
  wire \n_0_FSM_onehot_rx_state_reg[3] ;
  wire \n_0_FSM_onehot_rx_state_reg[4] ;
  wire \n_0_FSM_onehot_rx_state_reg[6] ;
  wire \n_0_FSM_onehot_rx_state_reg[8] ;
  wire n_0_GTRXRESET_i_1;
  wire n_0_RXUSERRDY_i_1;
  wire n_0_check_tlock_max_i_1;
  wire n_0_check_tlock_max_i_2;
  wire n_0_check_tlock_max_reg;
  wire \n_0_init_wait_count[0]_i_1__0 ;
  wire \n_0_init_wait_count[6]_i_2__0 ;
  wire \n_0_init_wait_count[7]_i_1__0 ;
  wire \n_0_init_wait_count[7]_i_3__0 ;
  wire \n_0_init_wait_count[7]_i_4__0 ;
  wire n_0_init_wait_done_i_1__0;
  wire n_0_init_wait_done_i_2__0;
  wire \n_0_mmcm_lock_count[9]_i_2__0 ;
  wire \n_0_mmcm_lock_count[9]_i_4__0 ;
  wire n_0_mmcm_lock_reclocked_i_2__0;
  wire n_0_reset_time_out_i_10;
  wire n_0_reset_time_out_i_11;
  wire n_0_reset_time_out_i_13;
  wire n_0_reset_time_out_i_3__0;
  wire n_0_reset_time_out_i_4__0;
  wire n_0_reset_time_out_i_5__0;
  wire n_0_reset_time_out_i_6__0;
  wire n_0_reset_time_out_i_8;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_cdc_sync;
  wire n_0_run_phase_alignment_int_i_1__0;
  wire n_0_run_phase_alignment_int_i_2;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_rx_fsm_reset_done_int_i_3;
  wire n_0_rx_fsm_reset_done_int_i_4;
  wire n_0_rx_fsm_reset_done_int_reg;
  wire n_0_time_out_100us_i_1;
  wire n_0_time_out_100us_i_2;
  wire n_0_time_out_100us_i_3;
  wire n_0_time_out_1us_i_1;
  wire n_0_time_out_1us_i_2;
  wire n_0_time_out_2ms_i_1__0;
  wire n_0_time_out_2ms_i_2__0;
  wire n_0_time_out_2ms_i_3__0;
  wire n_0_time_out_2ms_i_4;
  wire n_0_time_out_2ms_i_5;
  wire \n_0_time_out_counter[0]_i_1__0 ;
  wire \n_0_time_out_counter[0]_i_3__0 ;
  wire \n_0_time_out_counter[0]_i_4__0 ;
  wire \n_0_time_out_counter[0]_i_5__0 ;
  wire \n_0_time_out_counter[0]_i_6 ;
  wire \n_0_time_out_counter[12]_i_2__0 ;
  wire \n_0_time_out_counter[12]_i_3__0 ;
  wire \n_0_time_out_counter[12]_i_4__0 ;
  wire \n_0_time_out_counter[12]_i_5__0 ;
  wire \n_0_time_out_counter[16]_i_2__0 ;
  wire \n_0_time_out_counter[16]_i_3__0 ;
  wire \n_0_time_out_counter[16]_i_4__0 ;
  wire \n_0_time_out_counter[4]_i_2__0 ;
  wire \n_0_time_out_counter[4]_i_3__0 ;
  wire \n_0_time_out_counter[4]_i_4__0 ;
  wire \n_0_time_out_counter[4]_i_5__0 ;
  wire \n_0_time_out_counter[8]_i_2__0 ;
  wire \n_0_time_out_counter[8]_i_3__0 ;
  wire \n_0_time_out_counter[8]_i_4__0 ;
  wire \n_0_time_out_counter[8]_i_5__0 ;
  wire \n_0_time_out_counter_reg[0]_i_2__0 ;
  wire \n_0_time_out_counter_reg[12]_i_1__0 ;
  wire \n_0_time_out_counter_reg[4]_i_1__0 ;
  wire \n_0_time_out_counter_reg[8]_i_1__0 ;
  wire n_0_time_out_wait_bypass_i_2__0;
  wire n_0_time_out_wait_bypass_i_3__0;
  wire n_0_time_tlock_max_i_1__0;
  wire n_0_time_tlock_max_i_2;
  wire n_0_time_tlock_max_i_3;
  wire n_0_time_tlock_max_i_4;
  wire n_0_time_tlock_max_i_5;
  wire n_0_time_tlock_max_i_6;
  wire n_0_time_tlock_max_i_7;
  wire \n_0_wait_bypass_count[0]_i_4__0 ;
  wire \n_0_wait_bypass_count[0]_i_5__0 ;
  wire \n_0_wait_bypass_count[0]_i_6__0 ;
  wire \n_0_wait_bypass_count[0]_i_7__0 ;
  wire \n_0_wait_bypass_count[12]_i_2__0 ;
  wire \n_0_wait_bypass_count[4]_i_2__0 ;
  wire \n_0_wait_bypass_count[4]_i_3__0 ;
  wire \n_0_wait_bypass_count[4]_i_4__0 ;
  wire \n_0_wait_bypass_count[4]_i_5__0 ;
  wire \n_0_wait_bypass_count[8]_i_2__0 ;
  wire \n_0_wait_bypass_count[8]_i_3__0 ;
  wire \n_0_wait_bypass_count[8]_i_4__0 ;
  wire \n_0_wait_bypass_count[8]_i_5__0 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__0 ;
  wire n_19_mmcm_lock_reclocked_cdc_sync;
  wire n_19_pll0lock_cdc_sync;
  wire n_19_rx_fsm_reset_done_int_cdc_sync;
  wire n_19_time_out_wait_bypass_cdc_sync;
  wire \n_1_time_out_counter_reg[0]_i_2__0 ;
  wire \n_1_time_out_counter_reg[12]_i_1__0 ;
  wire \n_1_time_out_counter_reg[4]_i_1__0 ;
  wire \n_1_time_out_counter_reg[8]_i_1__0 ;
  wire \n_1_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__0 ;
  wire n_20_data_valid_cdc_sync;
  wire n_20_mmcm_lock_reclocked_cdc_sync;
  wire n_20_pll0lock_cdc_sync;
  wire n_20_rx_fsm_reset_done_int_cdc_sync;
  wire n_20_rxresetdone_cdc_sync;
  wire n_20_time_out_wait_bypass_cdc_sync;
  wire n_21_data_valid_cdc_sync;
  wire n_22_data_valid_cdc_sync;
  wire n_23_data_valid_cdc_sync;
  wire n_24_data_valid_cdc_sync;
  wire \n_2_time_out_counter_reg[0]_i_2__0 ;
  wire \n_2_time_out_counter_reg[12]_i_1__0 ;
  wire \n_2_time_out_counter_reg[16]_i_1__0 ;
  wire \n_2_time_out_counter_reg[4]_i_1__0 ;
  wire \n_2_time_out_counter_reg[8]_i_1__0 ;
  wire \n_2_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_3_time_out_counter_reg[0]_i_2__0 ;
  wire \n_3_time_out_counter_reg[12]_i_1__0 ;
  wire \n_3_time_out_counter_reg[16]_i_1__0 ;
  wire \n_3_time_out_counter_reg[4]_i_1__0 ;
  wire \n_3_time_out_counter_reg[8]_i_1__0 ;
  wire \n_3_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_4_time_out_counter_reg[0]_i_2__0 ;
  wire \n_4_time_out_counter_reg[12]_i_1__0 ;
  wire \n_4_time_out_counter_reg[4]_i_1__0 ;
  wire \n_4_time_out_counter_reg[8]_i_1__0 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_5_time_out_counter_reg[0]_i_2__0 ;
  wire \n_5_time_out_counter_reg[12]_i_1__0 ;
  wire \n_5_time_out_counter_reg[16]_i_1__0 ;
  wire \n_5_time_out_counter_reg[4]_i_1__0 ;
  wire \n_5_time_out_counter_reg[8]_i_1__0 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_6_time_out_counter_reg[0]_i_2__0 ;
  wire \n_6_time_out_counter_reg[12]_i_1__0 ;
  wire \n_6_time_out_counter_reg[16]_i_1__0 ;
  wire \n_6_time_out_counter_reg[4]_i_1__0 ;
  wire \n_6_time_out_counter_reg[8]_i_1__0 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_7_time_out_counter_reg[0]_i_2__0 ;
  wire \n_7_time_out_counter_reg[12]_i_1__0 ;
  wire \n_7_time_out_counter_reg[16]_i_1__0 ;
  wire \n_7_time_out_counter_reg[4]_i_1__0 ;
  wire \n_7_time_out_counter_reg[8]_i_1__0 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__0 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__0 ;
  wire [7:1]p_0_in__2;
  wire [9:0]p_0_in__3;
  wire run_phase_alignment_int;
  wire rx_cdrlocked;
  wire [3:3]rx_state_reg;
  wire rxfsm_data_valid_r;
  wire rxfsm_rxresetdone_r;
  wire rxfsm_soft_reset_r;
  wire rxresetdone_s3;
  wire s_out_d1_cdc_to_105;
  wire s_out_d1_cdc_to_112;
  wire s_out_d1_cdc_to_119;
  wire s_out_d1_cdc_to_126;
  wire s_out_d1_cdc_to_133;
  wire s_out_d1_cdc_to_140;
  wire s_out_d1_cdc_to_147;
  wire s_out_d1_cdc_to_154;
  wire s_out_d2_106;
  wire s_out_d2_113;
  wire s_out_d2_120;
  wire s_out_d2_127;
  wire s_out_d2_134;
  wire s_out_d2_141;
  wire s_out_d2_148;
  wire s_out_d2_155;
  wire s_out_d3_107;
  wire s_out_d3_114;
  wire s_out_d3_121;
  wire s_out_d3_128;
  wire s_out_d3_135;
  wire s_out_d3_142;
  wire s_out_d3_149;
  wire s_out_d3_156;
  wire s_out_d4_108;
  wire s_out_d4_115;
  wire s_out_d4_122;
  wire s_out_d4_129;
  wire s_out_d4_136;
  wire s_out_d4_143;
  wire s_out_d4_150;
  wire s_out_d4_157;
  wire s_out_d5_109;
  wire s_out_d5_116;
  wire s_out_d5_123;
  wire s_out_d5_130;
  wire s_out_d5_137;
  wire s_out_d5_144;
  wire s_out_d5_151;
  wire s_out_d5_158;
  wire s_out_d6_110;
  wire s_out_d6_117;
  wire s_out_d6_124;
  wire s_out_d6_131;
  wire s_out_d6_138;
  wire s_out_d6_145;
  wire s_out_d6_152;
  wire s_out_d6_159;
  wire s_out_d7_111;
  wire s_out_d7_118;
  wire s_out_d7_125;
  wire s_out_d7_132;
  wire s_out_d7_139;
  wire s_out_d7_146;
  wire s_out_d7_153;
  wire s_out_d7_160;
  wire time_out_100us;
  wire time_out_1us;
  wire time_out_2ms;
  wire [18:0]time_out_counter_reg;
  wire time_out_wait_bypass;
  wire time_tlock_max;
  wire user_clk;
  wire [12:0]wait_bypass_count_reg;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_rx_state[2]_i_10 
       (.I0(n_0_reset_time_out_reg),
        .I1(time_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[2]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_rx_state[2]_i_11 
       (.I0(n_0_reset_time_out_reg),
        .I1(time_out_100us),
        .O(\n_0_FSM_onehot_rx_state[2]_i_11 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_rx_state[2]_i_2 
       (.I0(n_0_check_tlock_max_i_2),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state[2]_i_8 ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_2 ));
LUT5 #(
    .INIT(32'h00080000)) 
     \FSM_onehot_rx_state[2]_i_3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(time_out_2ms),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(rx_state_reg),
        .I4(\n_0_FSM_onehot_rx_state[2]_i_9 ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_rx_state[2]_i_4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state[3]_i_2 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_rx_state[3]_i_3 ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_rx_state[2]_i_5 
       (.I0(n_0_check_tlock_max_i_2),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(check_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I5(\n_0_FSM_onehot_rx_state[2]_i_10 ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_rx_state[2]_i_8 
       (.I0(n_0_reset_time_out_reg),
        .I1(time_out_2ms),
        .O(\n_0_FSM_onehot_rx_state[2]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[2]_i_9 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[2]_i_9 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_rx_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state[3]_i_2 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_rx_state[3]_i_3 ),
        .O(\n_0_FSM_onehot_rx_state[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[3]_i_2 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[6] ),
        .O(\n_0_FSM_onehot_rx_state[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[3]_i_3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(rx_state_reg),
        .O(\n_0_FSM_onehot_rx_state[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \FSM_onehot_rx_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(time_out_2ms),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state[5]_i_2 ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_rx_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state[5]_i_2 ),
        .O(\n_0_FSM_onehot_rx_state[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[5]_i_2 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_rx_state[3]_i_2 ),
        .I5(rx_state_reg),
        .O(\n_0_FSM_onehot_rx_state[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \FSM_onehot_rx_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[6]_i_2 ),
        .I1(time_tlock_max),
        .I2(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_rx_state[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_rx_state[6]_i_2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(n_0_check_tlock_max_i_2),
        .O(\n_0_FSM_onehot_rx_state[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \FSM_onehot_rx_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_2 ),
        .I1(time_out_2ms),
        .I2(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_rx_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     \FSM_onehot_rx_state[7]_i_2 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(n_0_check_tlock_max_i_2),
        .O(\n_0_FSM_onehot_rx_state[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[8]_i_2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_rx_state[8]_i_3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I3(check_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[8]_i_3 ));
LUT3 #(
    .INIT(8'hF8)) 
     \FSM_onehot_rx_state[9]_i_1 
       (.I0(gt0_pll0refclklost_in),
        .I1(\n_0_FSM_onehot_rx_state[9]_i_4 ),
        .I2(rxfsm_soft_reset_r),
        .O(\n_0_FSM_onehot_rx_state[9]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \FSM_onehot_rx_state[9]_i_10 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(rx_state_reg),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_3 ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[9]_i_12 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_12 ));
LUT6 #(
    .INIT(64'hF4F4F4F44444F444)) 
     \FSM_onehot_rx_state[9]_i_13 
       (.I0(gt0_pll0refclklost_in),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(check_tlock_max),
        .I3(time_tlock_max),
        .I4(n_0_reset_time_out_reg),
        .I5(\n_0_FSM_onehot_rx_state_reg[6] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'h8F888888)) 
     \FSM_onehot_rx_state[9]_i_14 
       (.I0(mmcm_lock_reclocked),
        .I1(check_tlock_max),
        .I2(n_0_reset_time_out_reg),
        .I3(time_out_100us),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     \FSM_onehot_rx_state[9]_i_15 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(rx_cdrlocked),
        .I2(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[9]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'hAF88AA88)) 
     \FSM_onehot_rx_state[9]_i_16 
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(n_0_reset_time_out_reg),
        .I3(time_out_2ms),
        .I4(\n_0_FSM_onehot_rx_state_reg[6] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_16 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_rx_state[9]_i_4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(rx_state_reg),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_rx_state[3]_i_2 ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[9]_i_9 
       (.I0(\n_0_FSM_onehot_rx_state[3]_i_2 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(rx_state_reg),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_9 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_rx_state_reg[1] 
       (.C(init_clk_in),
        .CE(n_22_data_valid_cdc_sync),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_rx_state_reg[1] ),
        .S(\n_0_FSM_onehot_rx_state[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[2] 
       (.C(init_clk_in),
        .CE(n_22_data_valid_cdc_sync),
        .D(n_24_data_valid_cdc_sync),
        .Q(\n_0_FSM_onehot_rx_state_reg[2] ),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[3] 
       (.C(init_clk_in),
        .CE(n_22_data_valid_cdc_sync),
        .D(\n_0_FSM_onehot_rx_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[3] ),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[4] 
       (.C(init_clk_in),
        .CE(n_22_data_valid_cdc_sync),
        .D(\n_0_FSM_onehot_rx_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[4] ),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[5] 
       (.C(init_clk_in),
        .CE(n_22_data_valid_cdc_sync),
        .D(\n_0_FSM_onehot_rx_state[5]_i_1 ),
        .Q(check_tlock_max),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[6] 
       (.C(init_clk_in),
        .CE(n_22_data_valid_cdc_sync),
        .D(\n_0_FSM_onehot_rx_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[6] ),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[7] 
       (.C(init_clk_in),
        .CE(n_22_data_valid_cdc_sync),
        .D(\n_0_FSM_onehot_rx_state[7]_i_1 ),
        .Q(run_phase_alignment_int),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[8] 
       (.C(init_clk_in),
        .CE(n_22_data_valid_cdc_sync),
        .D(n_19_time_out_wait_bypass_cdc_sync),
        .Q(\n_0_FSM_onehot_rx_state_reg[8] ),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[9] 
       (.C(init_clk_in),
        .CE(n_22_data_valid_cdc_sync),
        .D(n_23_data_valid_cdc_sync),
        .Q(rx_state_reg),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
LUT5 #(
    .INIT(32'h33F73300)) 
     GTRXRESET_i_1
       (.I0(\n_0_FSM_onehot_rx_state[5]_i_2 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state[3]_i_1 ),
        .I4(fsm_gt_rx_reset_t),
        .O(n_0_GTRXRESET_i_1));
FDRE #(
    .INIT(1'b0)) 
     GTRXRESET_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_GTRXRESET_i_1),
        .Q(fsm_gt_rx_reset_t),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
LUT5 #(
    .INIT(32'h88BF8880)) 
     RXUSERRDY_i_1
       (.I0(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I1(gt_txuserrdy_i),
        .I2(\n_0_FSM_onehot_rx_state[7]_i_2 ),
        .I3(\n_0_FSM_onehot_rx_state[3]_i_1 ),
        .I4(gt_rxuserrdy_i),
        .O(n_0_RXUSERRDY_i_1));
FDRE #(
    .INIT(1'b0)) 
     RXUSERRDY_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_RXUSERRDY_i_1),
        .Q(gt_rxuserrdy_i),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFEFF00000010)) 
     check_tlock_max_i_1
       (.I0(n_0_check_tlock_max_i_2),
        .I1(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I5(n_0_check_tlock_max_reg),
        .O(n_0_check_tlock_max_i_1));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     check_tlock_max_i_2
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .I2(rx_state_reg),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(n_0_check_tlock_max_i_2));
FDRE #(
    .INIT(1'b0)) 
     check_tlock_max_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_check_tlock_max_i_1),
        .Q(n_0_check_tlock_max_reg),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
aurora_8b10baurora_8b10b_cdc_sync_10 data_valid_cdc_sync
       (.D({n_23_data_valid_cdc_sync,n_24_data_valid_cdc_sync}),
        .E(n_22_data_valid_cdc_sync),
        .I1(n_0_rx_fsm_reset_done_int_i_3),
        .I10(\n_0_FSM_onehot_rx_state[9]_i_9 ),
        .I11(\n_0_FSM_onehot_rx_state[9]_i_12 ),
        .I12(\n_0_FSM_onehot_rx_state[3]_i_3 ),
        .I13(\n_0_FSM_onehot_rx_state[3]_i_2 ),
        .I14(n_0_reset_time_out_i_8),
        .I15(n_20_pll0lock_cdc_sync),
        .I16(n_0_reset_time_out_i_10),
        .I17(n_0_reset_time_out_i_11),
        .I18(n_20_rxresetdone_cdc_sync),
        .I19(\n_0_FSM_onehot_rx_state[8]_i_3 ),
        .I2(n_0_rx_fsm_reset_done_int_i_4),
        .I20(\n_0_FSM_onehot_rx_state[8]_i_2 ),
        .I21(\n_0_FSM_onehot_rx_state[2]_i_2 ),
        .I22(\n_0_FSM_onehot_rx_state[2]_i_3 ),
        .I23(\n_0_FSM_onehot_rx_state[2]_i_4 ),
        .I24(\n_0_FSM_onehot_rx_state[2]_i_5 ),
        .I25(n_20_time_out_wait_bypass_cdc_sync),
        .I26(\n_0_FSM_onehot_rx_state[2]_i_11 ),
        .I27(\n_0_FSM_onehot_rx_state[9]_i_10 ),
        .I3(n_0_rx_fsm_reset_done_int_reg),
        .I4(n_0_reset_time_out_i_3__0),
        .I5(n_0_reset_time_out_i_4__0),
        .I6(n_0_reset_time_out_i_5__0),
        .I7(n_0_reset_time_out_i_6__0),
        .I8(n_0_reset_time_out_reg),
        .I9(n_19_pll0lock_cdc_sync),
        .O1(n_20_data_valid_cdc_sync),
        .O126(O126),
        .O127(O127),
        .O128(O128),
        .O129(O129),
        .O130(O130),
        .O131(O131),
        .O2(n_21_data_valid_cdc_sync),
        .Q({rx_state_reg,\n_0_FSM_onehot_rx_state_reg[8] ,run_phase_alignment_int,\n_0_FSM_onehot_rx_state_reg[6] ,check_tlock_max,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] ,\n_0_FSM_onehot_rx_state_reg[1] }),
        .data_valid_sync(data_valid_sync),
        .init_clk_in(init_clk_in),
        .init_wait_done(init_wait_done),
        .rxfsm_data_valid_r(rxfsm_data_valid_r),
        .rxresetdone_s3(rxresetdone_s3),
        .s_out_d1_cdc_to_140(s_out_d1_cdc_to_140),
        .s_out_d2_141(s_out_d2_141),
        .s_out_d3_142(s_out_d3_142),
        .s_out_d4_143(s_out_d4_143),
        .s_out_d5_144(s_out_d5_144),
        .s_out_d6_145(s_out_d6_145),
        .s_out_d7_146(s_out_d7_146),
        .time_out_100us(time_out_100us),
        .time_out_1us(time_out_1us));
LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__0 
       (.I0(init_wait_count_reg[0]),
        .O(\n_0_init_wait_count[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__0 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__0 
       (.I0(init_wait_count_reg[2]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \init_wait_count[3]_i_1__0 
       (.I0(init_wait_count_reg[2]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[1]),
        .I3(init_wait_count_reg[3]),
        .O(p_0_in__2[3]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \init_wait_count[4]_i_1__0 
       (.I0(init_wait_count_reg[3]),
        .I1(init_wait_count_reg[1]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .O(p_0_in__2[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \init_wait_count[5]_i_1__0 
       (.I0(init_wait_count_reg[4]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .I4(init_wait_count_reg[3]),
        .I5(init_wait_count_reg[5]),
        .O(p_0_in__2[5]));
LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
     \init_wait_count[6]_i_1__0 
       (.I0(init_wait_count_reg[5]),
        .I1(init_wait_count_reg[3]),
        .I2(\n_0_init_wait_count[6]_i_2__0 ),
        .I3(init_wait_count_reg[2]),
        .I4(init_wait_count_reg[4]),
        .I5(init_wait_count_reg[6]),
        .O(p_0_in__2[6]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \init_wait_count[6]_i_2__0 
       (.I0(init_wait_count_reg[0]),
        .I1(init_wait_count_reg[1]),
        .O(\n_0_init_wait_count[6]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \init_wait_count[7]_i_1__0 
       (.I0(init_wait_count_reg[5]),
        .I1(init_wait_count_reg[4]),
        .I2(\n_0_init_wait_count[7]_i_3__0 ),
        .I3(init_wait_count_reg[6]),
        .I4(init_wait_count_reg[7]),
        .I5(init_wait_count_reg[3]),
        .O(\n_0_init_wait_count[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \init_wait_count[7]_i_2__0 
       (.I0(init_wait_count_reg[6]),
        .I1(\n_0_init_wait_count[7]_i_4__0 ),
        .I2(init_wait_count_reg[7]),
        .O(p_0_in__2[7]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hF7)) 
     \init_wait_count[7]_i_3__0 
       (.I0(init_wait_count_reg[1]),
        .I1(init_wait_count_reg[0]),
        .I2(init_wait_count_reg[2]),
        .O(\n_0_init_wait_count[7]_i_3__0 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \init_wait_count[7]_i_4__0 
       (.I0(init_wait_count_reg[4]),
        .I1(init_wait_count_reg[2]),
        .I2(init_wait_count_reg[0]),
        .I3(init_wait_count_reg[1]),
        .I4(init_wait_count_reg[3]),
        .I5(init_wait_count_reg[5]),
        .O(\n_0_init_wait_count[7]_i_4__0 ));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1__0 ),
        .D(\n_0_init_wait_count[0]_i_1__0 ),
        .Q(init_wait_count_reg[0]),
        .R(1'b0));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1__0 ),
        .D(p_0_in__2[1]),
        .Q(init_wait_count_reg[1]),
        .R(1'b0));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1__0 ),
        .D(p_0_in__2[2]),
        .Q(init_wait_count_reg[2]),
        .R(1'b0));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1__0 ),
        .D(p_0_in__2[3]),
        .Q(init_wait_count_reg[3]),
        .R(1'b0));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1__0 ),
        .D(p_0_in__2[4]),
        .Q(init_wait_count_reg[4]),
        .R(1'b0));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1__0 ),
        .D(p_0_in__2[5]),
        .Q(init_wait_count_reg[5]),
        .R(1'b0));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[6] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1__0 ),
        .D(p_0_in__2[6]),
        .Q(init_wait_count_reg[6]),
        .R(1'b0));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[7] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1__0 ),
        .D(p_0_in__2[7]),
        .Q(init_wait_count_reg[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
     init_wait_done_i_1__0
       (.I0(init_wait_done),
        .I1(\n_0_init_wait_count[7]_i_3__0 ),
        .I2(init_wait_count_reg[3]),
        .I3(init_wait_count_reg[5]),
        .I4(init_wait_count_reg[4]),
        .I5(n_0_init_wait_done_i_2__0),
        .O(n_0_init_wait_done_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT2 #(
    .INIT(4'h1)) 
     init_wait_done_i_2__0
       (.I0(init_wait_count_reg[6]),
        .I1(init_wait_count_reg[7]),
        .O(n_0_init_wait_done_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_init_wait_done_i_1__0),
        .Q(init_wait_done),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__0 
       (.I0(mmcm_lock_count_reg[0]),
        .O(p_0_in__3[0]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__0 
       (.I0(mmcm_lock_count_reg[0]),
        .I1(mmcm_lock_count_reg[1]),
        .O(p_0_in__3[1]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \mmcm_lock_count[2]_i_1__0 
       (.I0(mmcm_lock_count_reg[1]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[2]),
        .O(p_0_in__3[2]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \mmcm_lock_count[3]_i_1__0 
       (.I0(mmcm_lock_count_reg[2]),
        .I1(mmcm_lock_count_reg[0]),
        .I2(mmcm_lock_count_reg[1]),
        .I3(mmcm_lock_count_reg[3]),
        .O(p_0_in__3[3]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \mmcm_lock_count[4]_i_1__0 
       (.I0(mmcm_lock_count_reg[3]),
        .I1(mmcm_lock_count_reg[1]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[2]),
        .I4(mmcm_lock_count_reg[4]),
        .O(p_0_in__3[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \mmcm_lock_count[5]_i_1__0 
       (.I0(mmcm_lock_count_reg[4]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .I4(mmcm_lock_count_reg[3]),
        .I5(mmcm_lock_count_reg[5]),
        .O(p_0_in__3[5]));
LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__0 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I1(mmcm_lock_count_reg[6]),
        .O(p_0_in__3[6]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \mmcm_lock_count[7]_i_1__0 
       (.I0(mmcm_lock_count_reg[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I2(mmcm_lock_count_reg[7]),
        .O(p_0_in__3[7]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'hDF20)) 
     \mmcm_lock_count[8]_i_1__0 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I2(mmcm_lock_count_reg[6]),
        .I3(mmcm_lock_count_reg[8]),
        .O(p_0_in__3[8]));
LUT5 #(
    .INIT(32'hDFFFFFFF)) 
     \mmcm_lock_count[9]_i_2__0 
       (.I0(mmcm_lock_count_reg[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I2(mmcm_lock_count_reg[6]),
        .I3(mmcm_lock_count_reg[8]),
        .I4(mmcm_lock_count_reg[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'hF7FF0800)) 
     \mmcm_lock_count[9]_i_3__0 
       (.I0(mmcm_lock_count_reg[8]),
        .I1(mmcm_lock_count_reg[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I3(mmcm_lock_count_reg[7]),
        .I4(mmcm_lock_count_reg[9]),
        .O(p_0_in__3[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__0 
       (.I0(mmcm_lock_count_reg[4]),
        .I1(mmcm_lock_count_reg[2]),
        .I2(mmcm_lock_count_reg[0]),
        .I3(mmcm_lock_count_reg[1]),
        .I4(mmcm_lock_count_reg[3]),
        .I5(mmcm_lock_count_reg[5]),
        .O(\n_0_mmcm_lock_count[9]_i_4__0 ));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[0]),
        .Q(mmcm_lock_count_reg[0]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[1]),
        .Q(mmcm_lock_count_reg[1]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[2]),
        .Q(mmcm_lock_count_reg[2]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[3]),
        .Q(mmcm_lock_count_reg[3]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[4]),
        .Q(mmcm_lock_count_reg[4]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[5]),
        .Q(mmcm_lock_count_reg[5]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[6]),
        .Q(mmcm_lock_count_reg[6]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[7]),
        .Q(mmcm_lock_count_reg[7]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[8]),
        .Q(mmcm_lock_count_reg[8]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "31" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__3[9]),
        .Q(mmcm_lock_count_reg[9]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
aurora_8b10baurora_8b10b_cdc_sync_11 mmcm_lock_reclocked_cdc_sync
       (.I1(n_0_mmcm_lock_reclocked_i_2__0),
        .O1(n_20_mmcm_lock_reclocked_cdc_sync),
        .O120(O120),
        .O121(O121),
        .O122(O122),
        .O123(O123),
        .O124(O124),
        .O125(O125),
        .SR(n_19_mmcm_lock_reclocked_cdc_sync),
        .init_clk_in(init_clk_in),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .s_out_d1_cdc_to_133(s_out_d1_cdc_to_133),
        .s_out_d2_134(s_out_d2_134),
        .s_out_d3_135(s_out_d3_135),
        .s_out_d4_136(s_out_d4_136),
        .s_out_d5_137(s_out_d5_137),
        .s_out_d6_138(s_out_d6_138),
        .s_out_d7_139(s_out_d7_139));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     mmcm_lock_reclocked_i_2__0
       (.I0(mmcm_lock_count_reg[9]),
        .I1(mmcm_lock_count_reg[8]),
        .I2(mmcm_lock_count_reg[6]),
        .I3(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I4(mmcm_lock_count_reg[7]),
        .O(n_0_mmcm_lock_reclocked_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_20_mmcm_lock_reclocked_cdc_sync),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
aurora_8b10baurora_8b10b_cdc_sync_12 pll0lock_cdc_sync
       (.I1(I1),
        .I2(\n_0_FSM_onehot_rx_state[9]_i_13 ),
        .I3(\n_0_FSM_onehot_rx_state[9]_i_14 ),
        .I4(\n_0_FSM_onehot_rx_state[9]_i_15 ),
        .I5(\n_0_FSM_onehot_rx_state[9]_i_16 ),
        .O1(n_19_pll0lock_cdc_sync),
        .O132(O132),
        .O133(O133),
        .O134(O134),
        .O135(O135),
        .O136(O136),
        .O137(O137),
        .O2(n_20_pll0lock_cdc_sync),
        .Q({\n_0_FSM_onehot_rx_state_reg[8] ,\n_0_FSM_onehot_rx_state_reg[3] }),
        .data_valid_sync(data_valid_sync),
        .init_clk_in(init_clk_in),
        .s_out_d1_cdc_to_147(s_out_d1_cdc_to_147),
        .s_out_d2_148(s_out_d2_148),
        .s_out_d3_149(s_out_d3_149),
        .s_out_d4_150(s_out_d4_150),
        .s_out_d5_151(s_out_d5_151),
        .s_out_d6_152(s_out_d6_152),
        .s_out_d7_153(s_out_d7_153));
aurora_8b10baurora_8b10b_cdc_sync_13 pll1lock_cdc_sync
       (.O138(O138),
        .O139(O139),
        .O140(O140),
        .O141(O141),
        .O142(O142),
        .O143(O143),
        .init_clk_in(init_clk_in),
        .s_out_d1_cdc_to_154(s_out_d1_cdc_to_154),
        .s_out_d2_155(s_out_d2_155),
        .s_out_d3_156(s_out_d3_156),
        .s_out_d4_157(s_out_d4_157),
        .s_out_d5_158(s_out_d5_158),
        .s_out_d6_159(s_out_d6_159),
        .s_out_d7_160(s_out_d7_160));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'h01)) 
     reset_time_out_i_10
       (.I0(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(n_0_reset_time_out_i_10));
LUT3 #(
    .INIT(8'h40)) 
     reset_time_out_i_11
       (.I0(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I1(check_tlock_max),
        .I2(mmcm_lock_reclocked),
        .O(n_0_reset_time_out_i_11));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT2 #(
    .INIT(4'hE)) 
     reset_time_out_i_13
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(n_0_reset_time_out_i_13));
LUT6 #(
    .INIT(64'h0000000000030010)) 
     reset_time_out_i_3__0
       (.I0(gt0_pll0refclklost_in),
        .I1(n_0_check_tlock_max_i_2),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[6] ),
        .O(n_0_reset_time_out_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'h00222000)) 
     reset_time_out_i_4__0
       (.I0(\n_0_FSM_onehot_rx_state[2]_i_9 ),
        .I1(rx_state_reg),
        .I2(rx_cdrlocked),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(n_0_reset_time_out_i_4__0));
LUT6 #(
    .INIT(64'h0000000100010000)) 
     reset_time_out_i_5__0
       (.I0(\n_0_FSM_onehot_rx_state[8]_i_3 ),
        .I1(rx_state_reg),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(run_phase_alignment_int),
        .O(n_0_reset_time_out_i_5__0));
LUT6 #(
    .INIT(64'h0000000100000100)) 
     reset_time_out_i_6__0
       (.I0(\n_0_FSM_onehot_rx_state[8]_i_2 ),
        .I1(n_0_reset_time_out_i_13),
        .I2(\n_0_FSM_onehot_rx_state[9]_i_12 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I4(check_tlock_max),
        .I5(rx_state_reg),
        .O(n_0_reset_time_out_i_6__0));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'h000000EA)) 
     reset_time_out_i_8
       (.I0(run_phase_alignment_int),
        .I1(rx_cdrlocked),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[6] ),
        .I4(check_tlock_max),
        .O(n_0_reset_time_out_i_8));
FDSE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_21_data_valid_cdc_sync),
        .Q(n_0_reset_time_out_reg),
        .S(\n_0_FSM_onehot_rx_state[9]_i_1 ));
aurora_8b10baurora_8b10b_cdc_sync_14 run_phase_alignment_int_cdc_sync
       (.I1(n_0_run_phase_alignment_int_reg),
        .O1(n_0_run_phase_alignment_int_cdc_sync),
        .O100(O100),
        .O101(O101),
        .O96(O96),
        .O97(O97),
        .O98(O98),
        .O99(O99),
        .clear(clear),
        .s_out_d1_cdc_to_105(s_out_d1_cdc_to_105),
        .s_out_d2_106(s_out_d2_106),
        .s_out_d3_107(s_out_d3_107),
        .s_out_d4_108(s_out_d4_108),
        .s_out_d5_109(s_out_d5_109),
        .s_out_d6_110(s_out_d6_110),
        .s_out_d7_111(s_out_d7_111),
        .user_clk(user_clk));
LUT4 #(
    .INIT(16'hABA8)) 
     run_phase_alignment_int_i_1__0
       (.I0(run_phase_alignment_int),
        .I1(n_0_run_phase_alignment_int_i_2),
        .I2(\n_0_FSM_onehot_rx_state[3]_i_1 ),
        .I3(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__0));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     run_phase_alignment_int_i_2
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(rx_state_reg),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_3 ),
        .O(n_0_run_phase_alignment_int_i_2));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__0),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
aurora_8b10baurora_8b10b_cdc_sync_15 rx_fsm_reset_done_int_cdc_sync
       (.I1(n_0_rx_fsm_reset_done_int_reg),
        .I2(n_0_time_out_wait_bypass_i_2__0),
        .I3(n_0_time_out_wait_bypass_i_3__0),
        .I4(n_0_run_phase_alignment_int_cdc_sync),
        .O1(n_19_rx_fsm_reset_done_int_cdc_sync),
        .O102(O102),
        .O103(O103),
        .O104(O104),
        .O105(O105),
        .O106(O106),
        .O107(O107),
        .O2(n_20_rx_fsm_reset_done_int_cdc_sync),
        .s_out_d1_cdc_to_112(s_out_d1_cdc_to_112),
        .s_out_d2_113(s_out_d2_113),
        .s_out_d3_114(s_out_d3_114),
        .s_out_d4_115(s_out_d4_115),
        .s_out_d5_116(s_out_d5_116),
        .s_out_d6_117(s_out_d6_117),
        .s_out_d7_118(s_out_d7_118),
        .time_out_wait_bypass(time_out_wait_bypass),
        .user_clk(user_clk),
        .wait_bypass_count_reg(wait_bypass_count_reg[9]));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     rx_fsm_reset_done_int_i_3
       (.I0(\n_0_FSM_onehot_rx_state[8]_i_3 ),
        .I1(\n_0_FSM_onehot_rx_state[3]_i_3 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(run_phase_alignment_int),
        .I4(time_out_100us),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_rx_fsm_reset_done_int_i_3));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     rx_fsm_reset_done_int_i_4
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(time_out_1us),
        .I3(n_0_reset_time_out_reg),
        .I4(rx_state_reg),
        .I5(\n_0_FSM_onehot_rx_state[2]_i_9 ),
        .O(n_0_rx_fsm_reset_done_int_i_4));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_20_data_valid_cdc_sync),
        .Q(n_0_rx_fsm_reset_done_int_reg),
        .R(\n_0_FSM_onehot_rx_state[9]_i_1 ));
aurora_8b10baurora_8b10b_cdc_sync_16 rxresetdone_cdc_sync
       (.O1(n_20_rxresetdone_cdc_sync),
        .O114(O114),
        .O115(O115),
        .O116(O116),
        .O117(O117),
        .O118(O118),
        .O119(O119),
        .Q({\n_0_FSM_onehot_rx_state_reg[6] ,\n_0_FSM_onehot_rx_state_reg[2] }),
        .init_clk_in(init_clk_in),
        .rxfsm_rxresetdone_r(rxfsm_rxresetdone_r),
        .rxresetdone_s3(rxresetdone_s3),
        .s_out_d1_cdc_to_126(s_out_d1_cdc_to_126),
        .s_out_d2_127(s_out_d2_127),
        .s_out_d3_128(s_out_d3_128),
        .s_out_d4_129(s_out_d4_129),
        .s_out_d5_130(s_out_d5_130),
        .s_out_d6_131(s_out_d6_131),
        .s_out_d7_132(s_out_d7_132));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     time_out_100us_i_1
       (.I0(n_0_time_out_2ms_i_4),
        .I1(n_0_time_tlock_max_i_2),
        .I2(n_0_time_out_100us_i_2),
        .I3(time_out_counter_reg[4]),
        .I4(n_0_time_out_100us_i_3),
        .I5(time_out_100us),
        .O(n_0_time_out_100us_i_1));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT2 #(
    .INIT(4'hE)) 
     time_out_100us_i_2
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_out_100us_i_2));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     time_out_100us_i_3
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[9]),
        .I3(n_0_time_out_2ms_i_5),
        .O(n_0_time_out_100us_i_3));
FDRE #(
    .INIT(1'b0)) 
     time_out_100us_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_time_out_100us_i_1),
        .Q(time_out_100us),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
     time_out_1us_i_1
       (.I0(n_0_time_out_2ms_i_2__0),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[2]),
        .I3(n_0_time_out_1us_i_2),
        .I4(n_0_time_tlock_max_i_2),
        .I5(time_out_1us),
        .O(n_0_time_out_1us_i_1));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     time_out_1us_i_2
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[12]),
        .I4(time_out_counter_reg[6]),
        .O(n_0_time_out_1us_i_2));
FDRE #(
    .INIT(1'b0)) 
     time_out_1us_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_time_out_1us_i_1),
        .Q(time_out_1us),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
     time_out_2ms_i_1__0
       (.I0(n_0_time_out_2ms_i_2__0),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[6]),
        .I3(n_0_time_out_2ms_i_3__0),
        .I4(n_0_time_out_2ms_i_4),
        .I5(time_out_2ms),
        .O(n_0_time_out_2ms_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     time_out_2ms_i_2__0
       (.I0(time_out_counter_reg[8]),
        .I1(time_out_counter_reg[9]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[4]),
        .I4(n_0_time_out_2ms_i_5),
        .O(n_0_time_out_2ms_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     time_out_2ms_i_3__0
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[16]),
        .O(n_0_time_out_2ms_i_3__0));
LUT5 #(
    .INIT(32'hFFFFFFF7)) 
     time_out_2ms_i_4
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[1]),
        .I3(time_out_counter_reg[0]),
        .I4(time_out_counter_reg[2]),
        .O(n_0_time_out_2ms_i_4));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     time_out_2ms_i_5
       (.I0(time_out_counter_reg[18]),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[11]),
        .I3(time_out_counter_reg[10]),
        .O(n_0_time_out_2ms_i_5));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__0),
        .Q(time_out_2ms),
        .R(n_0_reset_time_out_reg));
LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     \time_out_counter[0]_i_1__0 
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[5]),
        .I2(n_0_time_out_2ms_i_2__0),
        .I3(n_0_time_out_2ms_i_3__0),
        .I4(n_0_time_out_2ms_i_4),
        .O(\n_0_time_out_counter[0]_i_1__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_3__0 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_4__0 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5__0 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_6 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__0 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__0 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__0 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__0 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__0 
       (.I0(time_out_counter_reg[18]),
        .O(\n_0_time_out_counter[16]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_3__0 
       (.I0(time_out_counter_reg[17]),
        .O(\n_0_time_out_counter[16]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_4__0 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__0 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__0 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__0 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__0 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__0 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__0 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__0 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__0 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__0 ));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__0 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__0 ,\n_1_time_out_counter_reg[0]_i_2__0 ,\n_2_time_out_counter_reg[0]_i_2__0 ,\n_3_time_out_counter_reg[0]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__0 ,\n_5_time_out_counter_reg[0]_i_2__0 ,\n_6_time_out_counter_reg[0]_i_2__0 ,\n_7_time_out_counter_reg[0]_i_2__0 }),
        .S({\n_0_time_out_counter[0]_i_3__0 ,\n_0_time_out_counter[0]_i_4__0 ,\n_0_time_out_counter[0]_i_5__0 ,\n_0_time_out_counter[0]_i_6 }));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__0 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__0 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__0 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__0 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__0 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__0 ,\n_1_time_out_counter_reg[12]_i_1__0 ,\n_2_time_out_counter_reg[12]_i_1__0 ,\n_3_time_out_counter_reg[12]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__0 ,\n_5_time_out_counter_reg[12]_i_1__0 ,\n_6_time_out_counter_reg[12]_i_1__0 ,\n_7_time_out_counter_reg[12]_i_1__0 }),
        .S({\n_0_time_out_counter[12]_i_2__0 ,\n_0_time_out_counter[12]_i_3__0 ,\n_0_time_out_counter[12]_i_4__0 ,\n_0_time_out_counter[12]_i_5__0 }));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__0 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__0 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__0 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__0 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__0 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__0 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED [3:2],\n_2_time_out_counter_reg[16]_i_1__0 ,\n_3_time_out_counter_reg[16]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED [3],\n_5_time_out_counter_reg[16]_i_1__0 ,\n_6_time_out_counter_reg[16]_i_1__0 ,\n_7_time_out_counter_reg[16]_i_1__0 }),
        .S({1'b0,\n_0_time_out_counter[16]_i_2__0 ,\n_0_time_out_counter[16]_i_3__0 ,\n_0_time_out_counter[16]_i_4__0 }));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[17] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_6_time_out_counter_reg[16]_i_1__0 ),
        .Q(time_out_counter_reg[17]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[18] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_5_time_out_counter_reg[16]_i_1__0 ),
        .Q(time_out_counter_reg[18]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__0 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__0 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__0 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__0 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__0 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__0 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__0 ,\n_1_time_out_counter_reg[4]_i_1__0 ,\n_2_time_out_counter_reg[4]_i_1__0 ,\n_3_time_out_counter_reg[4]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__0 ,\n_5_time_out_counter_reg[4]_i_1__0 ,\n_6_time_out_counter_reg[4]_i_1__0 ,\n_7_time_out_counter_reg[4]_i_1__0 }),
        .S({\n_0_time_out_counter[4]_i_2__0 ,\n_0_time_out_counter[4]_i_3__0 ,\n_0_time_out_counter[4]_i_4__0 ,\n_0_time_out_counter[4]_i_5__0 }));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__0 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__0 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__0 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__0 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__0 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__0 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__0 ,\n_1_time_out_counter_reg[8]_i_1__0 ,\n_2_time_out_counter_reg[8]_i_1__0 ,\n_3_time_out_counter_reg[8]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__0 ,\n_5_time_out_counter_reg[8]_i_1__0 ,\n_6_time_out_counter_reg[8]_i_1__0 ,\n_7_time_out_counter_reg[8]_i_1__0 }),
        .S({\n_0_time_out_counter[8]_i_2__0 ,\n_0_time_out_counter[8]_i_3__0 ,\n_0_time_out_counter[8]_i_4__0 ,\n_0_time_out_counter[8]_i_5__0 }));
(* counter = "29" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__0 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
aurora_8b10baurora_8b10b_cdc_sync_17 time_out_wait_bypass_cdc_sync
       (.D(n_19_time_out_wait_bypass_cdc_sync),
        .I1(\n_0_FSM_onehot_rx_state[8]_i_2 ),
        .I2(\n_0_FSM_onehot_rx_state[8]_i_3 ),
        .O1(n_20_time_out_wait_bypass_cdc_sync),
        .O108(O108),
        .O109(O109),
        .O110(O110),
        .O111(O111),
        .O112(O112),
        .O113(O113),
        .Q({rx_state_reg,\n_0_FSM_onehot_rx_state_reg[8] ,run_phase_alignment_int}),
        .init_clk_in(init_clk_in),
        .s_out_d1_cdc_to_119(s_out_d1_cdc_to_119),
        .s_out_d2_120(s_out_d2_120),
        .s_out_d3_121(s_out_d3_121),
        .s_out_d4_122(s_out_d4_122),
        .s_out_d5_123(s_out_d5_123),
        .s_out_d6_124(s_out_d6_124),
        .s_out_d7_125(s_out_d7_125),
        .time_out_wait_bypass(time_out_wait_bypass));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
     time_out_wait_bypass_i_2__0
       (.I0(wait_bypass_count_reg[10]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[5]),
        .I3(wait_bypass_count_reg[4]),
        .I4(wait_bypass_count_reg[1]),
        .I5(wait_bypass_count_reg[7]),
        .O(n_0_time_out_wait_bypass_i_2__0));
LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
     time_out_wait_bypass_i_3__0
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[6]),
        .I2(wait_bypass_count_reg[11]),
        .I3(wait_bypass_count_reg[2]),
        .I4(wait_bypass_count_reg[0]),
        .I5(wait_bypass_count_reg[12]),
        .O(n_0_time_out_wait_bypass_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_20_rx_fsm_reset_done_int_cdc_sync),
        .Q(time_out_wait_bypass),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC888)) 
     time_tlock_max_i_1__0
       (.I0(n_0_time_tlock_max_i_2),
        .I1(n_0_check_tlock_max_reg),
        .I2(n_0_time_tlock_max_i_3),
        .I3(time_out_counter_reg[12]),
        .I4(n_0_time_tlock_max_i_4),
        .I5(time_tlock_max),
        .O(n_0_time_tlock_max_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     time_tlock_max_i_2
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[17]),
        .I3(time_out_counter_reg[16]),
        .O(n_0_time_tlock_max_i_2));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_3
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_3));
LUT6 #(
    .INIT(64'hFFFFFFA8A8A8A8A8)) 
     time_tlock_max_i_4
       (.I0(n_0_check_tlock_max_reg),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[18]),
        .I3(n_0_time_tlock_max_i_5),
        .I4(n_0_time_tlock_max_i_6),
        .I5(n_0_time_tlock_max_i_7),
        .O(n_0_time_tlock_max_i_4));
LUT4 #(
    .INIT(16'hFE00)) 
     time_tlock_max_i_5
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[2]),
        .I3(time_out_counter_reg[3]),
        .O(n_0_time_tlock_max_i_5));
LUT3 #(
    .INIT(8'hFE)) 
     time_tlock_max_i_6
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[4]),
        .O(n_0_time_tlock_max_i_6));
LUT5 #(
    .INIT(32'h80000000)) 
     time_tlock_max_i_7
       (.I0(n_0_check_tlock_max_reg),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[12]),
        .I4(time_out_counter_reg[7]),
        .O(n_0_time_tlock_max_i_7));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__0),
        .Q(time_tlock_max),
        .R(n_0_reset_time_out_reg));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_4__0 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_5__0 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_6__0 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_6__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_7__0 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_7__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__0 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__0 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__0 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__0 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__0 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__0 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__0 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__0 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__0 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__0 ));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[0] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__0 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
CARRY4 \wait_bypass_count_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__0 ,\n_1_wait_bypass_count_reg[0]_i_3__0 ,\n_2_wait_bypass_count_reg[0]_i_3__0 ,\n_3_wait_bypass_count_reg[0]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__0 ,\n_5_wait_bypass_count_reg[0]_i_3__0 ,\n_6_wait_bypass_count_reg[0]_i_3__0 ,\n_7_wait_bypass_count_reg[0]_i_3__0 }),
        .S({\n_0_wait_bypass_count[0]_i_4__0 ,\n_0_wait_bypass_count[0]_i_5__0 ,\n_0_wait_bypass_count[0]_i_6__0 ,\n_0_wait_bypass_count[0]_i_7__0 }));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[10] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__0 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[11] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__0 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[12] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__0 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
CARRY4 \wait_bypass_count_reg[12]_i_1__0 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__0 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[12]_i_1__0 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[12]_i_2__0 }));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[1] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__0 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[2] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__0 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[3] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__0 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[4] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__0 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
CARRY4 \wait_bypass_count_reg[4]_i_1__0 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__0 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__0 ,\n_1_wait_bypass_count_reg[4]_i_1__0 ,\n_2_wait_bypass_count_reg[4]_i_1__0 ,\n_3_wait_bypass_count_reg[4]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__0 ,\n_5_wait_bypass_count_reg[4]_i_1__0 ,\n_6_wait_bypass_count_reg[4]_i_1__0 ,\n_7_wait_bypass_count_reg[4]_i_1__0 }),
        .S({\n_0_wait_bypass_count[4]_i_2__0 ,\n_0_wait_bypass_count[4]_i_3__0 ,\n_0_wait_bypass_count[4]_i_4__0 ,\n_0_wait_bypass_count[4]_i_5__0 }));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[5] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__0 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[6] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__0 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[7] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__0 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[8] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__0 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
CARRY4 \wait_bypass_count_reg[8]_i_1__0 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__0 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__0 ,\n_1_wait_bypass_count_reg[8]_i_1__0 ,\n_2_wait_bypass_count_reg[8]_i_1__0 ,\n_3_wait_bypass_count_reg[8]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__0 ,\n_5_wait_bypass_count_reg[8]_i_1__0 ,\n_6_wait_bypass_count_reg[8]_i_1__0 ,\n_7_wait_bypass_count_reg[8]_i_1__0 }),
        .S({\n_0_wait_bypass_count[8]_i_2__0 ,\n_0_wait_bypass_count[8]_i_3__0 ,\n_0_wait_bypass_count[8]_i_4__0 ,\n_0_wait_bypass_count[8]_i_5__0 }));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[9] 
       (.C(user_clk),
        .CE(n_19_rx_fsm_reset_done_int_cdc_sync),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__0 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
endmodule

(* ORIG_REF_NAME = "aurora_8b10b_tx_startup_fsm" *) 
module aurora_8b10baurora_8b10b_tx_startup_fsm
   (s_out_d1_cdc_to_56,
    s_out_d2_57,
    s_out_d3_58,
    s_out_d4_59,
    s_out_d5_60,
    s_out_d6_61,
    s_out_d7_62,
    O54,
    O55,
    O56,
    O57,
    O58,
    O59,
    s_out_d1_cdc_to_63,
    s_out_d2_64,
    s_out_d3_65,
    s_out_d4_66,
    s_out_d5_67,
    s_out_d6_68,
    s_out_d7_69,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    s_out_d1_cdc_to_70,
    s_out_d2_71,
    s_out_d3_72,
    s_out_d4_73,
    s_out_d5_74,
    s_out_d6_75,
    s_out_d7_76,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    s_out_d1_cdc_to_77,
    s_out_d2_78,
    s_out_d3_79,
    s_out_d4_80,
    s_out_d5_81,
    s_out_d6_82,
    s_out_d7_83,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    s_out_d1_cdc_to_84,
    s_out_d2_85,
    s_out_d3_86,
    s_out_d4_87,
    s_out_d5_88,
    s_out_d6_89,
    s_out_d7_90,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O1,
    s_out_d1_cdc_to_91,
    s_out_d2_92,
    s_out_d3_93,
    s_out_d4_94,
    s_out_d5_95,
    s_out_d6_96,
    s_out_d7_97,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    s_out_d1_cdc_to_98,
    s_out_d2_99,
    s_out_d3_100,
    s_out_d4_101,
    s_out_d5_102,
    s_out_d6_103,
    s_out_d7_104,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    tx_resetdone_out,
    gt_tx_reset_i,
    common_reset_i,
    gt_txuserrdy_i,
    tx_lock,
    I1,
    user_clk,
    init_clk_in,
    txfsm_txresetdone_r,
    quad1_common_lock_in,
    pll_not_locked,
    gt0_pll0refclklost_in,
    gt_reset);
  output s_out_d1_cdc_to_56;
  output s_out_d2_57;
  output s_out_d3_58;
  output s_out_d4_59;
  output s_out_d5_60;
  output s_out_d6_61;
  output s_out_d7_62;
  output [1:0]O54;
  output [1:0]O55;
  output [1:0]O56;
  output [1:0]O57;
  output [1:0]O58;
  output [1:0]O59;
  output s_out_d1_cdc_to_63;
  output s_out_d2_64;
  output s_out_d3_65;
  output s_out_d4_66;
  output s_out_d5_67;
  output s_out_d6_68;
  output s_out_d7_69;
  output [1:0]O60;
  output [1:0]O61;
  output [1:0]O62;
  output [1:0]O63;
  output [1:0]O64;
  output [1:0]O65;
  output s_out_d1_cdc_to_70;
  output s_out_d2_71;
  output s_out_d3_72;
  output s_out_d4_73;
  output s_out_d5_74;
  output s_out_d6_75;
  output s_out_d7_76;
  output [1:0]O66;
  output [1:0]O67;
  output [1:0]O68;
  output [1:0]O69;
  output [1:0]O70;
  output [1:0]O71;
  output s_out_d1_cdc_to_77;
  output s_out_d2_78;
  output s_out_d3_79;
  output s_out_d4_80;
  output s_out_d5_81;
  output s_out_d6_82;
  output s_out_d7_83;
  output [1:0]O72;
  output [1:0]O73;
  output [1:0]O74;
  output [1:0]O75;
  output [1:0]O76;
  output [1:0]O77;
  output s_out_d1_cdc_to_84;
  output s_out_d2_85;
  output s_out_d3_86;
  output s_out_d4_87;
  output s_out_d5_88;
  output s_out_d6_89;
  output s_out_d7_90;
  output [1:0]O78;
  output [1:0]O79;
  output [1:0]O80;
  output [1:0]O81;
  output [1:0]O82;
  output [1:0]O83;
  output O1;
  output s_out_d1_cdc_to_91;
  output s_out_d2_92;
  output s_out_d3_93;
  output s_out_d4_94;
  output s_out_d5_95;
  output s_out_d6_96;
  output s_out_d7_97;
  output [1:0]O84;
  output [1:0]O85;
  output [1:0]O86;
  output [1:0]O87;
  output [1:0]O88;
  output [1:0]O89;
  output s_out_d1_cdc_to_98;
  output s_out_d2_99;
  output s_out_d3_100;
  output s_out_d4_101;
  output s_out_d5_102;
  output s_out_d6_103;
  output s_out_d7_104;
  output [1:0]O90;
  output [1:0]O91;
  output [1:0]O92;
  output [1:0]O93;
  output [1:0]O94;
  output [1:0]O95;
  output tx_resetdone_out;
  output gt_tx_reset_i;
  output common_reset_i;
  output gt_txuserrdy_i;
  output tx_lock;
  input I1;
  input user_clk;
  input init_clk_in;
  input txfsm_txresetdone_r;
  input quad1_common_lock_in;
  input pll_not_locked;
  input gt0_pll0refclklost_in;
  input gt_reset;

  wire I1;
  wire O1;
  wire [1:0]O54;
  wire [1:0]O55;
  wire [1:0]O56;
  wire [1:0]O57;
  wire [1:0]O58;
  wire [1:0]O59;
  wire [1:0]O60;
  wire [1:0]O61;
  wire [1:0]O62;
  wire [1:0]O63;
  wire [1:0]O64;
  wire [1:0]O65;
  wire [1:0]O66;
  wire [1:0]O67;
  wire [1:0]O68;
  wire [1:0]O69;
  wire [1:0]O70;
  wire [1:0]O71;
  wire [1:0]O72;
  wire [1:0]O73;
  wire [1:0]O74;
  wire [1:0]O75;
  wire [1:0]O76;
  wire [1:0]O77;
  wire [1:0]O78;
  wire [1:0]O79;
  wire [1:0]O80;
  wire [1:0]O81;
  wire [1:0]O82;
  wire [1:0]O83;
  wire [1:0]O84;
  wire [1:0]O85;
  wire [1:0]O86;
  wire [1:0]O87;
  wire [1:0]O88;
  wire [1:0]O89;
  wire [1:0]O90;
  wire [1:0]O91;
  wire [1:0]O92;
  wire [1:0]O93;
  wire [1:0]O94;
  wire [1:0]O95;
  wire clear;
  wire common_reset_i;
  wire gt0_pll0refclklost_in;
  wire gt_reset;
  wire gt_tx_reset_i;
  wire gt_txuserrdy_i;
  wire init_clk_in;
  wire [7:0]init_wait_count_reg__0;
  wire init_wait_done;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire mmcm_reset_i;
  wire \n_0_FSM_onehot_tx_state[2]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_3 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_5 ;
  wire \n_0_FSM_onehot_tx_state[3]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[5]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[5]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_3 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_3 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_4 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_5 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_7 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_9 ;
  wire \n_0_FSM_onehot_tx_state_reg[0] ;
  wire \n_0_FSM_onehot_tx_state_reg[1] ;
  wire \n_0_FSM_onehot_tx_state_reg[2] ;
  wire \n_0_FSM_onehot_tx_state_reg[3] ;
  wire \n_0_FSM_onehot_tx_state_reg[4] ;
  wire \n_0_FSM_onehot_tx_state_reg[5] ;
  wire \n_0_FSM_onehot_tx_state_reg[7] ;
  wire n_0_GTTXRESET_i_1;
  wire n_0_GTTXRESET_i_2;
  wire n_0_MMCM_RESET_i_1;
  wire n_0_PLL0_RESET_i_1;
  wire n_0_TXUSERRDY_i_1;
  wire \n_0_init_wait_count[0]_i_1 ;
  wire \n_0_init_wait_count[6]_i_2 ;
  wire \n_0_init_wait_count[7]_i_1 ;
  wire \n_0_init_wait_count[7]_i_3 ;
  wire \n_0_init_wait_count[7]_i_4 ;
  wire n_0_init_wait_done_i_1;
  wire n_0_init_wait_done_i_2;
  wire \n_0_mmcm_lock_count[9]_i_2 ;
  wire \n_0_mmcm_lock_count[9]_i_4 ;
  wire n_0_mmcm_lock_reclocked_i_2;
  wire n_0_pll_reset_asserted_i_1;
  wire n_0_pll_reset_asserted_reg;
  wire n_0_reset_time_out_i_3;
  wire n_0_reset_time_out_i_6;
  wire n_0_reset_time_out_i_7;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_cdc_sync;
  wire n_0_run_phase_alignment_int_i_1;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_time_out_2ms_i_1;
  wire n_0_time_out_2ms_i_2;
  wire n_0_time_out_2ms_i_3;
  wire n_0_time_out_2ms_i_4__0;
  wire n_0_time_out_500us_i_1;
  wire n_0_time_out_500us_i_2;
  wire \n_0_time_out_counter[0]_i_1 ;
  wire \n_0_time_out_counter[0]_i_3 ;
  wire \n_0_time_out_counter[0]_i_4 ;
  wire \n_0_time_out_counter[0]_i_5 ;
  wire \n_0_time_out_counter[0]_i_6__0 ;
  wire \n_0_time_out_counter[0]_i_7 ;
  wire \n_0_time_out_counter[0]_i_8 ;
  wire \n_0_time_out_counter[12]_i_2 ;
  wire \n_0_time_out_counter[12]_i_3 ;
  wire \n_0_time_out_counter[12]_i_4 ;
  wire \n_0_time_out_counter[12]_i_5 ;
  wire \n_0_time_out_counter[16]_i_2 ;
  wire \n_0_time_out_counter[16]_i_3 ;
  wire \n_0_time_out_counter[16]_i_4 ;
  wire \n_0_time_out_counter[4]_i_2 ;
  wire \n_0_time_out_counter[4]_i_3 ;
  wire \n_0_time_out_counter[4]_i_4 ;
  wire \n_0_time_out_counter[4]_i_5 ;
  wire \n_0_time_out_counter[8]_i_2 ;
  wire \n_0_time_out_counter[8]_i_3 ;
  wire \n_0_time_out_counter[8]_i_4 ;
  wire \n_0_time_out_counter[8]_i_5 ;
  wire \n_0_time_out_counter_reg[0]_i_2 ;
  wire \n_0_time_out_counter_reg[12]_i_1 ;
  wire \n_0_time_out_counter_reg[4]_i_1 ;
  wire \n_0_time_out_counter_reg[8]_i_1 ;
  wire n_0_time_out_wait_bypass_i_2;
  wire n_0_time_out_wait_bypass_i_3;
  wire n_0_time_out_wait_bypass_i_4;
  wire n_0_time_tlock_max_i_1;
  wire n_0_time_tlock_max_i_2__0;
  wire n_0_time_tlock_max_i_3__0;
  wire n_0_tx_fsm_reset_done_int_i_1;
  wire n_0_tx_fsm_reset_done_int_i_2;
  wire n_0_tx_fsm_reset_done_int_i_3;
  wire n_0_tx_fsm_reset_done_int_i_4;
  wire \n_0_wait_bypass_count[0]_i_4 ;
  wire \n_0_wait_bypass_count[0]_i_5 ;
  wire \n_0_wait_bypass_count[0]_i_6 ;
  wire \n_0_wait_bypass_count[0]_i_7 ;
  wire \n_0_wait_bypass_count[12]_i_2 ;
  wire \n_0_wait_bypass_count[12]_i_3 ;
  wire \n_0_wait_bypass_count[12]_i_4 ;
  wire \n_0_wait_bypass_count[12]_i_5 ;
  wire \n_0_wait_bypass_count[16]_i_2 ;
  wire \n_0_wait_bypass_count[4]_i_2 ;
  wire \n_0_wait_bypass_count[4]_i_3 ;
  wire \n_0_wait_bypass_count[4]_i_4 ;
  wire \n_0_wait_bypass_count[4]_i_5 ;
  wire \n_0_wait_bypass_count[8]_i_2 ;
  wire \n_0_wait_bypass_count[8]_i_3 ;
  wire \n_0_wait_bypass_count[8]_i_4 ;
  wire \n_0_wait_bypass_count[8]_i_5 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3 ;
  wire \n_0_wait_bypass_count_reg[12]_i_1 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1 ;
  wire n_19_mmcm_lock_reclocked_cdc_sync;
  wire n_19_time_out_wait_bypass_cdc_sync;
  wire n_19_tx_fsm_reset_done_int_cdc_sync;
  wire n_19_txresetdone_cdc_sync;
  wire \n_1_time_out_counter_reg[0]_i_2 ;
  wire \n_1_time_out_counter_reg[12]_i_1 ;
  wire \n_1_time_out_counter_reg[4]_i_1 ;
  wire \n_1_time_out_counter_reg[8]_i_1 ;
  wire \n_1_wait_bypass_count_reg[0]_i_3 ;
  wire \n_1_wait_bypass_count_reg[12]_i_1 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1 ;
  wire n_20_mmcm_lock_reclocked_cdc_sync;
  wire n_20_pll0lock_cdc_sync;
  wire n_20_time_out_wait_bypass_cdc_sync;
  wire n_20_tx_fsm_reset_done_int_cdc_sync;
  wire n_20_txresetdone_cdc_sync;
  wire n_21_pll0lock_cdc_sync;
  wire n_22_pll0lock_cdc_sync;
  wire \n_2_time_out_counter_reg[0]_i_2 ;
  wire \n_2_time_out_counter_reg[12]_i_1 ;
  wire \n_2_time_out_counter_reg[16]_i_1 ;
  wire \n_2_time_out_counter_reg[4]_i_1 ;
  wire \n_2_time_out_counter_reg[8]_i_1 ;
  wire \n_2_wait_bypass_count_reg[0]_i_3 ;
  wire \n_2_wait_bypass_count_reg[12]_i_1 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1 ;
  wire \n_3_time_out_counter_reg[0]_i_2 ;
  wire \n_3_time_out_counter_reg[12]_i_1 ;
  wire \n_3_time_out_counter_reg[16]_i_1 ;
  wire \n_3_time_out_counter_reg[4]_i_1 ;
  wire \n_3_time_out_counter_reg[8]_i_1 ;
  wire \n_3_wait_bypass_count_reg[0]_i_3 ;
  wire \n_3_wait_bypass_count_reg[12]_i_1 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1 ;
  wire \n_4_time_out_counter_reg[0]_i_2 ;
  wire \n_4_time_out_counter_reg[12]_i_1 ;
  wire \n_4_time_out_counter_reg[4]_i_1 ;
  wire \n_4_time_out_counter_reg[8]_i_1 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3 ;
  wire \n_4_wait_bypass_count_reg[12]_i_1 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1 ;
  wire \n_5_time_out_counter_reg[0]_i_2 ;
  wire \n_5_time_out_counter_reg[12]_i_1 ;
  wire \n_5_time_out_counter_reg[16]_i_1 ;
  wire \n_5_time_out_counter_reg[4]_i_1 ;
  wire \n_5_time_out_counter_reg[8]_i_1 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3 ;
  wire \n_5_wait_bypass_count_reg[12]_i_1 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1 ;
  wire \n_6_time_out_counter_reg[0]_i_2 ;
  wire \n_6_time_out_counter_reg[12]_i_1 ;
  wire \n_6_time_out_counter_reg[16]_i_1 ;
  wire \n_6_time_out_counter_reg[4]_i_1 ;
  wire \n_6_time_out_counter_reg[8]_i_1 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3 ;
  wire \n_6_wait_bypass_count_reg[12]_i_1 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1 ;
  wire \n_7_time_out_counter_reg[0]_i_2 ;
  wire \n_7_time_out_counter_reg[12]_i_1 ;
  wire \n_7_time_out_counter_reg[16]_i_1 ;
  wire \n_7_time_out_counter_reg[4]_i_1 ;
  wire \n_7_time_out_counter_reg[8]_i_1 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1 ;
  wire \n_7_wait_bypass_count_reg[16]_i_1 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1 ;
  wire [7:1]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pll_not_locked;
  wire quad1_common_lock_in;
  wire run_phase_alignment_int;
  wire s_out_d1_cdc_to_56;
  wire s_out_d1_cdc_to_63;
  wire s_out_d1_cdc_to_70;
  wire s_out_d1_cdc_to_77;
  wire s_out_d1_cdc_to_84;
  wire s_out_d1_cdc_to_91;
  wire s_out_d1_cdc_to_98;
  wire s_out_d2_57;
  wire s_out_d2_64;
  wire s_out_d2_71;
  wire s_out_d2_78;
  wire s_out_d2_85;
  wire s_out_d2_92;
  wire s_out_d2_99;
  wire s_out_d3_100;
  wire s_out_d3_58;
  wire s_out_d3_65;
  wire s_out_d3_72;
  wire s_out_d3_79;
  wire s_out_d3_86;
  wire s_out_d3_93;
  wire s_out_d4_101;
  wire s_out_d4_59;
  wire s_out_d4_66;
  wire s_out_d4_73;
  wire s_out_d4_80;
  wire s_out_d4_87;
  wire s_out_d4_94;
  wire s_out_d5_102;
  wire s_out_d5_60;
  wire s_out_d5_67;
  wire s_out_d5_74;
  wire s_out_d5_81;
  wire s_out_d5_88;
  wire s_out_d5_95;
  wire s_out_d6_103;
  wire s_out_d6_61;
  wire s_out_d6_68;
  wire s_out_d6_75;
  wire s_out_d6_82;
  wire s_out_d6_89;
  wire s_out_d6_96;
  wire s_out_d7_104;
  wire s_out_d7_62;
  wire s_out_d7_69;
  wire s_out_d7_76;
  wire s_out_d7_83;
  wire s_out_d7_90;
  wire s_out_d7_97;
  wire time_out_2ms;
  wire time_out_500us;
  wire [18:0]time_out_counter_reg;
  wire time_out_wait_bypass;
  wire time_tlock_max;
  wire tx_fsm_reset_done_int;
  wire tx_lock;
  wire tx_resetdone_out;
  wire txfsm_txresetdone_r;
  wire user_clk;
  wire [16:0]wait_bypass_count_reg;
  wire [3:2]\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED ;

LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_tx_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(n_0_tx_fsm_reset_done_int_i_4),
        .O(tx_fsm_reset_done_int));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_onehot_tx_state[2]_i_2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[0] ),
        .I4(n_0_tx_fsm_reset_done_int_i_3),
        .O(\n_0_FSM_onehot_tx_state[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT5 #(
    .INIT(32'h00000800)) 
     \FSM_onehot_tx_state[2]_i_3 
       (.I0(\n_0_FSM_onehot_tx_state[6]_i_3 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(time_out_500us),
        .I4(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_tx_state[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000040000000000)) 
     \FSM_onehot_tx_state[2]_i_5 
       (.I0(n_0_reset_time_out_reg),
        .I1(time_tlock_max),
        .I2(mmcm_lock_reclocked),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state[6]_i_3 ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_5 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_tx_state[3]_i_1 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state[7]_i_7 ),
        .O(\n_0_FSM_onehot_tx_state[3]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_tx_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_tx_state[4]_i_2 ),
        .I1(time_out_2ms),
        .O(\n_0_FSM_onehot_tx_state[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_tx_state[4]_i_2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(n_0_tx_fsm_reset_done_int_i_4),
        .O(\n_0_FSM_onehot_tx_state[4]_i_2 ));
LUT4 #(
    .INIT(16'hFB00)) 
     \FSM_onehot_tx_state[5]_i_1 
       (.I0(n_0_reset_time_out_reg),
        .I1(time_tlock_max),
        .I2(mmcm_lock_reclocked),
        .I3(\n_0_FSM_onehot_tx_state[5]_i_2 ),
        .O(\n_0_FSM_onehot_tx_state[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_tx_state[5]_i_2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state[6]_i_3 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[5]_i_2 ));
LUT3 #(
    .INIT(8'hA2)) 
     \FSM_onehot_tx_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_tx_state[6]_i_2 ),
        .I1(time_out_500us),
        .I2(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_tx_state[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_tx_state[6]_i_2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state[6]_i_3 ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[6]_i_3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[0] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_3 ));
LUT6 #(
    .INIT(64'hFFFAFFFAFFFAAAA9)) 
     \FSM_onehot_tx_state[7]_i_3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_tx_state[7]_i_4 
       (.I0(init_wait_done),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_4 ));
LUT6 #(
    .INIT(64'hFCFCFEFE0000F000)) 
     \FSM_onehot_tx_state[7]_i_5 
       (.I0(time_tlock_max),
        .I1(mmcm_lock_reclocked),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(time_out_500us),
        .I4(n_0_reset_time_out_reg),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[7]_i_7 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[0] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_7 ));
LUT5 #(
    .INIT(32'hFF404040)) 
     \FSM_onehot_tx_state[7]_i_9 
       (.I0(gt0_pll0refclklost_in),
        .I1(n_0_pll_reset_asserted_reg),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(time_out_2ms),
        .O(\n_0_FSM_onehot_tx_state[7]_i_9 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[0] 
       (.C(init_clk_in),
        .CE(n_20_txresetdone_cdc_sync),
        .D(tx_fsm_reset_done_int),
        .Q(\n_0_FSM_onehot_tx_state_reg[0] ),
        .R(n_0_tx_fsm_reset_done_int_i_1));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_tx_state_reg[1] 
       (.C(init_clk_in),
        .CE(n_20_txresetdone_cdc_sync),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_tx_state_reg[1] ),
        .S(n_0_tx_fsm_reset_done_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[2] 
       (.C(init_clk_in),
        .CE(n_20_txresetdone_cdc_sync),
        .D(n_20_time_out_wait_bypass_cdc_sync),
        .Q(\n_0_FSM_onehot_tx_state_reg[2] ),
        .R(n_0_tx_fsm_reset_done_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[3] 
       (.C(init_clk_in),
        .CE(n_20_txresetdone_cdc_sync),
        .D(\n_0_FSM_onehot_tx_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[3] ),
        .R(n_0_tx_fsm_reset_done_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[4] 
       (.C(init_clk_in),
        .CE(n_20_txresetdone_cdc_sync),
        .D(\n_0_FSM_onehot_tx_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[4] ),
        .R(n_0_tx_fsm_reset_done_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[5] 
       (.C(init_clk_in),
        .CE(n_20_txresetdone_cdc_sync),
        .D(\n_0_FSM_onehot_tx_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[5] ),
        .R(n_0_tx_fsm_reset_done_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[6] 
       (.C(init_clk_in),
        .CE(n_20_txresetdone_cdc_sync),
        .D(\n_0_FSM_onehot_tx_state[6]_i_1 ),
        .Q(run_phase_alignment_int),
        .R(n_0_tx_fsm_reset_done_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[7] 
       (.C(init_clk_in),
        .CE(n_20_txresetdone_cdc_sync),
        .D(n_19_time_out_wait_bypass_cdc_sync),
        .Q(\n_0_FSM_onehot_tx_state_reg[7] ),
        .R(n_0_tx_fsm_reset_done_int_i_1));
LUT6 #(
    .INIT(64'hFFFFFFDF00000200)) 
     GTTXRESET_i_1
       (.I0(n_0_GTTXRESET_i_2),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(run_phase_alignment_int),
        .I5(gt_tx_reset_i),
        .O(n_0_GTTXRESET_i_1));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     GTTXRESET_i_2
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[0] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_GTTXRESET_i_2));
FDRE #(
    .INIT(1'b0)) 
     GTTXRESET_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_GTTXRESET_i_1),
        .Q(gt_tx_reset_i),
        .R(n_0_tx_fsm_reset_done_int_i_1));
LUT6 #(
    .INIT(64'hFFFFFFDF00000200)) 
     MMCM_RESET_i_1
       (.I0(n_0_GTTXRESET_i_2),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(run_phase_alignment_int),
        .I5(mmcm_reset_i),
        .O(n_0_MMCM_RESET_i_1));
FDSE #(
    .INIT(1'b1)) 
     MMCM_RESET_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_MMCM_RESET_i_1),
        .Q(mmcm_reset_i),
        .S(n_0_tx_fsm_reset_done_int_i_1));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT5 #(
    .INIT(32'hBFFF0040)) 
     PLL0_RESET_i_1
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state[7]_i_7 ),
        .I3(n_0_pll_reset_asserted_reg),
        .I4(common_reset_i),
        .O(n_0_PLL0_RESET_i_1));
FDRE #(
    .INIT(1'b0)) 
     PLL0_RESET_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_PLL0_RESET_i_1),
        .Q(common_reset_i),
        .R(n_0_tx_fsm_reset_done_int_i_1));
LUT6 #(
    .INIT(64'hFFFFFDFF00000008)) 
     TXUSERRDY_i_1
       (.I0(n_0_GTTXRESET_i_2),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(run_phase_alignment_int),
        .I5(gt_txuserrdy_i),
        .O(n_0_TXUSERRDY_i_1));
FDRE #(
    .INIT(1'b0)) 
     TXUSERRDY_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_TXUSERRDY_i_1),
        .Q(gt_txuserrdy_i),
        .R(n_0_tx_fsm_reset_done_int_i_1));
LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1 
       (.I0(init_wait_count_reg__0[0]),
        .I1(init_wait_count_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \init_wait_count[3]_i_1 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[3]),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \init_wait_count[4]_i_1 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .I4(init_wait_count_reg__0[4]),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \init_wait_count[5]_i_1 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .I5(init_wait_count_reg__0[5]),
        .O(p_0_in__0[5]));
LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
     \init_wait_count[6]_i_1 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(\n_0_init_wait_count[6]_i_2 ),
        .I3(init_wait_count_reg__0[2]),
        .I4(init_wait_count_reg__0[4]),
        .I5(init_wait_count_reg__0[6]),
        .O(p_0_in__0[6]));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \init_wait_count[6]_i_2 
       (.I0(init_wait_count_reg__0[0]),
        .I1(init_wait_count_reg__0[1]),
        .O(\n_0_init_wait_count[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \init_wait_count[7]_i_1 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(\n_0_init_wait_count[7]_i_3 ),
        .I3(init_wait_count_reg__0[6]),
        .I4(init_wait_count_reg__0[7]),
        .I5(init_wait_count_reg__0[3]),
        .O(\n_0_init_wait_count[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \init_wait_count[7]_i_2 
       (.I0(init_wait_count_reg__0[6]),
        .I1(\n_0_init_wait_count[7]_i_4 ),
        .I2(init_wait_count_reg__0[7]),
        .O(p_0_in__0[7]));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'hF7)) 
     \init_wait_count[7]_i_3 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[7]_i_3 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \init_wait_count[7]_i_4 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .I5(init_wait_count_reg__0[5]),
        .O(\n_0_init_wait_count[7]_i_4 ));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1 ),
        .D(\n_0_init_wait_count[0]_i_1 ),
        .Q(init_wait_count_reg__0[0]),
        .R(1'b0));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1 ),
        .D(p_0_in__0[1]),
        .Q(init_wait_count_reg__0[1]),
        .R(1'b0));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1 ),
        .D(p_0_in__0[2]),
        .Q(init_wait_count_reg__0[2]),
        .R(1'b0));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1 ),
        .D(p_0_in__0[3]),
        .Q(init_wait_count_reg__0[3]),
        .R(1'b0));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1 ),
        .D(p_0_in__0[4]),
        .Q(init_wait_count_reg__0[4]),
        .R(1'b0));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1 ),
        .D(p_0_in__0[5]),
        .Q(init_wait_count_reg__0[5]),
        .R(1'b0));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[6] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1 ),
        .D(p_0_in__0[6]),
        .Q(init_wait_count_reg__0[6]),
        .R(1'b0));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[7] 
       (.C(init_clk_in),
        .CE(\n_0_init_wait_count[7]_i_1 ),
        .D(p_0_in__0[7]),
        .Q(init_wait_count_reg__0[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
     init_wait_done_i_1
       (.I0(init_wait_done),
        .I1(\n_0_init_wait_count[7]_i_3 ),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[5]),
        .I4(init_wait_count_reg__0[4]),
        .I5(n_0_init_wait_done_i_2),
        .O(n_0_init_wait_done_i_1));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT2 #(
    .INIT(4'h1)) 
     init_wait_done_i_2
       (.I0(init_wait_count_reg__0[6]),
        .I1(init_wait_count_reg__0[7]),
        .O(n_0_init_wait_done_i_2));
FDRE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_init_wait_done_i_1),
        .Q(init_wait_done),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1 
       (.I0(mmcm_lock_count_reg__0[0]),
        .I1(mmcm_lock_count_reg__0[1]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \mmcm_lock_count[2]_i_1 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \mmcm_lock_count[3]_i_1 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[3]),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \mmcm_lock_count[4]_i_1 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__1[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \mmcm_lock_count[5]_i_1 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[2]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[5]),
        .O(p_0_in__1[5]));
LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1 
       (.I0(\n_0_mmcm_lock_count[9]_i_4 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__1[6]));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \mmcm_lock_count[7]_i_1 
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4 ),
        .I2(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__1[7]));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT4 #(
    .INIT(16'hDF20)) 
     \mmcm_lock_count[8]_i_1 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .I3(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__1[8]));
LUT5 #(
    .INIT(32'hDFFFFFFF)) 
     \mmcm_lock_count[9]_i_2 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .I3(mmcm_lock_count_reg__0[8]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT5 #(
    .INIT(32'hF7FF0800)) 
     \mmcm_lock_count[9]_i_3 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(p_0_in__1[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[2]),
        .I2(mmcm_lock_count_reg__0[0]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[5]),
        .O(\n_0_mmcm_lock_count[9]_i_4 ));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[0]),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(init_clk_in),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__1[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_19_mmcm_lock_reclocked_cdc_sync));
aurora_8b10baurora_8b10b_cdc_sync_3 mmcm_lock_reclocked_cdc_sync
       (.I1(n_0_mmcm_lock_reclocked_i_2),
        .O1(n_20_mmcm_lock_reclocked_cdc_sync),
        .O78(O78),
        .O79(O79),
        .O80(O80),
        .O81(O81),
        .O82(O82),
        .O83(O83),
        .SR(n_19_mmcm_lock_reclocked_cdc_sync),
        .init_clk_in(init_clk_in),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .pll_not_locked(pll_not_locked),
        .s_out_d1_cdc_to_84(s_out_d1_cdc_to_84),
        .s_out_d2_85(s_out_d2_85),
        .s_out_d3_86(s_out_d3_86),
        .s_out_d4_87(s_out_d4_87),
        .s_out_d5_88(s_out_d5_88),
        .s_out_d6_89(s_out_d6_89),
        .s_out_d7_90(s_out_d7_90));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     mmcm_lock_reclocked_i_2
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[8]),
        .I2(mmcm_lock_count_reg__0[6]),
        .I3(\n_0_mmcm_lock_count[9]_i_4 ),
        .I4(mmcm_lock_count_reg__0[7]),
        .O(n_0_mmcm_lock_reclocked_i_2));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_20_mmcm_lock_reclocked_cdc_sync),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
aurora_8b10baurora_8b10b_cdc_sync_4 pll0lock_cdc_sync
       (.I1(\n_0_FSM_onehot_tx_state[7]_i_9 ),
        .I2(n_0_tx_fsm_reset_done_int_i_4),
        .I3(n_0_tx_fsm_reset_done_int_i_3),
        .I4(n_0_reset_time_out_i_7),
        .O1(O1),
        .O2(n_20_pll0lock_cdc_sync),
        .O3(n_21_pll0lock_cdc_sync),
        .O4(n_22_pll0lock_cdc_sync),
        .O84(O84),
        .O85(O85),
        .O86(O86),
        .O87(O87),
        .O88(O88),
        .O89(O89),
        .Q({\n_0_FSM_onehot_tx_state_reg[7] ,run_phase_alignment_int,\n_0_FSM_onehot_tx_state_reg[5] ,\n_0_FSM_onehot_tx_state_reg[4] ,\n_0_FSM_onehot_tx_state_reg[3] ,\n_0_FSM_onehot_tx_state_reg[2] ,\n_0_FSM_onehot_tx_state_reg[0] }),
        .init_clk_in(init_clk_in),
        .quad1_common_lock_in(quad1_common_lock_in),
        .s_out_d1_cdc_to_91(s_out_d1_cdc_to_91),
        .s_out_d2_92(s_out_d2_92),
        .s_out_d3_93(s_out_d3_93),
        .s_out_d4_94(s_out_d4_94),
        .s_out_d5_95(s_out_d5_95),
        .s_out_d6_96(s_out_d6_96),
        .s_out_d7_97(s_out_d7_97));
aurora_8b10baurora_8b10b_cdc_sync_5 pll1lock_cdc_sync
       (.O90(O90),
        .O91(O91),
        .O92(O92),
        .O93(O93),
        .O94(O94),
        .O95(O95),
        .init_clk_in(init_clk_in),
        .s_out_d1_cdc_to_98(s_out_d1_cdc_to_98),
        .s_out_d2_99(s_out_d2_99),
        .s_out_d3_100(s_out_d3_100),
        .s_out_d4_101(s_out_d4_101),
        .s_out_d5_102(s_out_d5_102),
        .s_out_d6_103(s_out_d6_103),
        .s_out_d7_104(s_out_d7_104));
LUT6 #(
    .INIT(64'h00FF00FFFFFF0040)) 
     pll_reset_asserted_i_1
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state[7]_i_7 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(n_0_pll_reset_asserted_reg),
        .I5(\n_0_FSM_onehot_tx_state[4]_i_2 ),
        .O(n_0_pll_reset_asserted_i_1));
FDRE #(
    .INIT(1'b0)) 
     pll_reset_asserted_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_pll_reset_asserted_i_1),
        .Q(n_0_pll_reset_asserted_reg),
        .R(n_0_tx_fsm_reset_done_int_i_1));
LUT6 #(
    .INIT(64'h08FFFF0808080808)) 
     reset_time_out_i_3
       (.I0(n_0_tx_fsm_reset_done_int_i_4),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_7 ),
        .O(n_0_reset_time_out_i_3));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT2 #(
    .INIT(4'h1)) 
     reset_time_out_i_6
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(run_phase_alignment_int),
        .O(n_0_reset_time_out_i_6));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     reset_time_out_i_7
       (.I0(\n_0_FSM_onehot_tx_state_reg[0] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(n_0_reset_time_out_i_7));
FDRE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_19_txresetdone_cdc_sync),
        .Q(n_0_reset_time_out_reg),
        .R(n_0_tx_fsm_reset_done_int_i_1));
aurora_8b10baurora_8b10b_cdc_sync_6 run_phase_alignment_int_cdc_sync
       (.I1(n_0_run_phase_alignment_int_reg),
        .O1(n_0_run_phase_alignment_int_cdc_sync),
        .O54(O54),
        .O55(O55),
        .O56(O56),
        .O57(O57),
        .O58(O58),
        .O59(O59),
        .clear(clear),
        .s_out_d1_cdc_to_56(s_out_d1_cdc_to_56),
        .s_out_d2_57(s_out_d2_57),
        .s_out_d3_58(s_out_d3_58),
        .s_out_d4_59(s_out_d4_59),
        .s_out_d5_60(s_out_d5_60),
        .s_out_d6_61(s_out_d6_61),
        .s_out_d7_62(s_out_d7_62),
        .user_clk(user_clk));
LUT4 #(
    .INIT(16'hF720)) 
     run_phase_alignment_int_i_1
       (.I0(\n_0_FSM_onehot_tx_state[7]_i_7 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(run_phase_alignment_int),
        .I3(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(n_0_tx_fsm_reset_done_int_i_1));
LUT4 #(
    .INIT(16'h00AE)) 
     time_out_2ms_i_1
       (.I0(time_out_2ms),
        .I1(n_0_time_out_2ms_i_2),
        .I2(n_0_time_out_2ms_i_3),
        .I3(n_0_reset_time_out_reg),
        .O(n_0_time_out_2ms_i_1));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     time_out_2ms_i_2
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[10]),
        .I4(time_out_counter_reg[3]),
        .I5(\n_0_time_out_counter[0]_i_3 ),
        .O(n_0_time_out_2ms_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     time_out_2ms_i_3
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[12]),
        .I2(n_0_time_out_2ms_i_4__0),
        .I3(time_out_counter_reg[17]),
        .I4(time_out_counter_reg[0]),
        .I5(time_out_counter_reg[18]),
        .O(n_0_time_out_2ms_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     time_out_2ms_i_4__0
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[11]),
        .I3(time_out_counter_reg[7]),
        .I4(time_out_counter_reg[4]),
        .I5(time_out_counter_reg[6]),
        .O(n_0_time_out_2ms_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1),
        .Q(time_out_2ms),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
     time_out_500us_i_1
       (.I0(time_out_500us),
        .I1(n_0_time_out_500us_i_2),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[16]),
        .I4(n_0_time_out_2ms_i_3),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_out_500us_i_1));
LUT6 #(
    .INIT(64'h0040000000000000)) 
     time_out_500us_i_2
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[8]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[13]),
        .I5(time_out_counter_reg[14]),
        .O(n_0_time_out_500us_i_2));
FDRE #(
    .INIT(1'b0)) 
     time_out_500us_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_time_out_500us_i_1),
        .Q(time_out_500us),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     \time_out_counter[0]_i_1 
       (.I0(n_0_time_out_2ms_i_3),
        .I1(time_out_counter_reg[10]),
        .I2(\n_0_time_out_counter[0]_i_3 ),
        .I3(time_out_counter_reg[8]),
        .I4(\n_0_time_out_counter[0]_i_4 ),
        .I5(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_1 ));
LUT3 #(
    .INIT(8'hEF)) 
     \time_out_counter[0]_i_3 
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[0]_i_3 ));
LUT2 #(
    .INIT(4'h8)) 
     \time_out_counter[0]_i_4 
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__0 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_6__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_7 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_7 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_8 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2 
       (.I0(time_out_counter_reg[18]),
        .O(\n_0_time_out_counter[16]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_3 
       (.I0(time_out_counter_reg[17]),
        .O(\n_0_time_out_counter[16]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_4 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5 ));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[0]_i_2 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2 ,\n_1_time_out_counter_reg[0]_i_2 ,\n_2_time_out_counter_reg[0]_i_2 ,\n_3_time_out_counter_reg[0]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2 ,\n_5_time_out_counter_reg[0]_i_2 ,\n_6_time_out_counter_reg[0]_i_2 ,\n_7_time_out_counter_reg[0]_i_2 }),
        .S({\n_0_time_out_counter[0]_i_5 ,\n_0_time_out_counter[0]_i_6__0 ,\n_0_time_out_counter[0]_i_7 ,\n_0_time_out_counter[0]_i_8 }));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_5_time_out_counter_reg[8]_i_1 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_4_time_out_counter_reg[8]_i_1 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[12]_i_1 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1 
       (.CI(\n_0_time_out_counter_reg[8]_i_1 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1 ,\n_1_time_out_counter_reg[12]_i_1 ,\n_2_time_out_counter_reg[12]_i_1 ,\n_3_time_out_counter_reg[12]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1 ,\n_5_time_out_counter_reg[12]_i_1 ,\n_6_time_out_counter_reg[12]_i_1 ,\n_7_time_out_counter_reg[12]_i_1 }),
        .S({\n_0_time_out_counter[12]_i_2 ,\n_0_time_out_counter[12]_i_3 ,\n_0_time_out_counter[12]_i_4 ,\n_0_time_out_counter[12]_i_5 }));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_6_time_out_counter_reg[12]_i_1 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_5_time_out_counter_reg[12]_i_1 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_4_time_out_counter_reg[12]_i_1 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[16]_i_1 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1 
       (.CI(\n_0_time_out_counter_reg[12]_i_1 ),
        .CO({\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED [3:2],\n_2_time_out_counter_reg[16]_i_1 ,\n_3_time_out_counter_reg[16]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED [3],\n_5_time_out_counter_reg[16]_i_1 ,\n_6_time_out_counter_reg[16]_i_1 ,\n_7_time_out_counter_reg[16]_i_1 }),
        .S({1'b0,\n_0_time_out_counter[16]_i_2 ,\n_0_time_out_counter[16]_i_3 ,\n_0_time_out_counter[16]_i_4 }));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[17] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_6_time_out_counter_reg[16]_i_1 ),
        .Q(time_out_counter_reg[17]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[18] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_5_time_out_counter_reg[16]_i_1 ),
        .Q(time_out_counter_reg[18]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_6_time_out_counter_reg[0]_i_2 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_5_time_out_counter_reg[0]_i_2 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_4_time_out_counter_reg[0]_i_2 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[4]_i_1 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1 
       (.CI(\n_0_time_out_counter_reg[0]_i_2 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1 ,\n_1_time_out_counter_reg[4]_i_1 ,\n_2_time_out_counter_reg[4]_i_1 ,\n_3_time_out_counter_reg[4]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1 ,\n_5_time_out_counter_reg[4]_i_1 ,\n_6_time_out_counter_reg[4]_i_1 ,\n_7_time_out_counter_reg[4]_i_1 }),
        .S({\n_0_time_out_counter[4]_i_2 ,\n_0_time_out_counter[4]_i_3 ,\n_0_time_out_counter[4]_i_4 ,\n_0_time_out_counter[4]_i_5 }));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_6_time_out_counter_reg[4]_i_1 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_5_time_out_counter_reg[4]_i_1 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_4_time_out_counter_reg[4]_i_1 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[8]_i_1 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1 
       (.CI(\n_0_time_out_counter_reg[4]_i_1 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1 ,\n_1_time_out_counter_reg[8]_i_1 ,\n_2_time_out_counter_reg[8]_i_1 ,\n_3_time_out_counter_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1 ,\n_5_time_out_counter_reg[8]_i_1 ,\n_6_time_out_counter_reg[8]_i_1 ,\n_7_time_out_counter_reg[8]_i_1 }),
        .S({\n_0_time_out_counter[8]_i_2 ,\n_0_time_out_counter[8]_i_3 ,\n_0_time_out_counter[8]_i_4 ,\n_0_time_out_counter[8]_i_5 }));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(init_clk_in),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_6_time_out_counter_reg[8]_i_1 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
aurora_8b10baurora_8b10b_cdc_sync_7 time_out_wait_bypass_cdc_sync
       (.D({n_19_time_out_wait_bypass_cdc_sync,n_20_time_out_wait_bypass_cdc_sync}),
        .I1(\n_0_FSM_onehot_tx_state[4]_i_2 ),
        .I2(\n_0_FSM_onehot_tx_state[2]_i_2 ),
        .I3(\n_0_FSM_onehot_tx_state[2]_i_3 ),
        .I4(\n_0_FSM_onehot_tx_state[2]_i_5 ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_7 ),
        .O66(O66),
        .O67(O67),
        .O68(O68),
        .O69(O69),
        .O70(O70),
        .O71(O71),
        .Q({run_phase_alignment_int,\n_0_FSM_onehot_tx_state_reg[2] }),
        .init_clk_in(init_clk_in),
        .s_out_d1_cdc_to_70(s_out_d1_cdc_to_70),
        .s_out_d2_71(s_out_d2_71),
        .s_out_d3_72(s_out_d3_72),
        .s_out_d4_73(s_out_d4_73),
        .s_out_d5_74(s_out_d5_74),
        .s_out_d6_75(s_out_d6_75),
        .s_out_d7_76(s_out_d7_76),
        .time_out_2ms(time_out_2ms),
        .time_out_wait_bypass(time_out_wait_bypass));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     time_out_wait_bypass_i_2
       (.I0(wait_bypass_count_reg[6]),
        .I1(wait_bypass_count_reg[9]),
        .I2(wait_bypass_count_reg[5]),
        .I3(wait_bypass_count_reg[13]),
        .I4(wait_bypass_count_reg[3]),
        .O(n_0_time_out_wait_bypass_i_2));
LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
     time_out_wait_bypass_i_3
       (.I0(wait_bypass_count_reg[8]),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[14]),
        .I3(wait_bypass_count_reg[0]),
        .I4(wait_bypass_count_reg[2]),
        .I5(wait_bypass_count_reg[11]),
        .O(n_0_time_out_wait_bypass_i_3));
LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
     time_out_wait_bypass_i_4
       (.I0(wait_bypass_count_reg[15]),
        .I1(wait_bypass_count_reg[10]),
        .I2(wait_bypass_count_reg[7]),
        .I3(wait_bypass_count_reg[16]),
        .I4(wait_bypass_count_reg[12]),
        .I5(wait_bypass_count_reg[1]),
        .O(n_0_time_out_wait_bypass_i_4));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(n_20_tx_fsm_reset_done_int_cdc_sync),
        .Q(time_out_wait_bypass),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
     time_tlock_max_i_1
       (.I0(time_tlock_max),
        .I1(n_0_time_tlock_max_i_2__0),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[16]),
        .I4(n_0_time_tlock_max_i_3__0),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_tlock_max_i_1));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     time_tlock_max_i_2__0
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[12]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[5]),
        .I4(time_out_counter_reg[3]),
        .I5(\n_0_time_out_counter[0]_i_3 ),
        .O(n_0_time_tlock_max_i_2__0));
LUT4 #(
    .INIT(16'hFFFE)) 
     time_tlock_max_i_3__0
       (.I0(time_out_counter_reg[18]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[17]),
        .I3(n_0_time_out_2ms_i_4__0),
        .O(n_0_time_tlock_max_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1),
        .Q(time_tlock_max),
        .R(1'b0));
aurora_8b10baurora_8b10b_cdc_sync_8 tx_fsm_reset_done_int_cdc_sync
       (.I1(I1),
        .I2(n_0_time_out_wait_bypass_i_2),
        .I3(n_0_time_out_wait_bypass_i_3),
        .I4(n_0_time_out_wait_bypass_i_4),
        .I5(n_0_run_phase_alignment_int_cdc_sync),
        .O1(n_19_tx_fsm_reset_done_int_cdc_sync),
        .O2(n_20_tx_fsm_reset_done_int_cdc_sync),
        .O60(O60),
        .O61(O61),
        .O62(O62),
        .O63(O63),
        .O64(O64),
        .O65(O65),
        .s_out_d1_cdc_to_63(s_out_d1_cdc_to_63),
        .s_out_d2_64(s_out_d2_64),
        .s_out_d3_65(s_out_d3_65),
        .s_out_d4_66(s_out_d4_66),
        .s_out_d5_67(s_out_d5_67),
        .s_out_d6_68(s_out_d6_68),
        .s_out_d7_69(s_out_d7_69),
        .time_out_wait_bypass(time_out_wait_bypass),
        .user_clk(user_clk));
LUT4 #(
    .INIT(16'hFAEA)) 
     tx_fsm_reset_done_int_i_1
       (.I0(gt_reset),
        .I1(run_phase_alignment_int),
        .I2(gt0_pll0refclklost_in),
        .I3(n_0_tx_fsm_reset_done_int_i_3),
        .O(n_0_tx_fsm_reset_done_int_i_1));
LUT4 #(
    .INIT(16'hFF08)) 
     tx_fsm_reset_done_int_i_2
       (.I0(n_0_tx_fsm_reset_done_int_i_4),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(tx_resetdone_out),
        .O(n_0_tx_fsm_reset_done_int_i_2));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     tx_fsm_reset_done_int_i_3
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_tx_fsm_reset_done_int_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     tx_fsm_reset_done_int_i_4
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[0] ),
        .O(n_0_tx_fsm_reset_done_int_i_4));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_reg
       (.C(init_clk_in),
        .CE(1'b1),
        .D(n_0_tx_fsm_reset_done_int_i_2),
        .Q(tx_resetdone_out),
        .R(n_0_tx_fsm_reset_done_int_i_1));
LUT2 #(
    .INIT(4'h2)) 
     tx_lock_INST_0
       (.I0(quad1_common_lock_in),
        .I1(mmcm_reset_i),
        .O(tx_lock));
aurora_8b10baurora_8b10b_cdc_sync_9 txresetdone_cdc_sync
       (.E(n_20_txresetdone_cdc_sync),
        .I1(\n_0_FSM_onehot_tx_state[6]_i_2 ),
        .I10(n_22_pll0lock_cdc_sync),
        .I11(n_0_reset_time_out_i_6),
        .I2(\n_0_FSM_onehot_tx_state[5]_i_2 ),
        .I3(n_0_reset_time_out_i_3),
        .I4(n_21_pll0lock_cdc_sync),
        .I5(n_0_reset_time_out_reg),
        .I6(\n_0_FSM_onehot_tx_state[7]_i_3 ),
        .I7(\n_0_FSM_onehot_tx_state[7]_i_4 ),
        .I8(\n_0_FSM_onehot_tx_state[7]_i_5 ),
        .I9(n_20_pll0lock_cdc_sync),
        .O1(n_19_txresetdone_cdc_sync),
        .O72(O72),
        .O73(O73),
        .O74(O74),
        .O75(O75),
        .O76(O76),
        .O77(O77),
        .Q({\n_0_FSM_onehot_tx_state_reg[5] ,\n_0_FSM_onehot_tx_state_reg[4] }),
        .init_clk_in(init_clk_in),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .s_out_d1_cdc_to_77(s_out_d1_cdc_to_77),
        .s_out_d2_78(s_out_d2_78),
        .s_out_d3_79(s_out_d3_79),
        .s_out_d4_80(s_out_d4_80),
        .s_out_d5_81(s_out_d5_81),
        .s_out_d6_82(s_out_d6_82),
        .s_out_d7_83(s_out_d7_83),
        .txfsm_txresetdone_r(txfsm_txresetdone_r));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_4 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_5 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_6 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_7 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2 
       (.I0(wait_bypass_count_reg[15]),
        .O(\n_0_wait_bypass_count[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_3 
       (.I0(wait_bypass_count_reg[14]),
        .O(\n_0_wait_bypass_count[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_4 
       (.I0(wait_bypass_count_reg[13]),
        .O(\n_0_wait_bypass_count[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_5 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[16]_i_2 
       (.I0(wait_bypass_count_reg[16]),
        .O(\n_0_wait_bypass_count[16]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5 ));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[0] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_7_wait_bypass_count_reg[0]_i_3 ),
        .Q(wait_bypass_count_reg[0]),
        .R(clear));
CARRY4 \wait_bypass_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3 ,\n_1_wait_bypass_count_reg[0]_i_3 ,\n_2_wait_bypass_count_reg[0]_i_3 ,\n_3_wait_bypass_count_reg[0]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3 ,\n_5_wait_bypass_count_reg[0]_i_3 ,\n_6_wait_bypass_count_reg[0]_i_3 ,\n_7_wait_bypass_count_reg[0]_i_3 }),
        .S({\n_0_wait_bypass_count[0]_i_4 ,\n_0_wait_bypass_count[0]_i_5 ,\n_0_wait_bypass_count[0]_i_6 ,\n_0_wait_bypass_count[0]_i_7 }));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[10] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_5_wait_bypass_count_reg[8]_i_1 ),
        .Q(wait_bypass_count_reg[10]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[11] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_4_wait_bypass_count_reg[8]_i_1 ),
        .Q(wait_bypass_count_reg[11]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[12] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_7_wait_bypass_count_reg[12]_i_1 ),
        .Q(wait_bypass_count_reg[12]),
        .R(clear));
CARRY4 \wait_bypass_count_reg[12]_i_1 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1 ),
        .CO({\n_0_wait_bypass_count_reg[12]_i_1 ,\n_1_wait_bypass_count_reg[12]_i_1 ,\n_2_wait_bypass_count_reg[12]_i_1 ,\n_3_wait_bypass_count_reg[12]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[12]_i_1 ,\n_5_wait_bypass_count_reg[12]_i_1 ,\n_6_wait_bypass_count_reg[12]_i_1 ,\n_7_wait_bypass_count_reg[12]_i_1 }),
        .S({\n_0_wait_bypass_count[12]_i_2 ,\n_0_wait_bypass_count[12]_i_3 ,\n_0_wait_bypass_count[12]_i_4 ,\n_0_wait_bypass_count[12]_i_5 }));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[13] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_6_wait_bypass_count_reg[12]_i_1 ),
        .Q(wait_bypass_count_reg[13]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[14] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_5_wait_bypass_count_reg[12]_i_1 ),
        .Q(wait_bypass_count_reg[14]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[15] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_4_wait_bypass_count_reg[12]_i_1 ),
        .Q(wait_bypass_count_reg[15]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[16] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_7_wait_bypass_count_reg[16]_i_1 ),
        .Q(wait_bypass_count_reg[16]),
        .R(clear));
CARRY4 \wait_bypass_count_reg[16]_i_1 
       (.CI(\n_0_wait_bypass_count_reg[12]_i_1 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[16]_i_1 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[16]_i_2 }));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[1] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_6_wait_bypass_count_reg[0]_i_3 ),
        .Q(wait_bypass_count_reg[1]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[2] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_5_wait_bypass_count_reg[0]_i_3 ),
        .Q(wait_bypass_count_reg[2]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[3] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_4_wait_bypass_count_reg[0]_i_3 ),
        .Q(wait_bypass_count_reg[3]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[4] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_7_wait_bypass_count_reg[4]_i_1 ),
        .Q(wait_bypass_count_reg[4]),
        .R(clear));
CARRY4 \wait_bypass_count_reg[4]_i_1 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1 ,\n_1_wait_bypass_count_reg[4]_i_1 ,\n_2_wait_bypass_count_reg[4]_i_1 ,\n_3_wait_bypass_count_reg[4]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1 ,\n_5_wait_bypass_count_reg[4]_i_1 ,\n_6_wait_bypass_count_reg[4]_i_1 ,\n_7_wait_bypass_count_reg[4]_i_1 }),
        .S({\n_0_wait_bypass_count[4]_i_2 ,\n_0_wait_bypass_count[4]_i_3 ,\n_0_wait_bypass_count[4]_i_4 ,\n_0_wait_bypass_count[4]_i_5 }));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[5] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_6_wait_bypass_count_reg[4]_i_1 ),
        .Q(wait_bypass_count_reg[5]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[6] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_5_wait_bypass_count_reg[4]_i_1 ),
        .Q(wait_bypass_count_reg[6]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[7] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_4_wait_bypass_count_reg[4]_i_1 ),
        .Q(wait_bypass_count_reg[7]),
        .R(clear));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[8] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_7_wait_bypass_count_reg[8]_i_1 ),
        .Q(wait_bypass_count_reg[8]),
        .R(clear));
CARRY4 \wait_bypass_count_reg[8]_i_1 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1 ,\n_1_wait_bypass_count_reg[8]_i_1 ,\n_2_wait_bypass_count_reg[8]_i_1 ,\n_3_wait_bypass_count_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1 ,\n_5_wait_bypass_count_reg[8]_i_1 ,\n_6_wait_bypass_count_reg[8]_i_1 ,\n_7_wait_bypass_count_reg[8]_i_1 }),
        .S({\n_0_wait_bypass_count[8]_i_2 ,\n_0_wait_bypass_count[8]_i_3 ,\n_0_wait_bypass_count[8]_i_4 ,\n_0_wait_bypass_count[8]_i_5 }));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \wait_bypass_count_reg[9] 
       (.C(user_clk),
        .CE(n_19_tx_fsm_reset_done_int_cdc_sync),
        .D(\n_6_wait_bypass_count_reg[8]_i_1 ),
        .Q(wait_bypass_count_reg[9]),
        .R(clear));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
