// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "02/18/2014 18:26:56"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLOCK_50,
	SW,
	HEX0_D,
	HEX1_D,
	HEX2_D,
	HEX3_D,
	DAC_SDI,
	SCK,
	DAC_CS,
	DAC_LD,
	ADC_SDI,
	ADC_CS,
	ADC_SDO,
	LEDG,
	PWM_OUT);
input 	CLOCK_50;
input 	[9:0] SW;
output 	[6:0] HEX0_D;
output 	[6:0] HEX1_D;
output 	[6:0] HEX2_D;
output 	[6:0] HEX3_D;
output 	DAC_SDI;
output 	SCK;
output 	DAC_CS;
output 	DAC_LD;
output 	ADC_SDI;
output 	ADC_CS;
input 	ADC_SDO;
output 	[9:0] LEDG;
output 	PWM_OUT;

// Design Ports Information
// HEX0_D[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0_D[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0_D[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0_D[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0_D[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0_D[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0_D[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1_D[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1_D[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1_D[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1_D[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1_D[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1_D[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1_D[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2_D[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2_D[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2_D[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2_D[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2_D[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2_D[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2_D[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3_D[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3_D[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3_D[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3_D[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3_D[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3_D[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3_D[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_SDI	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SCK	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_CS	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_LD	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_SDI	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_CS	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[9]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWM_OUT	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SDO	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \HEX0_D[0]~output_o ;
wire \HEX0_D[1]~output_o ;
wire \HEX0_D[2]~output_o ;
wire \HEX0_D[3]~output_o ;
wire \HEX0_D[4]~output_o ;
wire \HEX0_D[5]~output_o ;
wire \HEX0_D[6]~output_o ;
wire \HEX1_D[0]~output_o ;
wire \HEX1_D[1]~output_o ;
wire \HEX1_D[2]~output_o ;
wire \HEX1_D[3]~output_o ;
wire \HEX1_D[4]~output_o ;
wire \HEX1_D[5]~output_o ;
wire \HEX1_D[6]~output_o ;
wire \HEX2_D[0]~output_o ;
wire \HEX2_D[1]~output_o ;
wire \HEX2_D[2]~output_o ;
wire \HEX2_D[3]~output_o ;
wire \HEX2_D[4]~output_o ;
wire \HEX2_D[5]~output_o ;
wire \HEX2_D[6]~output_o ;
wire \HEX3_D[0]~output_o ;
wire \HEX3_D[1]~output_o ;
wire \HEX3_D[2]~output_o ;
wire \HEX3_D[3]~output_o ;
wire \HEX3_D[4]~output_o ;
wire \HEX3_D[5]~output_o ;
wire \HEX3_D[6]~output_o ;
wire \DAC_SDI~output_o ;
wire \SCK~output_o ;
wire \DAC_CS~output_o ;
wire \DAC_LD~output_o ;
wire \ADC_SDI~output_o ;
wire \ADC_CS~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \LEDG[9]~output_o ;
wire \PWM_OUT~output_o ;
wire \SW[8]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[0][13]~11_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[0][9]~2_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[1][4]~4_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[1][3]~6_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[1][2]~8_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[1]~1_cout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[2]~3_cout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[3]~5_cout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7_cout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9 ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~11 ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13 ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~15 ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17 ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~8_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[1][13]~13_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~19 ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~21 ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~23 ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ;
wire \SCALER|lpm_mult_component|mult_core|romout[1][14]~14_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~25 ;
wire \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ;
wire \BCD_CONVERT|A9|WideOr2~0_combout ;
wire \BCD_CONVERT|A9|WideOr1~combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \BCD_CONVERT|A9|WideOr3~0_combout ;
wire \BCD_CONVERT|A12|WideOr1~0_combout ;
wire \BCD_CONVERT|A12|WideOr2~0_combout ;
wire \BCD_CONVERT|A12|WideOr3~0_combout ;
wire \BCD_CONVERT|A15|WideOr1~0_combout ;
wire \BCD_CONVERT|A15|WideOr3~0_combout ;
wire \BCD_CONVERT|A15|WideOr2~0_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \BCD_CONVERT|A18|WideOr1~0_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \BCD_CONVERT|A18|WideOr2~0_combout ;
wire \BCD_CONVERT|A18|WideOr3~0_combout ;
wire \BCD_CONVERT|A21|WideOr1~0_combout ;
wire \BCD_CONVERT|A21|WideOr2~0_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \BCD_CONVERT|A21|WideOr3~0_combout ;
wire \BCD_CONVERT|A25|WideOr1~0_combout ;
wire \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \BCD_CONVERT|A25|WideOr2~0_combout ;
wire \BCD_CONVERT|A25|WideOr3~0_combout ;
wire \SEG0|WideOr6~0_combout ;
wire \SEG0|WideOr5~0_combout ;
wire \SEG0|WideOr4~0_combout ;
wire \SEG0|WideOr3~0_combout ;
wire \SEG0|WideOr2~0_combout ;
wire \SEG0|WideOr1~0_combout ;
wire \SEG0|WideOr0~0_combout ;
wire \BCD_CONVERT|A9|Decoder0~0_combout ;
wire \BCD_CONVERT|A9|WideOr0~0_combout ;
wire \BCD_CONVERT|A9|WideOr0~1_combout ;
wire \BCD_CONVERT|A15|WideOr0~0_combout ;
wire \BCD_CONVERT|A7|WideOr0~0_combout ;
wire \BCD_CONVERT|A12|WideOr0~0_combout ;
wire \BCD_CONVERT|A17|Decoder0~5_combout ;
wire \BCD_CONVERT|A17|WideOr2~3_combout ;
wire \BCD_CONVERT|A17|WideOr2~7_combout ;
wire \BCD_CONVERT|A17|Decoder0~3_combout ;
wire \BCD_CONVERT|A17|WideOr2~6_combout ;
wire \BCD_CONVERT|A7|WideOr0~1_combout ;
wire \BCD_CONVERT|A17|WideOr3~0_combout ;
wire \BCD_CONVERT|A17|Decoder0~4_combout ;
wire \BCD_CONVERT|A17|WideOr3~1_combout ;
wire \BCD_CONVERT|A17|Decoder0~2_combout ;
wire \BCD_CONVERT|A17|Decoder0~6_combout ;
wire \BCD_CONVERT|A17|WideOr1~0_combout ;
wire \BCD_CONVERT|A18|WideOr0~0_combout ;
wire \BCD_CONVERT|A20|WideOr2~0_combout ;
wire \BCD_CONVERT|A20|WideOr1~0_combout ;
wire \BCD_CONVERT|A21|WideOr0~0_combout ;
wire \BCD_CONVERT|A20|WideOr3~0_combout ;
wire \BCD_CONVERT|A24|WideOr1~0_combout ;
wire \BCD_CONVERT|A24|WideOr3~0_combout ;
wire \BCD_CONVERT|A24|WideOr2~0_combout ;
wire \BCD_CONVERT|A25|WideOr0~0_combout ;
wire \SEG1|WideOr6~0_combout ;
wire \SEG1|WideOr5~0_combout ;
wire \SEG1|WideOr4~0_combout ;
wire \SEG1|WideOr3~0_combout ;
wire \SEG1|WideOr2~0_combout ;
wire \SEG1|WideOr1~0_combout ;
wire \SEG1|WideOr0~0_combout ;
wire \BCD_CONVERT|A24|WideOr0~0_combout ;
wire \BCD_CONVERT|A14|WideOr0~2_combout ;
wire \BCD_CONVERT|A17|Decoder0~7_combout ;
wire \BCD_CONVERT|A17|WideOr0~0_combout ;
wire \BCD_CONVERT|A17|WideOr0~combout ;
wire \BCD_CONVERT|A20|WideOr0~0_combout ;
wire \SEG2|Decoder0~0_combout ;
wire \SEG2|Decoder0~1_combout ;
wire \SEG2|WideOr6~combout ;
wire \SEG2|Decoder0~2_combout ;
wire \SEG2|Decoder0~3_combout ;
wire \SEG2|WideOr5~combout ;
wire \SEG2|Decoder0~4_combout ;
wire \SEG2|Decoder0~5_combout ;
wire \SEG2|Decoder0~6_combout ;
wire \SEG2|WideOr2~0_combout ;
wire \SEG2|Decoder0~7_combout ;
wire \SEG2|WideOr2~combout ;
wire \SEG2|WideOr1~combout ;
wire \SEG2|Decoder0~8_combout ;
wire \SEG2|WideOr0~combout ;
wire \BCD_CONVERT|A23|WideOr0~5_combout ;
wire \BCD_CONVERT|A23|WideOr0~17_combout ;
wire \CLOCK_50~input_o ;
wire \SPI_DAC|clk_1MHz~0_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SPI_ADC|Add0~0_combout ;
wire \SPI_ADC|Add0~7 ;
wire \SPI_ADC|Add0~8_combout ;
wire \SPI_ADC|ctr~0_combout ;
wire \SPI_ADC|Add0~1 ;
wire \SPI_ADC|Add0~2_combout ;
wire \SPI_ADC|ctr~1_combout ;
wire \SPI_ADC|Add0~3 ;
wire \SPI_ADC|Add0~4_combout ;
wire \SPI_ADC|ctr~2_combout ;
wire \SPI_ADC|Add0~5 ;
wire \SPI_ADC|Add0~6_combout ;
wire \SPI_DAC|Equal0~0_combout ;
wire \SPI_DAC|Equal0~1_combout ;
wire \SPI_DAC|clk_1MHz~q ;
wire \SPI_DAC|clk_1MHz~clkctrl_outclk ;
wire \PWM_DC|count[0]~27_combout ;
wire \GEN_10K|Add0~23 ;
wire \GEN_10K|Add0~24_combout ;
wire \GEN_10K|ctr~6_combout ;
wire \GEN_10K|Add0~25 ;
wire \GEN_10K|Add0~26_combout ;
wire \GEN_10K|ctr~7_combout ;
wire \GEN_10K|Add0~27 ;
wire \GEN_10K|Add0~28_combout ;
wire \GEN_10K|ctr~8_combout ;
wire \GEN_10K|Add0~29 ;
wire \GEN_10K|Add0~30_combout ;
wire \GEN_10K|ctr~9_combout ;
wire \GEN_10K|Add0~31 ;
wire \GEN_10K|Add0~32_combout ;
wire \GEN_10K|ctr~10_combout ;
wire \GEN_10K|Add0~33 ;
wire \GEN_10K|Add0~34_combout ;
wire \GEN_10K|ctr~11_combout ;
wire \GEN_10K|Add0~35 ;
wire \GEN_10K|Add0~36_combout ;
wire \GEN_10K|ctr~12_combout ;
wire \GEN_10K|Add0~37 ;
wire \GEN_10K|Add0~38_combout ;
wire \GEN_10K|ctr~13_combout ;
wire \GEN_10K|Add0~39 ;
wire \GEN_10K|Add0~40_combout ;
wire \GEN_10K|ctr~14_combout ;
wire \GEN_10K|Equal0~5_combout ;
wire \GEN_10K|Add0~1_cout ;
wire \GEN_10K|Add0~2_combout ;
wire \GEN_10K|Add0~3 ;
wire \GEN_10K|Add0~4_combout ;
wire \GEN_10K|ctr~0_combout ;
wire \GEN_10K|Add0~5 ;
wire \GEN_10K|Add0~6_combout ;
wire \GEN_10K|ctr~1_combout ;
wire \GEN_10K|Add0~7 ;
wire \GEN_10K|Add0~8_combout ;
wire \GEN_10K|ctr~2_combout ;
wire \GEN_10K|Add0~9 ;
wire \GEN_10K|Add0~10_combout ;
wire \GEN_10K|ctr~3_combout ;
wire \GEN_10K|Add0~11 ;
wire \GEN_10K|Add0~12_combout ;
wire \GEN_10K|Add0~13 ;
wire \GEN_10K|Add0~14_combout ;
wire \GEN_10K|Add0~15 ;
wire \GEN_10K|Add0~16_combout ;
wire \GEN_10K|Add0~17 ;
wire \GEN_10K|Add0~18_combout ;
wire \GEN_10K|ctr~4_combout ;
wire \GEN_10K|Add0~19 ;
wire \GEN_10K|Add0~20_combout ;
wire \GEN_10K|ctr~5_combout ;
wire \GEN_10K|Add0~21 ;
wire \GEN_10K|Add0~22_combout ;
wire \GEN_10K|Equal0~2_combout ;
wire \GEN_10K|Equal0~0_combout ;
wire \GEN_10K|Equal0~1_combout ;
wire \GEN_10K|Equal0~3_combout ;
wire \GEN_10K|Equal0~4_combout ;
wire \GEN_10K|clkout~0_combout ;
wire \GEN_10K|clkout~q ;
wire \PULSE|state.IDLE~feeder_combout ;
wire \PULSE|state.IDLE~q ;
wire \PULSE|pulse~1_combout ;
wire \PULSE|pulse~q ;
wire \SPI_DAC|Selector2~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_DAC|Selector0~0_combout ;
wire \SPI_DAC|sr_state.IDLE~q ;
wire \SPI_DAC|Selector1~0_combout ;
wire \SPI_DAC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_DAC|dac_start~0_combout ;
wire \SPI_DAC|dac_start~1_combout ;
wire \SPI_DAC|dac_start~q ;
wire \SPI_DAC|state[0]~5_combout ;
wire \SPI_DAC|state[3]~12 ;
wire \SPI_DAC|state[4]~13_combout ;
wire \SPI_DAC|Selector8~0_combout ;
wire \SPI_DAC|state[0]~6 ;
wire \SPI_DAC|state[1]~7_combout ;
wire \SPI_DAC|state[1]~8 ;
wire \SPI_DAC|state[2]~9_combout ;
wire \SPI_DAC|state[2]~10 ;
wire \SPI_DAC|state[3]~11_combout ;
wire \SPI_DAC|Equal1~0_combout ;
wire \SPI_DAC|Selector9~0_combout ;
wire \SPI_DAC|dac_cs~q ;
wire \SPI_ADC|clk_1MHz~0_combout ;
wire \SPI_ADC|clk_1MHz~q ;
wire \SPI_ADC|clk_1MHz~clkctrl_outclk ;
wire \ADC_SDO~input_o ;
wire \SPI_ADC|Selector2~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_HIGH~q ;
wire \SPI_ADC|Selector0~0_combout ;
wire \SPI_ADC|sr_state.IDLE~q ;
wire \SPI_ADC|Selector1~0_combout ;
wire \SPI_ADC|sr_state.WAIT_CSB_FALL~q ;
wire \SPI_ADC|adc_start~0_combout ;
wire \SPI_ADC|adc_start~1_combout ;
wire \SPI_ADC|adc_start~q ;
wire \SPI_ADC|Add1~5 ;
wire \SPI_ADC|Add1~6_combout ;
wire \SPI_ADC|Add1~7 ;
wire \SPI_ADC|Add1~8_combout ;
wire \SPI_ADC|state~1_combout ;
wire \SPI_ADC|Selector4~2_combout ;
wire \SPI_ADC|Add1~0_combout ;
wire \SPI_ADC|Selector5~0_combout ;
wire \SPI_ADC|Add1~1 ;
wire \SPI_ADC|Add1~2_combout ;
wire \SPI_ADC|Add1~3 ;
wire \SPI_ADC|Add1~4_combout ;
wire \SPI_ADC|state~0_combout ;
wire \SPI_ADC|Selector4~3_combout ;
wire \SPI_ADC|adc_cs~q ;
wire \SPI_ADC|WideOr0~0_combout ;
wire \SPI_ADC|WideOr0~1_combout ;
wire \SPI_ADC|shift_ena~q ;
wire \SPI_ADC|always3~0_combout ;
wire \SPI_ADC|shift_reg[1]~feeder_combout ;
wire \SPI_ADC|shift_reg[3]~feeder_combout ;
wire \SPI_ADC|shift_reg[5]~feeder_combout ;
wire \SPI_ADC|shift_reg[6]~feeder_combout ;
wire \SPI_ADC|Decoder0~0_combout ;
wire \SPI_ADC|Decoder0~1_combout ;
wire \SPI_ADC|adc_done~q ;
wire \DUMMY|PULSE2|state.IDLE~0_combout ;
wire \DUMMY|PULSE2|state.IDLE~q ;
wire \DUMMY|PULSE2|pulse~1_combout ;
wire \DUMMY|PULSE2|pulse~q ;
wire \DUMMY|DELAY|altsyncram_component|auto_generated|rden_b_store~q ;
wire \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \SPI_ADC|shift_reg[9]~feeder_combout ;
wire \SPI_ADC|adc_cs~clkctrl_outclk ;
wire \DUMMY|ctr[0]~36_combout ;
wire \DUMMY|ctr[1]~12_combout ;
wire \DUMMY|ctr[1]~13 ;
wire \DUMMY|ctr[2]~14_combout ;
wire \DUMMY|ctr[2]~15 ;
wire \DUMMY|ctr[3]~16_combout ;
wire \DUMMY|ctr[3]~17 ;
wire \DUMMY|ctr[4]~18_combout ;
wire \DUMMY|wraddr[4]~0_combout ;
wire \DUMMY|ctr[4]~19 ;
wire \DUMMY|ctr[5]~20_combout ;
wire \DUMMY|wraddr[4]~1 ;
wire \DUMMY|wraddr[5]~2_combout ;
wire \DUMMY|ctr[5]~21 ;
wire \DUMMY|ctr[6]~22_combout ;
wire \DUMMY|wraddr[5]~3 ;
wire \DUMMY|wraddr[6]~4_combout ;
wire \DUMMY|ctr[6]~23 ;
wire \DUMMY|ctr[7]~24_combout ;
wire \DUMMY|wraddr[6]~5 ;
wire \DUMMY|wraddr[7]~6_combout ;
wire \DUMMY|ctr[7]~25 ;
wire \DUMMY|ctr[8]~26_combout ;
wire \DUMMY|wraddr[7]~7 ;
wire \DUMMY|wraddr[8]~8_combout ;
wire \DUMMY|ctr[8]~27 ;
wire \DUMMY|ctr[9]~28_combout ;
wire \DUMMY|wraddr[8]~9 ;
wire \DUMMY|wraddr[9]~10_combout ;
wire \DUMMY|ctr[9]~29 ;
wire \DUMMY|ctr[10]~30_combout ;
wire \DUMMY|wraddr[9]~11 ;
wire \DUMMY|wraddr[10]~12_combout ;
wire \DUMMY|ctr[10]~31 ;
wire \DUMMY|ctr[11]~32_combout ;
wire \DUMMY|wraddr[10]~13 ;
wire \DUMMY|wraddr[11]~14_combout ;
wire \DUMMY|ctr[11]~33 ;
wire \DUMMY|ctr[12]~34_combout ;
wire \DUMMY|wraddr[11]~15 ;
wire \DUMMY|wraddr[12]~16_combout ;
wire \SPI_ADC|data_from_adc[5]~feeder_combout ;
wire \DUMMY|Add0~12_combout ;
wire \SPI_ADC|data_from_adc[4]~feeder_combout ;
wire \DUMMY|Add0~10_combout ;
wire \DUMMY|Add0~8_combout ;
wire \SPI_ADC|data_from_adc[2]~feeder_combout ;
wire \DUMMY|Add0~6_combout ;
wire \DUMMY|Add0~4_combout ;
wire \DUMMY|Add0~2_combout ;
wire \SPI_ADC|data_from_adc[0]~feeder_combout ;
wire \DUMMY|Add0~1 ;
wire \DUMMY|Add0~3 ;
wire \DUMMY|Add0~5 ;
wire \DUMMY|Add0~7 ;
wire \DUMMY|Add0~9 ;
wire \DUMMY|Add0~11 ;
wire \DUMMY|Add0~13 ;
wire \DUMMY|Add0~15 ;
wire \DUMMY|Add0~17 ;
wire \DUMMY|Add0~18_combout ;
wire \DUMMY|Add3~1 ;
wire \DUMMY|Add3~3 ;
wire \DUMMY|Add3~4_combout ;
wire \DUMMY|Add0~16_combout ;
wire \DUMMY|Add3~2_combout ;
wire \DUMMY|Add0~14_combout ;
wire \DUMMY|Add3~0_combout ;
wire \DUMMY|Add0~0_combout ;
wire \SPI_DAC|shift_reg~13_combout ;
wire \SPI_DAC|shift_reg~12_combout ;
wire \SPI_DAC|shift_reg~11_combout ;
wire \SPI_DAC|shift_reg~10_combout ;
wire \SPI_DAC|shift_reg~9_combout ;
wire \SPI_DAC|shift_reg~8_combout ;
wire \SPI_DAC|shift_reg~7_combout ;
wire \SPI_DAC|shift_reg~6_combout ;
wire \SPI_DAC|shift_reg~5_combout ;
wire \DUMMY|data_out[9]~0_combout ;
wire \SPI_DAC|shift_reg~4_combout ;
wire \SPI_DAC|shift_reg~3_combout ;
wire \SPI_DAC|shift_reg~2_combout ;
wire \SPI_DAC|shift_reg~1_combout ;
wire \SPI_DAC|shift_reg~0_combout ;
wire \SCK~0_combout ;
wire \SPI_DAC|Equal2~0_combout ;
wire \SPI_DAC|dac_ld~q ;
wire \SW[9]~input_o ;
wire \SPI_ADC|Selector6~0_combout ;
wire \SPI_ADC|Selector6~1_combout ;
wire \SPI_ADC|adc_din~q ;
wire \PWM_DC|count[1]~9_combout ;
wire \PWM_DC|count[1]~10 ;
wire \PWM_DC|count[2]~11_combout ;
wire \PWM_DC|count[2]~12 ;
wire \PWM_DC|count[3]~13_combout ;
wire \PWM_DC|count[3]~14 ;
wire \PWM_DC|count[4]~15_combout ;
wire \PWM_DC|count[4]~16 ;
wire \PWM_DC|count[5]~17_combout ;
wire \PWM_DC|count[5]~18 ;
wire \PWM_DC|count[6]~19_combout ;
wire \PWM_DC|count[6]~20 ;
wire \PWM_DC|count[7]~21_combout ;
wire \PWM_DC|count[7]~22 ;
wire \PWM_DC|count[8]~23_combout ;
wire \PWM_DC|count[8]~24 ;
wire \PWM_DC|count[9]~25_combout ;
wire \PWM_DC|LessThan0~1_cout ;
wire \PWM_DC|LessThan0~3_cout ;
wire \PWM_DC|LessThan0~5_cout ;
wire \PWM_DC|LessThan0~7_cout ;
wire \PWM_DC|LessThan0~9_cout ;
wire \PWM_DC|LessThan0~11_cout ;
wire \PWM_DC|LessThan0~13_cout ;
wire \PWM_DC|LessThan0~15_cout ;
wire \PWM_DC|LessThan0~17_cout ;
wire \PWM_DC|LessThan0~18_combout ;
wire \PWM_DC|pwm_out~0_combout ;
wire \PWM_DC|pwm_out~q ;
wire [20:0] \GEN_10K|ctr ;
wire [4:0] \SPI_DAC|state ;
wire [15:0] \SPI_DAC|shift_reg ;
wire [9:0] \PWM_DC|d ;
wire [9:0] \PWM_DC|count ;
wire [4:0] \SPI_ADC|state ;
wire [9:0] \SPI_ADC|shift_reg ;
wire [9:0] \SPI_ADC|data_from_adc ;
wire [4:0] \SPI_ADC|ctr ;
wire [9:0] \DUMMY|data_out ;
wire [12:0] \DUMMY|ctr ;
wire [8:0] \DUMMY|DELAY|altsyncram_component|auto_generated|q_b ;

wire [0:0] \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \DUMMY|DELAY|altsyncram_component|auto_generated|q_b [8] = \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \DUMMY|DELAY|altsyncram_component|auto_generated|q_b [7] = \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \DUMMY|DELAY|altsyncram_component|auto_generated|q_b [6] = \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \DUMMY|DELAY|altsyncram_component|auto_generated|q_b [5] = \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \DUMMY|DELAY|altsyncram_component|auto_generated|q_b [4] = \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \DUMMY|DELAY|altsyncram_component|auto_generated|q_b [3] = \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \DUMMY|DELAY|altsyncram_component|auto_generated|q_b [2] = \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \DUMMY|DELAY|altsyncram_component|auto_generated|q_b [1] = \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \DUMMY|DELAY|altsyncram_component|auto_generated|q_b [0] = \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \HEX0_D[0]~output (
	.i(\SEG0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[0]~output .bus_hold = "false";
defparam \HEX0_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \HEX0_D[1]~output (
	.i(\SEG0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[1]~output .bus_hold = "false";
defparam \HEX0_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \HEX0_D[2]~output (
	.i(\SEG0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[2]~output .bus_hold = "false";
defparam \HEX0_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \HEX0_D[3]~output (
	.i(\SEG0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[3]~output .bus_hold = "false";
defparam \HEX0_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \HEX0_D[4]~output (
	.i(\SEG0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[4]~output .bus_hold = "false";
defparam \HEX0_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \HEX0_D[5]~output (
	.i(\SEG0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[5]~output .bus_hold = "false";
defparam \HEX0_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \HEX0_D[6]~output (
	.i(!\SEG0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0_D[6]~output .bus_hold = "false";
defparam \HEX0_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \HEX1_D[0]~output (
	.i(!\SEG1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[0]~output .bus_hold = "false";
defparam \HEX1_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \HEX1_D[1]~output (
	.i(\SEG1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[1]~output .bus_hold = "false";
defparam \HEX1_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \HEX1_D[2]~output (
	.i(\SEG1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[2]~output .bus_hold = "false";
defparam \HEX1_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \HEX1_D[3]~output (
	.i(!\SEG1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[3]~output .bus_hold = "false";
defparam \HEX1_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \HEX1_D[4]~output (
	.i(!\SEG1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[4]~output .bus_hold = "false";
defparam \HEX1_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \HEX1_D[5]~output (
	.i(!\SEG1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[5]~output .bus_hold = "false";
defparam \HEX1_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \HEX1_D[6]~output (
	.i(!\SEG1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1_D[6]~output .bus_hold = "false";
defparam \HEX1_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \HEX2_D[0]~output (
	.i(\SEG2|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[0]~output .bus_hold = "false";
defparam \HEX2_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \HEX2_D[1]~output (
	.i(\SEG2|WideOr5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[1]~output .bus_hold = "false";
defparam \HEX2_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \HEX2_D[2]~output (
	.i(\SEG2|Decoder0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[2]~output .bus_hold = "false";
defparam \HEX2_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \HEX2_D[3]~output (
	.i(!\SEG2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[3]~output .bus_hold = "false";
defparam \HEX2_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \HEX2_D[4]~output (
	.i(\SEG2|WideOr2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[4]~output .bus_hold = "false";
defparam \HEX2_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \HEX2_D[5]~output (
	.i(\SEG2|WideOr1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[5]~output .bus_hold = "false";
defparam \HEX2_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \HEX2_D[6]~output (
	.i(\SEG2|WideOr0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2_D[6]~output .bus_hold = "false";
defparam \HEX2_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneiii_io_obuf \HEX3_D[0]~output (
	.i(!\BCD_CONVERT|A23|WideOr0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_D[0]~output .bus_hold = "false";
defparam \HEX3_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneiii_io_obuf \HEX3_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_D[1]~output .bus_hold = "false";
defparam \HEX3_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneiii_io_obuf \HEX3_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_D[2]~output .bus_hold = "false";
defparam \HEX3_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneiii_io_obuf \HEX3_D[3]~output (
	.i(!\BCD_CONVERT|A23|WideOr0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_D[3]~output .bus_hold = "false";
defparam \HEX3_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneiii_io_obuf \HEX3_D[4]~output (
	.i(!\BCD_CONVERT|A23|WideOr0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_D[4]~output .bus_hold = "false";
defparam \HEX3_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \HEX3_D[5]~output (
	.i(!\BCD_CONVERT|A23|WideOr0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_D[5]~output .bus_hold = "false";
defparam \HEX3_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneiii_io_obuf \HEX3_D[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3_D[6]~output .bus_hold = "false";
defparam \HEX3_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneiii_io_obuf \DAC_SDI~output (
	.i(\SPI_DAC|shift_reg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_SDI~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_SDI~output .bus_hold = "false";
defparam \DAC_SDI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneiii_io_obuf \SCK~output (
	.i(\SCK~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SCK~output_o ),
	.obar());
// synopsys translate_off
defparam \SCK~output .bus_hold = "false";
defparam \SCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiii_io_obuf \DAC_CS~output (
	.i(!\SPI_DAC|dac_cs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_CS~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_CS~output .bus_hold = "false";
defparam \DAC_CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneiii_io_obuf \DAC_LD~output (
	.i(\SPI_DAC|dac_ld~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_LD~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_LD~output .bus_hold = "false";
defparam \DAC_LD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneiii_io_obuf \ADC_SDI~output (
	.i(\SPI_ADC|adc_din~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_SDI~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneiii_io_obuf \ADC_CS~output (
	.i(!\SPI_ADC|adc_cs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_CS~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_CS~output .bus_hold = "false";
defparam \ADC_CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneiii_io_obuf \LEDG[0]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneiii_io_obuf \LEDG[1]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneiii_io_obuf \LEDG[2]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneiii_io_obuf \LEDG[3]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \LEDG[4]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \LEDG[5]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneiii_io_obuf \LEDG[6]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneiii_io_obuf \LEDG[7]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneiii_io_obuf \LEDG[8]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneiii_io_obuf \LEDG[9]~output (
	.i(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[9]~output .bus_hold = "false";
defparam \LEDG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneiii_io_obuf \PWM_OUT~output (
	.i(\PWM_DC|pwm_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PWM_OUT~output_o ),
	.obar());
// synopsys translate_off
defparam \PWM_OUT~output .bus_hold = "false";
defparam \PWM_OUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N24
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[1][10]~1 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout  = (\SW[7]~input_o  & (\SW[5]~input_o  $ (((\SW[6]~input_o  & !\SW[4]~input_o ))))) # (!\SW[7]~input_o  & ((\SW[5]~input_o  & ((\SW[6]~input_o ) # (!\SW[4]~input_o ))) # (!\SW[5]~input_o  & 
// ((\SW[4]~input_o )))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[1][10]~1 .lut_mask = 16'hE578;
defparam \SCALER|lpm_mult_component|mult_core|romout[1][10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[0][14]~12 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\SW[0]~input_o  & \SW[1]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[0][14]~12 .lut_mask = 16'hA888;
defparam \SCALER|lpm_mult_component|mult_core|romout[0][14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N2
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[0][13]~11 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[0][13]~11_combout  = (\SW[3]~input_o  & (!\SW[2]~input_o  & ((!\SW[1]~input_o ) # (!\SW[0]~input_o )))) # (!\SW[3]~input_o  & (\SW[2]~input_o  & ((\SW[1]~input_o ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[0][13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[0][13]~11 .lut_mask = 16'h4622;
defparam \SCALER|lpm_mult_component|mult_core|romout[0][13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N18
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[1][9]~3 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout  = (\SW[7]~input_o  & ((\SW[6]~input_o  & ((\SW[4]~input_o ))) # (!\SW[6]~input_o  & ((\SW[5]~input_o ) # (!\SW[4]~input_o ))))) # (!\SW[7]~input_o  & (\SW[4]~input_o  $ (((\SW[6]~input_o  & 
// \SW[5]~input_o )))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[1][9]~3 .lut_mask = 16'hBD62;
defparam \SCALER|lpm_mult_component|mult_core|romout[1][9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N4
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[0][12]~5 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o  & ((\SW[0]~input_o ) # (\SW[1]~input_o ))) # (!\SW[3]~input_o  & ((!\SW[1]~input_o ))))) # (!\SW[2]~input_o  & (\SW[3]~input_o  $ (((\SW[0]~input_o  & 
// \SW[1]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[0][12]~5 .lut_mask = 16'h9AE6;
defparam \SCALER|lpm_mult_component|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N20
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[1][12]~10 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout  = (\SW[6]~input_o  & ((\SW[7]~input_o  & ((\SW[5]~input_o ) # (\SW[4]~input_o ))) # (!\SW[7]~input_o  & (!\SW[5]~input_o )))) # (!\SW[6]~input_o  & (\SW[7]~input_o  $ (((\SW[5]~input_o  & 
// \SW[4]~input_o )))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[1][12]~10 .lut_mask = 16'h9EA6;
defparam \SCALER|lpm_mult_component|mult_core|romout[1][12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N10
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[1][11]~9 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout  = (\SW[5]~input_o  & ((\SW[6]~input_o  & ((\SW[7]~input_o ) # (\SW[4]~input_o ))) # (!\SW[6]~input_o  & ((!\SW[4]~input_o ))))) # (!\SW[5]~input_o  & (\SW[6]~input_o  $ (((\SW[7]~input_o  & 
// \SW[4]~input_o )))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[1][11]~9 .lut_mask = 16'hC6BC;
defparam \SCALER|lpm_mult_component|mult_core|romout[1][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N6
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[0][11]~7 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout  = (\SW[0]~input_o  & (\SW[2]~input_o  $ (((\SW[3]~input_o  & !\SW[1]~input_o ))))) # (!\SW[0]~input_o  & ((\SW[2]~input_o  & ((\SW[3]~input_o ) # (!\SW[1]~input_o ))) # (!\SW[2]~input_o  & 
// ((\SW[1]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[0][11]~7 .lut_mask = 16'hCB6C;
defparam \SCALER|lpm_mult_component|mult_core|romout[0][11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N0
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[0][10]~0 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout  = (\SW[3]~input_o  & (\SW[1]~input_o  $ (((\SW[2]~input_o  & !\SW[0]~input_o ))))) # (!\SW[3]~input_o  & ((\SW[0]~input_o  & ((\SW[2]~input_o ) # (!\SW[1]~input_o ))) # (!\SW[0]~input_o  & 
// ((\SW[1]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[0][10]~0 .lut_mask = 16'hE758;
defparam \SCALER|lpm_mult_component|mult_core|romout[0][10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N26
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[0][9]~2 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[0][9]~2_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o  & (\SW[0]~input_o )) # (!\SW[2]~input_o  & ((\SW[1]~input_o ) # (!\SW[0]~input_o ))))) # (!\SW[3]~input_o  & (\SW[0]~input_o  $ (((\SW[2]~input_o  & 
// \SW[1]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[0][9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[0][9]~2 .lut_mask = 16'hB6D2;
defparam \SCALER|lpm_mult_component|mult_core|romout[0][9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N12
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[1][4]~4 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[1][4]~4_combout  = \SW[7]~input_o  $ (((\SW[6]~input_o  & (!\SW[5]~input_o )) # (!\SW[6]~input_o  & (\SW[5]~input_o  & \SW[4]~input_o ))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[1][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[1][4]~4 .lut_mask = 16'h96A6;
defparam \SCALER|lpm_mult_component|mult_core|romout[1][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N6
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[1][3]~6 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[1][3]~6_combout  = \SW[6]~input_o  $ (((\SW[5]~input_o  & !\SW[4]~input_o )))

	.dataa(gnd),
	.datab(\SW[6]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[1][3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[1][3]~6 .lut_mask = 16'hCC3C;
defparam \SCALER|lpm_mult_component|mult_core|romout[1][3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N8
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[1][2]~8 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[1][2]~8_combout  = \SW[5]~input_o  $ (\SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[1][2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[1][2]~8 .lut_mask = 16'h0FF0;
defparam \SCALER|lpm_mult_component|mult_core|romout[1][2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N4
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[1]~1 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[1]~1_cout  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[0][9]~2_combout  & \SW[4]~input_o ))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[0][9]~2_combout ),
	.datab(\SW[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[1]~1_cout ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[1]~1 .lut_mask = 16'h0088;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N6
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[2]~3 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[2]~3_cout  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[1][2]~8_combout  & (!\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[1]~1_cout )) # (!\SCALER|lpm_mult_component|mult_core|romout[1][2]~8_combout  & ((!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[1]~1_cout ) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[1][2]~8_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[1]~1_cout ),
	.combout(),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[2]~3_cout ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[2]~3 .lut_mask = 16'h0017;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N8
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[3]~5 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[3]~5_cout  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[1][3]~6_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[2]~3_cout ))) # (!\SCALER|lpm_mult_component|mult_core|romout[1][3]~6_combout  & (\SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[2]~3_cout )))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[1][3]~6_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[2]~3_cout ),
	.combout(),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[3]~5_cout ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[3]~5 .lut_mask = 16'h008E;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N10
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7_cout  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout  & (!\SCALER|lpm_mult_component|mult_core|romout[1][4]~4_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[3]~5_cout )) # (!\SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout  & ((!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[3]~5_cout ) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[1][4]~4_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[1][4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[3]~5_cout ),
	.combout(),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7_cout ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7 .lut_mask = 16'h0017;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N12
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~8 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~8_combout  = ((\SCALER|lpm_mult_component|mult_core|romout[0][9]~2_combout  $ (\SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout  $ 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7_cout )))) # (GND)
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[0][9]~2_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7_cout ))) # (!\SCALER|lpm_mult_component|mult_core|romout[0][9]~2_combout  & (\SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7_cout )))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[0][9]~2_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[4]~7_cout ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~8_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~8 .lut_mask = 16'h698E;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N14
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout  = (\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9  & VCC)) # (!\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9 )))) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9 )) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9 ) # (GND)))))
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~11  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout  & (!\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9 )) # (!\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout  & ((!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9 ) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[0][10]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~9 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~11 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10 .lut_mask = 16'h9617;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N16
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12_combout  = ((\SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout  $ (\SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout  $ 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~11 )))) # (GND)
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~11 ))) # (!\SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout  & (\SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~11 )))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[0][11]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~11 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12 .lut_mask = 16'h698E;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N18
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14_combout  = (\SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13  & VCC)) # (!\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13 )))) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13 )) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13 ) # (GND)))))
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~15  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout  & (!\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13 )) # (!\SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout  & ((!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13 ) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[0][12]~5_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~13 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~15 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14 .lut_mask = 16'h9617;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N20
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16_combout  = ((\SCALER|lpm_mult_component|mult_core|romout[0][13]~11_combout  $ (\SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout  $ 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~15 )))) # (GND)
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[0][13]~11_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~15 ))) # (!\SCALER|lpm_mult_component|mult_core|romout[0][13]~11_combout  & (\SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~15 )))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[0][13]~11_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[1][9]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~15 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16 .lut_mask = 16'h698E;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N22
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout  = (\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17  & VCC)) # (!\SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17 )))) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout  & ((\SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17 )) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17 ) # (GND)))))
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~19  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout  & (!\SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17 )) # (!\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout  & ((!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17 ) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[1][10]~1_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[0][14]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~17 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~19 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18 .lut_mask = 16'h9617;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N4
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout  = CARRY((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~8_combout  & \SW[8]~input_o ))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[5]~8_combout ),
	.datab(\SW[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 .lut_mask = 16'h0088;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N6
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\SW[8]~input_o  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout  & VCC)) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout )))) # (!\SW[8]~input_o  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout )) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout ) # (GND)))))
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\SW[8]~input_o  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout )) # (!\SW[8]~input_o  & ((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout ))))

	.dataa(\SW[8]~input_o ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[6]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N8
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  $ (GND))) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  & VCC))
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[7]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'hA50A;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N10
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14_combout ))

	.dataa(gnd),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[8]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h3C3F;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N12
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\SW[8]~input_o  $ (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16_combout  $ 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\SW[8]~input_o  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16_combout ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\SW[8]~input_o  & (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SW[8]~input_o ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[9]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N14
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\SW[8]~input_o  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & VCC)) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )))) # (!\SW[8]~input_o  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((\SW[8]~input_o  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\SW[8]~input_o  & ((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout ))))

	.dataa(\SW[8]~input_o ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N22
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[1][13]~13 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[1][13]~13_combout  = (\SW[7]~input_o  & (!\SW[6]~input_o  & ((!\SW[4]~input_o ) # (!\SW[5]~input_o )))) # (!\SW[7]~input_o  & (\SW[6]~input_o  & (\SW[5]~input_o )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[1][13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[1][13]~13 .lut_mask = 16'h4262;
defparam \SCALER|lpm_mult_component|mult_core|romout[1][13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N24
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20_combout  = (\SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout  & (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~19  $ (GND))) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~19  & VCC))
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~21  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout  & !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~19 ))

	.dataa(\SCALER|lpm_mult_component|mult_core|romout[1][11]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[10]~19 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~21 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20 .lut_mask = 16'hA50A;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N26
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22_combout  = (\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~21 )) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~21 ) # (GND)))
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~23  = CARRY((!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~21 ) # (!\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout ))

	.dataa(gnd),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[1][12]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~21 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~23 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22 .lut_mask = 16'h3C3F;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N28
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24_combout  = (\SCALER|lpm_mult_component|mult_core|romout[1][13]~13_combout  & (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~23  $ (GND))) # 
// (!\SCALER|lpm_mult_component|mult_core|romout[1][13]~13_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~23  & VCC))
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~25  = CARRY((\SCALER|lpm_mult_component|mult_core|romout[1][13]~13_combout  & !\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~23 ))

	.dataa(gnd),
	.datab(\SCALER|lpm_mult_component|mult_core|romout[1][13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~23 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~25 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24 .lut_mask = 16'hC30C;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N16
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  & VCC))
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13  = CARRY((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N18
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  = (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 )) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15  = CARRY((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22_combout ))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[12]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N20
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  = ((\SW[8]~input_o  $ (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24_combout  $ 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  = CARRY((\SW[8]~input_o  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24_combout ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ))) # (!\SW[8]~input_o  & (\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 )))

	.dataa(\SW[8]~input_o ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N16
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|romout[1][14]~14 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|romout[1][14]~14_combout  = (\SW[7]~input_o  & ((\SW[6]~input_o ) # ((\SW[5]~input_o  & \SW[4]~input_o ))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SCALER|lpm_mult_component|mult_core|romout[1][14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|romout[1][14]~14 .lut_mask = 16'hA888;
defparam \SCALER|lpm_mult_component|mult_core|romout[1][14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N30
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout  = \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~25  $ (\SCALER|lpm_mult_component|mult_core|romout[1][14]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SCALER|lpm_mult_component|mult_core|romout[1][14]~14_combout ),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[13]~25 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26 .lut_mask = 16'h0FF0;
defparam \SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N22
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  = (\SW[8]~input_o  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17  & VCC)) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )))) # (!\SW[8]~input_o  & ((\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19  = CARRY((\SW[8]~input_o  & (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 )) # (!\SW[8]~input_o  & ((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout ))))

	.dataa(\SW[8]~input_o ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|result[14]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N24
cycloneiii_lcell_comb \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  = !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19 ),
	.combout(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h0F0F;
defparam \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cycloneiii_lcell_comb \BCD_CONVERT|A9|WideOr2~0 (
// Equation(s):
// \BCD_CONVERT|A9|WideOr2~0_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A9|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A9|WideOr2~0 .lut_mask = 16'h6426;
defparam \BCD_CONVERT|A9|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N28
cycloneiii_lcell_comb \BCD_CONVERT|A9|WideOr1 (
// Equation(s):
// \BCD_CONVERT|A9|WideOr1~combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  & !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  $ (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A9|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A9|WideOr1 .lut_mask = 16'h0940;
defparam \BCD_CONVERT|A9|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cycloneiii_lcell_comb \BCD_CONVERT|A9|WideOr3~0 (
// Equation(s):
// \BCD_CONVERT|A9|WideOr3~0_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  $ 
// (((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ))))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  & \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A9|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A9|WideOr3~0 .lut_mask = 16'h42B4;
defparam \BCD_CONVERT|A9|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N28
cycloneiii_lcell_comb \BCD_CONVERT|A12|WideOr1~0 (
// Equation(s):
// \BCD_CONVERT|A12|WideOr1~0_combout  = (\BCD_CONVERT|A9|WideOr2~0_combout  & (((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  & !\BCD_CONVERT|A9|WideOr3~0_combout )))) # 
// (!\BCD_CONVERT|A9|WideOr2~0_combout  & (\BCD_CONVERT|A9|WideOr1~combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ) # (\BCD_CONVERT|A9|WideOr3~0_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr2~0_combout ),
	.datab(\BCD_CONVERT|A9|WideOr1~combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datad(\BCD_CONVERT|A9|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A12|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A12|WideOr1~0 .lut_mask = 16'h444A;
defparam \BCD_CONVERT|A12|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N26
cycloneiii_lcell_comb \BCD_CONVERT|A12|WideOr2~0 (
// Equation(s):
// \BCD_CONVERT|A12|WideOr2~0_combout  = (\BCD_CONVERT|A9|WideOr1~combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  & (!\BCD_CONVERT|A9|WideOr2~0_combout  & \BCD_CONVERT|A9|WideOr3~0_combout )) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  & ((!\BCD_CONVERT|A9|WideOr3~0_combout ))))) # (!\BCD_CONVERT|A9|WideOr1~combout  & (\BCD_CONVERT|A9|WideOr3~0_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ) # (!\BCD_CONVERT|A9|WideOr2~0_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr2~0_combout ),
	.datab(\BCD_CONVERT|A9|WideOr1~combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datad(\BCD_CONVERT|A9|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A12|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A12|WideOr2~0 .lut_mask = 16'h710C;
defparam \BCD_CONVERT|A12|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N24
cycloneiii_lcell_comb \BCD_CONVERT|A12|WideOr3~0 (
// Equation(s):
// \BCD_CONVERT|A12|WideOr3~0_combout  = (\BCD_CONVERT|A9|WideOr2~0_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  & (\BCD_CONVERT|A9|WideOr1~combout  $ (\BCD_CONVERT|A9|WideOr3~0_combout )))) # 
// (!\BCD_CONVERT|A9|WideOr2~0_combout  & (\BCD_CONVERT|A9|WideOr1~combout  $ ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr2~0_combout ),
	.datab(\BCD_CONVERT|A9|WideOr1~combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datad(\BCD_CONVERT|A9|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A12|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A12|WideOr3~0 .lut_mask = 16'h161C;
defparam \BCD_CONVERT|A12|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N2
cycloneiii_lcell_comb \BCD_CONVERT|A15|WideOr1~0 (
// Equation(s):
// \BCD_CONVERT|A15|WideOr1~0_combout  = (\BCD_CONVERT|A12|WideOr2~0_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & ((!\BCD_CONVERT|A12|WideOr3~0_combout )))) # 
// (!\BCD_CONVERT|A12|WideOr2~0_combout  & (\BCD_CONVERT|A12|WideOr1~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ) # (\BCD_CONVERT|A12|WideOr3~0_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\BCD_CONVERT|A12|WideOr1~0_combout ),
	.datac(\BCD_CONVERT|A12|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A15|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A15|WideOr1~0 .lut_mask = 16'h0C58;
defparam \BCD_CONVERT|A15|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N30
cycloneiii_lcell_comb \BCD_CONVERT|A15|WideOr3~0 (
// Equation(s):
// \BCD_CONVERT|A15|WideOr3~0_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (!\BCD_CONVERT|A12|WideOr1~0_combout  & (!\BCD_CONVERT|A12|WideOr2~0_combout ))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (\BCD_CONVERT|A12|WideOr1~0_combout  $ (((\BCD_CONVERT|A12|WideOr2~0_combout  & \BCD_CONVERT|A12|WideOr3~0_combout )))))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\BCD_CONVERT|A12|WideOr1~0_combout ),
	.datac(\BCD_CONVERT|A12|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A15|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A15|WideOr3~0 .lut_mask = 16'h1646;
defparam \BCD_CONVERT|A15|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N16
cycloneiii_lcell_comb \BCD_CONVERT|A15|WideOr2~0 (
// Equation(s):
// \BCD_CONVERT|A15|WideOr2~0_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (\BCD_CONVERT|A12|WideOr3~0_combout  & ((!\BCD_CONVERT|A12|WideOr2~0_combout ) # (!\BCD_CONVERT|A12|WideOr1~0_combout 
// )))) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & ((\BCD_CONVERT|A12|WideOr1~0_combout  & ((!\BCD_CONVERT|A12|WideOr3~0_combout ))) # (!\BCD_CONVERT|A12|WideOr1~0_combout  & 
// (!\BCD_CONVERT|A12|WideOr2~0_combout  & \BCD_CONVERT|A12|WideOr3~0_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\BCD_CONVERT|A12|WideOr1~0_combout ),
	.datac(\BCD_CONVERT|A12|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A15|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A15|WideOr2~0 .lut_mask = 16'h2B44;
defparam \BCD_CONVERT|A15|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneiii_lcell_comb \BCD_CONVERT|A18|WideOr1~0 (
// Equation(s):
// \BCD_CONVERT|A18|WideOr1~0_combout  = (\BCD_CONVERT|A15|WideOr2~0_combout  & (((!\BCD_CONVERT|A15|WideOr3~0_combout  & !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )))) # 
// (!\BCD_CONVERT|A15|WideOr2~0_combout  & (\BCD_CONVERT|A15|WideOr1~0_combout  & ((\BCD_CONVERT|A15|WideOr3~0_combout ) # (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))))

	.dataa(\BCD_CONVERT|A15|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A15|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A15|WideOr2~0_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A18|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A18|WideOr1~0 .lut_mask = 16'h0A38;
defparam \BCD_CONVERT|A18|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cycloneiii_lcell_comb \BCD_CONVERT|A18|WideOr2~0 (
// Equation(s):
// \BCD_CONVERT|A18|WideOr2~0_combout  = (\BCD_CONVERT|A15|WideOr1~0_combout  & ((\BCD_CONVERT|A15|WideOr3~0_combout  & (!\BCD_CONVERT|A15|WideOr2~0_combout  & \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )) 
// # (!\BCD_CONVERT|A15|WideOr3~0_combout  & ((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))))) # (!\BCD_CONVERT|A15|WideOr1~0_combout  & (\BCD_CONVERT|A15|WideOr3~0_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ) # (!\BCD_CONVERT|A15|WideOr2~0_combout ))))

	.dataa(\BCD_CONVERT|A15|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A15|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A15|WideOr2~0_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A18|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A18|WideOr2~0 .lut_mask = 16'h4C26;
defparam \BCD_CONVERT|A18|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cycloneiii_lcell_comb \BCD_CONVERT|A18|WideOr3~0 (
// Equation(s):
// \BCD_CONVERT|A18|WideOr3~0_combout  = (\BCD_CONVERT|A15|WideOr2~0_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (\BCD_CONVERT|A15|WideOr1~0_combout  $ (\BCD_CONVERT|A15|WideOr3~0_combout 
// )))) # (!\BCD_CONVERT|A15|WideOr2~0_combout  & (\BCD_CONVERT|A15|WideOr1~0_combout  $ (((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )))))

	.dataa(\BCD_CONVERT|A15|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A15|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A15|WideOr2~0_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A18|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A18|WideOr3~0 .lut_mask = 16'h056A;
defparam \BCD_CONVERT|A18|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cycloneiii_lcell_comb \BCD_CONVERT|A21|WideOr1~0 (
// Equation(s):
// \BCD_CONVERT|A21|WideOr1~0_combout  = (\BCD_CONVERT|A18|WideOr2~0_combout  & (((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & !\BCD_CONVERT|A18|WideOr3~0_combout )))) # 
// (!\BCD_CONVERT|A18|WideOr2~0_combout  & (\BCD_CONVERT|A18|WideOr1~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ) # (\BCD_CONVERT|A18|WideOr3~0_combout ))))

	.dataa(\BCD_CONVERT|A18|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(\BCD_CONVERT|A18|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A18|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A21|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A21|WideOr1~0 .lut_mask = 16'h0A38;
defparam \BCD_CONVERT|A21|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneiii_lcell_comb \BCD_CONVERT|A21|WideOr2~0 (
// Equation(s):
// \BCD_CONVERT|A21|WideOr2~0_combout  = (\BCD_CONVERT|A18|WideOr1~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\BCD_CONVERT|A18|WideOr2~0_combout  & \BCD_CONVERT|A18|WideOr3~0_combout )) 
// # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((!\BCD_CONVERT|A18|WideOr3~0_combout ))))) # (!\BCD_CONVERT|A18|WideOr1~0_combout  & (\BCD_CONVERT|A18|WideOr3~0_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ) # (!\BCD_CONVERT|A18|WideOr2~0_combout ))))

	.dataa(\BCD_CONVERT|A18|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(\BCD_CONVERT|A18|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A18|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A21|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A21|WideOr2~0 .lut_mask = 16'h4D22;
defparam \BCD_CONVERT|A21|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cycloneiii_lcell_comb \BCD_CONVERT|A21|WideOr3~0 (
// Equation(s):
// \BCD_CONVERT|A21|WideOr3~0_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\BCD_CONVERT|A18|WideOr1~0_combout  & (!\BCD_CONVERT|A18|WideOr2~0_combout ))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (\BCD_CONVERT|A18|WideOr1~0_combout  $ (((\BCD_CONVERT|A18|WideOr2~0_combout  & \BCD_CONVERT|A18|WideOr3~0_combout )))))

	.dataa(\BCD_CONVERT|A18|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(\BCD_CONVERT|A18|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A18|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A21|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A21|WideOr3~0 .lut_mask = 16'h1626;
defparam \BCD_CONVERT|A21|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N12
cycloneiii_lcell_comb \BCD_CONVERT|A25|WideOr1~0 (
// Equation(s):
// \BCD_CONVERT|A25|WideOr1~0_combout  = (\BCD_CONVERT|A21|WideOr2~0_combout  & (((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\BCD_CONVERT|A21|WideOr3~0_combout )))) # 
// (!\BCD_CONVERT|A21|WideOr2~0_combout  & (\BCD_CONVERT|A21|WideOr1~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ) # (\BCD_CONVERT|A21|WideOr3~0_combout ))))

	.dataa(\BCD_CONVERT|A21|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A21|WideOr2~0_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datad(\BCD_CONVERT|A21|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A25|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A25|WideOr1~0 .lut_mask = 16'h222C;
defparam \BCD_CONVERT|A25|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N26
cycloneiii_lcell_comb \BCD_CONVERT|A25|WideOr2~0 (
// Equation(s):
// \BCD_CONVERT|A25|WideOr2~0_combout  = (\BCD_CONVERT|A21|WideOr1~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (!\BCD_CONVERT|A21|WideOr2~0_combout  & \BCD_CONVERT|A21|WideOr3~0_combout )) 
// # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & ((!\BCD_CONVERT|A21|WideOr3~0_combout ))))) # (!\BCD_CONVERT|A21|WideOr1~0_combout  & (\BCD_CONVERT|A21|WideOr3~0_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ) # (!\BCD_CONVERT|A21|WideOr2~0_combout ))))

	.dataa(\BCD_CONVERT|A21|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A21|WideOr2~0_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datad(\BCD_CONVERT|A21|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A25|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A25|WideOr2~0 .lut_mask = 16'h710A;
defparam \BCD_CONVERT|A25|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cycloneiii_lcell_comb \BCD_CONVERT|A25|WideOr3~0 (
// Equation(s):
// \BCD_CONVERT|A25|WideOr3~0_combout  = (\BCD_CONVERT|A21|WideOr2~0_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\BCD_CONVERT|A21|WideOr1~0_combout  $ (\BCD_CONVERT|A21|WideOr3~0_combout 
// )))) # (!\BCD_CONVERT|A21|WideOr2~0_combout  & (\BCD_CONVERT|A21|WideOr1~0_combout  $ ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ))))

	.dataa(\BCD_CONVERT|A21|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A21|WideOr2~0_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datad(\BCD_CONVERT|A21|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A25|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A25|WideOr3~0 .lut_mask = 16'h161A;
defparam \BCD_CONVERT|A25|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N22
cycloneiii_lcell_comb \SEG0|WideOr6~0 (
// Equation(s):
// \SEG0|WideOr6~0_combout  = (\BCD_CONVERT|A25|WideOr1~0_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\BCD_CONVERT|A25|WideOr2~0_combout  $ (\BCD_CONVERT|A25|WideOr3~0_combout )))) # 
// (!\BCD_CONVERT|A25|WideOr1~0_combout  & (!\BCD_CONVERT|A25|WideOr3~0_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  $ (\BCD_CONVERT|A25|WideOr2~0_combout ))))

	.dataa(\BCD_CONVERT|A25|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(\BCD_CONVERT|A25|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr6~0 .lut_mask = 16'h0894;
defparam \SEG0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N0
cycloneiii_lcell_comb \SEG0|WideOr5~0 (
// Equation(s):
// \SEG0|WideOr5~0_combout  = (\BCD_CONVERT|A25|WideOr1~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\BCD_CONVERT|A25|WideOr3~0_combout ))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\BCD_CONVERT|A25|WideOr2~0_combout )))) # (!\BCD_CONVERT|A25|WideOr1~0_combout  & (\BCD_CONVERT|A25|WideOr2~0_combout  & 
// (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  $ (\BCD_CONVERT|A25|WideOr3~0_combout ))))

	.dataa(\BCD_CONVERT|A25|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(\BCD_CONVERT|A25|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr5~0 .lut_mask = 16'hB860;
defparam \SEG0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cycloneiii_lcell_comb \SEG0|WideOr4~0 (
// Equation(s):
// \SEG0|WideOr4~0_combout  = (\BCD_CONVERT|A25|WideOr1~0_combout  & (\BCD_CONVERT|A25|WideOr2~0_combout  & ((\BCD_CONVERT|A25|WideOr3~0_combout ) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout )))) # 
// (!\BCD_CONVERT|A25|WideOr1~0_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\BCD_CONVERT|A25|WideOr2~0_combout  & \BCD_CONVERT|A25|WideOr3~0_combout )))

	.dataa(\BCD_CONVERT|A25|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(\BCD_CONVERT|A25|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr4~0 .lut_mask = 16'hA120;
defparam \SEG0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N28
cycloneiii_lcell_comb \SEG0|WideOr3~0 (
// Equation(s):
// \SEG0|WideOr3~0_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\BCD_CONVERT|A25|WideOr2~0_combout  $ (!\BCD_CONVERT|A25|WideOr3~0_combout )))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\BCD_CONVERT|A25|WideOr1~0_combout  & (!\BCD_CONVERT|A25|WideOr2~0_combout  & \BCD_CONVERT|A25|WideOr3~0_combout )) # 
// (!\BCD_CONVERT|A25|WideOr1~0_combout  & (\BCD_CONVERT|A25|WideOr2~0_combout  & !\BCD_CONVERT|A25|WideOr3~0_combout ))))

	.dataa(\BCD_CONVERT|A25|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(\BCD_CONVERT|A25|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr3~0 .lut_mask = 16'hC21C;
defparam \SEG0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N6
cycloneiii_lcell_comb \SEG0|WideOr2~0 (
// Equation(s):
// \SEG0|WideOr2~0_combout  = (\BCD_CONVERT|A25|WideOr3~0_combout  & (!\BCD_CONVERT|A25|WideOr1~0_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))) # (!\BCD_CONVERT|A25|WideOr3~0_combout  & 
// ((\BCD_CONVERT|A25|WideOr2~0_combout  & (!\BCD_CONVERT|A25|WideOr1~0_combout )) # (!\BCD_CONVERT|A25|WideOr2~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout )))))

	.dataa(\BCD_CONVERT|A25|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(\BCD_CONVERT|A25|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr2~0 .lut_mask = 16'h445C;
defparam \SEG0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N16
cycloneiii_lcell_comb \SEG0|WideOr1~0 (
// Equation(s):
// \SEG0|WideOr1~0_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\BCD_CONVERT|A25|WideOr1~0_combout  $ (((\BCD_CONVERT|A25|WideOr3~0_combout ) # (!\BCD_CONVERT|A25|WideOr2~0_combout ))))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\BCD_CONVERT|A25|WideOr1~0_combout  & (!\BCD_CONVERT|A25|WideOr2~0_combout  & \BCD_CONVERT|A25|WideOr3~0_combout )))

	.dataa(\BCD_CONVERT|A25|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(\BCD_CONVERT|A25|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr1~0 .lut_mask = 16'h4584;
defparam \SEG0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cycloneiii_lcell_comb \SEG0|WideOr0~0 (
// Equation(s):
// \SEG0|WideOr0~0_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\BCD_CONVERT|A25|WideOr1~0_combout ) # (\BCD_CONVERT|A25|WideOr2~0_combout  $ (\BCD_CONVERT|A25|WideOr3~0_combout )))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\BCD_CONVERT|A25|WideOr3~0_combout ) # (\BCD_CONVERT|A25|WideOr1~0_combout  $ (\BCD_CONVERT|A25|WideOr2~0_combout ))))

	.dataa(\BCD_CONVERT|A25|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(\BCD_CONVERT|A25|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\SEG0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG0|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \SEG0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
cycloneiii_lcell_comb \BCD_CONVERT|A9|Decoder0~0 (
// Equation(s):
// \BCD_CONVERT|A9|Decoder0~0_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ) # ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ) # 
// (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  $ (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout )))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A9|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A9|Decoder0~0 .lut_mask = 16'hFFF6;
defparam \BCD_CONVERT|A9|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
cycloneiii_lcell_comb \BCD_CONVERT|A9|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A9|WideOr0~0_combout  = \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  $ (((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  & 
// \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A9|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A9|WideOr0~0 .lut_mask = 16'h4DB2;
defparam \BCD_CONVERT|A9|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N10
cycloneiii_lcell_comb \BCD_CONVERT|A9|WideOr0~1 (
// Equation(s):
// \BCD_CONVERT|A9|WideOr0~1_combout  = (\BCD_CONVERT|A9|WideOr0~0_combout ) # (!\BCD_CONVERT|A9|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BCD_CONVERT|A9|Decoder0~0_combout ),
	.datad(\BCD_CONVERT|A9|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A9|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A9|WideOr0~1 .lut_mask = 16'hFF0F;
defparam \BCD_CONVERT|A9|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N8
cycloneiii_lcell_comb \BCD_CONVERT|A15|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A15|WideOr0~0_combout  = \BCD_CONVERT|A12|WideOr1~0_combout  $ (((\BCD_CONVERT|A12|WideOr2~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ) # (\BCD_CONVERT|A12|WideOr3~0_combout 
// )))))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\BCD_CONVERT|A12|WideOr1~0_combout ),
	.datac(\BCD_CONVERT|A12|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A15|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A15|WideOr0~0 .lut_mask = 16'h3C6C;
defparam \BCD_CONVERT|A15|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N26
cycloneiii_lcell_comb \BCD_CONVERT|A7|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A7|WideOr0~0_combout  = ((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout )

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A7|WideOr0~0 .lut_mask = 16'h3377;
defparam \BCD_CONVERT|A7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N12
cycloneiii_lcell_comb \BCD_CONVERT|A12|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A12|WideOr0~0_combout  = \BCD_CONVERT|A9|WideOr1~combout  $ (((\BCD_CONVERT|A9|WideOr2~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ) # (\BCD_CONVERT|A9|WideOr3~0_combout )))))

	.dataa(\BCD_CONVERT|A9|WideOr2~0_combout ),
	.datab(\BCD_CONVERT|A9|WideOr1~combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datad(\BCD_CONVERT|A9|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A12|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A12|WideOr0~0 .lut_mask = 16'h666C;
defparam \BCD_CONVERT|A12|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N20
cycloneiii_lcell_comb \BCD_CONVERT|A17|Decoder0~5 (
// Equation(s):
// \BCD_CONVERT|A17|Decoder0~5_combout  = (!\BCD_CONVERT|A15|WideOr0~0_combout  & ((\BCD_CONVERT|A9|WideOr0~1_combout  & (\BCD_CONVERT|A7|WideOr0~0_combout  & \BCD_CONVERT|A12|WideOr0~0_combout )) # (!\BCD_CONVERT|A9|WideOr0~1_combout  & 
// (!\BCD_CONVERT|A7|WideOr0~0_combout  & !\BCD_CONVERT|A12|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr0~1_combout ),
	.datab(\BCD_CONVERT|A15|WideOr0~0_combout ),
	.datac(\BCD_CONVERT|A7|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|Decoder0~5 .lut_mask = 16'h2001;
defparam \BCD_CONVERT|A17|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
cycloneiii_lcell_comb \BCD_CONVERT|A17|WideOr2~3 (
// Equation(s):
// \BCD_CONVERT|A17|WideOr2~3_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  & (((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & 
// !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout )) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ) # 
// ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ))))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|WideOr2~3 .lut_mask = 16'h1FF8;
defparam \BCD_CONVERT|A17|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N24
cycloneiii_lcell_comb \BCD_CONVERT|A17|WideOr2~7 (
// Equation(s):
// \BCD_CONVERT|A17|WideOr2~7_combout  = (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  & 
// \BCD_CONVERT|A17|WideOr2~3_combout ))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(\BCD_CONVERT|A17|WideOr2~3_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|WideOr2~7_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|WideOr2~7 .lut_mask = 16'h4400;
defparam \BCD_CONVERT|A17|WideOr2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N22
cycloneiii_lcell_comb \BCD_CONVERT|A17|Decoder0~3 (
// Equation(s):
// \BCD_CONVERT|A17|Decoder0~3_combout  = (\BCD_CONVERT|A15|WideOr0~0_combout  & ((\BCD_CONVERT|A9|WideOr0~1_combout  & (\BCD_CONVERT|A7|WideOr0~0_combout  & \BCD_CONVERT|A12|WideOr0~0_combout )) # (!\BCD_CONVERT|A9|WideOr0~1_combout  & 
// (!\BCD_CONVERT|A7|WideOr0~0_combout  & !\BCD_CONVERT|A12|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr0~1_combout ),
	.datab(\BCD_CONVERT|A15|WideOr0~0_combout ),
	.datac(\BCD_CONVERT|A7|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|Decoder0~3 .lut_mask = 16'h8004;
defparam \BCD_CONVERT|A17|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cycloneiii_lcell_comb \BCD_CONVERT|A17|WideOr2~6 (
// Equation(s):
// \BCD_CONVERT|A17|WideOr2~6_combout  = (\BCD_CONVERT|A17|Decoder0~5_combout ) # ((\BCD_CONVERT|A17|WideOr2~7_combout ) # (\BCD_CONVERT|A17|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\BCD_CONVERT|A17|Decoder0~5_combout ),
	.datac(\BCD_CONVERT|A17|WideOr2~7_combout ),
	.datad(\BCD_CONVERT|A17|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|WideOr2~6_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|WideOr2~6 .lut_mask = 16'hFFFC;
defparam \BCD_CONVERT|A17|WideOr2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N20
cycloneiii_lcell_comb \BCD_CONVERT|A7|WideOr0~1 (
// Equation(s):
// \BCD_CONVERT|A7|WideOr0~1_combout  = (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A7|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A7|WideOr0~1 .lut_mask = 16'h0055;
defparam \BCD_CONVERT|A7|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N18
cycloneiii_lcell_comb \BCD_CONVERT|A17|WideOr3~0 (
// Equation(s):
// \BCD_CONVERT|A17|WideOr3~0_combout  = (\BCD_CONVERT|A9|WideOr0~1_combout  & (!\BCD_CONVERT|A7|WideOr0~1_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  & !\BCD_CONVERT|A12|WideOr0~0_combout ))) 
// # (!\BCD_CONVERT|A9|WideOr0~1_combout  & (\BCD_CONVERT|A12|WideOr0~0_combout  & ((\BCD_CONVERT|A7|WideOr0~1_combout ) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr0~1_combout ),
	.datab(\BCD_CONVERT|A7|WideOr0~1_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datad(\BCD_CONVERT|A12|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|WideOr3~0 .lut_mask = 16'h4520;
defparam \BCD_CONVERT|A17|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N0
cycloneiii_lcell_comb \BCD_CONVERT|A17|Decoder0~4 (
// Equation(s):
// \BCD_CONVERT|A17|Decoder0~4_combout  = (\BCD_CONVERT|A9|WideOr0~1_combout  & (\BCD_CONVERT|A15|WideOr0~0_combout  & (\BCD_CONVERT|A7|WideOr0~0_combout  $ (\BCD_CONVERT|A12|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr0~1_combout ),
	.datab(\BCD_CONVERT|A15|WideOr0~0_combout ),
	.datac(\BCD_CONVERT|A7|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|Decoder0~4 .lut_mask = 16'h0880;
defparam \BCD_CONVERT|A17|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneiii_lcell_comb \BCD_CONVERT|A17|WideOr3~1 (
// Equation(s):
// \BCD_CONVERT|A17|WideOr3~1_combout  = (\BCD_CONVERT|A17|Decoder0~4_combout ) # ((\BCD_CONVERT|A17|Decoder0~3_combout ) # ((!\BCD_CONVERT|A15|WideOr0~0_combout  & \BCD_CONVERT|A17|WideOr3~0_combout )))

	.dataa(\BCD_CONVERT|A15|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A17|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A17|Decoder0~4_combout ),
	.datad(\BCD_CONVERT|A17|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|WideOr3~1 .lut_mask = 16'hFFF4;
defparam \BCD_CONVERT|A17|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
cycloneiii_lcell_comb \BCD_CONVERT|A17|Decoder0~2 (
// Equation(s):
// \BCD_CONVERT|A17|Decoder0~2_combout  = (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & (((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )))) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout  & (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  & 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout  & \SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )))

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|Decoder0~2 .lut_mask = 16'h01AA;
defparam \BCD_CONVERT|A17|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N14
cycloneiii_lcell_comb \BCD_CONVERT|A17|Decoder0~6 (
// Equation(s):
// \BCD_CONVERT|A17|Decoder0~6_combout  = (!\BCD_CONVERT|A9|WideOr0~1_combout  & (!\BCD_CONVERT|A15|WideOr0~0_combout  & (\BCD_CONVERT|A7|WideOr0~0_combout  $ (\BCD_CONVERT|A12|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr0~1_combout ),
	.datab(\BCD_CONVERT|A15|WideOr0~0_combout ),
	.datac(\BCD_CONVERT|A7|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|Decoder0~6 .lut_mask = 16'h0110;
defparam \BCD_CONVERT|A17|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneiii_lcell_comb \BCD_CONVERT|A17|WideOr1~0 (
// Equation(s):
// \BCD_CONVERT|A17|WideOr1~0_combout  = (\BCD_CONVERT|A17|Decoder0~6_combout ) # ((\BCD_CONVERT|A15|WideOr0~0_combout  & (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout  & \BCD_CONVERT|A17|Decoder0~2_combout 
// )))

	.dataa(\BCD_CONVERT|A15|WideOr0~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.datac(\BCD_CONVERT|A17|Decoder0~2_combout ),
	.datad(\BCD_CONVERT|A17|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|WideOr1~0 .lut_mask = 16'hFF80;
defparam \BCD_CONVERT|A17|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneiii_lcell_comb \BCD_CONVERT|A18|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A18|WideOr0~0_combout  = \BCD_CONVERT|A15|WideOr1~0_combout  $ (((\BCD_CONVERT|A15|WideOr2~0_combout  & ((\BCD_CONVERT|A15|WideOr3~0_combout ) # (\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout 
// )))))

	.dataa(\BCD_CONVERT|A15|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A15|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A15|WideOr2~0_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A18|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A18|WideOr0~0 .lut_mask = 16'h5A6A;
defparam \BCD_CONVERT|A18|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneiii_lcell_comb \BCD_CONVERT|A20|WideOr2~0 (
// Equation(s):
// \BCD_CONVERT|A20|WideOr2~0_combout  = (\BCD_CONVERT|A17|WideOr3~1_combout  & ((\BCD_CONVERT|A17|WideOr2~6_combout  & (!\BCD_CONVERT|A17|WideOr1~0_combout  & \BCD_CONVERT|A18|WideOr0~0_combout )) # (!\BCD_CONVERT|A17|WideOr2~6_combout  & 
// ((\BCD_CONVERT|A18|WideOr0~0_combout ) # (!\BCD_CONVERT|A17|WideOr1~0_combout ))))) # (!\BCD_CONVERT|A17|WideOr3~1_combout  & (((\BCD_CONVERT|A17|WideOr1~0_combout  & !\BCD_CONVERT|A18|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A17|WideOr2~6_combout ),
	.datab(\BCD_CONVERT|A17|WideOr3~1_combout ),
	.datac(\BCD_CONVERT|A17|WideOr1~0_combout ),
	.datad(\BCD_CONVERT|A18|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A20|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A20|WideOr2~0 .lut_mask = 16'h4C34;
defparam \BCD_CONVERT|A20|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneiii_lcell_comb \BCD_CONVERT|A20|WideOr1~0 (
// Equation(s):
// \BCD_CONVERT|A20|WideOr1~0_combout  = (\BCD_CONVERT|A17|WideOr2~6_combout  & (!\BCD_CONVERT|A17|WideOr3~1_combout  & ((!\BCD_CONVERT|A18|WideOr0~0_combout )))) # (!\BCD_CONVERT|A17|WideOr2~6_combout  & (\BCD_CONVERT|A17|WideOr1~0_combout  & 
// ((\BCD_CONVERT|A17|WideOr3~1_combout ) # (\BCD_CONVERT|A18|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A17|WideOr2~6_combout ),
	.datab(\BCD_CONVERT|A17|WideOr3~1_combout ),
	.datac(\BCD_CONVERT|A17|WideOr1~0_combout ),
	.datad(\BCD_CONVERT|A18|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A20|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A20|WideOr1~0 .lut_mask = 16'h5062;
defparam \BCD_CONVERT|A20|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cycloneiii_lcell_comb \BCD_CONVERT|A21|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A21|WideOr0~0_combout  = \BCD_CONVERT|A18|WideOr1~0_combout  $ (((\BCD_CONVERT|A18|WideOr2~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ) # (\BCD_CONVERT|A18|WideOr3~0_combout 
// )))))

	.dataa(\BCD_CONVERT|A18|WideOr1~0_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(\BCD_CONVERT|A18|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A18|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A21|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A21|WideOr0~0 .lut_mask = 16'h5A6A;
defparam \BCD_CONVERT|A21|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cycloneiii_lcell_comb \BCD_CONVERT|A20|WideOr3~0 (
// Equation(s):
// \BCD_CONVERT|A20|WideOr3~0_combout  = (\BCD_CONVERT|A17|WideOr2~6_combout  & ((\BCD_CONVERT|A18|WideOr0~0_combout ) # (\BCD_CONVERT|A17|WideOr3~1_combout  $ (!\BCD_CONVERT|A17|WideOr1~0_combout )))) # (!\BCD_CONVERT|A17|WideOr2~6_combout  & 
// ((\BCD_CONVERT|A17|WideOr1~0_combout  $ (!\BCD_CONVERT|A18|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A17|WideOr2~6_combout ),
	.datab(\BCD_CONVERT|A17|WideOr3~1_combout ),
	.datac(\BCD_CONVERT|A17|WideOr1~0_combout ),
	.datad(\BCD_CONVERT|A18|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A20|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A20|WideOr3~0 .lut_mask = 16'hFA87;
defparam \BCD_CONVERT|A20|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneiii_lcell_comb \BCD_CONVERT|A24|WideOr1~0 (
// Equation(s):
// \BCD_CONVERT|A24|WideOr1~0_combout  = (\BCD_CONVERT|A20|WideOr2~0_combout  & (((!\BCD_CONVERT|A21|WideOr0~0_combout  & \BCD_CONVERT|A20|WideOr3~0_combout )))) # (!\BCD_CONVERT|A20|WideOr2~0_combout  & (\BCD_CONVERT|A20|WideOr1~0_combout  & 
// ((\BCD_CONVERT|A21|WideOr0~0_combout ) # (!\BCD_CONVERT|A20|WideOr3~0_combout ))))

	.dataa(\BCD_CONVERT|A20|WideOr2~0_combout ),
	.datab(\BCD_CONVERT|A20|WideOr1~0_combout ),
	.datac(\BCD_CONVERT|A21|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A20|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A24|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A24|WideOr1~0 .lut_mask = 16'h4A44;
defparam \BCD_CONVERT|A24|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cycloneiii_lcell_comb \BCD_CONVERT|A24|WideOr3~0 (
// Equation(s):
// \BCD_CONVERT|A24|WideOr3~0_combout  = (\BCD_CONVERT|A20|WideOr2~0_combout  & ((\BCD_CONVERT|A21|WideOr0~0_combout ) # (\BCD_CONVERT|A20|WideOr1~0_combout  $ (\BCD_CONVERT|A20|WideOr3~0_combout )))) # (!\BCD_CONVERT|A20|WideOr2~0_combout  & 
// (\BCD_CONVERT|A20|WideOr1~0_combout  $ ((!\BCD_CONVERT|A21|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A20|WideOr2~0_combout ),
	.datab(\BCD_CONVERT|A20|WideOr1~0_combout ),
	.datac(\BCD_CONVERT|A21|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A20|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A24|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A24|WideOr3~0 .lut_mask = 16'hE3E9;
defparam \BCD_CONVERT|A24|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneiii_lcell_comb \BCD_CONVERT|A24|WideOr2~0 (
// Equation(s):
// \BCD_CONVERT|A24|WideOr2~0_combout  = (\BCD_CONVERT|A20|WideOr1~0_combout  & ((\BCD_CONVERT|A21|WideOr0~0_combout  & (!\BCD_CONVERT|A20|WideOr2~0_combout  & !\BCD_CONVERT|A20|WideOr3~0_combout )) # (!\BCD_CONVERT|A21|WideOr0~0_combout  & 
// ((\BCD_CONVERT|A20|WideOr3~0_combout ))))) # (!\BCD_CONVERT|A20|WideOr1~0_combout  & (!\BCD_CONVERT|A20|WideOr3~0_combout  & ((\BCD_CONVERT|A21|WideOr0~0_combout ) # (!\BCD_CONVERT|A20|WideOr2~0_combout ))))

	.dataa(\BCD_CONVERT|A20|WideOr2~0_combout ),
	.datab(\BCD_CONVERT|A20|WideOr1~0_combout ),
	.datac(\BCD_CONVERT|A21|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A20|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A24|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A24|WideOr2~0 .lut_mask = 16'h0C71;
defparam \BCD_CONVERT|A24|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N4
cycloneiii_lcell_comb \BCD_CONVERT|A25|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A25|WideOr0~0_combout  = \BCD_CONVERT|A21|WideOr1~0_combout  $ (((\BCD_CONVERT|A21|WideOr2~0_combout  & ((\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ) # (\BCD_CONVERT|A21|WideOr3~0_combout 
// )))))

	.dataa(\BCD_CONVERT|A21|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A21|WideOr2~0_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datad(\BCD_CONVERT|A21|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A25|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A25|WideOr0~0 .lut_mask = 16'h666A;
defparam \BCD_CONVERT|A25|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneiii_lcell_comb \SEG1|WideOr6~0 (
// Equation(s):
// \SEG1|WideOr6~0_combout  = (\BCD_CONVERT|A24|WideOr1~0_combout  & ((\BCD_CONVERT|A24|WideOr3~0_combout  $ (\BCD_CONVERT|A24|WideOr2~0_combout )) # (!\BCD_CONVERT|A25|WideOr0~0_combout ))) # (!\BCD_CONVERT|A24|WideOr1~0_combout  & 
// ((\BCD_CONVERT|A24|WideOr2~0_combout  $ (!\BCD_CONVERT|A25|WideOr0~0_combout )) # (!\BCD_CONVERT|A24|WideOr3~0_combout )))

	.dataa(\BCD_CONVERT|A24|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A24|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A24|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr6~0 .lut_mask = 16'h79BF;
defparam \SEG1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneiii_lcell_comb \SEG1|WideOr5~0 (
// Equation(s):
// \SEG1|WideOr5~0_combout  = (\BCD_CONVERT|A24|WideOr1~0_combout  & ((\BCD_CONVERT|A25|WideOr0~0_combout  & (!\BCD_CONVERT|A24|WideOr3~0_combout )) # (!\BCD_CONVERT|A25|WideOr0~0_combout  & ((\BCD_CONVERT|A24|WideOr2~0_combout ))))) # 
// (!\BCD_CONVERT|A24|WideOr1~0_combout  & (\BCD_CONVERT|A24|WideOr2~0_combout  & (\BCD_CONVERT|A24|WideOr3~0_combout  $ (!\BCD_CONVERT|A25|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A24|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A24|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A24|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr5~0 .lut_mask = 16'h62B0;
defparam \SEG1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneiii_lcell_comb \SEG1|WideOr4~0 (
// Equation(s):
// \SEG1|WideOr4~0_combout  = (\BCD_CONVERT|A24|WideOr1~0_combout  & (\BCD_CONVERT|A24|WideOr2~0_combout  & ((!\BCD_CONVERT|A25|WideOr0~0_combout ) # (!\BCD_CONVERT|A24|WideOr3~0_combout )))) # (!\BCD_CONVERT|A24|WideOr1~0_combout  & 
// (!\BCD_CONVERT|A24|WideOr3~0_combout  & (!\BCD_CONVERT|A24|WideOr2~0_combout  & !\BCD_CONVERT|A25|WideOr0~0_combout )))

	.dataa(\BCD_CONVERT|A24|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A24|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A24|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr4~0 .lut_mask = 16'h20A1;
defparam \SEG1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneiii_lcell_comb \SEG1|WideOr3~0 (
// Equation(s):
// \SEG1|WideOr3~0_combout  = (\BCD_CONVERT|A25|WideOr0~0_combout  & ((\BCD_CONVERT|A24|WideOr3~0_combout  $ (!\BCD_CONVERT|A24|WideOr2~0_combout )))) # (!\BCD_CONVERT|A25|WideOr0~0_combout  & ((\BCD_CONVERT|A24|WideOr1~0_combout  & 
// ((\BCD_CONVERT|A24|WideOr3~0_combout ) # (\BCD_CONVERT|A24|WideOr2~0_combout ))) # (!\BCD_CONVERT|A24|WideOr1~0_combout  & ((!\BCD_CONVERT|A24|WideOr2~0_combout ) # (!\BCD_CONVERT|A24|WideOr3~0_combout )))))

	.dataa(\BCD_CONVERT|A24|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A24|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A24|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr3~0 .lut_mask = 16'hC3BD;
defparam \SEG1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneiii_lcell_comb \SEG1|WideOr2~0 (
// Equation(s):
// \SEG1|WideOr2~0_combout  = (\BCD_CONVERT|A24|WideOr3~0_combout  & ((\BCD_CONVERT|A24|WideOr2~0_combout  & (\BCD_CONVERT|A24|WideOr1~0_combout )) # (!\BCD_CONVERT|A24|WideOr2~0_combout  & ((!\BCD_CONVERT|A25|WideOr0~0_combout ))))) # 
// (!\BCD_CONVERT|A24|WideOr3~0_combout  & ((\BCD_CONVERT|A24|WideOr1~0_combout ) # ((!\BCD_CONVERT|A25|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A24|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A24|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A24|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr2~0 .lut_mask = 16'hA2BF;
defparam \SEG1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneiii_lcell_comb \SEG1|WideOr1~0 (
// Equation(s):
// \SEG1|WideOr1~0_combout  = (\BCD_CONVERT|A24|WideOr3~0_combout  & ((\BCD_CONVERT|A24|WideOr1~0_combout  $ (\BCD_CONVERT|A24|WideOr2~0_combout )) # (!\BCD_CONVERT|A25|WideOr0~0_combout ))) # (!\BCD_CONVERT|A24|WideOr3~0_combout  & 
// ((\BCD_CONVERT|A24|WideOr1~0_combout ) # ((\BCD_CONVERT|A24|WideOr2~0_combout  & !\BCD_CONVERT|A25|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A24|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A24|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A24|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr1~0 .lut_mask = 16'h6AFE;
defparam \SEG1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cycloneiii_lcell_comb \SEG1|WideOr0~0 (
// Equation(s):
// \SEG1|WideOr0~0_combout  = (\BCD_CONVERT|A25|WideOr0~0_combout  & ((\BCD_CONVERT|A24|WideOr1~0_combout ) # (\BCD_CONVERT|A24|WideOr3~0_combout  $ (!\BCD_CONVERT|A24|WideOr2~0_combout )))) # (!\BCD_CONVERT|A25|WideOr0~0_combout  & 
// ((\BCD_CONVERT|A24|WideOr1~0_combout  $ (\BCD_CONVERT|A24|WideOr2~0_combout )) # (!\BCD_CONVERT|A24|WideOr3~0_combout )))

	.dataa(\BCD_CONVERT|A24|WideOr1~0_combout ),
	.datab(\BCD_CONVERT|A24|WideOr3~0_combout ),
	.datac(\BCD_CONVERT|A24|WideOr2~0_combout ),
	.datad(\BCD_CONVERT|A25|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG1|WideOr0~0 .lut_mask = 16'hEB7B;
defparam \SEG1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneiii_lcell_comb \BCD_CONVERT|A24|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A24|WideOr0~0_combout  = \BCD_CONVERT|A20|WideOr1~0_combout  $ (((\BCD_CONVERT|A20|WideOr2~0_combout  & ((\BCD_CONVERT|A21|WideOr0~0_combout ) # (!\BCD_CONVERT|A20|WideOr3~0_combout )))))

	.dataa(\BCD_CONVERT|A20|WideOr2~0_combout ),
	.datab(\BCD_CONVERT|A20|WideOr1~0_combout ),
	.datac(\BCD_CONVERT|A21|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A20|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A24|WideOr0~0 .lut_mask = 16'h6C66;
defparam \BCD_CONVERT|A24|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N6
cycloneiii_lcell_comb \BCD_CONVERT|A14|WideOr0~2 (
// Equation(s):
// \BCD_CONVERT|A14|WideOr0~2_combout  = (\BCD_CONVERT|A7|WideOr0~0_combout ) # ((!\BCD_CONVERT|A12|WideOr0~0_combout  & ((\BCD_CONVERT|A9|WideOr0~0_combout ) # (!\BCD_CONVERT|A9|Decoder0~0_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A9|Decoder0~0_combout ),
	.datac(\BCD_CONVERT|A7|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A14|WideOr0~2 .lut_mask = 16'hF0FB;
defparam \BCD_CONVERT|A14|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N4
cycloneiii_lcell_comb \BCD_CONVERT|A17|Decoder0~7 (
// Equation(s):
// \BCD_CONVERT|A17|Decoder0~7_combout  = (\BCD_CONVERT|A9|WideOr0~1_combout  & (!\BCD_CONVERT|A15|WideOr0~0_combout  & (\BCD_CONVERT|A7|WideOr0~0_combout  $ (\BCD_CONVERT|A12|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A9|WideOr0~1_combout ),
	.datab(\BCD_CONVERT|A15|WideOr0~0_combout ),
	.datac(\BCD_CONVERT|A7|WideOr0~0_combout ),
	.datad(\BCD_CONVERT|A12|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|Decoder0~7 .lut_mask = 16'h0220;
defparam \BCD_CONVERT|A17|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneiii_lcell_comb \BCD_CONVERT|A17|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A17|WideOr0~0_combout  = (\BCD_CONVERT|A17|Decoder0~6_combout ) # ((\BCD_CONVERT|A17|Decoder0~5_combout ) # ((\BCD_CONVERT|A17|Decoder0~4_combout ) # (\BCD_CONVERT|A17|Decoder0~3_combout )))

	.dataa(\BCD_CONVERT|A17|Decoder0~6_combout ),
	.datab(\BCD_CONVERT|A17|Decoder0~5_combout ),
	.datac(\BCD_CONVERT|A17|Decoder0~4_combout ),
	.datad(\BCD_CONVERT|A17|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \BCD_CONVERT|A17|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneiii_lcell_comb \BCD_CONVERT|A17|WideOr0 (
// Equation(s):
// \BCD_CONVERT|A17|WideOr0~combout  = (\BCD_CONVERT|A17|Decoder0~7_combout ) # (\BCD_CONVERT|A17|WideOr0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BCD_CONVERT|A17|Decoder0~7_combout ),
	.datad(\BCD_CONVERT|A17|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A17|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A17|WideOr0 .lut_mask = 16'hFFF0;
defparam \BCD_CONVERT|A17|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cycloneiii_lcell_comb \BCD_CONVERT|A20|WideOr0~0 (
// Equation(s):
// \BCD_CONVERT|A20|WideOr0~0_combout  = \BCD_CONVERT|A17|WideOr1~0_combout  $ (((\BCD_CONVERT|A17|WideOr2~6_combout  & ((\BCD_CONVERT|A17|WideOr3~1_combout ) # (\BCD_CONVERT|A18|WideOr0~0_combout )))))

	.dataa(\BCD_CONVERT|A17|WideOr2~6_combout ),
	.datab(\BCD_CONVERT|A17|WideOr3~1_combout ),
	.datac(\BCD_CONVERT|A17|WideOr1~0_combout ),
	.datad(\BCD_CONVERT|A18|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A20|WideOr0~0 .lut_mask = 16'h5A78;
defparam \BCD_CONVERT|A20|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneiii_lcell_comb \SEG2|Decoder0~0 (
// Equation(s):
// \SEG2|Decoder0~0_combout  = (!\BCD_CONVERT|A24|WideOr0~0_combout  & (!\BCD_CONVERT|A17|WideOr0~combout  & (\BCD_CONVERT|A14|WideOr0~2_combout  $ (\BCD_CONVERT|A20|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.datac(\BCD_CONVERT|A17|WideOr0~combout ),
	.datad(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~0 .lut_mask = 16'h0104;
defparam \SEG2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneiii_lcell_comb \SEG2|Decoder0~1 (
// Equation(s):
// \SEG2|Decoder0~1_combout  = (\BCD_CONVERT|A24|WideOr0~0_combout  & (\BCD_CONVERT|A17|WideOr0~combout  & (\BCD_CONVERT|A14|WideOr0~2_combout  $ (\BCD_CONVERT|A20|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.datac(\BCD_CONVERT|A17|WideOr0~combout ),
	.datad(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG2|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~1 .lut_mask = 16'h2080;
defparam \SEG2|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneiii_lcell_comb \SEG2|WideOr6 (
// Equation(s):
// \SEG2|WideOr6~combout  = (\SEG2|Decoder0~0_combout ) # (\SEG2|Decoder0~1_combout )

	.dataa(\SEG2|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SEG2|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\SEG2|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr6 .lut_mask = 16'hFFAA;
defparam \SEG2|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneiii_lcell_comb \SEG2|Decoder0~2 (
// Equation(s):
// \SEG2|Decoder0~2_combout  = (\BCD_CONVERT|A24|WideOr0~0_combout  & (!\BCD_CONVERT|A17|WideOr0~combout  & (\BCD_CONVERT|A14|WideOr0~2_combout  $ (\BCD_CONVERT|A20|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.datac(\BCD_CONVERT|A17|WideOr0~combout ),
	.datad(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG2|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~2 .lut_mask = 16'h0208;
defparam \SEG2|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneiii_lcell_comb \SEG2|Decoder0~3 (
// Equation(s):
// \SEG2|Decoder0~3_combout  = (!\BCD_CONVERT|A17|WideOr0~0_combout  & (\BCD_CONVERT|A14|WideOr0~2_combout  & (!\BCD_CONVERT|A17|Decoder0~7_combout  & \BCD_CONVERT|A20|WideOr0~0_combout )))

	.dataa(\BCD_CONVERT|A17|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.datac(\BCD_CONVERT|A17|Decoder0~7_combout ),
	.datad(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG2|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~3 .lut_mask = 16'h0400;
defparam \SEG2|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneiii_lcell_comb \SEG2|WideOr5 (
// Equation(s):
// \SEG2|WideOr5~combout  = (\SEG2|Decoder0~2_combout ) # ((!\BCD_CONVERT|A24|WideOr0~0_combout  & \SEG2|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\SEG2|Decoder0~2_combout ),
	.datac(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.datad(\SEG2|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\SEG2|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr5 .lut_mask = 16'hCFCC;
defparam \SEG2|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneiii_lcell_comb \SEG2|Decoder0~4 (
// Equation(s):
// \SEG2|Decoder0~4_combout  = (!\BCD_CONVERT|A24|WideOr0~0_combout  & ((\BCD_CONVERT|A14|WideOr0~2_combout  & (\BCD_CONVERT|A17|WideOr0~combout  & \BCD_CONVERT|A20|WideOr0~0_combout )) # (!\BCD_CONVERT|A14|WideOr0~2_combout  & 
// (!\BCD_CONVERT|A17|WideOr0~combout  & !\BCD_CONVERT|A20|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.datac(\BCD_CONVERT|A17|WideOr0~combout ),
	.datad(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG2|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~4 .lut_mask = 16'h4001;
defparam \SEG2|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneiii_lcell_comb \SEG2|Decoder0~5 (
// Equation(s):
// \SEG2|Decoder0~5_combout  = (\BCD_CONVERT|A24|WideOr0~0_combout  & (\BCD_CONVERT|A14|WideOr0~2_combout  & (!\BCD_CONVERT|A17|WideOr0~combout  & \BCD_CONVERT|A20|WideOr0~0_combout )))

	.dataa(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.datac(\BCD_CONVERT|A17|WideOr0~combout ),
	.datad(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG2|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~5 .lut_mask = 16'h0800;
defparam \SEG2|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneiii_lcell_comb \SEG2|Decoder0~6 (
// Equation(s):
// \SEG2|Decoder0~6_combout  = (\BCD_CONVERT|A24|WideOr0~0_combout  & (!\BCD_CONVERT|A14|WideOr0~2_combout  & (\BCD_CONVERT|A17|WideOr0~combout  & !\BCD_CONVERT|A20|WideOr0~0_combout )))

	.dataa(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.datac(\BCD_CONVERT|A17|WideOr0~combout ),
	.datad(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG2|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~6 .lut_mask = 16'h0020;
defparam \SEG2|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneiii_lcell_comb \SEG2|WideOr2~0 (
// Equation(s):
// \SEG2|WideOr2~0_combout  = (!\SEG2|Decoder0~0_combout  & (!\SEG2|Decoder0~5_combout  & (!\SEG2|Decoder0~6_combout  & !\SEG2|Decoder0~1_combout )))

	.dataa(\SEG2|Decoder0~0_combout ),
	.datab(\SEG2|Decoder0~5_combout ),
	.datac(\SEG2|Decoder0~6_combout ),
	.datad(\SEG2|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\SEG2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr2~0 .lut_mask = 16'h0001;
defparam \SEG2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneiii_lcell_comb \SEG2|Decoder0~7 (
// Equation(s):
// \SEG2|Decoder0~7_combout  = (\BCD_CONVERT|A24|WideOr0~0_combout  & ((\BCD_CONVERT|A14|WideOr0~2_combout  & (\BCD_CONVERT|A17|WideOr0~combout  & \BCD_CONVERT|A20|WideOr0~0_combout )) # (!\BCD_CONVERT|A14|WideOr0~2_combout  & 
// (!\BCD_CONVERT|A17|WideOr0~combout  & !\BCD_CONVERT|A20|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.datac(\BCD_CONVERT|A17|WideOr0~combout ),
	.datad(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG2|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~7 .lut_mask = 16'h8002;
defparam \SEG2|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneiii_lcell_comb \SEG2|WideOr2 (
// Equation(s):
// \SEG2|WideOr2~combout  = (\SEG2|Decoder0~2_combout ) # ((\SEG2|Decoder0~7_combout ) # (!\SEG2|WideOr2~0_combout ))

	.dataa(gnd),
	.datab(\SEG2|Decoder0~2_combout ),
	.datac(\SEG2|Decoder0~7_combout ),
	.datad(\SEG2|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\SEG2|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr2 .lut_mask = 16'hFCFF;
defparam \SEG2|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneiii_lcell_comb \SEG2|WideOr1 (
// Equation(s):
// \SEG2|WideOr1~combout  = (\SEG2|Decoder0~4_combout ) # ((\SEG2|Decoder0~5_combout ) # ((\SEG2|Decoder0~7_combout ) # (\SEG2|Decoder0~1_combout )))

	.dataa(\SEG2|Decoder0~4_combout ),
	.datab(\SEG2|Decoder0~5_combout ),
	.datac(\SEG2|Decoder0~7_combout ),
	.datad(\SEG2|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\SEG2|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr1 .lut_mask = 16'hFFFE;
defparam \SEG2|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneiii_lcell_comb \SEG2|Decoder0~8 (
// Equation(s):
// \SEG2|Decoder0~8_combout  = (!\BCD_CONVERT|A24|WideOr0~0_combout  & (\BCD_CONVERT|A17|WideOr0~combout  & (\BCD_CONVERT|A14|WideOr0~2_combout  $ (\BCD_CONVERT|A20|WideOr0~0_combout ))))

	.dataa(\BCD_CONVERT|A24|WideOr0~0_combout ),
	.datab(\BCD_CONVERT|A14|WideOr0~2_combout ),
	.datac(\BCD_CONVERT|A17|WideOr0~combout ),
	.datad(\BCD_CONVERT|A20|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\SEG2|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|Decoder0~8 .lut_mask = 16'h1040;
defparam \SEG2|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneiii_lcell_comb \SEG2|WideOr0 (
// Equation(s):
// \SEG2|WideOr0~combout  = (\SEG2|Decoder0~8_combout ) # ((\SEG2|Decoder0~5_combout ) # (\SEG2|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\SEG2|Decoder0~8_combout ),
	.datac(\SEG2|Decoder0~5_combout ),
	.datad(\SEG2|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\SEG2|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \SEG2|WideOr0 .lut_mask = 16'hFFFC;
defparam \SEG2|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N22
cycloneiii_lcell_comb \BCD_CONVERT|A23|WideOr0~5 (
// Equation(s):
// \BCD_CONVERT|A23|WideOr0~5_combout  = (((!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & !\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout )) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout )) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout )

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A23|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A23|WideOr0~5 .lut_mask = 16'h1FFF;
defparam \BCD_CONVERT|A23|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cycloneiii_lcell_comb \BCD_CONVERT|A23|WideOr0~17 (
// Equation(s):
// \BCD_CONVERT|A23|WideOr0~17_combout  = (((\BCD_CONVERT|A23|WideOr0~5_combout ) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout )) # 
// (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout )) # (!\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout )

	.dataa(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datac(\BCD_CONVERT|A23|WideOr0~5_combout ),
	.datad(\SCALER|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\BCD_CONVERT|A23|WideOr0~17_combout ),
	.cout());
// synopsys translate_off
defparam \BCD_CONVERT|A23|WideOr0~17 .lut_mask = 16'hF7FF;
defparam \BCD_CONVERT|A23|WideOr0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cycloneiii_lcell_comb \SPI_DAC|clk_1MHz~0 (
// Equation(s):
// \SPI_DAC|clk_1MHz~0_combout  = !\SPI_DAC|clk_1MHz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SPI_DAC|clk_1MHz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_DAC|clk_1MHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz~0 .lut_mask = 16'h0F0F;
defparam \SPI_DAC|clk_1MHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cycloneiii_lcell_comb \SPI_ADC|Add0~0 (
// Equation(s):
// \SPI_ADC|Add0~0_combout  = \SPI_ADC|ctr [0] $ (VCC)
// \SPI_ADC|Add0~1  = CARRY(\SPI_ADC|ctr [0])

	.dataa(\SPI_ADC|ctr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SPI_ADC|Add0~0_combout ),
	.cout(\SPI_ADC|Add0~1 ));
// synopsys translate_off
defparam \SPI_ADC|Add0~0 .lut_mask = 16'h55AA;
defparam \SPI_ADC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N22
cycloneiii_lcell_comb \SPI_ADC|Add0~6 (
// Equation(s):
// \SPI_ADC|Add0~6_combout  = (\SPI_ADC|ctr [3] & (\SPI_ADC|Add0~5  & VCC)) # (!\SPI_ADC|ctr [3] & (!\SPI_ADC|Add0~5 ))
// \SPI_ADC|Add0~7  = CARRY((!\SPI_ADC|ctr [3] & !\SPI_ADC|Add0~5 ))

	.dataa(\SPI_ADC|ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add0~5 ),
	.combout(\SPI_ADC|Add0~6_combout ),
	.cout(\SPI_ADC|Add0~7 ));
// synopsys translate_off
defparam \SPI_ADC|Add0~6 .lut_mask = 16'hA505;
defparam \SPI_ADC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cycloneiii_lcell_comb \SPI_ADC|Add0~8 (
// Equation(s):
// \SPI_ADC|Add0~8_combout  = \SPI_ADC|Add0~7  $ (\SPI_ADC|ctr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|ctr [4]),
	.cin(\SPI_ADC|Add0~7 ),
	.combout(\SPI_ADC|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Add0~8 .lut_mask = 16'h0FF0;
defparam \SPI_ADC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y25_N25
dffeas \SPI_ADC|ctr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[4] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N6
cycloneiii_lcell_comb \SPI_ADC|ctr~0 (
// Equation(s):
// \SPI_ADC|ctr~0_combout  = (\SPI_ADC|Add0~0_combout  & ((\SPI_ADC|ctr [4]) # (!\SPI_DAC|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\SPI_ADC|Add0~0_combout ),
	.datac(\SPI_ADC|ctr [4]),
	.datad(\SPI_DAC|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|ctr~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|ctr~0 .lut_mask = 16'hC0CC;
defparam \SPI_ADC|ctr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N7
dffeas \SPI_ADC|ctr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[0] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cycloneiii_lcell_comb \SPI_ADC|Add0~2 (
// Equation(s):
// \SPI_ADC|Add0~2_combout  = (\SPI_ADC|ctr [1] & (\SPI_ADC|Add0~1  & VCC)) # (!\SPI_ADC|ctr [1] & (!\SPI_ADC|Add0~1 ))
// \SPI_ADC|Add0~3  = CARRY((!\SPI_ADC|ctr [1] & !\SPI_ADC|Add0~1 ))

	.dataa(gnd),
	.datab(\SPI_ADC|ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add0~1 ),
	.combout(\SPI_ADC|Add0~2_combout ),
	.cout(\SPI_ADC|Add0~3 ));
// synopsys translate_off
defparam \SPI_ADC|Add0~2 .lut_mask = 16'hC303;
defparam \SPI_ADC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cycloneiii_lcell_comb \SPI_ADC|ctr~1 (
// Equation(s):
// \SPI_ADC|ctr~1_combout  = (\SPI_ADC|Add0~2_combout  & ((\SPI_ADC|ctr [4]) # (!\SPI_DAC|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\SPI_ADC|Add0~2_combout ),
	.datac(\SPI_ADC|ctr [4]),
	.datad(\SPI_DAC|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|ctr~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|ctr~1 .lut_mask = 16'hC0CC;
defparam \SPI_ADC|ctr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N5
dffeas \SPI_ADC|ctr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[1] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N20
cycloneiii_lcell_comb \SPI_ADC|Add0~4 (
// Equation(s):
// \SPI_ADC|Add0~4_combout  = (\SPI_ADC|ctr [2] & ((GND) # (!\SPI_ADC|Add0~3 ))) # (!\SPI_ADC|ctr [2] & (\SPI_ADC|Add0~3  $ (GND)))
// \SPI_ADC|Add0~5  = CARRY((\SPI_ADC|ctr [2]) # (!\SPI_ADC|Add0~3 ))

	.dataa(gnd),
	.datab(\SPI_ADC|ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add0~3 ),
	.combout(\SPI_ADC|Add0~4_combout ),
	.cout(\SPI_ADC|Add0~5 ));
// synopsys translate_off
defparam \SPI_ADC|Add0~4 .lut_mask = 16'h3CCF;
defparam \SPI_ADC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cycloneiii_lcell_comb \SPI_ADC|ctr~2 (
// Equation(s):
// \SPI_ADC|ctr~2_combout  = (\SPI_ADC|Add0~4_combout  & ((\SPI_ADC|ctr [4]) # (!\SPI_DAC|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\SPI_ADC|Add0~4_combout ),
	.datac(\SPI_ADC|ctr [4]),
	.datad(\SPI_DAC|Equal0~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|ctr~2_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|ctr~2 .lut_mask = 16'hC0CC;
defparam \SPI_ADC|ctr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N29
dffeas \SPI_ADC|ctr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[2] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y25_N23
dffeas \SPI_ADC|ctr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|ctr[3] .is_wysiwyg = "true";
defparam \SPI_ADC|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N0
cycloneiii_lcell_comb \SPI_DAC|Equal0~0 (
// Equation(s):
// \SPI_DAC|Equal0~0_combout  = (!\SPI_ADC|ctr [3] & (!\SPI_ADC|ctr [2] & (!\SPI_ADC|ctr [1] & !\SPI_ADC|ctr [0])))

	.dataa(\SPI_ADC|ctr [3]),
	.datab(\SPI_ADC|ctr [2]),
	.datac(\SPI_ADC|ctr [1]),
	.datad(\SPI_ADC|ctr [0]),
	.cin(gnd),
	.combout(\SPI_DAC|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Equal0~0 .lut_mask = 16'h0001;
defparam \SPI_DAC|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cycloneiii_lcell_comb \SPI_DAC|Equal0~1 (
// Equation(s):
// \SPI_DAC|Equal0~1_combout  = (\SPI_DAC|Equal0~0_combout  & !\SPI_ADC|ctr [4])

	.dataa(gnd),
	.datab(\SPI_DAC|Equal0~0_combout ),
	.datac(gnd),
	.datad(\SPI_ADC|ctr [4]),
	.cin(gnd),
	.combout(\SPI_DAC|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Equal0~1 .lut_mask = 16'h00CC;
defparam \SPI_DAC|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N3
dffeas \SPI_DAC|clk_1MHz (
	.clk(\CLOCK_50~input_o ),
	.d(\SPI_DAC|clk_1MHz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_DAC|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz .is_wysiwyg = "true";
defparam \SPI_DAC|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneiii_clkctrl \SPI_DAC|clk_1MHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SPI_DAC|clk_1MHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SPI_DAC|clk_1MHz~clkctrl_outclk ));
// synopsys translate_off
defparam \SPI_DAC|clk_1MHz~clkctrl .clock_type = "global clock";
defparam \SPI_DAC|clk_1MHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneiii_lcell_comb \PWM_DC|count[0]~27 (
// Equation(s):
// \PWM_DC|count[0]~27_combout  = !\PWM_DC|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PWM_DC|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PWM_DC|count[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_DC|count[0]~27 .lut_mask = 16'h0F0F;
defparam \PWM_DC|count[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N1
dffeas \PWM_DC|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[0]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[0] .is_wysiwyg = "true";
defparam \PWM_DC|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneiii_lcell_comb \GEN_10K|Add0~22 (
// Equation(s):
// \GEN_10K|Add0~22_combout  = (\GEN_10K|ctr [11] & (\GEN_10K|Add0~21  & VCC)) # (!\GEN_10K|ctr [11] & (!\GEN_10K|Add0~21 ))
// \GEN_10K|Add0~23  = CARRY((!\GEN_10K|ctr [11] & !\GEN_10K|Add0~21 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~21 ),
	.combout(\GEN_10K|Add0~22_combout ),
	.cout(\GEN_10K|Add0~23 ));
// synopsys translate_off
defparam \GEN_10K|Add0~22 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneiii_lcell_comb \GEN_10K|Add0~24 (
// Equation(s):
// \GEN_10K|Add0~24_combout  = (\GEN_10K|ctr [12] & ((GND) # (!\GEN_10K|Add0~23 ))) # (!\GEN_10K|ctr [12] & (\GEN_10K|Add0~23  $ (GND)))
// \GEN_10K|Add0~25  = CARRY((\GEN_10K|ctr [12]) # (!\GEN_10K|Add0~23 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~23 ),
	.combout(\GEN_10K|Add0~24_combout ),
	.cout(\GEN_10K|Add0~25 ));
// synopsys translate_off
defparam \GEN_10K|Add0~24 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneiii_lcell_comb \GEN_10K|ctr~6 (
// Equation(s):
// \GEN_10K|ctr~6_combout  = (\GEN_10K|Add0~24_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Equal0~5_combout ),
	.datab(\GEN_10K|Equal0~4_combout ),
	.datac(\GEN_10K|Add0~24_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~6_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~6 .lut_mask = 16'hF070;
defparam \GEN_10K|ctr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N25
dffeas \GEN_10K|ctr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[12] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneiii_lcell_comb \GEN_10K|Add0~26 (
// Equation(s):
// \GEN_10K|Add0~26_combout  = (\GEN_10K|ctr [13] & (\GEN_10K|Add0~25  & VCC)) # (!\GEN_10K|ctr [13] & (!\GEN_10K|Add0~25 ))
// \GEN_10K|Add0~27  = CARRY((!\GEN_10K|ctr [13] & !\GEN_10K|Add0~25 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~25 ),
	.combout(\GEN_10K|Add0~26_combout ),
	.cout(\GEN_10K|Add0~27 ));
// synopsys translate_off
defparam \GEN_10K|Add0~26 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneiii_lcell_comb \GEN_10K|ctr~7 (
// Equation(s):
// \GEN_10K|ctr~7_combout  = (\GEN_10K|Add0~26_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~5_combout )) # (!\GEN_10K|Equal0~4_combout )))

	.dataa(\GEN_10K|Equal0~4_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Add0~26_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~7_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~7 .lut_mask = 16'hF070;
defparam \GEN_10K|ctr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N9
dffeas \GEN_10K|ctr[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[13] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneiii_lcell_comb \GEN_10K|Add0~28 (
// Equation(s):
// \GEN_10K|Add0~28_combout  = (\GEN_10K|ctr [14] & ((GND) # (!\GEN_10K|Add0~27 ))) # (!\GEN_10K|ctr [14] & (\GEN_10K|Add0~27  $ (GND)))
// \GEN_10K|Add0~29  = CARRY((\GEN_10K|ctr [14]) # (!\GEN_10K|Add0~27 ))

	.dataa(\GEN_10K|ctr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~27 ),
	.combout(\GEN_10K|Add0~28_combout ),
	.cout(\GEN_10K|Add0~29 ));
// synopsys translate_off
defparam \GEN_10K|Add0~28 .lut_mask = 16'h5AAF;
defparam \GEN_10K|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
cycloneiii_lcell_comb \GEN_10K|ctr~8 (
// Equation(s):
// \GEN_10K|ctr~8_combout  = (\GEN_10K|Add0~28_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Add0~28_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Equal0~4_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~8_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~8 .lut_mask = 16'hAA2A;
defparam \GEN_10K|ctr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N3
dffeas \GEN_10K|ctr[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[14] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneiii_lcell_comb \GEN_10K|Add0~30 (
// Equation(s):
// \GEN_10K|Add0~30_combout  = (\GEN_10K|ctr [15] & (\GEN_10K|Add0~29  & VCC)) # (!\GEN_10K|ctr [15] & (!\GEN_10K|Add0~29 ))
// \GEN_10K|Add0~31  = CARRY((!\GEN_10K|ctr [15] & !\GEN_10K|Add0~29 ))

	.dataa(\GEN_10K|ctr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~29 ),
	.combout(\GEN_10K|Add0~30_combout ),
	.cout(\GEN_10K|Add0~31 ));
// synopsys translate_off
defparam \GEN_10K|Add0~30 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneiii_lcell_comb \GEN_10K|ctr~9 (
// Equation(s):
// \GEN_10K|ctr~9_combout  = (\GEN_10K|Add0~30_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Add0~30_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Equal0~4_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~9_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~9 .lut_mask = 16'hAA2A;
defparam \GEN_10K|ctr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N21
dffeas \GEN_10K|ctr[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[15] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneiii_lcell_comb \GEN_10K|Add0~32 (
// Equation(s):
// \GEN_10K|Add0~32_combout  = (\GEN_10K|ctr [16] & ((GND) # (!\GEN_10K|Add0~31 ))) # (!\GEN_10K|ctr [16] & (\GEN_10K|Add0~31  $ (GND)))
// \GEN_10K|Add0~33  = CARRY((\GEN_10K|ctr [16]) # (!\GEN_10K|Add0~31 ))

	.dataa(\GEN_10K|ctr [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~31 ),
	.combout(\GEN_10K|Add0~32_combout ),
	.cout(\GEN_10K|Add0~33 ));
// synopsys translate_off
defparam \GEN_10K|Add0~32 .lut_mask = 16'h5AAF;
defparam \GEN_10K|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cycloneiii_lcell_comb \GEN_10K|ctr~10 (
// Equation(s):
// \GEN_10K|ctr~10_combout  = (\GEN_10K|Add0~32_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Add0~32_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Equal0~4_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~10_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~10 .lut_mask = 16'hAA2A;
defparam \GEN_10K|ctr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N7
dffeas \GEN_10K|ctr[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[16] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneiii_lcell_comb \GEN_10K|Add0~34 (
// Equation(s):
// \GEN_10K|Add0~34_combout  = (\GEN_10K|ctr [17] & (\GEN_10K|Add0~33  & VCC)) # (!\GEN_10K|ctr [17] & (!\GEN_10K|Add0~33 ))
// \GEN_10K|Add0~35  = CARRY((!\GEN_10K|ctr [17] & !\GEN_10K|Add0~33 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~33 ),
	.combout(\GEN_10K|Add0~34_combout ),
	.cout(\GEN_10K|Add0~35 ));
// synopsys translate_off
defparam \GEN_10K|Add0~34 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneiii_lcell_comb \GEN_10K|ctr~11 (
// Equation(s):
// \GEN_10K|ctr~11_combout  = (\GEN_10K|Add0~34_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Add0~34_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Equal0~4_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~11_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~11 .lut_mask = 16'hAA2A;
defparam \GEN_10K|ctr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N19
dffeas \GEN_10K|ctr[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[17] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneiii_lcell_comb \GEN_10K|Add0~36 (
// Equation(s):
// \GEN_10K|Add0~36_combout  = (\GEN_10K|ctr [18] & ((GND) # (!\GEN_10K|Add0~35 ))) # (!\GEN_10K|ctr [18] & (\GEN_10K|Add0~35  $ (GND)))
// \GEN_10K|Add0~37  = CARRY((\GEN_10K|ctr [18]) # (!\GEN_10K|Add0~35 ))

	.dataa(\GEN_10K|ctr [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~35 ),
	.combout(\GEN_10K|Add0~36_combout ),
	.cout(\GEN_10K|Add0~37 ));
// synopsys translate_off
defparam \GEN_10K|Add0~36 .lut_mask = 16'h5AAF;
defparam \GEN_10K|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneiii_lcell_comb \GEN_10K|ctr~12 (
// Equation(s):
// \GEN_10K|ctr~12_combout  = (\GEN_10K|Add0~36_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~5_combout )) # (!\GEN_10K|Equal0~4_combout )))

	.dataa(\GEN_10K|Equal0~4_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Add0~36_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~12_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~12 .lut_mask = 16'hF070;
defparam \GEN_10K|ctr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N5
dffeas \GEN_10K|ctr[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[18] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneiii_lcell_comb \GEN_10K|Add0~38 (
// Equation(s):
// \GEN_10K|Add0~38_combout  = (\GEN_10K|ctr [19] & (\GEN_10K|Add0~37  & VCC)) # (!\GEN_10K|ctr [19] & (!\GEN_10K|Add0~37 ))
// \GEN_10K|Add0~39  = CARRY((!\GEN_10K|ctr [19] & !\GEN_10K|Add0~37 ))

	.dataa(\GEN_10K|ctr [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~37 ),
	.combout(\GEN_10K|Add0~38_combout ),
	.cout(\GEN_10K|Add0~39 ));
// synopsys translate_off
defparam \GEN_10K|Add0~38 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneiii_lcell_comb \GEN_10K|ctr~13 (
// Equation(s):
// \GEN_10K|ctr~13_combout  = (\GEN_10K|Add0~38_combout  & ((\PWM_DC|count [0]) # ((!\GEN_10K|Equal0~4_combout ) # (!\GEN_10K|Equal0~5_combout ))))

	.dataa(\PWM_DC|count [0]),
	.datab(\GEN_10K|Add0~38_combout ),
	.datac(\GEN_10K|Equal0~5_combout ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~13_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~13 .lut_mask = 16'h8CCC;
defparam \GEN_10K|ctr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N27
dffeas \GEN_10K|ctr[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[19] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneiii_lcell_comb \GEN_10K|Add0~40 (
// Equation(s):
// \GEN_10K|Add0~40_combout  = \GEN_10K|Add0~39  $ (\GEN_10K|ctr [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GEN_10K|ctr [20]),
	.cin(\GEN_10K|Add0~39 ),
	.combout(\GEN_10K|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Add0~40 .lut_mask = 16'h0FF0;
defparam \GEN_10K|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneiii_lcell_comb \GEN_10K|ctr~14 (
// Equation(s):
// \GEN_10K|ctr~14_combout  = (\GEN_10K|Add0~40_combout  & ((\PWM_DC|count [0]) # ((!\GEN_10K|Equal0~4_combout ) # (!\GEN_10K|Equal0~5_combout ))))

	.dataa(\PWM_DC|count [0]),
	.datab(\GEN_10K|Add0~40_combout ),
	.datac(\GEN_10K|Equal0~5_combout ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~14_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~14 .lut_mask = 16'h8CCC;
defparam \GEN_10K|ctr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \GEN_10K|ctr[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[20] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneiii_lcell_comb \GEN_10K|Equal0~5 (
// Equation(s):
// \GEN_10K|Equal0~5_combout  = (!\GEN_10K|ctr [18] & (!\GEN_10K|ctr [20] & (!\GEN_10K|ctr [19] & !\GEN_10K|ctr [17])))

	.dataa(\GEN_10K|ctr [18]),
	.datab(\GEN_10K|ctr [20]),
	.datac(\GEN_10K|ctr [19]),
	.datad(\GEN_10K|ctr [17]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~5 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneiii_lcell_comb \GEN_10K|Add0~1 (
// Equation(s):
// \GEN_10K|Add0~1_cout  = CARRY(\PWM_DC|count [0])

	.dataa(\PWM_DC|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\GEN_10K|Add0~1_cout ));
// synopsys translate_off
defparam \GEN_10K|Add0~1 .lut_mask = 16'h00AA;
defparam \GEN_10K|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cycloneiii_lcell_comb \GEN_10K|Add0~2 (
// Equation(s):
// \GEN_10K|Add0~2_combout  = (\GEN_10K|ctr [1] & (\GEN_10K|Add0~1_cout  & VCC)) # (!\GEN_10K|ctr [1] & (!\GEN_10K|Add0~1_cout ))
// \GEN_10K|Add0~3  = CARRY((!\GEN_10K|ctr [1] & !\GEN_10K|Add0~1_cout ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~1_cout ),
	.combout(\GEN_10K|Add0~2_combout ),
	.cout(\GEN_10K|Add0~3 ));
// synopsys translate_off
defparam \GEN_10K|Add0~2 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N15
dffeas \GEN_10K|ctr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[1] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneiii_lcell_comb \GEN_10K|Add0~4 (
// Equation(s):
// \GEN_10K|Add0~4_combout  = (\GEN_10K|ctr [2] & ((GND) # (!\GEN_10K|Add0~3 ))) # (!\GEN_10K|ctr [2] & (\GEN_10K|Add0~3  $ (GND)))
// \GEN_10K|Add0~5  = CARRY((\GEN_10K|ctr [2]) # (!\GEN_10K|Add0~3 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~3 ),
	.combout(\GEN_10K|Add0~4_combout ),
	.cout(\GEN_10K|Add0~5 ));
// synopsys translate_off
defparam \GEN_10K|Add0~4 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneiii_lcell_comb \GEN_10K|ctr~0 (
// Equation(s):
// \GEN_10K|ctr~0_combout  = (\GEN_10K|Add0~4_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~5_combout )) # (!\GEN_10K|Equal0~4_combout )))

	.dataa(\GEN_10K|Equal0~4_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Add0~4_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~0_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~0 .lut_mask = 16'hF070;
defparam \GEN_10K|ctr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N11
dffeas \GEN_10K|ctr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[2] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneiii_lcell_comb \GEN_10K|Add0~6 (
// Equation(s):
// \GEN_10K|Add0~6_combout  = (\GEN_10K|ctr [3] & (\GEN_10K|Add0~5  & VCC)) # (!\GEN_10K|ctr [3] & (!\GEN_10K|Add0~5 ))
// \GEN_10K|Add0~7  = CARRY((!\GEN_10K|ctr [3] & !\GEN_10K|Add0~5 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~5 ),
	.combout(\GEN_10K|Add0~6_combout ),
	.cout(\GEN_10K|Add0~7 ));
// synopsys translate_off
defparam \GEN_10K|Add0~6 .lut_mask = 16'hC303;
defparam \GEN_10K|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneiii_lcell_comb \GEN_10K|ctr~1 (
// Equation(s):
// \GEN_10K|ctr~1_combout  = (\GEN_10K|Add0~6_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~5_combout )) # (!\GEN_10K|Equal0~4_combout )))

	.dataa(\GEN_10K|Equal0~4_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\PWM_DC|count [0]),
	.datad(\GEN_10K|Add0~6_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~1_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~1 .lut_mask = 16'hF700;
defparam \GEN_10K|ctr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \GEN_10K|ctr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[3] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cycloneiii_lcell_comb \GEN_10K|Add0~8 (
// Equation(s):
// \GEN_10K|Add0~8_combout  = (\GEN_10K|ctr [4] & ((GND) # (!\GEN_10K|Add0~7 ))) # (!\GEN_10K|ctr [4] & (\GEN_10K|Add0~7  $ (GND)))
// \GEN_10K|Add0~9  = CARRY((\GEN_10K|ctr [4]) # (!\GEN_10K|Add0~7 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~7 ),
	.combout(\GEN_10K|Add0~8_combout ),
	.cout(\GEN_10K|Add0~9 ));
// synopsys translate_off
defparam \GEN_10K|Add0~8 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cycloneiii_lcell_comb \GEN_10K|ctr~2 (
// Equation(s):
// \GEN_10K|ctr~2_combout  = (\GEN_10K|Add0~8_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~5_combout )) # (!\GEN_10K|Equal0~4_combout )))

	.dataa(\GEN_10K|Equal0~4_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Add0~8_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~2_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~2 .lut_mask = 16'hF070;
defparam \GEN_10K|ctr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N13
dffeas \GEN_10K|ctr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[4] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneiii_lcell_comb \GEN_10K|Add0~10 (
// Equation(s):
// \GEN_10K|Add0~10_combout  = (\GEN_10K|ctr [5] & (\GEN_10K|Add0~9  & VCC)) # (!\GEN_10K|ctr [5] & (!\GEN_10K|Add0~9 ))
// \GEN_10K|Add0~11  = CARRY((!\GEN_10K|ctr [5] & !\GEN_10K|Add0~9 ))

	.dataa(\GEN_10K|ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~9 ),
	.combout(\GEN_10K|Add0~10_combout ),
	.cout(\GEN_10K|Add0~11 ));
// synopsys translate_off
defparam \GEN_10K|Add0~10 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N14
cycloneiii_lcell_comb \GEN_10K|ctr~3 (
// Equation(s):
// \GEN_10K|ctr~3_combout  = (\GEN_10K|Add0~10_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~5_combout )) # (!\GEN_10K|Equal0~4_combout )))

	.dataa(\GEN_10K|Equal0~4_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|Add0~10_combout ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|ctr~3_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~3 .lut_mask = 16'hF070;
defparam \GEN_10K|ctr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N15
dffeas \GEN_10K|ctr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[5] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneiii_lcell_comb \GEN_10K|Add0~12 (
// Equation(s):
// \GEN_10K|Add0~12_combout  = (\GEN_10K|ctr [6] & ((GND) # (!\GEN_10K|Add0~11 ))) # (!\GEN_10K|ctr [6] & (\GEN_10K|Add0~11  $ (GND)))
// \GEN_10K|Add0~13  = CARRY((\GEN_10K|ctr [6]) # (!\GEN_10K|Add0~11 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~11 ),
	.combout(\GEN_10K|Add0~12_combout ),
	.cout(\GEN_10K|Add0~13 ));
// synopsys translate_off
defparam \GEN_10K|Add0~12 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N25
dffeas \GEN_10K|ctr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[6] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cycloneiii_lcell_comb \GEN_10K|Add0~14 (
// Equation(s):
// \GEN_10K|Add0~14_combout  = (\GEN_10K|ctr [7] & (\GEN_10K|Add0~13  & VCC)) # (!\GEN_10K|ctr [7] & (!\GEN_10K|Add0~13 ))
// \GEN_10K|Add0~15  = CARRY((!\GEN_10K|ctr [7] & !\GEN_10K|Add0~13 ))

	.dataa(\GEN_10K|ctr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~13 ),
	.combout(\GEN_10K|Add0~14_combout ),
	.cout(\GEN_10K|Add0~15 ));
// synopsys translate_off
defparam \GEN_10K|Add0~14 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N27
dffeas \GEN_10K|ctr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[7] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneiii_lcell_comb \GEN_10K|Add0~16 (
// Equation(s):
// \GEN_10K|Add0~16_combout  = (\GEN_10K|ctr [8] & ((GND) # (!\GEN_10K|Add0~15 ))) # (!\GEN_10K|ctr [8] & (\GEN_10K|Add0~15  $ (GND)))
// \GEN_10K|Add0~17  = CARRY((\GEN_10K|ctr [8]) # (!\GEN_10K|Add0~15 ))

	.dataa(gnd),
	.datab(\GEN_10K|ctr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~15 ),
	.combout(\GEN_10K|Add0~16_combout ),
	.cout(\GEN_10K|Add0~17 ));
// synopsys translate_off
defparam \GEN_10K|Add0~16 .lut_mask = 16'h3CCF;
defparam \GEN_10K|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y23_N29
dffeas \GEN_10K|ctr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[8] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneiii_lcell_comb \GEN_10K|Add0~18 (
// Equation(s):
// \GEN_10K|Add0~18_combout  = (\GEN_10K|ctr [9] & (\GEN_10K|Add0~17  & VCC)) # (!\GEN_10K|ctr [9] & (!\GEN_10K|Add0~17 ))
// \GEN_10K|Add0~19  = CARRY((!\GEN_10K|ctr [9] & !\GEN_10K|Add0~17 ))

	.dataa(\GEN_10K|ctr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~17 ),
	.combout(\GEN_10K|Add0~18_combout ),
	.cout(\GEN_10K|Add0~19 ));
// synopsys translate_off
defparam \GEN_10K|Add0~18 .lut_mask = 16'hA505;
defparam \GEN_10K|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N6
cycloneiii_lcell_comb \GEN_10K|ctr~4 (
// Equation(s):
// \GEN_10K|ctr~4_combout  = (\GEN_10K|Add0~18_combout  & (((\PWM_DC|count [0]) # (!\GEN_10K|Equal0~4_combout )) # (!\GEN_10K|Equal0~5_combout )))

	.dataa(\GEN_10K|Add0~18_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\PWM_DC|count [0]),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~4_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~4 .lut_mask = 16'hA2AA;
defparam \GEN_10K|ctr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \GEN_10K|ctr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[9] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneiii_lcell_comb \GEN_10K|Add0~20 (
// Equation(s):
// \GEN_10K|Add0~20_combout  = (\GEN_10K|ctr [10] & ((GND) # (!\GEN_10K|Add0~19 ))) # (!\GEN_10K|ctr [10] & (\GEN_10K|Add0~19  $ (GND)))
// \GEN_10K|Add0~21  = CARRY((\GEN_10K|ctr [10]) # (!\GEN_10K|Add0~19 ))

	.dataa(\GEN_10K|ctr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\GEN_10K|Add0~19 ),
	.combout(\GEN_10K|Add0~20_combout ),
	.cout(\GEN_10K|Add0~21 ));
// synopsys translate_off
defparam \GEN_10K|Add0~20 .lut_mask = 16'h5AAF;
defparam \GEN_10K|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneiii_lcell_comb \GEN_10K|ctr~5 (
// Equation(s):
// \GEN_10K|ctr~5_combout  = (\GEN_10K|Add0~20_combout  & ((\PWM_DC|count [0]) # ((!\GEN_10K|Equal0~4_combout ) # (!\GEN_10K|Equal0~5_combout ))))

	.dataa(\PWM_DC|count [0]),
	.datab(\GEN_10K|Add0~20_combout ),
	.datac(\GEN_10K|Equal0~5_combout ),
	.datad(\GEN_10K|Equal0~4_combout ),
	.cin(gnd),
	.combout(\GEN_10K|ctr~5_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|ctr~5 .lut_mask = 16'h8CCC;
defparam \GEN_10K|ctr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N23
dffeas \GEN_10K|ctr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|ctr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[10] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N3
dffeas \GEN_10K|ctr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|ctr[11] .is_wysiwyg = "true";
defparam \GEN_10K|ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneiii_lcell_comb \GEN_10K|Equal0~2 (
// Equation(s):
// \GEN_10K|Equal0~2_combout  = (!\GEN_10K|ctr [11] & (!\GEN_10K|ctr [10] & (!\GEN_10K|ctr [12] & !\GEN_10K|ctr [9])))

	.dataa(\GEN_10K|ctr [11]),
	.datab(\GEN_10K|ctr [10]),
	.datac(\GEN_10K|ctr [12]),
	.datad(\GEN_10K|ctr [9]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~2 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneiii_lcell_comb \GEN_10K|Equal0~0 (
// Equation(s):
// \GEN_10K|Equal0~0_combout  = (!\GEN_10K|ctr [1] & (!\GEN_10K|ctr [2] & (!\GEN_10K|ctr [4] & !\GEN_10K|ctr [3])))

	.dataa(\GEN_10K|ctr [1]),
	.datab(\GEN_10K|ctr [2]),
	.datac(\GEN_10K|ctr [4]),
	.datad(\GEN_10K|ctr [3]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~0 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
cycloneiii_lcell_comb \GEN_10K|Equal0~1 (
// Equation(s):
// \GEN_10K|Equal0~1_combout  = (!\GEN_10K|ctr [5] & (!\GEN_10K|ctr [6] & (!\GEN_10K|ctr [7] & !\GEN_10K|ctr [8])))

	.dataa(\GEN_10K|ctr [5]),
	.datab(\GEN_10K|ctr [6]),
	.datac(\GEN_10K|ctr [7]),
	.datad(\GEN_10K|ctr [8]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~1 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
cycloneiii_lcell_comb \GEN_10K|Equal0~3 (
// Equation(s):
// \GEN_10K|Equal0~3_combout  = (!\GEN_10K|ctr [16] & (!\GEN_10K|ctr [14] & (!\GEN_10K|ctr [13] & !\GEN_10K|ctr [15])))

	.dataa(\GEN_10K|ctr [16]),
	.datab(\GEN_10K|ctr [14]),
	.datac(\GEN_10K|ctr [13]),
	.datad(\GEN_10K|ctr [15]),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~3 .lut_mask = 16'h0001;
defparam \GEN_10K|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneiii_lcell_comb \GEN_10K|Equal0~4 (
// Equation(s):
// \GEN_10K|Equal0~4_combout  = (\GEN_10K|Equal0~2_combout  & (\GEN_10K|Equal0~0_combout  & (\GEN_10K|Equal0~1_combout  & \GEN_10K|Equal0~3_combout )))

	.dataa(\GEN_10K|Equal0~2_combout ),
	.datab(\GEN_10K|Equal0~0_combout ),
	.datac(\GEN_10K|Equal0~1_combout ),
	.datad(\GEN_10K|Equal0~3_combout ),
	.cin(gnd),
	.combout(\GEN_10K|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|Equal0~4 .lut_mask = 16'h8000;
defparam \GEN_10K|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneiii_lcell_comb \GEN_10K|clkout~0 (
// Equation(s):
// \GEN_10K|clkout~0_combout  = \GEN_10K|clkout~q  $ (((\GEN_10K|Equal0~4_combout  & (\GEN_10K|Equal0~5_combout  & !\PWM_DC|count [0]))))

	.dataa(\GEN_10K|Equal0~4_combout ),
	.datab(\GEN_10K|Equal0~5_combout ),
	.datac(\GEN_10K|clkout~q ),
	.datad(\PWM_DC|count [0]),
	.cin(gnd),
	.combout(\GEN_10K|clkout~0_combout ),
	.cout());
// synopsys translate_off
defparam \GEN_10K|clkout~0 .lut_mask = 16'hF078;
defparam \GEN_10K|clkout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N29
dffeas \GEN_10K|clkout (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\GEN_10K|clkout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\GEN_10K|clkout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \GEN_10K|clkout .is_wysiwyg = "true";
defparam \GEN_10K|clkout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneiii_lcell_comb \PULSE|state.IDLE~feeder (
// Equation(s):
// \PULSE|state.IDLE~feeder_combout  = \GEN_10K|clkout~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\GEN_10K|clkout~q ),
	.cin(gnd),
	.combout(\PULSE|state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PULSE|state.IDLE~feeder .lut_mask = 16'hFF00;
defparam \PULSE|state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N23
dffeas \PULSE|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PULSE|state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PULSE|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PULSE|state.IDLE .is_wysiwyg = "true";
defparam \PULSE|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneiii_lcell_comb \PULSE|pulse~1 (
// Equation(s):
// \PULSE|pulse~1_combout  = (!\PULSE|state.IDLE~q  & \GEN_10K|clkout~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PULSE|state.IDLE~q ),
	.datad(\GEN_10K|clkout~q ),
	.cin(gnd),
	.combout(\PULSE|pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \PULSE|pulse~1 .lut_mask = 16'h0F00;
defparam \PULSE|pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N1
dffeas \PULSE|pulse (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PULSE|pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PULSE|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PULSE|pulse .is_wysiwyg = "true";
defparam \PULSE|pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneiii_lcell_comb \SPI_DAC|Selector2~0 (
// Equation(s):
// \SPI_DAC|Selector2~0_combout  = (\SPI_DAC|dac_cs~q  & \SPI_DAC|sr_state.IDLE~q )

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_DAC|sr_state.IDLE~q ),
	.cin(gnd),
	.combout(\SPI_DAC|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector2~0 .lut_mask = 16'hAA00;
defparam \SPI_DAC|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N1
dffeas \SPI_DAC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_DAC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cycloneiii_lcell_comb \SPI_DAC|Selector0~0 (
// Equation(s):
// \SPI_DAC|Selector0~0_combout  = (\SPI_DAC|dac_cs~q  & ((\PULSE|pulse~q ) # ((\SPI_DAC|sr_state.IDLE~q )))) # (!\SPI_DAC|dac_cs~q  & (!\SPI_DAC|sr_state.WAIT_CSB_HIGH~q  & ((\PULSE|pulse~q ) # (\SPI_DAC|sr_state.IDLE~q ))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\PULSE|pulse~q ),
	.datac(\SPI_DAC|sr_state.IDLE~q ),
	.datad(\SPI_DAC|sr_state.WAIT_CSB_HIGH~q ),
	.cin(gnd),
	.combout(\SPI_DAC|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector0~0 .lut_mask = 16'hA8FC;
defparam \SPI_DAC|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N3
dffeas \SPI_DAC|sr_state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_DAC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneiii_lcell_comb \SPI_DAC|Selector1~0 (
// Equation(s):
// \SPI_DAC|Selector1~0_combout  = (\SPI_DAC|dac_cs~q  & (\PULSE|pulse~q  & ((!\SPI_DAC|sr_state.IDLE~q )))) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|sr_state.WAIT_CSB_FALL~q ) # ((\PULSE|pulse~q  & !\SPI_DAC|sr_state.IDLE~q ))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\PULSE|pulse~q ),
	.datac(\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datad(\SPI_DAC|sr_state.IDLE~q ),
	.cin(gnd),
	.combout(\SPI_DAC|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector1~0 .lut_mask = 16'h50DC;
defparam \SPI_DAC|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N25
dffeas \SPI_DAC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_DAC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_DAC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N4
cycloneiii_lcell_comb \SPI_DAC|dac_start~0 (
// Equation(s):
// \SPI_DAC|dac_start~0_combout  = (\SPI_DAC|dac_start~q  & ((\SPI_DAC|dac_cs~q ) # ((\SPI_DAC|sr_state.WAIT_CSB_FALL~q ) # (!\SPI_DAC|sr_state.IDLE~q ))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|sr_state.IDLE~q ),
	.datac(\SPI_DAC|sr_state.WAIT_CSB_FALL~q ),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|dac_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|dac_start~0 .lut_mask = 16'hFB00;
defparam \SPI_DAC|dac_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneiii_lcell_comb \SPI_DAC|dac_start~1 (
// Equation(s):
// \SPI_DAC|dac_start~1_combout  = (\SPI_DAC|dac_start~0_combout ) # ((\PULSE|pulse~q  & !\SPI_DAC|sr_state.IDLE~q ))

	.dataa(gnd),
	.datab(\PULSE|pulse~q ),
	.datac(\SPI_DAC|dac_start~0_combout ),
	.datad(\SPI_DAC|sr_state.IDLE~q ),
	.cin(gnd),
	.combout(\SPI_DAC|dac_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|dac_start~1 .lut_mask = 16'hF0FC;
defparam \SPI_DAC|dac_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N21
dffeas \SPI_DAC|dac_start (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_DAC|dac_start~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_start .is_wysiwyg = "true";
defparam \SPI_DAC|dac_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneiii_lcell_comb \SPI_DAC|state[0]~5 (
// Equation(s):
// \SPI_DAC|state[0]~5_combout  = \SPI_DAC|state [0] $ (VCC)
// \SPI_DAC|state[0]~6  = CARRY(\SPI_DAC|state [0])

	.dataa(gnd),
	.datab(\SPI_DAC|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SPI_DAC|state[0]~5_combout ),
	.cout(\SPI_DAC|state[0]~6 ));
// synopsys translate_off
defparam \SPI_DAC|state[0]~5 .lut_mask = 16'h33CC;
defparam \SPI_DAC|state[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneiii_lcell_comb \SPI_DAC|state[3]~11 (
// Equation(s):
// \SPI_DAC|state[3]~11_combout  = (\SPI_DAC|state [3] & (!\SPI_DAC|state[2]~10 )) # (!\SPI_DAC|state [3] & ((\SPI_DAC|state[2]~10 ) # (GND)))
// \SPI_DAC|state[3]~12  = CARRY((!\SPI_DAC|state[2]~10 ) # (!\SPI_DAC|state [3]))

	.dataa(\SPI_DAC|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_DAC|state[2]~10 ),
	.combout(\SPI_DAC|state[3]~11_combout ),
	.cout(\SPI_DAC|state[3]~12 ));
// synopsys translate_off
defparam \SPI_DAC|state[3]~11 .lut_mask = 16'h5A5F;
defparam \SPI_DAC|state[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneiii_lcell_comb \SPI_DAC|state[4]~13 (
// Equation(s):
// \SPI_DAC|state[4]~13_combout  = \SPI_DAC|state [4] $ (!\SPI_DAC|state[3]~12 )

	.dataa(gnd),
	.datab(\SPI_DAC|state [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SPI_DAC|state[3]~12 ),
	.combout(\SPI_DAC|state[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|state[4]~13 .lut_mask = 16'hC3C3;
defparam \SPI_DAC|state[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \SPI_DAC|state[4] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[4] .is_wysiwyg = "true";
defparam \SPI_DAC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneiii_lcell_comb \SPI_DAC|Selector8~0 (
// Equation(s):
// \SPI_DAC|Selector8~0_combout  = (\SPI_DAC|Equal1~0_combout  & ((\SPI_DAC|state [4]) # (!\SPI_DAC|dac_start~q )))

	.dataa(\SPI_DAC|dac_start~q ),
	.datab(\SPI_DAC|Equal1~0_combout ),
	.datac(\SPI_DAC|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_DAC|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector8~0 .lut_mask = 16'hC4C4;
defparam \SPI_DAC|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \SPI_DAC|state[0] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[0] .is_wysiwyg = "true";
defparam \SPI_DAC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneiii_lcell_comb \SPI_DAC|state[1]~7 (
// Equation(s):
// \SPI_DAC|state[1]~7_combout  = (\SPI_DAC|state [1] & (!\SPI_DAC|state[0]~6 )) # (!\SPI_DAC|state [1] & ((\SPI_DAC|state[0]~6 ) # (GND)))
// \SPI_DAC|state[1]~8  = CARRY((!\SPI_DAC|state[0]~6 ) # (!\SPI_DAC|state [1]))

	.dataa(gnd),
	.datab(\SPI_DAC|state [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_DAC|state[0]~6 ),
	.combout(\SPI_DAC|state[1]~7_combout ),
	.cout(\SPI_DAC|state[1]~8 ));
// synopsys translate_off
defparam \SPI_DAC|state[1]~7 .lut_mask = 16'h3C3F;
defparam \SPI_DAC|state[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \SPI_DAC|state[1] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[1] .is_wysiwyg = "true";
defparam \SPI_DAC|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneiii_lcell_comb \SPI_DAC|state[2]~9 (
// Equation(s):
// \SPI_DAC|state[2]~9_combout  = (\SPI_DAC|state [2] & (\SPI_DAC|state[1]~8  $ (GND))) # (!\SPI_DAC|state [2] & (!\SPI_DAC|state[1]~8  & VCC))
// \SPI_DAC|state[2]~10  = CARRY((\SPI_DAC|state [2] & !\SPI_DAC|state[1]~8 ))

	.dataa(gnd),
	.datab(\SPI_DAC|state [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_DAC|state[1]~8 ),
	.combout(\SPI_DAC|state[2]~9_combout ),
	.cout(\SPI_DAC|state[2]~10 ));
// synopsys translate_off
defparam \SPI_DAC|state[2]~9 .lut_mask = 16'hC30C;
defparam \SPI_DAC|state[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \SPI_DAC|state[2] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[2] .is_wysiwyg = "true";
defparam \SPI_DAC|state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \SPI_DAC|state[3] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|state[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SPI_DAC|Selector8~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|state[3] .is_wysiwyg = "true";
defparam \SPI_DAC|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneiii_lcell_comb \SPI_DAC|Equal1~0 (
// Equation(s):
// \SPI_DAC|Equal1~0_combout  = (!\SPI_DAC|state [3] & (!\SPI_DAC|state [1] & (!\SPI_DAC|state [2] & !\SPI_DAC|state [0])))

	.dataa(\SPI_DAC|state [3]),
	.datab(\SPI_DAC|state [1]),
	.datac(\SPI_DAC|state [2]),
	.datad(\SPI_DAC|state [0]),
	.cin(gnd),
	.combout(\SPI_DAC|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Equal1~0 .lut_mask = 16'h0001;
defparam \SPI_DAC|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneiii_lcell_comb \SPI_DAC|Selector9~0 (
// Equation(s):
// \SPI_DAC|Selector9~0_combout  = ((\SPI_DAC|dac_start~q  & !\SPI_DAC|state [4])) # (!\SPI_DAC|Equal1~0_combout )

	.dataa(\SPI_DAC|dac_start~q ),
	.datab(\SPI_DAC|Equal1~0_combout ),
	.datac(\SPI_DAC|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_DAC|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Selector9~0 .lut_mask = 16'h3B3B;
defparam \SPI_DAC|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \SPI_DAC|dac_cs (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_cs .is_wysiwyg = "true";
defparam \SPI_DAC|dac_cs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N8
cycloneiii_lcell_comb \SPI_ADC|clk_1MHz~0 (
// Equation(s):
// \SPI_ADC|clk_1MHz~0_combout  = !\SPI_ADC|clk_1MHz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SPI_ADC|clk_1MHz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_ADC|clk_1MHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz~0 .lut_mask = 16'h0F0F;
defparam \SPI_ADC|clk_1MHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N9
dffeas \SPI_ADC|clk_1MHz (
	.clk(\CLOCK_50~input_o ),
	.d(\SPI_ADC|clk_1MHz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_DAC|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz .is_wysiwyg = "true";
defparam \SPI_ADC|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneiii_clkctrl \SPI_ADC|clk_1MHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SPI_ADC|clk_1MHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SPI_ADC|clk_1MHz~clkctrl_outclk ));
// synopsys translate_off
defparam \SPI_ADC|clk_1MHz~clkctrl .clock_type = "global clock";
defparam \SPI_ADC|clk_1MHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneiii_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneiii_lcell_comb \SPI_ADC|Selector2~0 (
// Equation(s):
// \SPI_ADC|Selector2~0_combout  = (\SPI_ADC|sr_state.IDLE~q  & \SPI_ADC|adc_cs~q )

	.dataa(\SPI_ADC|sr_state.IDLE~q ),
	.datab(gnd),
	.datac(\SPI_ADC|adc_cs~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_ADC|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector2~0 .lut_mask = 16'hA0A0;
defparam \SPI_ADC|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N25
dffeas \SPI_ADC|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cycloneiii_lcell_comb \SPI_ADC|Selector0~0 (
// Equation(s):
// \SPI_ADC|Selector0~0_combout  = (\SPI_ADC|sr_state.WAIT_CSB_HIGH~q  & (\SPI_ADC|adc_cs~q  & ((\SPI_ADC|sr_state.IDLE~q ) # (\PULSE|pulse~q )))) # (!\SPI_ADC|sr_state.WAIT_CSB_HIGH~q  & (((\SPI_ADC|sr_state.IDLE~q ) # (\PULSE|pulse~q ))))

	.dataa(\SPI_ADC|sr_state.WAIT_CSB_HIGH~q ),
	.datab(\SPI_ADC|adc_cs~q ),
	.datac(\SPI_ADC|sr_state.IDLE~q ),
	.datad(\PULSE|pulse~q ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector0~0 .lut_mask = 16'hDDD0;
defparam \SPI_ADC|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N27
dffeas \SPI_ADC|sr_state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.IDLE .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N12
cycloneiii_lcell_comb \SPI_ADC|Selector1~0 (
// Equation(s):
// \SPI_ADC|Selector1~0_combout  = (\PULSE|pulse~q  & (((!\SPI_ADC|adc_cs~q  & \SPI_ADC|sr_state.WAIT_CSB_FALL~q )) # (!\SPI_ADC|sr_state.IDLE~q ))) # (!\PULSE|pulse~q  & (!\SPI_ADC|adc_cs~q  & (\SPI_ADC|sr_state.WAIT_CSB_FALL~q )))

	.dataa(\PULSE|pulse~q ),
	.datab(\SPI_ADC|adc_cs~q ),
	.datac(\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datad(\SPI_ADC|sr_state.IDLE~q ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector1~0 .lut_mask = 16'h30BA;
defparam \SPI_ADC|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N13
dffeas \SPI_ADC|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \SPI_ADC|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N30
cycloneiii_lcell_comb \SPI_ADC|adc_start~0 (
// Equation(s):
// \SPI_ADC|adc_start~0_combout  = (\SPI_ADC|adc_start~q  & ((\SPI_ADC|sr_state.WAIT_CSB_FALL~q ) # ((\SPI_ADC|adc_cs~q ) # (!\SPI_ADC|sr_state.IDLE~q ))))

	.dataa(\SPI_ADC|sr_state.WAIT_CSB_FALL~q ),
	.datab(\SPI_ADC|sr_state.IDLE~q ),
	.datac(\SPI_ADC|adc_cs~q ),
	.datad(\SPI_ADC|adc_start~q ),
	.cin(gnd),
	.combout(\SPI_ADC|adc_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|adc_start~0 .lut_mask = 16'hFB00;
defparam \SPI_ADC|adc_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N10
cycloneiii_lcell_comb \SPI_ADC|adc_start~1 (
// Equation(s):
// \SPI_ADC|adc_start~1_combout  = (\SPI_ADC|adc_start~0_combout ) # ((!\SPI_ADC|sr_state.IDLE~q  & \PULSE|pulse~q ))

	.dataa(\SPI_ADC|adc_start~0_combout ),
	.datab(\SPI_ADC|sr_state.IDLE~q ),
	.datac(\PULSE|pulse~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_ADC|adc_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|adc_start~1 .lut_mask = 16'hBABA;
defparam \SPI_ADC|adc_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N11
dffeas \SPI_ADC|adc_start (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SPI_ADC|adc_start~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_start .is_wysiwyg = "true";
defparam \SPI_ADC|adc_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N24
cycloneiii_lcell_comb \SPI_ADC|Add1~4 (
// Equation(s):
// \SPI_ADC|Add1~4_combout  = (\SPI_ADC|state [2] & (\SPI_ADC|Add1~3  $ (GND))) # (!\SPI_ADC|state [2] & (!\SPI_ADC|Add1~3  & VCC))
// \SPI_ADC|Add1~5  = CARRY((\SPI_ADC|state [2] & !\SPI_ADC|Add1~3 ))

	.dataa(gnd),
	.datab(\SPI_ADC|state [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add1~3 ),
	.combout(\SPI_ADC|Add1~4_combout ),
	.cout(\SPI_ADC|Add1~5 ));
// synopsys translate_off
defparam \SPI_ADC|Add1~4 .lut_mask = 16'hC30C;
defparam \SPI_ADC|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N26
cycloneiii_lcell_comb \SPI_ADC|Add1~6 (
// Equation(s):
// \SPI_ADC|Add1~6_combout  = (\SPI_ADC|state [3] & (!\SPI_ADC|Add1~5 )) # (!\SPI_ADC|state [3] & ((\SPI_ADC|Add1~5 ) # (GND)))
// \SPI_ADC|Add1~7  = CARRY((!\SPI_ADC|Add1~5 ) # (!\SPI_ADC|state [3]))

	.dataa(\SPI_ADC|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add1~5 ),
	.combout(\SPI_ADC|Add1~6_combout ),
	.cout(\SPI_ADC|Add1~7 ));
// synopsys translate_off
defparam \SPI_ADC|Add1~6 .lut_mask = 16'h5A5F;
defparam \SPI_ADC|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y25_N27
dffeas \SPI_ADC|state[3] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[3] .is_wysiwyg = "true";
defparam \SPI_ADC|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N28
cycloneiii_lcell_comb \SPI_ADC|Add1~8 (
// Equation(s):
// \SPI_ADC|Add1~8_combout  = \SPI_ADC|Add1~7  $ (!\SPI_ADC|state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|state [4]),
	.cin(\SPI_ADC|Add1~7 ),
	.combout(\SPI_ADC|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Add1~8 .lut_mask = 16'hF00F;
defparam \SPI_ADC|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cycloneiii_lcell_comb \SPI_ADC|state~1 (
// Equation(s):
// \SPI_ADC|state~1_combout  = (\SPI_ADC|Add1~8_combout  & ((\SPI_ADC|state [1]) # (!\SPI_ADC|state~0_combout )))

	.dataa(gnd),
	.datab(\SPI_ADC|state~0_combout ),
	.datac(\SPI_ADC|state [1]),
	.datad(\SPI_ADC|Add1~8_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|state~1 .lut_mask = 16'hF300;
defparam \SPI_ADC|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N1
dffeas \SPI_ADC|state[4] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[4] .is_wysiwyg = "true";
defparam \SPI_ADC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cycloneiii_lcell_comb \SPI_ADC|Selector4~2 (
// Equation(s):
// \SPI_ADC|Selector4~2_combout  = (\SPI_ADC|state [4]) # (!\SPI_ADC|adc_start~q )

	.dataa(\SPI_ADC|adc_start~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|state [4]),
	.cin(gnd),
	.combout(\SPI_ADC|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector4~2 .lut_mask = 16'hFF55;
defparam \SPI_ADC|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cycloneiii_lcell_comb \SPI_ADC|Add1~0 (
// Equation(s):
// \SPI_ADC|Add1~0_combout  = \SPI_ADC|state [0] $ (VCC)
// \SPI_ADC|Add1~1  = CARRY(\SPI_ADC|state [0])

	.dataa(\SPI_ADC|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SPI_ADC|Add1~0_combout ),
	.cout(\SPI_ADC|Add1~1 ));
// synopsys translate_off
defparam \SPI_ADC|Add1~0 .lut_mask = 16'h55AA;
defparam \SPI_ADC|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cycloneiii_lcell_comb \SPI_ADC|Selector5~0 (
// Equation(s):
// \SPI_ADC|Selector5~0_combout  = (\SPI_ADC|state~0_combout  & (((\SPI_ADC|state [1])) # (!\SPI_ADC|Selector4~2_combout ))) # (!\SPI_ADC|state~0_combout  & (((\SPI_ADC|Add1~0_combout ))))

	.dataa(\SPI_ADC|Selector4~2_combout ),
	.datab(\SPI_ADC|state~0_combout ),
	.datac(\SPI_ADC|state [1]),
	.datad(\SPI_ADC|Add1~0_combout ),
	.cin(gnd),
	.combout(\SPI_ADC|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector5~0 .lut_mask = 16'hF7C4;
defparam \SPI_ADC|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N13
dffeas \SPI_ADC|state[0] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[0] .is_wysiwyg = "true";
defparam \SPI_ADC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N22
cycloneiii_lcell_comb \SPI_ADC|Add1~2 (
// Equation(s):
// \SPI_ADC|Add1~2_combout  = (\SPI_ADC|state [1] & (!\SPI_ADC|Add1~1 )) # (!\SPI_ADC|state [1] & ((\SPI_ADC|Add1~1 ) # (GND)))
// \SPI_ADC|Add1~3  = CARRY((!\SPI_ADC|Add1~1 ) # (!\SPI_ADC|state [1]))

	.dataa(\SPI_ADC|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SPI_ADC|Add1~1 ),
	.combout(\SPI_ADC|Add1~2_combout ),
	.cout(\SPI_ADC|Add1~3 ));
// synopsys translate_off
defparam \SPI_ADC|Add1~2 .lut_mask = 16'h5A5F;
defparam \SPI_ADC|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y25_N23
dffeas \SPI_ADC|state[1] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[1] .is_wysiwyg = "true";
defparam \SPI_ADC|state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N25
dffeas \SPI_ADC|state[2] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|state[2] .is_wysiwyg = "true";
defparam \SPI_ADC|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N2
cycloneiii_lcell_comb \SPI_ADC|state~0 (
// Equation(s):
// \SPI_ADC|state~0_combout  = (!\SPI_ADC|state [2] & (!\SPI_ADC|state [3] & !\SPI_ADC|state [0]))

	.dataa(gnd),
	.datab(\SPI_ADC|state [2]),
	.datac(\SPI_ADC|state [3]),
	.datad(\SPI_ADC|state [0]),
	.cin(gnd),
	.combout(\SPI_ADC|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|state~0 .lut_mask = 16'h0003;
defparam \SPI_ADC|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cycloneiii_lcell_comb \SPI_ADC|Selector4~3 (
// Equation(s):
// \SPI_ADC|Selector4~3_combout  = ((\SPI_ADC|state [1]) # ((\SPI_ADC|adc_start~q  & !\SPI_ADC|state [4]))) # (!\SPI_ADC|state~0_combout )

	.dataa(\SPI_ADC|adc_start~q ),
	.datab(\SPI_ADC|state~0_combout ),
	.datac(\SPI_ADC|state [1]),
	.datad(\SPI_ADC|state [4]),
	.cin(gnd),
	.combout(\SPI_ADC|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector4~3 .lut_mask = 16'hF3FB;
defparam \SPI_ADC|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N7
dffeas \SPI_ADC|adc_cs (
	.clk(\SPI_ADC|clk_1MHz~q ),
	.d(\SPI_ADC|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_cs .is_wysiwyg = "true";
defparam \SPI_ADC|adc_cs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N16
cycloneiii_lcell_comb \SPI_ADC|WideOr0~0 (
// Equation(s):
// \SPI_ADC|WideOr0~0_combout  = (\SPI_ADC|state [2] & (((!\SPI_ADC|state [0]) # (!\SPI_ADC|state [3])) # (!\SPI_ADC|state [1]))) # (!\SPI_ADC|state [2] & (((\SPI_ADC|state [3]))))

	.dataa(\SPI_ADC|state [1]),
	.datab(\SPI_ADC|state [2]),
	.datac(\SPI_ADC|state [3]),
	.datad(\SPI_ADC|state [0]),
	.cin(gnd),
	.combout(\SPI_ADC|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|WideOr0~0 .lut_mask = 16'h7CFC;
defparam \SPI_ADC|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N14
cycloneiii_lcell_comb \SPI_ADC|WideOr0~1 (
// Equation(s):
// \SPI_ADC|WideOr0~1_combout  = (\SPI_ADC|state [4] & (((\SPI_ADC|state [1])) # (!\SPI_ADC|state~0_combout ))) # (!\SPI_ADC|state [4] & (((\SPI_ADC|WideOr0~0_combout ))))

	.dataa(\SPI_ADC|state~0_combout ),
	.datab(\SPI_ADC|WideOr0~0_combout ),
	.datac(\SPI_ADC|state [1]),
	.datad(\SPI_ADC|state [4]),
	.cin(gnd),
	.combout(\SPI_ADC|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|WideOr0~1 .lut_mask = 16'hF5CC;
defparam \SPI_ADC|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N15
dffeas \SPI_ADC|shift_ena (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|WideOr0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_ena .is_wysiwyg = "true";
defparam \SPI_ADC|shift_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneiii_lcell_comb \SPI_ADC|always3~0 (
// Equation(s):
// \SPI_ADC|always3~0_combout  = (\SPI_ADC|adc_cs~q  & \SPI_ADC|shift_ena~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SPI_ADC|adc_cs~q ),
	.datad(\SPI_ADC|shift_ena~q ),
	.cin(gnd),
	.combout(\SPI_ADC|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|always3~0 .lut_mask = 16'hF000;
defparam \SPI_ADC|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N21
dffeas \SPI_ADC|shift_reg[0] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_SDO~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[0] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneiii_lcell_comb \SPI_ADC|shift_reg[1]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[1]~feeder_combout  = \SPI_ADC|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [0]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N27
dffeas \SPI_ADC|shift_reg[1] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[1] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \SPI_ADC|shift_reg[2] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneiii_lcell_comb \SPI_ADC|shift_reg[3]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[3]~feeder_combout  = \SPI_ADC|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [2]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N23
dffeas \SPI_ADC|shift_reg[3] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \SPI_ADC|shift_reg[4] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneiii_lcell_comb \SPI_ADC|shift_reg[5]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[5]~feeder_combout  = \SPI_ADC|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [4]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N19
dffeas \SPI_ADC|shift_reg[5] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneiii_lcell_comb \SPI_ADC|shift_reg[6]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[6]~feeder_combout  = \SPI_ADC|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [5]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N9
dffeas \SPI_ADC|shift_reg[6] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N31
dffeas \SPI_ADC|shift_reg[7] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cycloneiii_lcell_comb \SPI_ADC|Decoder0~0 (
// Equation(s):
// \SPI_ADC|Decoder0~0_combout  = (\SPI_ADC|state [1] & (\SPI_ADC|state [2] & (\SPI_ADC|state [3] & \SPI_ADC|state [0])))

	.dataa(\SPI_ADC|state [1]),
	.datab(\SPI_ADC|state [2]),
	.datac(\SPI_ADC|state [3]),
	.datad(\SPI_ADC|state [0]),
	.cin(gnd),
	.combout(\SPI_ADC|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Decoder0~0 .lut_mask = 16'h8000;
defparam \SPI_ADC|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cycloneiii_lcell_comb \SPI_ADC|Decoder0~1 (
// Equation(s):
// \SPI_ADC|Decoder0~1_combout  = (\SPI_ADC|Decoder0~0_combout  & !\SPI_ADC|state [4])

	.dataa(gnd),
	.datab(\SPI_ADC|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\SPI_ADC|state [4]),
	.cin(gnd),
	.combout(\SPI_ADC|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Decoder0~1 .lut_mask = 16'h00CC;
defparam \SPI_ADC|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N5
dffeas \SPI_ADC|adc_done (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_done .is_wysiwyg = "true";
defparam \SPI_ADC|adc_done .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N19
dffeas \SPI_ADC|data_from_adc[7] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[7] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneiii_lcell_comb \DUMMY|PULSE2|state.IDLE~0 (
// Equation(s):
// \DUMMY|PULSE2|state.IDLE~0_combout  = !\SPI_ADC|adc_cs~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|adc_cs~q ),
	.cin(gnd),
	.combout(\DUMMY|PULSE2|state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUMMY|PULSE2|state.IDLE~0 .lut_mask = 16'h00FF;
defparam \DUMMY|PULSE2|state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \DUMMY|PULSE2|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|PULSE2|state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|PULSE2|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|PULSE2|state.IDLE .is_wysiwyg = "true";
defparam \DUMMY|PULSE2|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneiii_lcell_comb \DUMMY|PULSE2|pulse~1 (
// Equation(s):
// \DUMMY|PULSE2|pulse~1_combout  = (!\SPI_ADC|adc_cs~q  & !\DUMMY|PULSE2|state.IDLE~q )

	.dataa(gnd),
	.datab(\SPI_ADC|adc_cs~q ),
	.datac(gnd),
	.datad(\DUMMY|PULSE2|state.IDLE~q ),
	.cin(gnd),
	.combout(\DUMMY|PULSE2|pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUMMY|PULSE2|pulse~1 .lut_mask = 16'h0033;
defparam \DUMMY|PULSE2|pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \DUMMY|PULSE2|pulse (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|PULSE2|pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|PULSE2|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|PULSE2|pulse .is_wysiwyg = "true";
defparam \DUMMY|PULSE2|pulse .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \DUMMY|DELAY|altsyncram_component|auto_generated|rden_b_store (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|PULSE2|pulse~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|DELAY|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneiii_lcell_comb \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\DUMMY|PULSE2|pulse~q ) # (\DUMMY|DELAY|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(gnd),
	.datab(\DUMMY|PULSE2|pulse~q ),
	.datac(\DUMMY|DELAY|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFCFC;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \SPI_ADC|shift_reg[8] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \SPI_ADC|data_from_adc[8] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[8] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneiii_lcell_comb \SPI_ADC|shift_reg[9]~feeder (
// Equation(s):
// \SPI_ADC|shift_reg[9]~feeder_combout  = \SPI_ADC|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [8]),
	.cin(gnd),
	.combout(\SPI_ADC|shift_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|shift_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|shift_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \SPI_ADC|shift_reg[9] (
	.clk(!\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|shift_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_ADC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N23
dffeas \SPI_ADC|data_from_adc[9] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[9] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[9] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneiii_clkctrl \SPI_ADC|adc_cs~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SPI_ADC|adc_cs~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SPI_ADC|adc_cs~clkctrl_outclk ));
// synopsys translate_off
defparam \SPI_ADC|adc_cs~clkctrl .clock_type = "global clock";
defparam \SPI_ADC|adc_cs~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneiii_lcell_comb \DUMMY|ctr[0]~36 (
// Equation(s):
// \DUMMY|ctr[0]~36_combout  = !\DUMMY|ctr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DUMMY|ctr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUMMY|ctr[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DUMMY|ctr[0]~36 .lut_mask = 16'h0F0F;
defparam \DUMMY|ctr[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \DUMMY|ctr[0] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[0]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[0] .is_wysiwyg = "true";
defparam \DUMMY|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneiii_lcell_comb \DUMMY|ctr[1]~12 (
// Equation(s):
// \DUMMY|ctr[1]~12_combout  = (\DUMMY|ctr [1] & (\DUMMY|ctr [0] $ (VCC))) # (!\DUMMY|ctr [1] & (\DUMMY|ctr [0] & VCC))
// \DUMMY|ctr[1]~13  = CARRY((\DUMMY|ctr [1] & \DUMMY|ctr [0]))

	.dataa(\DUMMY|ctr [1]),
	.datab(\DUMMY|ctr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DUMMY|ctr[1]~12_combout ),
	.cout(\DUMMY|ctr[1]~13 ));
// synopsys translate_off
defparam \DUMMY|ctr[1]~12 .lut_mask = 16'h6688;
defparam \DUMMY|ctr[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \DUMMY|ctr[1] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[1] .is_wysiwyg = "true";
defparam \DUMMY|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneiii_lcell_comb \DUMMY|ctr[2]~14 (
// Equation(s):
// \DUMMY|ctr[2]~14_combout  = (\DUMMY|ctr [2] & (!\DUMMY|ctr[1]~13 )) # (!\DUMMY|ctr [2] & ((\DUMMY|ctr[1]~13 ) # (GND)))
// \DUMMY|ctr[2]~15  = CARRY((!\DUMMY|ctr[1]~13 ) # (!\DUMMY|ctr [2]))

	.dataa(gnd),
	.datab(\DUMMY|ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[1]~13 ),
	.combout(\DUMMY|ctr[2]~14_combout ),
	.cout(\DUMMY|ctr[2]~15 ));
// synopsys translate_off
defparam \DUMMY|ctr[2]~14 .lut_mask = 16'h3C3F;
defparam \DUMMY|ctr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \DUMMY|ctr[2] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[2] .is_wysiwyg = "true";
defparam \DUMMY|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneiii_lcell_comb \DUMMY|ctr[3]~16 (
// Equation(s):
// \DUMMY|ctr[3]~16_combout  = (\DUMMY|ctr [3] & (\DUMMY|ctr[2]~15  $ (GND))) # (!\DUMMY|ctr [3] & (!\DUMMY|ctr[2]~15  & VCC))
// \DUMMY|ctr[3]~17  = CARRY((\DUMMY|ctr [3] & !\DUMMY|ctr[2]~15 ))

	.dataa(\DUMMY|ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[2]~15 ),
	.combout(\DUMMY|ctr[3]~16_combout ),
	.cout(\DUMMY|ctr[3]~17 ));
// synopsys translate_off
defparam \DUMMY|ctr[3]~16 .lut_mask = 16'hA50A;
defparam \DUMMY|ctr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \DUMMY|ctr[3] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[3] .is_wysiwyg = "true";
defparam \DUMMY|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneiii_lcell_comb \DUMMY|ctr[4]~18 (
// Equation(s):
// \DUMMY|ctr[4]~18_combout  = (\DUMMY|ctr [4] & (!\DUMMY|ctr[3]~17 )) # (!\DUMMY|ctr [4] & ((\DUMMY|ctr[3]~17 ) # (GND)))
// \DUMMY|ctr[4]~19  = CARRY((!\DUMMY|ctr[3]~17 ) # (!\DUMMY|ctr [4]))

	.dataa(\DUMMY|ctr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[3]~17 ),
	.combout(\DUMMY|ctr[4]~18_combout ),
	.cout(\DUMMY|ctr[4]~19 ));
// synopsys translate_off
defparam \DUMMY|ctr[4]~18 .lut_mask = 16'h5A5F;
defparam \DUMMY|ctr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \DUMMY|ctr[4] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[4] .is_wysiwyg = "true";
defparam \DUMMY|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N8
cycloneiii_lcell_comb \DUMMY|wraddr[4]~0 (
// Equation(s):
// \DUMMY|wraddr[4]~0_combout  = (\SW[0]~input_o  & (\DUMMY|ctr [4] $ (VCC))) # (!\SW[0]~input_o  & (\DUMMY|ctr [4] & VCC))
// \DUMMY|wraddr[4]~1  = CARRY((\SW[0]~input_o  & \DUMMY|ctr [4]))

	.dataa(\SW[0]~input_o ),
	.datab(\DUMMY|ctr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DUMMY|wraddr[4]~0_combout ),
	.cout(\DUMMY|wraddr[4]~1 ));
// synopsys translate_off
defparam \DUMMY|wraddr[4]~0 .lut_mask = 16'h6688;
defparam \DUMMY|wraddr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneiii_lcell_comb \DUMMY|ctr[5]~20 (
// Equation(s):
// \DUMMY|ctr[5]~20_combout  = (\DUMMY|ctr [5] & (\DUMMY|ctr[4]~19  $ (GND))) # (!\DUMMY|ctr [5] & (!\DUMMY|ctr[4]~19  & VCC))
// \DUMMY|ctr[5]~21  = CARRY((\DUMMY|ctr [5] & !\DUMMY|ctr[4]~19 ))

	.dataa(gnd),
	.datab(\DUMMY|ctr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[4]~19 ),
	.combout(\DUMMY|ctr[5]~20_combout ),
	.cout(\DUMMY|ctr[5]~21 ));
// synopsys translate_off
defparam \DUMMY|ctr[5]~20 .lut_mask = 16'hC30C;
defparam \DUMMY|ctr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \DUMMY|ctr[5] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[5] .is_wysiwyg = "true";
defparam \DUMMY|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
cycloneiii_lcell_comb \DUMMY|wraddr[5]~2 (
// Equation(s):
// \DUMMY|wraddr[5]~2_combout  = (\DUMMY|ctr [5] & ((\SW[1]~input_o  & (\DUMMY|wraddr[4]~1  & VCC)) # (!\SW[1]~input_o  & (!\DUMMY|wraddr[4]~1 )))) # (!\DUMMY|ctr [5] & ((\SW[1]~input_o  & (!\DUMMY|wraddr[4]~1 )) # (!\SW[1]~input_o  & ((\DUMMY|wraddr[4]~1 ) 
// # (GND)))))
// \DUMMY|wraddr[5]~3  = CARRY((\DUMMY|ctr [5] & (!\SW[1]~input_o  & !\DUMMY|wraddr[4]~1 )) # (!\DUMMY|ctr [5] & ((!\DUMMY|wraddr[4]~1 ) # (!\SW[1]~input_o ))))

	.dataa(\DUMMY|ctr [5]),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|wraddr[4]~1 ),
	.combout(\DUMMY|wraddr[5]~2_combout ),
	.cout(\DUMMY|wraddr[5]~3 ));
// synopsys translate_off
defparam \DUMMY|wraddr[5]~2 .lut_mask = 16'h9617;
defparam \DUMMY|wraddr[5]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneiii_lcell_comb \DUMMY|ctr[6]~22 (
// Equation(s):
// \DUMMY|ctr[6]~22_combout  = (\DUMMY|ctr [6] & (!\DUMMY|ctr[5]~21 )) # (!\DUMMY|ctr [6] & ((\DUMMY|ctr[5]~21 ) # (GND)))
// \DUMMY|ctr[6]~23  = CARRY((!\DUMMY|ctr[5]~21 ) # (!\DUMMY|ctr [6]))

	.dataa(gnd),
	.datab(\DUMMY|ctr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[5]~21 ),
	.combout(\DUMMY|ctr[6]~22_combout ),
	.cout(\DUMMY|ctr[6]~23 ));
// synopsys translate_off
defparam \DUMMY|ctr[6]~22 .lut_mask = 16'h3C3F;
defparam \DUMMY|ctr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \DUMMY|ctr[6] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[6] .is_wysiwyg = "true";
defparam \DUMMY|ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N12
cycloneiii_lcell_comb \DUMMY|wraddr[6]~4 (
// Equation(s):
// \DUMMY|wraddr[6]~4_combout  = ((\DUMMY|ctr [6] $ (\SW[2]~input_o  $ (!\DUMMY|wraddr[5]~3 )))) # (GND)
// \DUMMY|wraddr[6]~5  = CARRY((\DUMMY|ctr [6] & ((\SW[2]~input_o ) # (!\DUMMY|wraddr[5]~3 ))) # (!\DUMMY|ctr [6] & (\SW[2]~input_o  & !\DUMMY|wraddr[5]~3 )))

	.dataa(\DUMMY|ctr [6]),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|wraddr[5]~3 ),
	.combout(\DUMMY|wraddr[6]~4_combout ),
	.cout(\DUMMY|wraddr[6]~5 ));
// synopsys translate_off
defparam \DUMMY|wraddr[6]~4 .lut_mask = 16'h698E;
defparam \DUMMY|wraddr[6]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneiii_lcell_comb \DUMMY|ctr[7]~24 (
// Equation(s):
// \DUMMY|ctr[7]~24_combout  = (\DUMMY|ctr [7] & (\DUMMY|ctr[6]~23  $ (GND))) # (!\DUMMY|ctr [7] & (!\DUMMY|ctr[6]~23  & VCC))
// \DUMMY|ctr[7]~25  = CARRY((\DUMMY|ctr [7] & !\DUMMY|ctr[6]~23 ))

	.dataa(gnd),
	.datab(\DUMMY|ctr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[6]~23 ),
	.combout(\DUMMY|ctr[7]~24_combout ),
	.cout(\DUMMY|ctr[7]~25 ));
// synopsys translate_off
defparam \DUMMY|ctr[7]~24 .lut_mask = 16'hC30C;
defparam \DUMMY|ctr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \DUMMY|ctr[7] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[7] .is_wysiwyg = "true";
defparam \DUMMY|ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N14
cycloneiii_lcell_comb \DUMMY|wraddr[7]~6 (
// Equation(s):
// \DUMMY|wraddr[7]~6_combout  = (\DUMMY|ctr [7] & ((\SW[3]~input_o  & (\DUMMY|wraddr[6]~5  & VCC)) # (!\SW[3]~input_o  & (!\DUMMY|wraddr[6]~5 )))) # (!\DUMMY|ctr [7] & ((\SW[3]~input_o  & (!\DUMMY|wraddr[6]~5 )) # (!\SW[3]~input_o  & ((\DUMMY|wraddr[6]~5 ) 
// # (GND)))))
// \DUMMY|wraddr[7]~7  = CARRY((\DUMMY|ctr [7] & (!\SW[3]~input_o  & !\DUMMY|wraddr[6]~5 )) # (!\DUMMY|ctr [7] & ((!\DUMMY|wraddr[6]~5 ) # (!\SW[3]~input_o ))))

	.dataa(\DUMMY|ctr [7]),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|wraddr[6]~5 ),
	.combout(\DUMMY|wraddr[7]~6_combout ),
	.cout(\DUMMY|wraddr[7]~7 ));
// synopsys translate_off
defparam \DUMMY|wraddr[7]~6 .lut_mask = 16'h9617;
defparam \DUMMY|wraddr[7]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneiii_lcell_comb \DUMMY|ctr[8]~26 (
// Equation(s):
// \DUMMY|ctr[8]~26_combout  = (\DUMMY|ctr [8] & (!\DUMMY|ctr[7]~25 )) # (!\DUMMY|ctr [8] & ((\DUMMY|ctr[7]~25 ) # (GND)))
// \DUMMY|ctr[8]~27  = CARRY((!\DUMMY|ctr[7]~25 ) # (!\DUMMY|ctr [8]))

	.dataa(gnd),
	.datab(\DUMMY|ctr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[7]~25 ),
	.combout(\DUMMY|ctr[8]~26_combout ),
	.cout(\DUMMY|ctr[8]~27 ));
// synopsys translate_off
defparam \DUMMY|ctr[8]~26 .lut_mask = 16'h3C3F;
defparam \DUMMY|ctr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \DUMMY|ctr[8] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[8] .is_wysiwyg = "true";
defparam \DUMMY|ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
cycloneiii_lcell_comb \DUMMY|wraddr[8]~8 (
// Equation(s):
// \DUMMY|wraddr[8]~8_combout  = ((\SW[4]~input_o  $ (\DUMMY|ctr [8] $ (!\DUMMY|wraddr[7]~7 )))) # (GND)
// \DUMMY|wraddr[8]~9  = CARRY((\SW[4]~input_o  & ((\DUMMY|ctr [8]) # (!\DUMMY|wraddr[7]~7 ))) # (!\SW[4]~input_o  & (\DUMMY|ctr [8] & !\DUMMY|wraddr[7]~7 )))

	.dataa(\SW[4]~input_o ),
	.datab(\DUMMY|ctr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|wraddr[7]~7 ),
	.combout(\DUMMY|wraddr[8]~8_combout ),
	.cout(\DUMMY|wraddr[8]~9 ));
// synopsys translate_off
defparam \DUMMY|wraddr[8]~8 .lut_mask = 16'h698E;
defparam \DUMMY|wraddr[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneiii_lcell_comb \DUMMY|ctr[9]~28 (
// Equation(s):
// \DUMMY|ctr[9]~28_combout  = (\DUMMY|ctr [9] & (\DUMMY|ctr[8]~27  $ (GND))) # (!\DUMMY|ctr [9] & (!\DUMMY|ctr[8]~27  & VCC))
// \DUMMY|ctr[9]~29  = CARRY((\DUMMY|ctr [9] & !\DUMMY|ctr[8]~27 ))

	.dataa(\DUMMY|ctr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[8]~27 ),
	.combout(\DUMMY|ctr[9]~28_combout ),
	.cout(\DUMMY|ctr[9]~29 ));
// synopsys translate_off
defparam \DUMMY|ctr[9]~28 .lut_mask = 16'hA50A;
defparam \DUMMY|ctr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \DUMMY|ctr[9] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[9] .is_wysiwyg = "true";
defparam \DUMMY|ctr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N18
cycloneiii_lcell_comb \DUMMY|wraddr[9]~10 (
// Equation(s):
// \DUMMY|wraddr[9]~10_combout  = (\DUMMY|ctr [9] & ((\SW[5]~input_o  & (\DUMMY|wraddr[8]~9  & VCC)) # (!\SW[5]~input_o  & (!\DUMMY|wraddr[8]~9 )))) # (!\DUMMY|ctr [9] & ((\SW[5]~input_o  & (!\DUMMY|wraddr[8]~9 )) # (!\SW[5]~input_o  & ((\DUMMY|wraddr[8]~9 ) 
// # (GND)))))
// \DUMMY|wraddr[9]~11  = CARRY((\DUMMY|ctr [9] & (!\SW[5]~input_o  & !\DUMMY|wraddr[8]~9 )) # (!\DUMMY|ctr [9] & ((!\DUMMY|wraddr[8]~9 ) # (!\SW[5]~input_o ))))

	.dataa(\DUMMY|ctr [9]),
	.datab(\SW[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|wraddr[8]~9 ),
	.combout(\DUMMY|wraddr[9]~10_combout ),
	.cout(\DUMMY|wraddr[9]~11 ));
// synopsys translate_off
defparam \DUMMY|wraddr[9]~10 .lut_mask = 16'h9617;
defparam \DUMMY|wraddr[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneiii_lcell_comb \DUMMY|ctr[10]~30 (
// Equation(s):
// \DUMMY|ctr[10]~30_combout  = (\DUMMY|ctr [10] & (!\DUMMY|ctr[9]~29 )) # (!\DUMMY|ctr [10] & ((\DUMMY|ctr[9]~29 ) # (GND)))
// \DUMMY|ctr[10]~31  = CARRY((!\DUMMY|ctr[9]~29 ) # (!\DUMMY|ctr [10]))

	.dataa(gnd),
	.datab(\DUMMY|ctr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[9]~29 ),
	.combout(\DUMMY|ctr[10]~30_combout ),
	.cout(\DUMMY|ctr[10]~31 ));
// synopsys translate_off
defparam \DUMMY|ctr[10]~30 .lut_mask = 16'h3C3F;
defparam \DUMMY|ctr[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \DUMMY|ctr[10] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[10]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[10] .is_wysiwyg = "true";
defparam \DUMMY|ctr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
cycloneiii_lcell_comb \DUMMY|wraddr[10]~12 (
// Equation(s):
// \DUMMY|wraddr[10]~12_combout  = ((\DUMMY|ctr [10] $ (\SW[6]~input_o  $ (!\DUMMY|wraddr[9]~11 )))) # (GND)
// \DUMMY|wraddr[10]~13  = CARRY((\DUMMY|ctr [10] & ((\SW[6]~input_o ) # (!\DUMMY|wraddr[9]~11 ))) # (!\DUMMY|ctr [10] & (\SW[6]~input_o  & !\DUMMY|wraddr[9]~11 )))

	.dataa(\DUMMY|ctr [10]),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|wraddr[9]~11 ),
	.combout(\DUMMY|wraddr[10]~12_combout ),
	.cout(\DUMMY|wraddr[10]~13 ));
// synopsys translate_off
defparam \DUMMY|wraddr[10]~12 .lut_mask = 16'h698E;
defparam \DUMMY|wraddr[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneiii_lcell_comb \DUMMY|ctr[11]~32 (
// Equation(s):
// \DUMMY|ctr[11]~32_combout  = (\DUMMY|ctr [11] & (\DUMMY|ctr[10]~31  $ (GND))) # (!\DUMMY|ctr [11] & (!\DUMMY|ctr[10]~31  & VCC))
// \DUMMY|ctr[11]~33  = CARRY((\DUMMY|ctr [11] & !\DUMMY|ctr[10]~31 ))

	.dataa(\DUMMY|ctr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|ctr[10]~31 ),
	.combout(\DUMMY|ctr[11]~32_combout ),
	.cout(\DUMMY|ctr[11]~33 ));
// synopsys translate_off
defparam \DUMMY|ctr[11]~32 .lut_mask = 16'hA50A;
defparam \DUMMY|ctr[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \DUMMY|ctr[11] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[11]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[11] .is_wysiwyg = "true";
defparam \DUMMY|ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N22
cycloneiii_lcell_comb \DUMMY|wraddr[11]~14 (
// Equation(s):
// \DUMMY|wraddr[11]~14_combout  = (\SW[7]~input_o  & ((\DUMMY|ctr [11] & (\DUMMY|wraddr[10]~13  & VCC)) # (!\DUMMY|ctr [11] & (!\DUMMY|wraddr[10]~13 )))) # (!\SW[7]~input_o  & ((\DUMMY|ctr [11] & (!\DUMMY|wraddr[10]~13 )) # (!\DUMMY|ctr [11] & 
// ((\DUMMY|wraddr[10]~13 ) # (GND)))))
// \DUMMY|wraddr[11]~15  = CARRY((\SW[7]~input_o  & (!\DUMMY|ctr [11] & !\DUMMY|wraddr[10]~13 )) # (!\SW[7]~input_o  & ((!\DUMMY|wraddr[10]~13 ) # (!\DUMMY|ctr [11]))))

	.dataa(\SW[7]~input_o ),
	.datab(\DUMMY|ctr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|wraddr[10]~13 ),
	.combout(\DUMMY|wraddr[11]~14_combout ),
	.cout(\DUMMY|wraddr[11]~15 ));
// synopsys translate_off
defparam \DUMMY|wraddr[11]~14 .lut_mask = 16'h9617;
defparam \DUMMY|wraddr[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneiii_lcell_comb \DUMMY|ctr[12]~34 (
// Equation(s):
// \DUMMY|ctr[12]~34_combout  = \DUMMY|ctr[11]~33  $ (\DUMMY|ctr [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DUMMY|ctr [12]),
	.cin(\DUMMY|ctr[11]~33 ),
	.combout(\DUMMY|ctr[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \DUMMY|ctr[12]~34 .lut_mask = 16'h0FF0;
defparam \DUMMY|ctr[12]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \DUMMY|ctr[12] (
	.clk(\SPI_ADC|adc_cs~clkctrl_outclk ),
	.d(\DUMMY|ctr[12]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|ctr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|ctr[12] .is_wysiwyg = "true";
defparam \DUMMY|ctr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N24
cycloneiii_lcell_comb \DUMMY|wraddr[12]~16 (
// Equation(s):
// \DUMMY|wraddr[12]~16_combout  = \SW[8]~input_o  $ (\DUMMY|wraddr[11]~15  $ (!\DUMMY|ctr [12]))

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DUMMY|ctr [12]),
	.cin(\DUMMY|wraddr[11]~15 ),
	.combout(\DUMMY|wraddr[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DUMMY|wraddr[12]~16 .lut_mask = 16'h5AA5;
defparam \DUMMY|wraddr[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y21_N0
cycloneiii_ram_block \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\DUMMY|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\DUMMY|PULSE2|pulse~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\DUMMY|PULSE2|pulse~q ),
	.ena1(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUMMY|Add3~0_combout }),
	.portaaddr({\DUMMY|wraddr[12]~16_combout ,\DUMMY|wraddr[11]~14_combout ,\DUMMY|wraddr[10]~12_combout ,\DUMMY|wraddr[9]~10_combout ,\DUMMY|wraddr[8]~8_combout ,\DUMMY|wraddr[7]~6_combout ,\DUMMY|wraddr[6]~4_combout ,\DUMMY|wraddr[5]~2_combout ,\DUMMY|wraddr[4]~0_combout ,
\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\DUMMY|ctr [12],\DUMMY|ctr [11],\DUMMY|ctr [10],\DUMMY|ctr [9],\DUMMY|ctr [8],\DUMMY|ctr [7],\DUMMY|ctr [6],\DUMMY|ctr [5],\DUMMY|ctr [4],\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "processor:DUMMY|delay_ram:DELAY|altsyncram:altsyncram_component|altsyncram_phq1:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \SPI_ADC|data_from_adc[6] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[6] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[5]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[5]~feeder_combout  = \SPI_ADC|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [5]),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[5]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|data_from_adc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N25
dffeas \SPI_ADC|data_from_adc[5] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[5] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneiii_lcell_comb \DUMMY|Add0~12 (
// Equation(s):
// \DUMMY|Add0~12_combout  = ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [6] $ (\SPI_ADC|data_from_adc [6] $ (\DUMMY|Add0~11 )))) # (GND)
// \DUMMY|Add0~13  = CARRY((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [6] & (\SPI_ADC|data_from_adc [6] & !\DUMMY|Add0~11 )) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [6] & ((\SPI_ADC|data_from_adc [6]) # (!\DUMMY|Add0~11 ))))

	.dataa(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [6]),
	.datab(\SPI_ADC|data_from_adc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|Add0~11 ),
	.combout(\DUMMY|Add0~12_combout ),
	.cout(\DUMMY|Add0~13 ));
// synopsys translate_off
defparam \DUMMY|Add0~12 .lut_mask = 16'h964D;
defparam \DUMMY|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y20_N0
cycloneiii_ram_block \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\DUMMY|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\DUMMY|PULSE2|pulse~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\DUMMY|PULSE2|pulse~q ),
	.ena1(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUMMY|Add0~12_combout }),
	.portaaddr({\DUMMY|wraddr[12]~16_combout ,\DUMMY|wraddr[11]~14_combout ,\DUMMY|wraddr[10]~12_combout ,\DUMMY|wraddr[9]~10_combout ,\DUMMY|wraddr[8]~8_combout ,\DUMMY|wraddr[7]~6_combout ,\DUMMY|wraddr[6]~4_combout ,\DUMMY|wraddr[5]~2_combout ,\DUMMY|wraddr[4]~0_combout ,
\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\DUMMY|ctr [12],\DUMMY|ctr [11],\DUMMY|ctr [10],\DUMMY|ctr [9],\DUMMY|ctr [8],\DUMMY|ctr [7],\DUMMY|ctr [6],\DUMMY|ctr [5],\DUMMY|ctr [4],\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "processor:DUMMY|delay_ram:DELAY|altsyncram:altsyncram_component|altsyncram_phq1:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[4]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[4]~feeder_combout  = \SPI_ADC|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [4]),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[4]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|data_from_adc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \SPI_ADC|data_from_adc[4] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[4] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneiii_lcell_comb \DUMMY|Add0~10 (
// Equation(s):
// \DUMMY|Add0~10_combout  = (\SPI_ADC|data_from_adc [5] & ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [5] & (!\DUMMY|Add0~9 )) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [5] & (\DUMMY|Add0~9  & VCC)))) # (!\SPI_ADC|data_from_adc [5] 
// & ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [5] & ((\DUMMY|Add0~9 ) # (GND))) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [5] & (!\DUMMY|Add0~9 ))))
// \DUMMY|Add0~11  = CARRY((\SPI_ADC|data_from_adc [5] & (\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [5] & !\DUMMY|Add0~9 )) # (!\SPI_ADC|data_from_adc [5] & ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [5]) # (!\DUMMY|Add0~9 ))))

	.dataa(\SPI_ADC|data_from_adc [5]),
	.datab(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|Add0~9 ),
	.combout(\DUMMY|Add0~10_combout ),
	.cout(\DUMMY|Add0~11 ));
// synopsys translate_off
defparam \DUMMY|Add0~10 .lut_mask = 16'h694D;
defparam \DUMMY|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y22_N0
cycloneiii_ram_block \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\DUMMY|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\DUMMY|PULSE2|pulse~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\DUMMY|PULSE2|pulse~q ),
	.ena1(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUMMY|Add0~10_combout }),
	.portaaddr({\DUMMY|wraddr[12]~16_combout ,\DUMMY|wraddr[11]~14_combout ,\DUMMY|wraddr[10]~12_combout ,\DUMMY|wraddr[9]~10_combout ,\DUMMY|wraddr[8]~8_combout ,\DUMMY|wraddr[7]~6_combout ,\DUMMY|wraddr[6]~4_combout ,\DUMMY|wraddr[5]~2_combout ,\DUMMY|wraddr[4]~0_combout ,
\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\DUMMY|ctr [12],\DUMMY|ctr [11],\DUMMY|ctr [10],\DUMMY|ctr [9],\DUMMY|ctr [8],\DUMMY|ctr [7],\DUMMY|ctr [6],\DUMMY|ctr [5],\DUMMY|ctr [4],\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "processor:DUMMY|delay_ram:DELAY|altsyncram:altsyncram_component|altsyncram_phq1:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneiii_lcell_comb \DUMMY|Add0~8 (
// Equation(s):
// \DUMMY|Add0~8_combout  = ((\SPI_ADC|data_from_adc [4] $ (\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [4] $ (\DUMMY|Add0~7 )))) # (GND)
// \DUMMY|Add0~9  = CARRY((\SPI_ADC|data_from_adc [4] & ((!\DUMMY|Add0~7 ) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [4]))) # (!\SPI_ADC|data_from_adc [4] & (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [4] & !\DUMMY|Add0~7 )))

	.dataa(\SPI_ADC|data_from_adc [4]),
	.datab(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|Add0~7 ),
	.combout(\DUMMY|Add0~8_combout ),
	.cout(\DUMMY|Add0~9 ));
// synopsys translate_off
defparam \DUMMY|Add0~8 .lut_mask = 16'h962B;
defparam \DUMMY|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y21_N0
cycloneiii_ram_block \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\DUMMY|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\DUMMY|PULSE2|pulse~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\DUMMY|PULSE2|pulse~q ),
	.ena1(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUMMY|Add0~8_combout }),
	.portaaddr({\DUMMY|wraddr[12]~16_combout ,\DUMMY|wraddr[11]~14_combout ,\DUMMY|wraddr[10]~12_combout ,\DUMMY|wraddr[9]~10_combout ,\DUMMY|wraddr[8]~8_combout ,\DUMMY|wraddr[7]~6_combout ,\DUMMY|wraddr[6]~4_combout ,\DUMMY|wraddr[5]~2_combout ,\DUMMY|wraddr[4]~0_combout ,
\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\DUMMY|ctr [12],\DUMMY|ctr [11],\DUMMY|ctr [10],\DUMMY|ctr [9],\DUMMY|ctr [8],\DUMMY|ctr [7],\DUMMY|ctr [6],\DUMMY|ctr [5],\DUMMY|ctr [4],\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "processor:DUMMY|delay_ram:DELAY|altsyncram:altsyncram_component|altsyncram_phq1:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X22_Y21_N3
dffeas \SPI_ADC|data_from_adc[3] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[3] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[2]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[2]~feeder_combout  = \SPI_ADC|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [2]),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[2]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|data_from_adc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N5
dffeas \SPI_ADC|data_from_adc[2] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[2] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneiii_lcell_comb \DUMMY|Add0~6 (
// Equation(s):
// \DUMMY|Add0~6_combout  = (\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [3] & ((\SPI_ADC|data_from_adc [3] & (!\DUMMY|Add0~5 )) # (!\SPI_ADC|data_from_adc [3] & ((\DUMMY|Add0~5 ) # (GND))))) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b 
// [3] & ((\SPI_ADC|data_from_adc [3] & (\DUMMY|Add0~5  & VCC)) # (!\SPI_ADC|data_from_adc [3] & (!\DUMMY|Add0~5 ))))
// \DUMMY|Add0~7  = CARRY((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [3] & ((!\DUMMY|Add0~5 ) # (!\SPI_ADC|data_from_adc [3]))) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [3] & (!\SPI_ADC|data_from_adc [3] & !\DUMMY|Add0~5 )))

	.dataa(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [3]),
	.datab(\SPI_ADC|data_from_adc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|Add0~5 ),
	.combout(\DUMMY|Add0~6_combout ),
	.cout(\DUMMY|Add0~7 ));
// synopsys translate_off
defparam \DUMMY|Add0~6 .lut_mask = 16'h692B;
defparam \DUMMY|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y22_N0
cycloneiii_ram_block \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\DUMMY|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\DUMMY|PULSE2|pulse~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\DUMMY|PULSE2|pulse~q ),
	.ena1(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUMMY|Add0~6_combout }),
	.portaaddr({\DUMMY|wraddr[12]~16_combout ,\DUMMY|wraddr[11]~14_combout ,\DUMMY|wraddr[10]~12_combout ,\DUMMY|wraddr[9]~10_combout ,\DUMMY|wraddr[8]~8_combout ,\DUMMY|wraddr[7]~6_combout ,\DUMMY|wraddr[6]~4_combout ,\DUMMY|wraddr[5]~2_combout ,\DUMMY|wraddr[4]~0_combout ,
\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\DUMMY|ctr [12],\DUMMY|ctr [11],\DUMMY|ctr [10],\DUMMY|ctr [9],\DUMMY|ctr [8],\DUMMY|ctr [7],\DUMMY|ctr [6],\DUMMY|ctr [5],\DUMMY|ctr [4],\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "processor:DUMMY|delay_ram:DELAY|altsyncram:altsyncram_component|altsyncram_phq1:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X22_Y21_N7
dffeas \SPI_ADC|data_from_adc[1] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SPI_ADC|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[1] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneiii_lcell_comb \DUMMY|Add0~4 (
// Equation(s):
// \DUMMY|Add0~4_combout  = ((\SPI_ADC|data_from_adc [2] $ (\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [2] $ (\DUMMY|Add0~3 )))) # (GND)
// \DUMMY|Add0~5  = CARRY((\SPI_ADC|data_from_adc [2] & ((!\DUMMY|Add0~3 ) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [2]))) # (!\SPI_ADC|data_from_adc [2] & (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [2] & !\DUMMY|Add0~3 )))

	.dataa(\SPI_ADC|data_from_adc [2]),
	.datab(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|Add0~3 ),
	.combout(\DUMMY|Add0~4_combout ),
	.cout(\DUMMY|Add0~5 ));
// synopsys translate_off
defparam \DUMMY|Add0~4 .lut_mask = 16'h962B;
defparam \DUMMY|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y20_N0
cycloneiii_ram_block \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\DUMMY|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\DUMMY|PULSE2|pulse~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\DUMMY|PULSE2|pulse~q ),
	.ena1(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUMMY|Add0~4_combout }),
	.portaaddr({\DUMMY|wraddr[12]~16_combout ,\DUMMY|wraddr[11]~14_combout ,\DUMMY|wraddr[10]~12_combout ,\DUMMY|wraddr[9]~10_combout ,\DUMMY|wraddr[8]~8_combout ,\DUMMY|wraddr[7]~6_combout ,\DUMMY|wraddr[6]~4_combout ,\DUMMY|wraddr[5]~2_combout ,\DUMMY|wraddr[4]~0_combout ,
\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\DUMMY|ctr [12],\DUMMY|ctr [11],\DUMMY|ctr [10],\DUMMY|ctr [9],\DUMMY|ctr [8],\DUMMY|ctr [7],\DUMMY|ctr [6],\DUMMY|ctr [5],\DUMMY|ctr [4],\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "processor:DUMMY|delay_ram:DELAY|altsyncram:altsyncram_component|altsyncram_phq1:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneiii_lcell_comb \DUMMY|Add0~2 (
// Equation(s):
// \DUMMY|Add0~2_combout  = (\SPI_ADC|data_from_adc [1] & ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [1] & (!\DUMMY|Add0~1 )) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [1] & (\DUMMY|Add0~1  & VCC)))) # (!\SPI_ADC|data_from_adc [1] 
// & ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [1] & ((\DUMMY|Add0~1 ) # (GND))) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [1] & (!\DUMMY|Add0~1 ))))
// \DUMMY|Add0~3  = CARRY((\SPI_ADC|data_from_adc [1] & (\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [1] & !\DUMMY|Add0~1 )) # (!\SPI_ADC|data_from_adc [1] & ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [1]) # (!\DUMMY|Add0~1 ))))

	.dataa(\SPI_ADC|data_from_adc [1]),
	.datab(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|Add0~1 ),
	.combout(\DUMMY|Add0~2_combout ),
	.cout(\DUMMY|Add0~3 ));
// synopsys translate_off
defparam \DUMMY|Add0~2 .lut_mask = 16'h694D;
defparam \DUMMY|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X13_Y23_N0
cycloneiii_ram_block \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\DUMMY|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\DUMMY|PULSE2|pulse~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\DUMMY|PULSE2|pulse~q ),
	.ena1(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUMMY|Add0~2_combout }),
	.portaaddr({\DUMMY|wraddr[12]~16_combout ,\DUMMY|wraddr[11]~14_combout ,\DUMMY|wraddr[10]~12_combout ,\DUMMY|wraddr[9]~10_combout ,\DUMMY|wraddr[8]~8_combout ,\DUMMY|wraddr[7]~6_combout ,\DUMMY|wraddr[6]~4_combout ,\DUMMY|wraddr[5]~2_combout ,\DUMMY|wraddr[4]~0_combout ,
\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\DUMMY|ctr [12],\DUMMY|ctr [11],\DUMMY|ctr [10],\DUMMY|ctr [9],\DUMMY|ctr [8],\DUMMY|ctr [7],\DUMMY|ctr [6],\DUMMY|ctr [5],\DUMMY|ctr [4],\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processor:DUMMY|delay_ram:DELAY|altsyncram:altsyncram_component|altsyncram_phq1:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneiii_lcell_comb \SPI_ADC|data_from_adc[0]~feeder (
// Equation(s):
// \SPI_ADC|data_from_adc[0]~feeder_combout  = \SPI_ADC|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SPI_ADC|shift_reg [0]),
	.cin(gnd),
	.combout(\SPI_ADC|data_from_adc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[0]~feeder .lut_mask = 16'hFF00;
defparam \SPI_ADC|data_from_adc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N1
dffeas \SPI_ADC|data_from_adc[0] (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|data_from_adc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SPI_ADC|adc_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|data_from_adc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|data_from_adc[0] .is_wysiwyg = "true";
defparam \SPI_ADC|data_from_adc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneiii_lcell_comb \DUMMY|Add0~0 (
// Equation(s):
// \DUMMY|Add0~0_combout  = (\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [0] & (\SPI_ADC|data_from_adc [0] & VCC)) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [0] & (\SPI_ADC|data_from_adc [0] $ (VCC)))
// \DUMMY|Add0~1  = CARRY((!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [0] & \SPI_ADC|data_from_adc [0]))

	.dataa(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [0]),
	.datab(\SPI_ADC|data_from_adc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DUMMY|Add0~0_combout ),
	.cout(\DUMMY|Add0~1 ));
// synopsys translate_off
defparam \DUMMY|Add0~0 .lut_mask = 16'h9944;
defparam \DUMMY|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneiii_lcell_comb \DUMMY|Add0~14 (
// Equation(s):
// \DUMMY|Add0~14_combout  = (\SPI_ADC|data_from_adc [7] & ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [7] & (!\DUMMY|Add0~13 )) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [7] & (\DUMMY|Add0~13  & VCC)))) # (!\SPI_ADC|data_from_adc 
// [7] & ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [7] & ((\DUMMY|Add0~13 ) # (GND))) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [7] & (!\DUMMY|Add0~13 ))))
// \DUMMY|Add0~15  = CARRY((\SPI_ADC|data_from_adc [7] & (\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [7] & !\DUMMY|Add0~13 )) # (!\SPI_ADC|data_from_adc [7] & ((\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [7]) # (!\DUMMY|Add0~13 ))))

	.dataa(\SPI_ADC|data_from_adc [7]),
	.datab(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|Add0~13 ),
	.combout(\DUMMY|Add0~14_combout ),
	.cout(\DUMMY|Add0~15 ));
// synopsys translate_off
defparam \DUMMY|Add0~14 .lut_mask = 16'h694D;
defparam \DUMMY|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneiii_lcell_comb \DUMMY|Add0~16 (
// Equation(s):
// \DUMMY|Add0~16_combout  = ((\SPI_ADC|data_from_adc [8] $ (\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [8] $ (\DUMMY|Add0~15 )))) # (GND)
// \DUMMY|Add0~17  = CARRY((\SPI_ADC|data_from_adc [8] & ((!\DUMMY|Add0~15 ) # (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [8]))) # (!\SPI_ADC|data_from_adc [8] & (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [8] & !\DUMMY|Add0~15 )))

	.dataa(\SPI_ADC|data_from_adc [8]),
	.datab(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|Add0~15 ),
	.combout(\DUMMY|Add0~16_combout ),
	.cout(\DUMMY|Add0~17 ));
// synopsys translate_off
defparam \DUMMY|Add0~16 .lut_mask = 16'h962B;
defparam \DUMMY|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneiii_lcell_comb \DUMMY|Add0~18 (
// Equation(s):
// \DUMMY|Add0~18_combout  = \SPI_ADC|data_from_adc [9] $ (\DUMMY|Add0~17  $ (!\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [8]))

	.dataa(gnd),
	.datab(\SPI_ADC|data_from_adc [9]),
	.datac(gnd),
	.datad(\DUMMY|DELAY|altsyncram_component|auto_generated|q_b [8]),
	.cin(\DUMMY|Add0~17 ),
	.combout(\DUMMY|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \DUMMY|Add0~18 .lut_mask = 16'h3CC3;
defparam \DUMMY|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneiii_lcell_comb \DUMMY|Add3~0 (
// Equation(s):
// \DUMMY|Add3~0_combout  = \DUMMY|Add0~14_combout  $ (VCC)
// \DUMMY|Add3~1  = CARRY(\DUMMY|Add0~14_combout )

	.dataa(gnd),
	.datab(\DUMMY|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DUMMY|Add3~0_combout ),
	.cout(\DUMMY|Add3~1 ));
// synopsys translate_off
defparam \DUMMY|Add3~0 .lut_mask = 16'h33CC;
defparam \DUMMY|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneiii_lcell_comb \DUMMY|Add3~2 (
// Equation(s):
// \DUMMY|Add3~2_combout  = (\DUMMY|Add0~16_combout  & (!\DUMMY|Add3~1 )) # (!\DUMMY|Add0~16_combout  & ((\DUMMY|Add3~1 ) # (GND)))
// \DUMMY|Add3~3  = CARRY((!\DUMMY|Add3~1 ) # (!\DUMMY|Add0~16_combout ))

	.dataa(gnd),
	.datab(\DUMMY|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DUMMY|Add3~1 ),
	.combout(\DUMMY|Add3~2_combout ),
	.cout(\DUMMY|Add3~3 ));
// synopsys translate_off
defparam \DUMMY|Add3~2 .lut_mask = 16'h3C3F;
defparam \DUMMY|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneiii_lcell_comb \DUMMY|Add3~4 (
// Equation(s):
// \DUMMY|Add3~4_combout  = \DUMMY|Add0~18_combout  $ (\DUMMY|Add3~3 )

	.dataa(\DUMMY|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DUMMY|Add3~3 ),
	.combout(\DUMMY|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \DUMMY|Add3~4 .lut_mask = 16'h5A5A;
defparam \DUMMY|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y23_N0
cycloneiii_ram_block \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\DUMMY|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\DUMMY|PULSE2|pulse~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\DUMMY|PULSE2|pulse~q ),
	.ena1(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUMMY|Add3~4_combout }),
	.portaaddr({\DUMMY|wraddr[12]~16_combout ,\DUMMY|wraddr[11]~14_combout ,\DUMMY|wraddr[10]~12_combout ,\DUMMY|wraddr[9]~10_combout ,\DUMMY|wraddr[8]~8_combout ,\DUMMY|wraddr[7]~6_combout ,\DUMMY|wraddr[6]~4_combout ,\DUMMY|wraddr[5]~2_combout ,\DUMMY|wraddr[4]~0_combout ,
\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\DUMMY|ctr [12],\DUMMY|ctr [11],\DUMMY|ctr [10],\DUMMY|ctr [9],\DUMMY|ctr [8],\DUMMY|ctr [7],\DUMMY|ctr [6],\DUMMY|ctr [5],\DUMMY|ctr [4],\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "processor:DUMMY|delay_ram:DELAY|altsyncram:altsyncram_component|altsyncram_phq1:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y19_N0
cycloneiii_ram_block \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\DUMMY|PULSE2|pulse~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\DUMMY|PULSE2|pulse~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\DUMMY|PULSE2|pulse~q ),
	.ena1(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DUMMY|Add3~2_combout }),
	.portaaddr({\DUMMY|wraddr[12]~16_combout ,\DUMMY|wraddr[11]~14_combout ,\DUMMY|wraddr[10]~12_combout ,\DUMMY|wraddr[9]~10_combout ,\DUMMY|wraddr[8]~8_combout ,\DUMMY|wraddr[7]~6_combout ,\DUMMY|wraddr[6]~4_combout ,\DUMMY|wraddr[5]~2_combout ,\DUMMY|wraddr[4]~0_combout ,
\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\DUMMY|ctr [12],\DUMMY|ctr [11],\DUMMY|ctr [10],\DUMMY|ctr [9],\DUMMY|ctr [8],\DUMMY|ctr [7],\DUMMY|ctr [6],\DUMMY|ctr [5],\DUMMY|ctr [4],\DUMMY|ctr [3],\DUMMY|ctr [2],\DUMMY|ctr [1],\DUMMY|ctr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "processor:DUMMY|delay_ram:DELAY|altsyncram:altsyncram_component|altsyncram_phq1:auto_generated|ALTSYNCRAM";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 9;
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \DUMMY|DELAY|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X21_Y21_N27
dffeas \DUMMY|data_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|Add3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[7] .is_wysiwyg = "true";
defparam \DUMMY|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \DUMMY|data_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[2] .is_wysiwyg = "true";
defparam \DUMMY|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \DUMMY|data_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[0] .is_wysiwyg = "true";
defparam \DUMMY|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneiii_lcell_comb \SPI_DAC|shift_reg~13 (
// Equation(s):
// \SPI_DAC|shift_reg~13_combout  = (!\SPI_DAC|dac_cs~q  & (\DUMMY|data_out [0] & \SPI_DAC|dac_start~q ))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(gnd),
	.datac(\DUMMY|data_out [0]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~13 .lut_mask = 16'h5000;
defparam \SPI_DAC|shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \SPI_DAC|shift_reg[2] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[2] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \DUMMY|data_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[1] .is_wysiwyg = "true";
defparam \DUMMY|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneiii_lcell_comb \SPI_DAC|shift_reg~12 (
// Equation(s):
// \SPI_DAC|shift_reg~12_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [2])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\DUMMY|data_out [1]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [2]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [2]),
	.datac(\DUMMY|data_out [1]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~12 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \SPI_DAC|shift_reg[3] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[3] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneiii_lcell_comb \SPI_DAC|shift_reg~11 (
// Equation(s):
// \SPI_DAC|shift_reg~11_combout  = (\SPI_DAC|dac_start~q  & ((\SPI_DAC|dac_cs~q  & ((\SPI_DAC|shift_reg [3]))) # (!\SPI_DAC|dac_cs~q  & (\DUMMY|data_out [2])))) # (!\SPI_DAC|dac_start~q  & (((\SPI_DAC|shift_reg [3]))))

	.dataa(\DUMMY|data_out [2]),
	.datab(\SPI_DAC|dac_start~q ),
	.datac(\SPI_DAC|shift_reg [3]),
	.datad(\SPI_DAC|dac_cs~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~11 .lut_mask = 16'hF0B8;
defparam \SPI_DAC|shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \SPI_DAC|shift_reg[4] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[4] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \DUMMY|data_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[3] .is_wysiwyg = "true";
defparam \DUMMY|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneiii_lcell_comb \SPI_DAC|shift_reg~10 (
// Equation(s):
// \SPI_DAC|shift_reg~10_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [4])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\DUMMY|data_out [3]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [4]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [4]),
	.datac(\DUMMY|data_out [3]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~10 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \SPI_DAC|shift_reg[5] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[5] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N13
dffeas \DUMMY|data_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[4] .is_wysiwyg = "true";
defparam \DUMMY|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneiii_lcell_comb \SPI_DAC|shift_reg~9 (
// Equation(s):
// \SPI_DAC|shift_reg~9_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [5])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\DUMMY|data_out [4]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [5]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [5]),
	.datac(\DUMMY|data_out [4]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~9 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \SPI_DAC|shift_reg[6] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[6] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N15
dffeas \DUMMY|data_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[5] .is_wysiwyg = "true";
defparam \DUMMY|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneiii_lcell_comb \SPI_DAC|shift_reg~8 (
// Equation(s):
// \SPI_DAC|shift_reg~8_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [6])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\DUMMY|data_out [5]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [6]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [6]),
	.datac(\DUMMY|data_out [5]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~8 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N19
dffeas \SPI_DAC|shift_reg[7] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[7] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \DUMMY|data_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[6] .is_wysiwyg = "true";
defparam \DUMMY|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneiii_lcell_comb \SPI_DAC|shift_reg~7 (
// Equation(s):
// \SPI_DAC|shift_reg~7_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [7])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\DUMMY|data_out [6]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [7]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [7]),
	.datac(\DUMMY|data_out [6]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~7 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N9
dffeas \SPI_DAC|shift_reg[8] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[8] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneiii_lcell_comb \SPI_DAC|shift_reg~6 (
// Equation(s):
// \SPI_DAC|shift_reg~6_combout  = (\SPI_DAC|dac_cs~q  & (((\SPI_DAC|shift_reg [8])))) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & (\DUMMY|data_out [7])) # (!\SPI_DAC|dac_start~q  & ((\SPI_DAC|shift_reg [8])))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\DUMMY|data_out [7]),
	.datac(\SPI_DAC|shift_reg [8]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~6 .lut_mask = 16'hE4F0;
defparam \SPI_DAC|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N15
dffeas \SPI_DAC|shift_reg[9] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[9] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N29
dffeas \DUMMY|data_out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|Add3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[8] .is_wysiwyg = "true";
defparam \DUMMY|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneiii_lcell_comb \SPI_DAC|shift_reg~5 (
// Equation(s):
// \SPI_DAC|shift_reg~5_combout  = (\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [9])) # (!\SPI_DAC|dac_cs~q  & ((\SPI_DAC|dac_start~q  & ((\DUMMY|data_out [8]))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [9]))))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|shift_reg [9]),
	.datac(\DUMMY|data_out [8]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~5 .lut_mask = 16'hD8CC;
defparam \SPI_DAC|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N13
dffeas \SPI_DAC|shift_reg[10] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[10] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneiii_lcell_comb \DUMMY|data_out[9]~0 (
// Equation(s):
// \DUMMY|data_out[9]~0_combout  = !\DUMMY|Add3~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DUMMY|Add3~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUMMY|data_out[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUMMY|data_out[9]~0 .lut_mask = 16'h0F0F;
defparam \DUMMY|data_out[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \DUMMY|data_out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\DUMMY|data_out[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DUMMY|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DUMMY|data_out[9] .is_wysiwyg = "true";
defparam \DUMMY|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneiii_lcell_comb \SPI_DAC|shift_reg~4 (
// Equation(s):
// \SPI_DAC|shift_reg~4_combout  = (\SPI_DAC|dac_start~q  & ((\SPI_DAC|dac_cs~q  & (\SPI_DAC|shift_reg [10])) # (!\SPI_DAC|dac_cs~q  & ((\DUMMY|data_out [9]))))) # (!\SPI_DAC|dac_start~q  & (\SPI_DAC|shift_reg [10]))

	.dataa(\SPI_DAC|shift_reg [10]),
	.datab(\SPI_DAC|dac_start~q ),
	.datac(\DUMMY|data_out [9]),
	.datad(\SPI_DAC|dac_cs~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~4 .lut_mask = 16'hAAE2;
defparam \SPI_DAC|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N27
dffeas \SPI_DAC|shift_reg[11] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[11] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneiii_lcell_comb \SPI_DAC|shift_reg~3 (
// Equation(s):
// \SPI_DAC|shift_reg~3_combout  = (\SPI_DAC|shift_reg [11]) # ((!\SPI_DAC|dac_cs~q  & \SPI_DAC|dac_start~q ))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(gnd),
	.datac(\SPI_DAC|shift_reg [11]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~3 .lut_mask = 16'hF5F0;
defparam \SPI_DAC|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N23
dffeas \SPI_DAC|shift_reg[12] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[12] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cycloneiii_lcell_comb \SPI_DAC|shift_reg~2 (
// Equation(s):
// \SPI_DAC|shift_reg~2_combout  = (\SPI_DAC|shift_reg [12] & ((\SPI_DAC|dac_cs~q ) # (!\SPI_DAC|dac_start~q )))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(gnd),
	.datac(\SPI_DAC|shift_reg [12]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~2 .lut_mask = 16'hA0F0;
defparam \SPI_DAC|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N31
dffeas \SPI_DAC|shift_reg[13] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[13] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneiii_lcell_comb \SPI_DAC|shift_reg~1 (
// Equation(s):
// \SPI_DAC|shift_reg~1_combout  = (\SPI_DAC|shift_reg [13]) # ((!\SPI_DAC|dac_cs~q  & \SPI_DAC|dac_start~q ))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(gnd),
	.datac(\SPI_DAC|shift_reg [13]),
	.datad(\SPI_DAC|dac_start~q ),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~1 .lut_mask = 16'hF5F0;
defparam \SPI_DAC|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N11
dffeas \SPI_DAC|shift_reg[14] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[14] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneiii_lcell_comb \SPI_DAC|shift_reg~0 (
// Equation(s):
// \SPI_DAC|shift_reg~0_combout  = (\SPI_DAC|shift_reg [14] & ((\SPI_DAC|dac_cs~q ) # (!\SPI_DAC|dac_start~q )))

	.dataa(\SPI_DAC|dac_cs~q ),
	.datab(\SPI_DAC|dac_start~q ),
	.datac(gnd),
	.datad(\SPI_DAC|shift_reg [14]),
	.cin(gnd),
	.combout(\SPI_DAC|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|shift_reg~0 .lut_mask = 16'hBB00;
defparam \SPI_DAC|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \SPI_DAC|shift_reg[15] (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|shift_reg[15] .is_wysiwyg = "true";
defparam \SPI_DAC|shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N14
cycloneiii_lcell_comb \SCK~0 (
// Equation(s):
// \SCK~0_combout  = (\SPI_ADC|clk_1MHz~q  & (!\SPI_DAC|clk_1MHz~q  & ((\SPI_DAC|dac_cs~q )))) # (!\SPI_ADC|clk_1MHz~q  & ((\SPI_ADC|adc_cs~q ) # ((!\SPI_DAC|clk_1MHz~q  & \SPI_DAC|dac_cs~q ))))

	.dataa(\SPI_ADC|clk_1MHz~q ),
	.datab(\SPI_DAC|clk_1MHz~q ),
	.datac(\SPI_ADC|adc_cs~q ),
	.datad(\SPI_DAC|dac_cs~q ),
	.cin(gnd),
	.combout(\SCK~0_combout ),
	.cout());
// synopsys translate_off
defparam \SCK~0 .lut_mask = 16'h7350;
defparam \SCK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneiii_lcell_comb \SPI_DAC|Equal2~0 (
// Equation(s):
// \SPI_DAC|Equal2~0_combout  = (!\SPI_DAC|state [4]) # (!\SPI_DAC|Equal1~0_combout )

	.dataa(gnd),
	.datab(\SPI_DAC|Equal1~0_combout ),
	.datac(\SPI_DAC|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SPI_DAC|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_DAC|Equal2~0 .lut_mask = 16'h3F3F;
defparam \SPI_DAC|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \SPI_DAC|dac_ld (
	.clk(\SPI_DAC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_DAC|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_DAC|dac_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_DAC|dac_ld .is_wysiwyg = "true";
defparam \SPI_DAC|dac_ld .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneiii_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cycloneiii_lcell_comb \SPI_ADC|Selector6~0 (
// Equation(s):
// \SPI_ADC|Selector6~0_combout  = (\SPI_ADC|state [0]) # ((\SPI_ADC|state [1] & ((\SW[9]~input_o ))) # (!\SPI_ADC|state [1] & (\SPI_ADC|adc_start~q )))

	.dataa(\SPI_ADC|adc_start~q ),
	.datab(\SW[9]~input_o ),
	.datac(\SPI_ADC|state [1]),
	.datad(\SPI_ADC|state [0]),
	.cin(gnd),
	.combout(\SPI_ADC|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector6~0 .lut_mask = 16'hFFCA;
defparam \SPI_ADC|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cycloneiii_lcell_comb \SPI_ADC|Selector6~1 (
// Equation(s):
// \SPI_ADC|Selector6~1_combout  = (!\SPI_ADC|state [3] & (!\SPI_ADC|state [2] & (\SPI_ADC|Selector6~0_combout  & !\SPI_ADC|state [4])))

	.dataa(\SPI_ADC|state [3]),
	.datab(\SPI_ADC|state [2]),
	.datac(\SPI_ADC|Selector6~0_combout ),
	.datad(\SPI_ADC|state [4]),
	.cin(gnd),
	.combout(\SPI_ADC|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \SPI_ADC|Selector6~1 .lut_mask = 16'h0010;
defparam \SPI_ADC|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N31
dffeas \SPI_ADC|adc_din (
	.clk(\SPI_ADC|clk_1MHz~clkctrl_outclk ),
	.d(\SPI_ADC|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SPI_ADC|adc_din~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SPI_ADC|adc_din .is_wysiwyg = "true";
defparam \SPI_ADC|adc_din .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneiii_lcell_comb \PWM_DC|count[1]~9 (
// Equation(s):
// \PWM_DC|count[1]~9_combout  = (\PWM_DC|count [0] & (\PWM_DC|count [1] $ (VCC))) # (!\PWM_DC|count [0] & (\PWM_DC|count [1] & VCC))
// \PWM_DC|count[1]~10  = CARRY((\PWM_DC|count [0] & \PWM_DC|count [1]))

	.dataa(\PWM_DC|count [0]),
	.datab(\PWM_DC|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PWM_DC|count[1]~9_combout ),
	.cout(\PWM_DC|count[1]~10 ));
// synopsys translate_off
defparam \PWM_DC|count[1]~9 .lut_mask = 16'h6688;
defparam \PWM_DC|count[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N5
dffeas \PWM_DC|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[1] .is_wysiwyg = "true";
defparam \PWM_DC|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneiii_lcell_comb \PWM_DC|count[2]~11 (
// Equation(s):
// \PWM_DC|count[2]~11_combout  = (\PWM_DC|count [2] & (!\PWM_DC|count[1]~10 )) # (!\PWM_DC|count [2] & ((\PWM_DC|count[1]~10 ) # (GND)))
// \PWM_DC|count[2]~12  = CARRY((!\PWM_DC|count[1]~10 ) # (!\PWM_DC|count [2]))

	.dataa(\PWM_DC|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|count[1]~10 ),
	.combout(\PWM_DC|count[2]~11_combout ),
	.cout(\PWM_DC|count[2]~12 ));
// synopsys translate_off
defparam \PWM_DC|count[2]~11 .lut_mask = 16'h5A5F;
defparam \PWM_DC|count[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N7
dffeas \PWM_DC|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[2] .is_wysiwyg = "true";
defparam \PWM_DC|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneiii_lcell_comb \PWM_DC|count[3]~13 (
// Equation(s):
// \PWM_DC|count[3]~13_combout  = (\PWM_DC|count [3] & (\PWM_DC|count[2]~12  $ (GND))) # (!\PWM_DC|count [3] & (!\PWM_DC|count[2]~12  & VCC))
// \PWM_DC|count[3]~14  = CARRY((\PWM_DC|count [3] & !\PWM_DC|count[2]~12 ))

	.dataa(gnd),
	.datab(\PWM_DC|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|count[2]~12 ),
	.combout(\PWM_DC|count[3]~13_combout ),
	.cout(\PWM_DC|count[3]~14 ));
// synopsys translate_off
defparam \PWM_DC|count[3]~13 .lut_mask = 16'hC30C;
defparam \PWM_DC|count[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N9
dffeas \PWM_DC|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[3] .is_wysiwyg = "true";
defparam \PWM_DC|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneiii_lcell_comb \PWM_DC|count[4]~15 (
// Equation(s):
// \PWM_DC|count[4]~15_combout  = (\PWM_DC|count [4] & (!\PWM_DC|count[3]~14 )) # (!\PWM_DC|count [4] & ((\PWM_DC|count[3]~14 ) # (GND)))
// \PWM_DC|count[4]~16  = CARRY((!\PWM_DC|count[3]~14 ) # (!\PWM_DC|count [4]))

	.dataa(\PWM_DC|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|count[3]~14 ),
	.combout(\PWM_DC|count[4]~15_combout ),
	.cout(\PWM_DC|count[4]~16 ));
// synopsys translate_off
defparam \PWM_DC|count[4]~15 .lut_mask = 16'h5A5F;
defparam \PWM_DC|count[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N11
dffeas \PWM_DC|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[4] .is_wysiwyg = "true";
defparam \PWM_DC|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneiii_lcell_comb \PWM_DC|count[5]~17 (
// Equation(s):
// \PWM_DC|count[5]~17_combout  = (\PWM_DC|count [5] & (\PWM_DC|count[4]~16  $ (GND))) # (!\PWM_DC|count [5] & (!\PWM_DC|count[4]~16  & VCC))
// \PWM_DC|count[5]~18  = CARRY((\PWM_DC|count [5] & !\PWM_DC|count[4]~16 ))

	.dataa(\PWM_DC|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|count[4]~16 ),
	.combout(\PWM_DC|count[5]~17_combout ),
	.cout(\PWM_DC|count[5]~18 ));
// synopsys translate_off
defparam \PWM_DC|count[5]~17 .lut_mask = 16'hA50A;
defparam \PWM_DC|count[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N13
dffeas \PWM_DC|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[5] .is_wysiwyg = "true";
defparam \PWM_DC|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneiii_lcell_comb \PWM_DC|count[6]~19 (
// Equation(s):
// \PWM_DC|count[6]~19_combout  = (\PWM_DC|count [6] & (!\PWM_DC|count[5]~18 )) # (!\PWM_DC|count [6] & ((\PWM_DC|count[5]~18 ) # (GND)))
// \PWM_DC|count[6]~20  = CARRY((!\PWM_DC|count[5]~18 ) # (!\PWM_DC|count [6]))

	.dataa(gnd),
	.datab(\PWM_DC|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|count[5]~18 ),
	.combout(\PWM_DC|count[6]~19_combout ),
	.cout(\PWM_DC|count[6]~20 ));
// synopsys translate_off
defparam \PWM_DC|count[6]~19 .lut_mask = 16'h3C3F;
defparam \PWM_DC|count[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N15
dffeas \PWM_DC|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[6] .is_wysiwyg = "true";
defparam \PWM_DC|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneiii_lcell_comb \PWM_DC|count[7]~21 (
// Equation(s):
// \PWM_DC|count[7]~21_combout  = (\PWM_DC|count [7] & (\PWM_DC|count[6]~20  $ (GND))) # (!\PWM_DC|count [7] & (!\PWM_DC|count[6]~20  & VCC))
// \PWM_DC|count[7]~22  = CARRY((\PWM_DC|count [7] & !\PWM_DC|count[6]~20 ))

	.dataa(gnd),
	.datab(\PWM_DC|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|count[6]~20 ),
	.combout(\PWM_DC|count[7]~21_combout ),
	.cout(\PWM_DC|count[7]~22 ));
// synopsys translate_off
defparam \PWM_DC|count[7]~21 .lut_mask = 16'hC30C;
defparam \PWM_DC|count[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N17
dffeas \PWM_DC|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[7]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[7] .is_wysiwyg = "true";
defparam \PWM_DC|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneiii_lcell_comb \PWM_DC|count[8]~23 (
// Equation(s):
// \PWM_DC|count[8]~23_combout  = (\PWM_DC|count [8] & (!\PWM_DC|count[7]~22 )) # (!\PWM_DC|count [8] & ((\PWM_DC|count[7]~22 ) # (GND)))
// \PWM_DC|count[8]~24  = CARRY((!\PWM_DC|count[7]~22 ) # (!\PWM_DC|count [8]))

	.dataa(gnd),
	.datab(\PWM_DC|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|count[7]~22 ),
	.combout(\PWM_DC|count[8]~23_combout ),
	.cout(\PWM_DC|count[8]~24 ));
// synopsys translate_off
defparam \PWM_DC|count[8]~23 .lut_mask = 16'h3C3F;
defparam \PWM_DC|count[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N19
dffeas \PWM_DC|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[8]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[8] .is_wysiwyg = "true";
defparam \PWM_DC|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneiii_lcell_comb \PWM_DC|count[9]~25 (
// Equation(s):
// \PWM_DC|count[9]~25_combout  = \PWM_DC|count[8]~24  $ (!\PWM_DC|count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PWM_DC|count [9]),
	.cin(\PWM_DC|count[8]~24 ),
	.combout(\PWM_DC|count[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_DC|count[9]~25 .lut_mask = 16'hF00F;
defparam \PWM_DC|count[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N21
dffeas \PWM_DC|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|count[9]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|count[9] .is_wysiwyg = "true";
defparam \PWM_DC|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \PWM_DC|d[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[9] .is_wysiwyg = "true";
defparam \PWM_DC|d[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N23
dffeas \PWM_DC|d[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[8] .is_wysiwyg = "true";
defparam \PWM_DC|d[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \PWM_DC|d[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[7] .is_wysiwyg = "true";
defparam \PWM_DC|d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \PWM_DC|d[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[6] .is_wysiwyg = "true";
defparam \PWM_DC|d[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \PWM_DC|d[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[5] .is_wysiwyg = "true";
defparam \PWM_DC|d[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \PWM_DC|d[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[4] .is_wysiwyg = "true";
defparam \PWM_DC|d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \PWM_DC|d[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[3] .is_wysiwyg = "true";
defparam \PWM_DC|d[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \PWM_DC|d[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[2] .is_wysiwyg = "true";
defparam \PWM_DC|d[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \PWM_DC|d[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[1] .is_wysiwyg = "true";
defparam \PWM_DC|d[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \PWM_DC|d[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUMMY|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PULSE|pulse~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|d[0] .is_wysiwyg = "true";
defparam \PWM_DC|d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneiii_lcell_comb \PWM_DC|LessThan0~1 (
// Equation(s):
// \PWM_DC|LessThan0~1_cout  = CARRY((!\PWM_DC|d [0] & \PWM_DC|count [0]))

	.dataa(\PWM_DC|d [0]),
	.datab(\PWM_DC|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\PWM_DC|LessThan0~1_cout ));
// synopsys translate_off
defparam \PWM_DC|LessThan0~1 .lut_mask = 16'h0044;
defparam \PWM_DC|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneiii_lcell_comb \PWM_DC|LessThan0~3 (
// Equation(s):
// \PWM_DC|LessThan0~3_cout  = CARRY((\PWM_DC|count [1] & (\PWM_DC|d [1] & !\PWM_DC|LessThan0~1_cout )) # (!\PWM_DC|count [1] & ((\PWM_DC|d [1]) # (!\PWM_DC|LessThan0~1_cout ))))

	.dataa(\PWM_DC|count [1]),
	.datab(\PWM_DC|d [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|LessThan0~1_cout ),
	.combout(),
	.cout(\PWM_DC|LessThan0~3_cout ));
// synopsys translate_off
defparam \PWM_DC|LessThan0~3 .lut_mask = 16'h004D;
defparam \PWM_DC|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneiii_lcell_comb \PWM_DC|LessThan0~5 (
// Equation(s):
// \PWM_DC|LessThan0~5_cout  = CARRY((\PWM_DC|d [2] & (\PWM_DC|count [2] & !\PWM_DC|LessThan0~3_cout )) # (!\PWM_DC|d [2] & ((\PWM_DC|count [2]) # (!\PWM_DC|LessThan0~3_cout ))))

	.dataa(\PWM_DC|d [2]),
	.datab(\PWM_DC|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|LessThan0~3_cout ),
	.combout(),
	.cout(\PWM_DC|LessThan0~5_cout ));
// synopsys translate_off
defparam \PWM_DC|LessThan0~5 .lut_mask = 16'h004D;
defparam \PWM_DC|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneiii_lcell_comb \PWM_DC|LessThan0~7 (
// Equation(s):
// \PWM_DC|LessThan0~7_cout  = CARRY((\PWM_DC|d [3] & ((!\PWM_DC|LessThan0~5_cout ) # (!\PWM_DC|count [3]))) # (!\PWM_DC|d [3] & (!\PWM_DC|count [3] & !\PWM_DC|LessThan0~5_cout )))

	.dataa(\PWM_DC|d [3]),
	.datab(\PWM_DC|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|LessThan0~5_cout ),
	.combout(),
	.cout(\PWM_DC|LessThan0~7_cout ));
// synopsys translate_off
defparam \PWM_DC|LessThan0~7 .lut_mask = 16'h002B;
defparam \PWM_DC|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneiii_lcell_comb \PWM_DC|LessThan0~9 (
// Equation(s):
// \PWM_DC|LessThan0~9_cout  = CARRY((\PWM_DC|d [4] & (\PWM_DC|count [4] & !\PWM_DC|LessThan0~7_cout )) # (!\PWM_DC|d [4] & ((\PWM_DC|count [4]) # (!\PWM_DC|LessThan0~7_cout ))))

	.dataa(\PWM_DC|d [4]),
	.datab(\PWM_DC|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|LessThan0~7_cout ),
	.combout(),
	.cout(\PWM_DC|LessThan0~9_cout ));
// synopsys translate_off
defparam \PWM_DC|LessThan0~9 .lut_mask = 16'h004D;
defparam \PWM_DC|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneiii_lcell_comb \PWM_DC|LessThan0~11 (
// Equation(s):
// \PWM_DC|LessThan0~11_cout  = CARRY((\PWM_DC|count [5] & (\PWM_DC|d [5] & !\PWM_DC|LessThan0~9_cout )) # (!\PWM_DC|count [5] & ((\PWM_DC|d [5]) # (!\PWM_DC|LessThan0~9_cout ))))

	.dataa(\PWM_DC|count [5]),
	.datab(\PWM_DC|d [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|LessThan0~9_cout ),
	.combout(),
	.cout(\PWM_DC|LessThan0~11_cout ));
// synopsys translate_off
defparam \PWM_DC|LessThan0~11 .lut_mask = 16'h004D;
defparam \PWM_DC|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneiii_lcell_comb \PWM_DC|LessThan0~13 (
// Equation(s):
// \PWM_DC|LessThan0~13_cout  = CARRY((\PWM_DC|count [6] & ((!\PWM_DC|LessThan0~11_cout ) # (!\PWM_DC|d [6]))) # (!\PWM_DC|count [6] & (!\PWM_DC|d [6] & !\PWM_DC|LessThan0~11_cout )))

	.dataa(\PWM_DC|count [6]),
	.datab(\PWM_DC|d [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|LessThan0~11_cout ),
	.combout(),
	.cout(\PWM_DC|LessThan0~13_cout ));
// synopsys translate_off
defparam \PWM_DC|LessThan0~13 .lut_mask = 16'h002B;
defparam \PWM_DC|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneiii_lcell_comb \PWM_DC|LessThan0~15 (
// Equation(s):
// \PWM_DC|LessThan0~15_cout  = CARRY((\PWM_DC|count [7] & (\PWM_DC|d [7] & !\PWM_DC|LessThan0~13_cout )) # (!\PWM_DC|count [7] & ((\PWM_DC|d [7]) # (!\PWM_DC|LessThan0~13_cout ))))

	.dataa(\PWM_DC|count [7]),
	.datab(\PWM_DC|d [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|LessThan0~13_cout ),
	.combout(),
	.cout(\PWM_DC|LessThan0~15_cout ));
// synopsys translate_off
defparam \PWM_DC|LessThan0~15 .lut_mask = 16'h004D;
defparam \PWM_DC|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneiii_lcell_comb \PWM_DC|LessThan0~17 (
// Equation(s):
// \PWM_DC|LessThan0~17_cout  = CARRY((\PWM_DC|d [8] & (\PWM_DC|count [8] & !\PWM_DC|LessThan0~15_cout )) # (!\PWM_DC|d [8] & ((\PWM_DC|count [8]) # (!\PWM_DC|LessThan0~15_cout ))))

	.dataa(\PWM_DC|d [8]),
	.datab(\PWM_DC|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_DC|LessThan0~15_cout ),
	.combout(),
	.cout(\PWM_DC|LessThan0~17_cout ));
// synopsys translate_off
defparam \PWM_DC|LessThan0~17 .lut_mask = 16'h004D;
defparam \PWM_DC|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneiii_lcell_comb \PWM_DC|LessThan0~18 (
// Equation(s):
// \PWM_DC|LessThan0~18_combout  = (\PWM_DC|count [9] & ((\PWM_DC|LessThan0~17_cout ) # (!\PWM_DC|d [9]))) # (!\PWM_DC|count [9] & (!\PWM_DC|d [9] & \PWM_DC|LessThan0~17_cout ))

	.dataa(\PWM_DC|count [9]),
	.datab(\PWM_DC|d [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\PWM_DC|LessThan0~17_cout ),
	.combout(\PWM_DC|LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_DC|LessThan0~18 .lut_mask = 16'hB2B2;
defparam \PWM_DC|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneiii_lcell_comb \PWM_DC|pwm_out~0 (
// Equation(s):
// \PWM_DC|pwm_out~0_combout  = !\PWM_DC|LessThan0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PWM_DC|LessThan0~18_combout ),
	.cin(gnd),
	.combout(\PWM_DC|pwm_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_DC|pwm_out~0 .lut_mask = 16'h00FF;
defparam \PWM_DC|pwm_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \PWM_DC|pwm_out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PWM_DC|pwm_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_DC|pwm_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_DC|pwm_out .is_wysiwyg = "true";
defparam \PWM_DC|pwm_out .power_up = "low";
// synopsys translate_on

assign HEX0_D[0] = \HEX0_D[0]~output_o ;

assign HEX0_D[1] = \HEX0_D[1]~output_o ;

assign HEX0_D[2] = \HEX0_D[2]~output_o ;

assign HEX0_D[3] = \HEX0_D[3]~output_o ;

assign HEX0_D[4] = \HEX0_D[4]~output_o ;

assign HEX0_D[5] = \HEX0_D[5]~output_o ;

assign HEX0_D[6] = \HEX0_D[6]~output_o ;

assign HEX1_D[0] = \HEX1_D[0]~output_o ;

assign HEX1_D[1] = \HEX1_D[1]~output_o ;

assign HEX1_D[2] = \HEX1_D[2]~output_o ;

assign HEX1_D[3] = \HEX1_D[3]~output_o ;

assign HEX1_D[4] = \HEX1_D[4]~output_o ;

assign HEX1_D[5] = \HEX1_D[5]~output_o ;

assign HEX1_D[6] = \HEX1_D[6]~output_o ;

assign HEX2_D[0] = \HEX2_D[0]~output_o ;

assign HEX2_D[1] = \HEX2_D[1]~output_o ;

assign HEX2_D[2] = \HEX2_D[2]~output_o ;

assign HEX2_D[3] = \HEX2_D[3]~output_o ;

assign HEX2_D[4] = \HEX2_D[4]~output_o ;

assign HEX2_D[5] = \HEX2_D[5]~output_o ;

assign HEX2_D[6] = \HEX2_D[6]~output_o ;

assign HEX3_D[0] = \HEX3_D[0]~output_o ;

assign HEX3_D[1] = \HEX3_D[1]~output_o ;

assign HEX3_D[2] = \HEX3_D[2]~output_o ;

assign HEX3_D[3] = \HEX3_D[3]~output_o ;

assign HEX3_D[4] = \HEX3_D[4]~output_o ;

assign HEX3_D[5] = \HEX3_D[5]~output_o ;

assign HEX3_D[6] = \HEX3_D[6]~output_o ;

assign DAC_SDI = \DAC_SDI~output_o ;

assign SCK = \SCK~output_o ;

assign DAC_CS = \DAC_CS~output_o ;

assign DAC_LD = \DAC_LD~output_o ;

assign ADC_SDI = \ADC_SDI~output_o ;

assign ADC_CS = \ADC_CS~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign LEDG[9] = \LEDG[9]~output_o ;

assign PWM_OUT = \PWM_OUT~output_o ;

endmodule
