Timing Analyzer report for rzfpga_pc
Thu Jul 28 19:00:59 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'counter[12]'
 14. Slow 1200mV 85C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'clk50'
 16. Slow 1200mV 85C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'clk50'
 19. Slow 1200mV 85C Model Hold: 'counter[12]'
 20. Slow 1200mV 85C Model Recovery: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Setup: 'counter[12]'
 31. Slow 1200mV 0C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'clk50'
 33. Slow 1200mV 0C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'clk50'
 36. Slow 1200mV 0C Model Hold: 'counter[12]'
 37. Slow 1200mV 0C Model Recovery: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 46. Fast 1200mV 0C Model Setup: 'counter[12]'
 47. Fast 1200mV 0C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'clk50'
 49. Fast 1200mV 0C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'clk50'
 52. Fast 1200mV 0C Model Hold: 'counter[12]'
 53. Fast 1200mV 0C Model Recovery: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; rzfpga_pc                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.2%      ;
;     Processors 3-4         ;   2.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Clock Name                                                                          ; Type      ; Period    ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                                ; Targets                                                                                 ;
+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; clk50                                                                               ; Base      ; 20.000    ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                                       ; { clk50 }                                                                               ;
; counter[12]                                                                         ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                                       ; { counter[12] }                                                                         ;
; ram_manager:ram_manager_inst|rdreq_buffer                                           ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                                       ; { ram_manager:ram_manager_inst|rdreq_buffer }                                           ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10000.000 ; 0.1 MHz    ; 0.000 ; 5000.000 ; 50.00      ; 500       ; 1           ;       ;        ;           ;            ; false    ; clk50  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|inclk[0] ; { seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000    ; 100.0 MHz  ; 5.000 ; 10.000   ; 50.00      ; 1         ; 2           ; 180.0 ;        ;           ;            ; false    ; clk50  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|inclk[0] ; { seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                        ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                          ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; 30.29 MHz  ; 30.29 MHz       ; counter[12]                                                                         ;      ;
; 48.11 MHz  ; 48.11 MHz       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 209.38 MHz ; 209.38 MHz      ; clk50                                                                               ;      ;
; 323.31 MHz ; 323.31 MHz      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                           ;
+-------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                               ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------+---------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; -16.417 ; -297.599      ;
; counter[12]                                                                         ; -16.005 ; -758.891      ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.873  ; -78.086       ;
; clk50                                                                               ; -1.408  ; -1.408        ;
+-------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                          ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.370 ; 0.000         ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.444 ; 0.000         ;
; clk50                                                                               ; 0.465 ; 0.000         ;
; counter[12]                                                                         ; 0.747 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                      ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.150 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                       ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.081 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                              ;
+-------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                               ; Slack    ; End Point TNS ;
+-------------------------------------------------------------------------------------+----------+---------------+
; counter[12]                                                                         ; -3.201   ; -114.828      ;
; ram_manager:ram_manager_inst|rdreq_buffer                                           ; -1.487   ; -1.487        ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.707    ; 0.000         ;
; clk50                                                                               ; 9.783    ; 0.000         ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 4999.704 ; 0.000         ;
+-------------------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                         ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -16.417 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.448     ; 14.967     ;
; -16.299 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.448     ; 14.849     ;
; -16.105 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.452     ; 14.651     ;
; -16.049 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.449     ; 14.598     ;
; -15.974 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.452     ; 14.520     ;
; -15.856 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.452     ; 14.402     ;
; -15.697 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.452     ; 14.243     ;
; -15.662 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.456     ; 14.204     ;
; -15.606 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.453     ; 14.151     ;
; -15.579 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.452     ; 14.125     ;
; -15.385 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.456     ; 13.927     ;
; -15.329 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.453     ; 13.874     ;
; -14.458 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.454     ; 13.002     ;
; -14.340 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.454     ; 12.884     ;
; -14.303 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.472     ; 12.829     ;
; -14.185 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.472     ; 12.711     ;
; -14.146 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.458     ; 12.686     ;
; -14.090 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.455     ; 12.633     ;
; -13.991 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.476     ; 12.513     ;
; -13.935 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.473     ; 12.460     ;
; -13.682 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.453     ; 12.227     ;
; -13.564 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.453     ; 12.109     ;
; -13.435 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.452     ; 11.981     ;
; -13.370 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 11.911     ;
; -13.317 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.452     ; 11.863     ;
; -13.314 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.454     ; 11.858     ;
; -13.144 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.024     ; 12.118     ;
; -13.123 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.456     ; 11.665     ;
; -13.067 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.453     ; 11.612     ;
; -12.767 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.047     ; 11.718     ;
; -12.701 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 11.671     ;
; -12.424 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 11.394     ;
; -12.395 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.047     ; 11.346     ;
; -12.324 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.051     ; 11.271     ;
; -12.308 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.025     ; 11.281     ;
; -12.203 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.464     ; 10.737     ;
; -12.164 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.054     ; 11.108     ;
; -12.106 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.460     ; 10.644     ;
; -12.083 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.024     ; 11.057     ;
; -12.080 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.460     ; 10.618     ;
; -12.047 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.051     ; 10.994     ;
; -11.952 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.051     ; 10.899     ;
; -11.865 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.029     ; 10.834     ;
; -11.721 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.058     ; 10.661     ;
; -11.675 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.051     ; 10.622     ;
; -11.640 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 10.610     ;
; -11.628 ; hack_cpu:cpu|aRegisterOut[6]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.025     ; 10.601     ;
; -11.615 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.461     ; 10.152     ;
; -11.588 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.029     ; 10.557     ;
; -11.560 ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.057     ; 10.501     ;
; -11.503 ; hack_cpu:cpu|aRegisterOut[13]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.047     ; 10.454     ;
; -11.490 ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.024     ; 10.464     ;
; -11.444 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.058     ; 10.384     ;
; -11.363 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 10.333     ;
; -11.251 ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.047     ; 10.202     ;
; -11.185 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.030     ; 10.153     ;
; -11.185 ; hack_cpu:cpu|aRegisterOut[6]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.029     ; 10.154     ;
; -11.149 ; hack_cpu:cpu|aRegisterOut[5]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.024     ; 10.123     ;
; -11.128 ; hack_cpu:cpu|aRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.025     ; 10.101     ;
; -11.117 ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.061     ; 10.054     ;
; -11.047 ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 10.017     ;
; -11.030 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.048     ; 9.980      ;
; -10.916 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.469     ; 9.445      ;
; -10.908 ; hack_cpu:cpu|aRegisterOut[6]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.029     ; 9.877      ;
; -10.889 ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.024     ; 9.863      ;
; -10.840 ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.061     ; 9.777      ;
; -10.808 ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.051     ; 9.755      ;
; -10.808 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.053     ; 9.753      ;
; -10.798 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.469     ; 9.327      ;
; -10.770 ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 9.740      ;
; -10.732 ; hack_cpu:cpu|dRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.054     ; 9.676      ;
; -10.727 ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.025     ; 9.700      ;
; -10.706 ; hack_cpu:cpu|aRegisterOut[5]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 9.676      ;
; -10.685 ; hack_cpu:cpu|aRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.029     ; 9.654      ;
; -10.653 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.071     ; 9.580      ;
; -10.548 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.470     ; 9.076      ;
; -10.531 ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.051     ; 9.478      ;
; -10.502 ; hack_cpu:cpu|aRegisterOut[10]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.024     ; 9.476      ;
; -10.446 ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 9.416      ;
; -10.436 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.053     ; 9.381      ;
; -10.429 ; hack_cpu:cpu|aRegisterOut[5]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 9.399      ;
; -10.409 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.029     ; 9.378      ;
; -10.408 ; hack_cpu:cpu|aRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.029     ; 9.377      ;
; -10.371 ; hack_cpu:cpu|dRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.025     ; 9.344      ;
; -10.362 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.473     ; 8.887      ;
; -10.349 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.031     ; 9.316      ;
; -10.289 ; hack_cpu:cpu|dRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.058     ; 9.229      ;
; -10.284 ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.029     ; 9.253      ;
; -10.281 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.071     ; 9.208      ;
; -10.281 ; hack_cpu:cpu|aRegisterOut[11]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.025     ; 9.254      ;
; -10.205 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.060     ; 9.143      ;
; -10.194 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.049     ; 9.143      ;
; -10.169 ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 9.139      ;
; -10.162 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 9.132      ;
; -10.124 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.030     ; 9.092      ;
; -10.059 ; hack_cpu:cpu|aRegisterOut[10]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.028     ; 9.029      ;
; -10.050 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.078     ; 8.970      ;
; -10.049 ; hack_cpu:cpu|aRegisterOut[14]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.047     ; 9.000      ;
; -10.032 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.052     ; 8.978      ;
; -10.012 ; hack_cpu:cpu|dRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.058     ; 8.952      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter[12]'                                                                                                                                                                                                                                                                                        ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                         ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -16.005 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.468     ; 16.038     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.462     ; 15.920     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.693 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.472     ; 15.722     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.637 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.469     ; 15.669     ;
; -15.602 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; -0.065     ; 16.038     ;
; -15.478 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; -0.059     ; 15.920     ;
; -15.290 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; -0.069     ; 15.722     ;
; -15.234 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; -0.066     ; 15.669     ;
; -14.054 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.476     ; 14.579     ;
; -14.044 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.476     ; 14.569     ;
; -13.944 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.476     ; 14.469     ;
; -13.942 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 14.461     ;
; -13.932 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 14.451     ;
; -13.832 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 14.351     ;
; -13.742 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.480     ; 14.263     ;
; -13.732 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.480     ; 14.253     ;
; -13.686 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.477     ; 14.210     ;
; -13.676 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.477     ; 14.200     ;
; -13.632 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.480     ; 14.153     ;
; -13.613 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.476     ; 14.138     ;
; -13.576 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.477     ; 14.100     ;
; -13.501 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 14.020     ;
; -13.446 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.476     ; 13.971     ;
; -13.383 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.488     ; 13.896     ;
; -13.334 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 13.853     ;
; -13.301 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.480     ; 13.822     ;
; -13.259 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 13.778     ;
; -13.245 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.477     ; 13.769     ;
; -13.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[12]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.476     ; 13.738     ;
; -13.134 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.480     ; 13.655     ;
; -13.101 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[12]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 13.620     ;
; -13.078 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.477     ; 13.602     ;
; -13.071 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.492     ; 13.580     ;
; -13.042 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[11]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.495     ; 13.548     ;
; -13.015 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.489     ; 13.527     ;
; -12.973 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.488     ; 13.486     ;
; -12.943 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.488     ; 13.456     ;
; -12.930 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[11]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.501     ; 13.430     ;
; -12.901 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[12]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.480     ; 13.422     ;
; -12.851 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.488     ; 13.364     ;
; -12.849 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 13.368     ;
; -12.845 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[12]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.477     ; 13.369     ;
; -12.819 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 13.338     ;
; -12.772 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[12]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.476     ; 13.297     ;
; -12.730 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[11]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.499     ; 13.232     ;
; -12.727 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 13.246     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.726 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.038     ; 13.189     ;
; -12.674 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[11]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.496     ; 13.179     ;
; -12.661 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.492     ; 13.170     ;
; -12.660 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[12]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.482     ; 13.179     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+------------------+-------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                       ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.873 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.367      ;
; -2.872 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.366      ;
; -2.871 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.365      ;
; -2.869 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.363      ;
; -2.869 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.362      ;
; -2.869 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.362      ;
; -2.869 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.363      ;
; -2.868 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.362      ;
; -2.868 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.361      ;
; -2.868 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.361      ;
; -2.865 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.359      ;
; -2.864 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.358      ;
; -2.863 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.356      ;
; -2.863 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.357      ;
; -2.863 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.357      ;
; -2.862 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.355      ;
; -2.862 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.356      ;
; -2.861 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.355      ;
; -2.861 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.355      ;
; -2.861 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.355      ;
; -2.857 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.351      ;
; -2.854 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.348      ;
; -2.852 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.345      ;
; -2.850 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.344      ;
; -2.849 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.343      ;
; -2.849 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.342      ;
; -2.849 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.342      ;
; -2.848 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.341      ;
; -2.848 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.341      ;
; -2.846 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.340      ;
; -2.844 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.338      ;
; -2.842 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.336      ;
; -2.837 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.331      ;
; -2.836 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.329      ;
; -2.834 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.328      ;
; -2.833 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.327      ;
; -2.829 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.323      ;
; -2.829 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.323      ;
; -2.820 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.314      ;
; -2.814 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.307      ;
; -2.787 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.281      ;
; -2.773 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.266      ;
; -2.660 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.154      ;
; -2.659 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.153      ;
; -2.657 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.150      ;
; -2.657 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.151      ;
; -2.656 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.149      ;
; -2.656 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.150      ;
; -2.656 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.150      ;
; -2.655 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.148      ;
; -2.655 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.149      ;
; -2.655 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.149      ;
; -2.655 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.149      ;
; -2.654 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.147      ;
; -2.654 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.148      ;
; -2.654 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.148      ;
; -2.653 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.146      ;
; -2.652 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.145      ;
; -2.648 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.142      ;
; -2.647 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.141      ;
; -2.621 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.115      ;
; -2.621 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 1.114      ;
; -2.618 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 1.112      ;
; -2.587 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.552      ;
; -2.581 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.546      ;
; -2.580 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.545      ;
; -2.579 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.544      ;
; -2.567 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.532      ;
; -2.561 ; seven_seg_in[15] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.526      ;
; -2.547 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.512      ;
; -2.545 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.510      ;
; -2.539 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.504      ;
; -2.528 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.493      ;
; -2.526 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.491      ;
; -2.521 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.486      ;
; -2.508 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.473      ;
; -2.500 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.465      ;
; -2.495 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.989      ;
; -2.490 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.984      ;
; -2.490 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.984      ;
; -2.489 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.983      ;
; -2.489 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 0.982      ;
; -2.489 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.983      ;
; -2.488 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 0.981      ;
; -2.486 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 0.979      ;
; -2.485 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.979      ;
; -2.485 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 0.978      ;
; -2.485 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.979      ;
; -2.484 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 0.977      ;
; -2.482 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.976      ;
; -2.481 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.975      ;
; -2.481 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 0.974      ;
; -2.480 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.974      ;
; -2.479 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.973      ;
; -2.473 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.458     ; 0.966      ;
; -2.473 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.967      ;
; -2.473 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.967      ;
; -2.472 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.457     ; 0.966      ;
; -2.339 ; seven_seg_in[13] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.304      ;
; -2.338 ; seven_seg_in[13] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.986     ; 1.303      ;
+--------+------------------+-------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node     ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.408 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; 0.500        ; 2.507      ; 4.667      ;
; -1.011 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; 1.000        ; 2.507      ; 4.770      ;
; 5.619  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff ; req_state   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; clk50       ; 5.000        ; 2.103      ; 1.405      ;
; 15.224 ; counter[0]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.696      ;
; 15.224 ; counter[1]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.696      ;
; 15.334 ; counter[2]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.586      ;
; 15.372 ; counter[3]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.548      ;
; 15.479 ; counter[4]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.441      ;
; 15.518 ; counter[5]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.402      ;
; 15.628 ; counter[6]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.292      ;
; 15.660 ; counter[7]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.260      ;
; 15.770 ; counter[8]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.150      ;
; 15.806 ; counter[9]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.114      ;
; 15.917 ; counter[10]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 4.003      ;
; 15.956 ; counter[11]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 3.964      ;
; 17.397 ; counter[2]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.523      ;
; 17.483 ; counter[0]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.437      ;
; 17.496 ; counter[1]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.424      ;
; 17.511 ; counter[0]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.409      ;
; 17.511 ; counter[1]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.409      ;
; 17.542 ; counter[4]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.378      ;
; 17.543 ; counter[2]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.377      ;
; 17.573 ; counter[2]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.347      ;
; 17.629 ; counter[0]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.291      ;
; 17.633 ; counter[3]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.287      ;
; 17.642 ; counter[1]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.278      ;
; 17.657 ; counter[0]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.263      ;
; 17.657 ; counter[1]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.263      ;
; 17.659 ; counter[3]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.261      ;
; 17.688 ; counter[4]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.232      ;
; 17.689 ; counter[2]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.231      ;
; 17.691 ; counter[6]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.229      ;
; 17.718 ; counter[4]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.202      ;
; 17.719 ; counter[2]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.201      ;
; 17.775 ; counter[0]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.145      ;
; 17.778 ; counter[5]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.142      ;
; 17.779 ; counter[3]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.141      ;
; 17.788 ; counter[1]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.132      ;
; 17.803 ; counter[0]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.117      ;
; 17.803 ; counter[1]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.117      ;
; 17.805 ; counter[5]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.115      ;
; 17.805 ; counter[3]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.115      ;
; 17.833 ; counter[8]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.087      ;
; 17.834 ; counter[4]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.086      ;
; 17.835 ; counter[2]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.085      ;
; 17.837 ; counter[6]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.083      ;
; 17.864 ; counter[4]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.056      ;
; 17.865 ; counter[2]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.055      ;
; 17.867 ; counter[6]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 2.053      ;
; 17.921 ; counter[0]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.999      ;
; 17.924 ; counter[5]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.996      ;
; 17.925 ; counter[3]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.995      ;
; 17.931 ; counter[7]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.989      ;
; 17.934 ; counter[1]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.986      ;
; 17.947 ; counter[7]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.973      ;
; 17.949 ; counter[0]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.971      ;
; 17.949 ; counter[1]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.971      ;
; 17.951 ; counter[5]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.969      ;
; 17.951 ; counter[3]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.969      ;
; 17.979 ; counter[8]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.941      ;
; 17.980 ; counter[10]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.940      ;
; 17.980 ; counter[4]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.940      ;
; 17.981 ; counter[2]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.939      ;
; 17.983 ; counter[6]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.937      ;
; 18.009 ; counter[8]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.911      ;
; 18.010 ; counter[4]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.910      ;
; 18.011 ; counter[2]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.909      ;
; 18.013 ; counter[6]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.907      ;
; 18.067 ; counter[0]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.853      ;
; 18.070 ; counter[5]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.850      ;
; 18.071 ; counter[3]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.849      ;
; 18.077 ; counter[7]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.843      ;
; 18.078 ; counter[9]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.842      ;
; 18.080 ; counter[1]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.840      ;
; 18.093 ; counter[9]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.827      ;
; 18.093 ; counter[7]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.827      ;
; 18.095 ; counter[0]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.825      ;
; 18.095 ; counter[1]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.825      ;
; 18.097 ; counter[5]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.823      ;
; 18.097 ; counter[3]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.823      ;
; 18.651 ; counter[0]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.269      ;
; 18.654 ; counter[11]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.266      ;
; 18.654 ; counter[5]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.266      ;
; 18.655 ; counter[3]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.265      ;
; 18.662 ; counter[7]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.258      ;
; 18.663 ; counter[9]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.257      ;
; 18.665 ; counter[1]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.255      ;
; 18.678 ; counter[8]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.242      ;
; 18.679 ; counter[10]                                                                                                                                   ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.241      ;
; 18.679 ; counter[4]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.241      ;
; 18.680 ; counter[2]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.240      ;
; 18.681 ; counter[6]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 1.239      ;
; 19.062 ; counter[0]                                                                                                                                    ; counter[0]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.081     ; 0.858      ;
; 19.063 ; req_state                                                                                                                                     ; req_state   ; clk50                                                                               ; clk50       ; 20.000       ; -0.080     ; 0.858      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                      ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.370 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.106      ;
; 0.400 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.136      ;
; 0.452 ; ram_manager:ram_manager_inst|WrReq                                                                                                                                             ; ram_manager:ram_manager_inst|WrReq                                                                                                                                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ram_manager:ram_manager_inst|sdram_buffer_rdreq                                                                                                                                ; ram_manager:ram_manager_inst|sdram_buffer_rdreq                                                                                                                                              ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                           ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                           ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ram_manager:ram_manager_inst|buffer_reader_state.11                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.11                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ram_manager:ram_manager_inst|buffer_reader_state.10                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.10                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                             ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.00                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.00                                                                                                                                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.191      ;
; 0.466 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                               ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.479 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.215      ;
; 0.503 ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[0]                                                                                                               ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[1]                                                                                                                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.623 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|ReadSelected                                                                                                                                   ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.564      ;
; 0.654 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.10                                                                                                                                       ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.595      ;
; 0.658 ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                            ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                                    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.950      ;
; 0.662 ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.01                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.954      ;
; 0.670 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_CMD[2]                                                                                                                                   ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.611      ;
; 0.689 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.00                                                                                                                                       ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 1.629      ;
; 0.701 ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[2]                                                                                                               ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[3]                                                                                                                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[1]                                                                                                               ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[2]                                                                                                                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.456      ;
; 0.711 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff                                   ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.003      ;
; 0.711 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.448      ;
; 0.712 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.006      ;
; 0.725 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                                       ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.666      ;
; 0.727 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.481      ;
; 0.733 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.487      ;
; 0.736 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.490      ;
; 0.737 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a10~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.472      ;
; 0.743 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a1~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.480      ;
; 0.744 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.038      ;
; 0.746 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.057      ;
; 0.746 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.057      ;
; 0.746 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.057      ;
; 0.747 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.058      ;
; 0.748 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.059      ;
; 0.762 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.073      ;
; 0.762 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.10                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[10]                                                                                                                                    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.775 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.511      ;
; 0.780 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.783 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[4]                                                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.075      ;
; 0.786 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.523      ;
; 0.787 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a8~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.522      ;
; 0.794 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a18~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.533      ;
; 0.799 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[9]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.740      ;
; 0.800 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.092      ;
; 0.805 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_CMD[2]                                                                                                                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.097      ;
; 0.810 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a14~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.544      ;
; 0.815 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a16~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.542      ;
; 0.816 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_2_dff                             ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_1_dff                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.108      ;
; 0.819 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a8~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.553      ;
; 0.821 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a10~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.556      ;
; 0.832 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.124      ;
; 0.833 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.570      ;
; 0.840 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a16~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.567      ;
; 0.842 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a16~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.569      ;
; 0.844 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[8]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.785      ;
; 0.848 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a18~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.587      ;
; 0.851 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a14~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.585      ;
; 0.863 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a18~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.602      ;
; 0.875 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a10~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.610      ;
; 0.876 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a14~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.610      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.444 ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.758      ;
; 0.452 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.643 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.678 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.972      ;
; 0.688 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.982      ;
; 0.694 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.988      ;
; 0.704 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.998      ;
; 0.709 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.003      ;
; 0.800 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.094      ;
; 0.808 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.102      ;
; 0.827 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.121      ;
; 0.893 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.185      ;
; 0.894 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.186      ;
; 0.964 ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.392     ; 0.784      ;
; 0.968 ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.392     ; 0.788      ;
; 0.991 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.302      ;
; 1.055 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.367      ;
; 1.120 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.395      ;
; 1.121 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.396      ;
; 1.141 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.435      ;
; 1.181 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.475      ;
; 1.216 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.392     ; 1.036      ;
; 1.220 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.513      ;
; 1.230 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.532      ;
; 1.249 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.525      ;
; 1.264 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.411     ; 1.065      ;
; 1.293 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.411     ; 1.094      ;
; 1.354 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.629      ;
; 1.365 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.641      ;
; 1.380 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.666      ;
; 1.389 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.691      ;
; 1.396 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.418 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.711      ;
; 1.429 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 1.748      ;
; 1.431 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.743      ;
; 1.440 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.734      ;
; 1.463 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.392     ; 1.283      ;
; 1.487 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 1.807      ;
; 1.502 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.804      ;
; 1.525 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.817      ;
; 1.525 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.836      ;
; 1.539 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.815      ;
; 1.543 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.810      ;
; 1.556 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.411     ; 1.357      ;
; 1.664 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.410     ; 1.466      ;
; 1.699 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.001      ;
; 1.747 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 1.575      ;
; 1.781 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.049      ;
; 1.818 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.104      ;
; 1.913 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.188      ;
; 2.157 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.433      ;
; 2.158 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.052      ;
; 2.158 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.052      ;
; 2.159 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.053      ;
; 2.159 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.053      ;
; 2.159 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.053      ;
; 2.160 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.054      ;
; 2.164 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.058      ;
; 2.182 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.449      ;
; 2.214 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.481      ;
; 2.263 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.538      ;
; 2.283 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.177      ;
; 2.284 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.178      ;
; 2.284 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.178      ;
; 2.285 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.179      ;
; 2.285 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.179      ;
; 2.287 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.181      ;
; 2.300 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.194      ;
; 2.359 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.634      ;
; 2.396 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.290      ;
; 2.414 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.308      ;
; 2.419 ; seven_seg_in[3]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.910     ; 0.821      ;
; 2.419 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.313      ;
; 2.421 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.822      ;
; 2.421 ; seven_seg_in[3]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.910     ; 0.823      ;
; 2.422 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.823      ;
; 2.423 ; seven_seg_in[3]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.910     ; 0.825      ;
; 2.423 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.910     ; 0.825      ;
; 2.425 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.826      ;
; 2.426 ; seven_seg_in[10]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.827      ;
; 2.426 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.910     ; 0.828      ;
; 2.426 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.910     ; 0.828      ;
; 2.426 ; seven_seg_in[7]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.827      ;
; 2.426 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.827      ;
; 2.427 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.828      ;
; 2.427 ; seven_seg_in[7]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.828      ;
; 2.427 ; seven_seg_in[7]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.828      ;
; 2.428 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.829      ;
; 2.428 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.829      ;
; 2.428 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.829      ;
; 2.428 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.322      ;
; 2.429 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.830      ;
; 2.440 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.334      ;
; 2.441 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.910     ; 0.843      ;
; 2.442 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.336      ;
; 2.443 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.911     ; 0.844      ;
; 2.445 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.339      ;
; 2.446 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.340      ;
; 2.446 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.340      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node     ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.465 ; counter[0]                                                                                                                                    ; counter[0]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; req_state                                                                                                                                     ; req_state   ; clk50                                                                               ; clk50       ; 0.000        ; 0.080      ; 0.758      ;
; 0.736 ; counter[6]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; counter[2]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; counter[10]                                                                                                                                   ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter[8]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter[4]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter[3]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; counter[11]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; counter[5]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; counter[9]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; counter[7]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.032      ;
; 0.756 ; counter[1]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; counter[0]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.052      ;
; 1.090 ; counter[2]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; counter[10]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; counter[4]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; counter[8]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; counter[6]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.384      ;
; 1.098 ; counter[3]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; counter[5]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; counter[1]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; counter[9]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; counter[7]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; counter[0]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; counter[3]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; counter[1]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; counter[5]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; counter[9]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; counter[7]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; counter[0]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.403      ;
; 1.221 ; counter[2]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.514      ;
; 1.221 ; counter[6]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.514      ;
; 1.222 ; counter[4]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; counter[8]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.515      ;
; 1.230 ; counter[2]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; counter[4]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; counter[8]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; counter[6]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.524      ;
; 1.238 ; counter[3]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; counter[1]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; counter[5]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; counter[7]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; counter[0]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.534      ;
; 1.247 ; counter[3]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; counter[1]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; counter[5]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; counter[7]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; counter[0]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.543      ;
; 1.287 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; 0.000        ; 2.603      ; 4.393      ;
; 1.361 ; counter[2]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.654      ;
; 1.361 ; counter[6]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.654      ;
; 1.362 ; counter[4]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.655      ;
; 1.370 ; counter[2]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.663      ;
; 1.371 ; counter[4]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.664      ;
; 1.371 ; counter[6]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.664      ;
; 1.378 ; counter[3]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.671      ;
; 1.379 ; counter[1]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.672      ;
; 1.379 ; counter[5]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.672      ;
; 1.381 ; counter[0]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.674      ;
; 1.387 ; counter[3]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; counter[1]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; counter[5]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.681      ;
; 1.390 ; counter[0]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.683      ;
; 1.501 ; counter[2]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.794      ;
; 1.502 ; counter[4]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.795      ;
; 1.510 ; counter[2]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.803      ;
; 1.511 ; counter[4]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.804      ;
; 1.518 ; counter[3]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.811      ;
; 1.519 ; counter[1]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.812      ;
; 1.521 ; counter[0]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.814      ;
; 1.527 ; counter[3]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.820      ;
; 1.528 ; counter[1]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.821      ;
; 1.530 ; counter[0]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.823      ;
; 1.641 ; counter[2]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.934      ;
; 1.650 ; counter[2]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.943      ;
; 1.659 ; counter[1]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.952      ;
; 1.661 ; counter[0]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.954      ;
; 1.668 ; counter[1]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.961      ;
; 1.670 ; counter[0]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 1.963      ;
; 1.681 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; -0.500       ; 2.603      ; 4.287      ;
; 2.991 ; counter[11]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.284      ;
; 3.114 ; counter[10]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.407      ;
; 3.132 ; counter[9]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.425      ;
; 3.254 ; counter[8]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.547      ;
; 3.272 ; counter[7]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.565      ;
; 3.394 ; counter[6]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.687      ;
; 3.411 ; counter[5]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.704      ;
; 3.411 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff ; req_state   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; clk50       ; -5.000       ; 2.623      ; 1.316      ;
; 3.534 ; counter[4]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.827      ;
; 3.550 ; counter[3]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.843      ;
; 3.673 ; counter[2]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.966      ;
; 3.691 ; counter[1]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.984      ;
; 3.693 ; counter[0]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.081      ; 3.986      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter[12]'                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.747 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.096      ; 1.055      ;
; 0.766 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.059      ;
; 0.789 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.080      ;
; 0.847 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.499      ; 1.558      ;
; 0.883 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.499      ; 1.594      ;
; 0.945 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.236      ;
; 1.051 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.342      ;
; 1.090 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.499      ; 1.801      ;
; 1.108 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.462      ; 1.344      ;
; 1.127 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.420      ;
; 1.136 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.429      ;
; 1.267 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.558      ;
; 1.268 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.559      ;
; 1.269 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.560      ;
; 1.276 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.567      ;
; 1.276 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.567      ;
; 1.277 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.568      ;
; 1.315 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.606      ;
; 1.326 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.617      ;
; 1.351 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.642      ;
; 1.355 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.646      ;
; 1.361 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.462      ; 1.597      ;
; 1.397 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.462      ; 1.633      ;
; 1.405 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.696      ;
; 1.407 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.698      ;
; 1.407 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.698      ;
; 1.408 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.699      ;
; 1.416 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.707      ;
; 1.417 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.708      ;
; 1.418 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.472      ; 1.664      ;
; 1.422 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.469      ; 1.665      ;
; 1.430 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.455      ; 1.659      ;
; 1.435 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.462      ; 1.671      ;
; 1.443 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.734      ;
; 1.447 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.472      ; 1.693      ;
; 1.448 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.460      ; 1.682      ;
; 1.452 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.462      ; 1.688      ;
; 1.455 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.746      ;
; 1.457 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.469      ; 1.700      ;
; 1.461 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.469      ; 1.704      ;
; 1.469 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.472      ; 1.715      ;
; 1.473 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.462      ; 1.709      ;
; 1.475 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.472      ; 1.721      ;
; 1.480 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.468      ; 1.722      ;
; 1.481 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.469      ; 1.724      ;
; 1.491 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.469      ; 1.734      ;
; 1.495 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.472      ; 1.741      ;
; 1.522 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; -0.324     ; 1.410      ;
; 1.545 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.836      ;
; 1.547 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.838      ;
; 1.548 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.839      ;
; 1.556 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.847      ;
; 1.583 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.874      ;
; 1.587 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.472      ; 1.833      ;
; 1.595 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.886      ;
; 1.650 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.941      ;
; 1.653 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; -0.324     ; 1.541      ;
; 1.662 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; -0.324     ; 1.550      ;
; 1.671 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.460      ; 1.905      ;
; 1.677 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.455      ; 1.906      ;
; 1.685 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.976      ;
; 1.687 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.978      ;
; 1.696 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.987      ;
; 1.701 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 1.992      ;
; 1.710 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 2.001      ;
; 1.721 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 2.012      ;
; 1.723 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 2.014      ;
; 1.724 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.469      ; 1.967      ;
; 1.732 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.472      ; 1.978      ;
; 1.735 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 2.026      ;
; 1.736 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.455      ; 1.965      ;
; 1.736 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.469      ; 1.979      ;
; 1.740 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a0~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.454      ; 1.968      ;
; 1.748 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.460      ; 1.982      ;
; 1.753 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.455      ; 1.982      ;
; 1.754 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.460      ; 1.988      ;
; 1.754 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.468      ; 1.996      ;
; 1.755 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 2.046      ;
; 1.759 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.472      ; 2.005      ;
; 1.764 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a0~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.454      ; 1.992      ;
; 1.764 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 2.055      ;
; 1.767 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.460      ; 2.001      ;
; 1.771 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.469      ; 2.014      ;
; 1.775 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.079      ; 2.066      ;
; 1.777 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.455      ; 2.006      ;
; 1.779 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a0~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.454      ; 2.007      ;
; 1.783 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.462      ; 2.019      ;
; 1.784 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a0~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.454      ; 2.012      ;
; 1.788 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a0~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.454      ; 2.016      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.150 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.771      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.513 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.407      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 7.524 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.397      ;
; 8.345 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_2_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.576      ;
; 8.345 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.576      ;
; 8.345 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.576      ;
; 8.345 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.576      ;
; 8.345 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.576      ;
; 8.345 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.576      ;
; 8.345 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_1_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 1.576      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[1]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[4]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[9]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
; 8.431 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.359      ; 1.929      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[1]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[4]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[9]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.081 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 1.831      ;
; 1.133 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_2_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_1_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.232      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 1.954 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.246      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
; 2.264 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.557      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                         ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                          ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; 32.2 MHz   ; 32.2 MHz        ; counter[12]                                                                         ;      ;
; 50.59 MHz  ; 50.59 MHz       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 225.58 MHz ; 225.58 MHz      ; clk50                                                                               ;      ;
; 342.58 MHz ; 342.58 MHz      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                            ;
+-------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                               ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------------+---------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; -15.241 ; -241.759      ;
; counter[12]                                                                         ; -15.027 ; -709.282      ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.382  ; -64.745       ;
; clk50                                                                               ; -1.310  ; -1.310        ;
+-------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                           ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.353 ; 0.000         ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.397 ; 0.000         ;
; clk50                                                                               ; 0.417 ; 0.000         ;
; counter[12]                                                                         ; 0.693 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                       ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.319 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                        ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.962 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                               ;
+-------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                               ; Slack    ; End Point TNS ;
+-------------------------------------------------------------------------------------+----------+---------------+
; counter[12]                                                                         ; -3.201   ; -114.828      ;
; ram_manager:ram_manager_inst|rdreq_buffer                                           ; -1.487   ; -1.487        ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.683    ; 0.000         ;
; clk50                                                                               ; 9.774    ; 0.000         ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 4999.673 ; 0.000         ;
+-------------------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                         ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -15.241 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.094     ; 14.136     ;
; -15.089 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.094     ; 13.984     ;
; -14.932 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.095     ; 13.826     ;
; -14.884 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.095     ; 13.778     ;
; -14.822 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.096     ; 13.715     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.096     ; 13.563     ;
; -14.535 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.095     ; 13.429     ;
; -14.513 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.097     ; 13.405     ;
; -14.465 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.097     ; 13.357     ;
; -14.383 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.095     ; 13.277     ;
; -14.226 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.096     ; 13.119     ;
; -14.178 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.096     ; 13.071     ;
; -13.372 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.098     ; 12.263     ;
; -13.238 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.111     ; 12.116     ;
; -13.220 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.098     ; 12.111     ;
; -13.086 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.111     ; 11.964     ;
; -13.063 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.099     ; 11.953     ;
; -13.015 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.099     ; 11.905     ;
; -12.929 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.112     ; 11.806     ;
; -12.881 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.112     ; 11.758     ;
; -12.663 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.097     ; 11.555     ;
; -12.511 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.097     ; 11.403     ;
; -12.405 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.096     ; 11.298     ;
; -12.354 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.098     ; 11.245     ;
; -12.306 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.098     ; 11.197     ;
; -12.273 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.719     ; 11.543     ;
; -12.253 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.096     ; 11.146     ;
; -12.096 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.097     ; 10.988     ;
; -12.048 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.097     ; 10.940     ;
; -11.912 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 11.160     ;
; -11.854 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 11.122     ;
; -11.579 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 10.827     ;
; -11.567 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.720     ; 10.836     ;
; -11.496 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 10.764     ;
; -11.493 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 10.739     ;
; -11.335 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.745     ; 10.579     ;
; -11.298 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.719     ; 10.568     ;
; -11.206 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 10.453     ;
; -11.178 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.104     ; 10.063     ;
; -11.160 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 10.406     ;
; -11.077 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.723     ; 10.343     ;
; -11.073 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.103     ; 9.959      ;
; -11.048 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.103     ; 9.934      ;
; -10.916 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.747     ; 10.158     ;
; -10.879 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 10.147     ;
; -10.873 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 10.120     ;
; -10.862 ; hack_cpu:cpu|aRegisterOut[6]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 10.130     ;
; -10.790 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 10.057     ;
; -10.768 ; hack_cpu:cpu|aRegisterOut[13]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 10.016     ;
; -10.763 ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.719     ; 10.033     ;
; -10.729 ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.750     ; 9.968      ;
; -10.629 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.746     ; 9.872      ;
; -10.592 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.720     ; 9.861      ;
; -10.589 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.104     ; 9.474      ;
; -10.443 ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 9.691      ;
; -10.443 ; hack_cpu:cpu|aRegisterOut[6]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.723     ; 9.709      ;
; -10.407 ; hack_cpu:cpu|aRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 9.675      ;
; -10.404 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.723     ; 9.670      ;
; -10.397 ; hack_cpu:cpu|aRegisterOut[5]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.719     ; 9.667      ;
; -10.344 ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 9.612      ;
; -10.310 ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.752     ; 9.547      ;
; -10.270 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.736     ; 9.523      ;
; -10.196 ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.719     ; 9.466      ;
; -10.156 ; hack_cpu:cpu|aRegisterOut[6]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 9.423      ;
; -10.057 ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.720     ; 9.326      ;
; -10.043 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.745     ; 9.287      ;
; -10.036 ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 9.304      ;
; -10.024 ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.743     ; 9.270      ;
; -10.023 ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.751     ; 9.261      ;
; -10.016 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.111     ; 8.894      ;
; -9.988  ; hack_cpu:cpu|aRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.723     ; 9.254      ;
; -9.978  ; hack_cpu:cpu|aRegisterOut[5]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 9.246      ;
; -9.964  ; hack_cpu:cpu|dRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.745     ; 9.208      ;
; -9.909  ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.758     ; 9.140      ;
; -9.864  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.111     ; 8.742      ;
; -9.820  ; hack_cpu:cpu|aRegisterOut[10]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.719     ; 9.090      ;
; -9.777  ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 9.045      ;
; -9.737  ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.742     ; 8.984      ;
; -9.710  ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.745     ; 8.954      ;
; -9.701  ; hack_cpu:cpu|aRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 8.968      ;
; -9.695  ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 8.962      ;
; -9.691  ; hack_cpu:cpu|aRegisterOut[5]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.720     ; 8.960      ;
; -9.659  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.112     ; 8.536      ;
; -9.644  ; hack_cpu:cpu|dRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 8.912      ;
; -9.628  ; hack_cpu:cpu|aRegisterOut[11]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 8.896      ;
; -9.627  ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.725     ; 8.891      ;
; -9.617  ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.723     ; 8.883      ;
; -9.576  ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.758     ; 8.807      ;
; -9.545  ; hack_cpu:cpu|dRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.747     ; 8.787      ;
; -9.496  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.112     ; 8.373      ;
; -9.493  ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.738     ; 8.744      ;
; -9.490  ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.720     ; 8.759      ;
; -9.466  ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.749     ; 8.706      ;
; -9.437  ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 8.705      ;
; -9.429  ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.723     ; 8.695      ;
; -9.401  ; hack_cpu:cpu|aRegisterOut[10]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.721     ; 8.669      ;
; -9.379  ; hack_cpu:cpu|aRegisterOut[14]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.741     ; 8.627      ;
; -9.334  ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.744     ; 8.579      ;
; -9.332  ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.762     ; 8.559      ;
; -9.330  ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 8.597      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter[12]'                                                                                                                                                                                                                                                                                         ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                         ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -15.027 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.433     ; 15.096     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.870 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.428     ; 14.944     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.718 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.786     ;
; -14.673 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; -0.079     ; 15.096     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.670 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.434     ; 14.738     ;
; -14.516 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; -0.074     ; 14.944     ;
; -14.364 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; -0.080     ; 14.786     ;
; -14.316 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; -0.080     ; 14.738     ;
; -13.158 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.422     ; 13.738     ;
; -13.132 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.422     ; 13.712     ;
; -13.051 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.422     ; 13.631     ;
; -13.012 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.428     ; 13.586     ;
; -12.986 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.428     ; 13.560     ;
; -12.905 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.428     ; 13.479     ;
; -12.849 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 13.428     ;
; -12.823 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 13.402     ;
; -12.801 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 13.380     ;
; -12.775 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 13.354     ;
; -12.742 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.422     ; 13.322     ;
; -12.742 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 13.321     ;
; -12.694 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 13.273     ;
; -12.596 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.428     ; 13.170     ;
; -12.580 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.422     ; 13.160     ;
; -12.496 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.431     ; 13.067     ;
; -12.434 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.428     ; 13.008     ;
; -12.433 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 13.012     ;
; -12.385 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 12.964     ;
; -12.361 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[12]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.422     ; 12.941     ;
; -12.339 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.426     ; 12.915     ;
; -12.271 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 12.850     ;
; -12.223 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 12.802     ;
; -12.215 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[12]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.428     ; 12.789     ;
; -12.192 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[11]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.437     ; 12.757     ;
; -12.187 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.432     ; 12.757     ;
; -12.139 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.432     ; 12.709     ;
; -12.107 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.431     ; 12.678     ;
; -12.081 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.431     ; 12.652     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.054 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.053     ; 12.503     ;
; -12.052 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[12]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 12.631     ;
; -12.046 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[11]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.443     ; 12.605     ;
; -12.004 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[12]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.423     ; 12.583     ;
; -11.978 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.431     ; 12.549     ;
; -11.950 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.426     ; 12.526     ;
; -11.945 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[12]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.422     ; 12.525     ;
; -11.924 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.426     ; 12.500     ;
; -11.883 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[11]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.438     ; 12.447     ;
; -11.835 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[11]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.438     ; 12.399     ;
; -11.821 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.426     ; 12.397     ;
; -11.799 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[12]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.428     ; 12.373     ;
; -11.798 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.432     ; 12.368     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+------------------+-------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                       ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.382 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.232      ;
; -2.381 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.231      ;
; -2.381 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.231      ;
; -2.381 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.231      ;
; -2.380 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.231      ;
; -2.374 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.224      ;
; -2.373 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.224      ;
; -2.373 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.223      ;
; -2.373 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.224      ;
; -2.373 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.224      ;
; -2.372 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.223      ;
; -2.372 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.223      ;
; -2.371 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.222      ;
; -2.371 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.222      ;
; -2.370 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.221      ;
; -2.368 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.219      ;
; -2.368 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.219      ;
; -2.367 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.218      ;
; -2.366 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.217      ;
; -2.366 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.217      ;
; -2.365 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.216      ;
; -2.364 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.215      ;
; -2.363 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.214      ;
; -2.362 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.213      ;
; -2.362 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.212      ;
; -2.357 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.207      ;
; -2.356 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.206      ;
; -2.355 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.205      ;
; -2.355 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.205      ;
; -2.353 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.204      ;
; -2.351 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.202      ;
; -2.350 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.201      ;
; -2.349 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.200      ;
; -2.346 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.197      ;
; -2.346 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.196      ;
; -2.340 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.191      ;
; -2.339 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.190      ;
; -2.334 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.185      ;
; -2.325 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.175      ;
; -2.325 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.176      ;
; -2.302 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.153      ;
; -2.283 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.133      ;
; -2.190 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.041      ;
; -2.190 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.041      ;
; -2.188 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.038      ;
; -2.188 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.039      ;
; -2.187 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.037      ;
; -2.187 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.038      ;
; -2.186 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.036      ;
; -2.186 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.037      ;
; -2.186 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.037      ;
; -2.186 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.037      ;
; -2.185 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.035      ;
; -2.185 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.036      ;
; -2.185 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.036      ;
; -2.185 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.036      ;
; -2.183 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.033      ;
; -2.183 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.033      ;
; -2.178 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.029      ;
; -2.177 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.028      ;
; -2.163 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 1.013      ;
; -2.163 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.014      ;
; -2.160 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 1.011      ;
; -2.158 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.454      ;
; -2.158 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.454      ;
; -2.155 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.451      ;
; -2.130 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.426      ;
; -2.130 ; seven_seg_in[15] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.426      ;
; -2.129 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.425      ;
; -2.117 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.413      ;
; -2.090 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.386      ;
; -2.089 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.385      ;
; -2.072 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.368      ;
; -2.068 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.364      ;
; -2.065 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.361      ;
; -2.061 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.357      ;
; -2.049 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.900      ;
; -2.043 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.894      ;
; -2.043 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.894      ;
; -2.042 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.893      ;
; -2.041 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.892      ;
; -2.040 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.891      ;
; -2.040 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.891      ;
; -2.039 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 0.889      ;
; -2.038 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 0.888      ;
; -2.036 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.887      ;
; -2.035 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 0.885      ;
; -2.035 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.886      ;
; -2.035 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 0.885      ;
; -2.034 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.885      ;
; -2.034 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.885      ;
; -2.033 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 0.883      ;
; -2.030 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 0.880      ;
; -2.027 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.878      ;
; -2.027 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.323      ;
; -2.026 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.877      ;
; -2.022 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.101     ; 0.873      ;
; -2.017 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.102     ; 0.867      ;
; -1.889 ; seven_seg_in[13] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.185      ;
; -1.889 ; seven_seg_in[13] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.656     ; 1.185      ;
+--------+------------------+-------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node     ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.310 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; 0.500        ; 2.306      ; 4.348      ;
; -1.034 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; 1.000        ; 2.306      ; 4.572      ;
; 5.421  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff ; req_state   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; clk50       ; 5.000        ; 1.824      ; 1.325      ;
; 15.567 ; counter[1]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 4.363      ;
; 15.568 ; counter[0]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 4.362      ;
; 15.688 ; counter[2]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 4.242      ;
; 15.697 ; counter[3]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 4.233      ;
; 15.813 ; counter[4]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 4.117      ;
; 15.822 ; counter[5]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 4.108      ;
; 15.942 ; counter[6]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 3.988      ;
; 15.943 ; counter[7]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 3.987      ;
; 16.064 ; counter[8]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 3.866      ;
; 16.069 ; counter[9]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 3.861      ;
; 16.190 ; counter[10]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 3.740      ;
; 16.200 ; counter[11]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 3.730      ;
; 17.681 ; counter[2]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.249      ;
; 17.759 ; counter[1]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.171      ;
; 17.759 ; counter[0]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.171      ;
; 17.760 ; counter[0]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.170      ;
; 17.771 ; counter[1]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.159      ;
; 17.806 ; counter[4]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.124      ;
; 17.807 ; counter[2]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.123      ;
; 17.846 ; counter[2]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.084      ;
; 17.885 ; counter[1]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.045      ;
; 17.885 ; counter[0]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.045      ;
; 17.886 ; counter[0]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.044      ;
; 17.889 ; counter[3]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.041      ;
; 17.889 ; counter[3]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.041      ;
; 17.897 ; counter[1]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 2.033      ;
; 17.932 ; counter[4]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.998      ;
; 17.933 ; counter[2]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.997      ;
; 17.935 ; counter[6]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.995      ;
; 17.971 ; counter[4]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.959      ;
; 17.972 ; counter[2]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.958      ;
; 18.011 ; counter[1]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.919      ;
; 18.011 ; counter[0]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.919      ;
; 18.012 ; counter[0]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.918      ;
; 18.014 ; counter[5]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.916      ;
; 18.014 ; counter[5]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.916      ;
; 18.015 ; counter[3]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.915      ;
; 18.015 ; counter[3]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.915      ;
; 18.023 ; counter[1]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.907      ;
; 18.057 ; counter[8]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.873      ;
; 18.058 ; counter[4]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.872      ;
; 18.059 ; counter[2]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.871      ;
; 18.061 ; counter[6]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.869      ;
; 18.097 ; counter[4]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.833      ;
; 18.098 ; counter[2]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.832      ;
; 18.100 ; counter[6]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.830      ;
; 18.135 ; counter[7]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.795      ;
; 18.137 ; counter[1]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.793      ;
; 18.137 ; counter[0]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.793      ;
; 18.138 ; counter[0]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.792      ;
; 18.140 ; counter[5]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.790      ;
; 18.140 ; counter[5]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.790      ;
; 18.141 ; counter[3]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.789      ;
; 18.141 ; counter[3]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.789      ;
; 18.147 ; counter[7]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.783      ;
; 18.149 ; counter[1]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.781      ;
; 18.183 ; counter[10]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.747      ;
; 18.183 ; counter[8]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.747      ;
; 18.184 ; counter[4]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.746      ;
; 18.185 ; counter[2]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.745      ;
; 18.187 ; counter[6]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.743      ;
; 18.222 ; counter[8]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.708      ;
; 18.223 ; counter[4]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.707      ;
; 18.224 ; counter[2]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.706      ;
; 18.226 ; counter[6]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.704      ;
; 18.261 ; counter[9]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.669      ;
; 18.261 ; counter[7]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.669      ;
; 18.263 ; counter[1]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.667      ;
; 18.263 ; counter[0]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.667      ;
; 18.264 ; counter[0]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.666      ;
; 18.266 ; counter[5]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.664      ;
; 18.266 ; counter[5]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.664      ;
; 18.267 ; counter[3]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.663      ;
; 18.267 ; counter[3]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.663      ;
; 18.273 ; counter[9]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.657      ;
; 18.273 ; counter[7]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.657      ;
; 18.275 ; counter[1]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.655      ;
; 18.783 ; counter[0]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.147      ;
; 18.786 ; counter[11]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.144      ;
; 18.786 ; counter[5]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.144      ;
; 18.787 ; counter[3]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.143      ;
; 18.793 ; counter[9]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.137      ;
; 18.793 ; counter[7]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.137      ;
; 18.795 ; counter[1]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.135      ;
; 18.806 ; counter[10]                                                                                                                                   ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.124      ;
; 18.806 ; counter[8]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.124      ;
; 18.807 ; counter[4]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.123      ;
; 18.808 ; counter[6]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.122      ;
; 18.808 ; counter[2]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 1.122      ;
; 19.160 ; counter[0]                                                                                                                                    ; counter[0]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.072     ; 0.770      ;
; 19.161 ; req_state                                                                                                                                     ; req_state   ; clk50                                                                               ; clk50       ; 20.000       ; -0.071     ; 0.770      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                      ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.007      ;
; 0.380 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.034      ;
; 0.401 ; ram_manager:ram_manager_inst|WrReq                                                                                                                                             ; ram_manager:ram_manager_inst|WrReq                                                                                                                                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                             ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_manager:ram_manager_inst|sdram_buffer_rdreq                                                                                                                                ; ram_manager:ram_manager_inst|sdram_buffer_rdreq                                                                                                                                              ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|buffer_reader_state.11                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.11                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|buffer_reader_state.10                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.10                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                           ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                           ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.00                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.00                                                                                                                                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.416 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                               ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.432 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.086      ;
; 0.455 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.109      ;
; 0.473 ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[0]                                                                                                               ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[1]                                                                                                                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.738      ;
; 0.500 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|ReadSelected                                                                                                                                   ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.467      ;
; 0.529 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.10                                                                                                                                       ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.496      ;
; 0.557 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_CMD[2]                                                                                                                                   ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.524      ;
; 0.576 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.00                                                                                                                                       ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.543      ;
; 0.608 ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                            ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                                    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.612 ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.01                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.879      ;
; 0.616 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                                       ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.583      ;
; 0.639 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.905      ;
; 0.649 ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[2]                                                                                                               ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[3]                                                                                                                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.914      ;
; 0.650 ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[1]                                                                                                               ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[2]                                                                                                                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.915      ;
; 0.651 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.321      ;
; 0.659 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.314      ;
; 0.660 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff                                   ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.928      ;
; 0.665 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.931      ;
; 0.665 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.931      ;
; 0.666 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.932      ;
; 0.671 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.341      ;
; 0.677 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.347      ;
; 0.679 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[9]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.646      ;
; 0.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.351      ;
; 0.687 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a10~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.340      ;
; 0.690 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.975      ;
; 0.692 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.977      ;
; 0.692 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.977      ;
; 0.692 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a1~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.347      ;
; 0.693 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.978      ;
; 0.695 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.980      ;
; 0.707 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.996      ;
; 0.711 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.368      ;
; 0.715 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.10                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[10]                                                                                                                                    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.979      ;
; 0.722 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[8]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.689      ;
; 0.729 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a8~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.381      ;
; 0.730 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.997      ;
; 0.730 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[4]                                                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.994      ;
; 0.732 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.387      ;
; 0.735 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.735 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a18~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.392      ;
; 0.735 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[6]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.700      ;
; 0.736 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[5]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.701      ;
; 0.737 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.005      ;
; 0.738 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[7]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.703      ;
; 0.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a14~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.398      ;
; 0.754 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_CMD[2]                                                                                                                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.018      ;
; 0.755 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a16~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.401      ;
; 0.757 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a10~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.410      ;
; 0.757 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a8~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.409      ;
; 0.763 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_2_dff                             ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_1_dff                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.031      ;
; 0.771 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|buffer_reader_state.11                                                                                                                                          ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.767      ;
; 0.772 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|buffer_reader_state.10                                                                                                                                          ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.768      ;
; 0.773 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.428      ;
; 0.775 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a16~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.421      ;
; 0.776 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.044      ;
; 0.777 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a16~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.423      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.397 ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.401 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.599 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.624 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.895      ;
; 0.630 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.642 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.910      ;
; 0.648 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.916      ;
; 0.660 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.928      ;
; 0.748 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.016      ;
; 0.754 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.022      ;
; 0.773 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.041      ;
; 0.814 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.079      ;
; 0.814 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.079      ;
; 0.882 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.164      ;
; 0.900 ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 0.721      ;
; 0.904 ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 0.725      ;
; 0.985 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.270      ;
; 1.027 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.278      ;
; 1.048 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.299      ;
; 1.061 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.330      ;
; 1.103 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.371      ;
; 1.107 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.382      ;
; 1.114 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.382      ;
; 1.123 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.377      ;
; 1.137 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 0.958      ;
; 1.165 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 0.969      ;
; 1.187 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 0.991      ;
; 1.207 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.458      ;
; 1.214 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.468      ;
; 1.236 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.498      ;
; 1.284 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.552      ;
; 1.286 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.575      ;
; 1.295 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.570      ;
; 1.300 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.585      ;
; 1.305 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.573      ;
; 1.325 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 1.146      ;
; 1.334 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.626      ;
; 1.346 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.614      ;
; 1.358 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.623      ;
; 1.370 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.652      ;
; 1.373 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.627      ;
; 1.375 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.620      ;
; 1.386 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.661      ;
; 1.456 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 1.260      ;
; 1.514 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.388     ; 1.321      ;
; 1.522 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.797      ;
; 1.586 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 1.414      ;
; 1.594 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.842      ;
; 1.633 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.895      ;
; 1.704 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 0.957      ;
; 1.816 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 0.958      ;
; 1.817 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 0.959      ;
; 1.818 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 0.960      ;
; 1.840 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 0.982      ;
; 1.842 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 0.984      ;
; 1.843 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 0.985      ;
; 1.923 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.177      ;
; 1.945 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.087      ;
; 1.946 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.088      ;
; 1.947 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.089      ;
; 1.947 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.089      ;
; 1.947 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.089      ;
; 1.947 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.089      ;
; 1.949 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.194      ;
; 1.961 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.103      ;
; 1.983 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.228      ;
; 2.016 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.267      ;
; 2.036 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.178      ;
; 2.040 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.182      ;
; 2.040 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.182      ;
; 2.063 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.205      ;
; 2.078 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.220      ;
; 2.079 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.756      ;
; 2.080 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.757      ;
; 2.080 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.222      ;
; 2.083 ; seven_seg_in[3]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.760      ;
; 2.085 ; seven_seg_in[3]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.762      ;
; 2.085 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.762      ;
; 2.086 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.763      ;
; 2.086 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.763      ;
; 2.086 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.228      ;
; 2.086 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.228      ;
; 2.087 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.764      ;
; 2.087 ; seven_seg_in[3]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.764      ;
; 2.088 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.765      ;
; 2.088 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.765      ;
; 2.089 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.766      ;
; 2.089 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 0.765      ;
; 2.090 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 0.766      ;
; 2.092 ; seven_seg_in[7]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 0.768      ;
; 2.092 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 0.768      ;
; 2.093 ; seven_seg_in[7]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 0.769      ;
; 2.093 ; seven_seg_in[7]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.619     ; 0.769      ;
; 2.096 ; seven_seg_in[10]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 0.773      ;
; 2.096 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.238      ;
; 2.099 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.350      ;
; 2.101 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.243      ;
; 2.102 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.244      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node     ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.417 ; counter[0]                                                                                                                                    ; counter[0]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; req_state                                                                                                                                     ; req_state   ; clk50                                                                               ; clk50       ; 0.000        ; 0.071      ; 0.684      ;
; 0.684 ; counter[6]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.951      ;
; 0.686 ; counter[11]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[5]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[4]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[3]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[2]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter[10]                                                                                                                                   ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[8]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.954      ;
; 0.690 ; counter[9]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; counter[7]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.957      ;
; 0.707 ; counter[1]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.974      ;
; 0.711 ; counter[0]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 0.978      ;
; 1.005 ; counter[1]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[5]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[3]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter[6]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; counter[9]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[7]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[0]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.274      ;
; 1.010 ; counter[4]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; counter[2]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; counter[10]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; counter[8]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.278      ;
; 1.020 ; counter[5]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; counter[3]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.287      ;
; 1.022 ; counter[0]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.289      ;
; 1.022 ; counter[1]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.289      ;
; 1.024 ; counter[9]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; counter[7]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.291      ;
; 1.099 ; counter[6]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.366      ;
; 1.104 ; counter[4]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.371      ;
; 1.104 ; counter[2]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.371      ;
; 1.105 ; counter[8]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.372      ;
; 1.127 ; counter[1]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; counter[5]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; counter[3]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; counter[6]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; counter[7]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; counter[0]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.396      ;
; 1.132 ; counter[4]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.399      ;
; 1.132 ; counter[2]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.399      ;
; 1.133 ; counter[8]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.400      ;
; 1.142 ; counter[5]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.409      ;
; 1.142 ; counter[3]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.409      ;
; 1.144 ; counter[0]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.411      ;
; 1.144 ; counter[1]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.411      ;
; 1.146 ; counter[7]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.413      ;
; 1.221 ; counter[6]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.488      ;
; 1.226 ; counter[4]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.493      ;
; 1.226 ; counter[2]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.493      ;
; 1.232 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; 0.000        ; 2.391      ; 4.088      ;
; 1.249 ; counter[1]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; counter[5]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.516      ;
; 1.249 ; counter[3]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.516      ;
; 1.250 ; counter[6]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.517      ;
; 1.251 ; counter[0]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.518      ;
; 1.254 ; counter[4]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.521      ;
; 1.254 ; counter[2]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.521      ;
; 1.264 ; counter[5]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.531      ;
; 1.264 ; counter[3]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.531      ;
; 1.266 ; counter[0]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.533      ;
; 1.266 ; counter[1]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.533      ;
; 1.348 ; counter[4]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.615      ;
; 1.348 ; counter[2]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.615      ;
; 1.371 ; counter[1]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.638      ;
; 1.371 ; counter[3]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.638      ;
; 1.373 ; counter[0]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.640      ;
; 1.376 ; counter[4]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.643      ;
; 1.376 ; counter[2]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.643      ;
; 1.386 ; counter[3]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.653      ;
; 1.388 ; counter[0]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.655      ;
; 1.388 ; counter[1]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.655      ;
; 1.470 ; counter[2]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.737      ;
; 1.493 ; counter[1]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.760      ;
; 1.495 ; counter[0]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.762      ;
; 1.498 ; counter[2]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.765      ;
; 1.510 ; counter[0]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.777      ;
; 1.510 ; counter[1]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 1.777      ;
; 1.511 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; -0.500       ; 2.391      ; 3.867      ;
; 2.715 ; counter[11]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 2.982      ;
; 2.828 ; counter[10]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.095      ;
; 2.841 ; counter[9]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.108      ;
; 2.950 ; counter[8]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.217      ;
; 2.963 ; counter[7]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.230      ;
; 3.067 ; counter[6]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.334      ;
; 3.081 ; counter[5]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.348      ;
; 3.193 ; counter[4]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.460      ;
; 3.203 ; counter[3]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.470      ;
; 3.315 ; counter[2]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.582      ;
; 3.327 ; counter[0]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.594      ;
; 3.327 ; counter[1]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.072      ; 3.594      ;
; 3.636 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff ; req_state   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; clk50       ; -5.000       ; 2.283      ; 1.184      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter[12]'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.693 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.085      ; 0.973      ;
; 0.711 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 0.976      ;
; 0.714 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 0.980      ;
; 0.736 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.001      ;
; 0.783 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.439      ; 1.417      ;
; 0.799 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.439      ; 1.433      ;
; 0.864 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.129      ;
; 0.967 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.232      ;
; 0.985 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.439      ; 1.619      ;
; 1.030 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.295      ;
; 1.032 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.298      ;
; 1.045 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.310      ;
; 1.046 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.311      ;
; 1.048 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.313      ;
; 1.049 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.314      ;
; 1.060 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.428      ; 1.238      ;
; 1.152 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.417      ;
; 1.154 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.419      ;
; 1.155 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.420      ;
; 1.167 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.432      ;
; 1.168 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.433      ;
; 1.170 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.435      ;
; 1.174 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.439      ;
; 1.195 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.460      ;
; 1.205 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.470      ;
; 1.227 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.492      ;
; 1.269 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.428      ; 1.447      ;
; 1.274 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.539      ;
; 1.274 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.539      ;
; 1.276 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.541      ;
; 1.290 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.555      ;
; 1.290 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.555      ;
; 1.292 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.557      ;
; 1.310 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.428      ; 1.488      ;
; 1.310 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.575      ;
; 1.330 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.424      ; 1.504      ;
; 1.335 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.519      ;
; 1.336 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.520      ;
; 1.343 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.428      ; 1.521      ;
; 1.349 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.614      ;
; 1.350 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.425      ; 1.525      ;
; 1.359 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.428      ; 1.537      ;
; 1.362 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.546      ;
; 1.369 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.553      ;
; 1.370 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.554      ;
; 1.377 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.428      ; 1.555      ;
; 1.380 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.564      ;
; 1.384 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; -0.284     ; 1.295      ;
; 1.387 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.571      ;
; 1.388 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.433      ; 1.571      ;
; 1.389 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.573      ;
; 1.396 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.661      ;
; 1.398 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.663      ;
; 1.399 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.583      ;
; 1.403 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.587      ;
; 1.412 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.677      ;
; 1.412 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.677      ;
; 1.432 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.697      ;
; 1.471 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.736      ;
; 1.476 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.660      ;
; 1.476 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.741      ;
; 1.478 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                       ; counter[12]  ; counter[12] ; 0.000        ; -0.284     ; 1.389      ;
; 1.506 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; -0.284     ; 1.417      ;
; 1.518 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.783      ;
; 1.534 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.799      ;
; 1.534 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.799      ;
; 1.541 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.425      ; 1.716      ;
; 1.543 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.424      ; 1.717      ;
; 1.546 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.811      ;
; 1.554 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.819      ;
; 1.555 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.820      ;
; 1.561 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.826      ;
; 1.565 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.830      ;
; 1.570 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.835      ;
; 1.580 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.845      ;
; 1.593 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.858      ;
; 1.598 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.863      ;
; 1.600 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                       ; counter[12]  ; counter[12] ; 0.000        ; -0.284     ; 1.511      ;
; 1.603 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.787      ;
; 1.608 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.424      ; 1.782      ;
; 1.611 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.795      ;
; 1.611 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.795      ;
; 1.615 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.425      ; 1.790      ;
; 1.617 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.424      ; 1.791      ;
; 1.617 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a0~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.420      ; 1.787      ;
; 1.626 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.425      ; 1.801      ;
; 1.628 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                       ; counter[12]  ; counter[12] ; 0.000        ; -0.284     ; 1.539      ;
; 1.629 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.433      ; 1.812      ;
; 1.635 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.819      ;
; 1.638 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a1~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.425      ; 1.813      ;
; 1.640 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                      ; counter[12]  ; counter[12] ; 0.000        ; 0.070      ; 1.905      ;
; 1.644 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a13~porta_address_reg0 ; counter[12]  ; counter[12] ; -0.500       ; 0.424      ; 1.818      ;
; 1.644 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a0~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.420      ; 1.814      ;
; 1.646 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0  ; counter[12]  ; counter[12] ; -0.500       ; 0.434      ; 1.830      ;
+-------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.319 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.681 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.250      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 7.698 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 2.234      ;
; 8.501 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_2_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.428      ;
; 8.501 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.428      ;
; 8.501 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.428      ;
; 8.501 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.428      ;
; 8.501 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.428      ;
; 8.501 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.428      ;
; 8.501 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_1_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.428      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[1]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[4]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[9]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
; 8.542 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.336      ; 1.796      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[1]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[4]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[9]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 0.962 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.656      ;
; 1.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_2_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_1_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.297      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.742 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.012      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 1.754 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.023      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
; 2.029 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.297      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                           ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; -6.450 ; -92.390       ;
; counter[12]                                                                         ; -6.281 ; -282.606      ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.881 ; -23.751       ;
; clk50                                                                               ; -0.427 ; -0.427        ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                           ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.117 ; 0.000         ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; clk50                                                                               ; 0.193 ; 0.000         ;
; counter[12]                                                                         ; 0.295 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                       ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.719 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                        ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.465 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                               ;
+-------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                               ; Slack    ; End Point TNS ;
+-------------------------------------------------------------------------------------+----------+---------------+
; counter[12]                                                                         ; -1.000   ; -68.000       ;
; ram_manager:ram_manager_inst|rdreq_buffer                                           ; -1.000   ; -1.000        ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.728    ; 0.000         ;
; clk50                                                                               ; 9.435    ; 0.000         ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 4999.773 ; 0.000         ;
+-------------------------------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.450 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.232     ; 6.177      ;
; -6.386 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 6.112      ;
; -6.366 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 6.092      ;
; -6.314 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 6.040      ;
; -6.299 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 6.025      ;
; -6.235 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.234     ; 5.960      ;
; -6.215 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.234     ; 5.940      ;
; -6.163 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.234     ; 5.888      ;
; -6.132 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.232     ; 5.859      ;
; -6.068 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 5.794      ;
; -6.048 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 5.774      ;
; -5.996 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 5.722      ;
; -5.731 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.234     ; 5.456      ;
; -5.667 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.235     ; 5.391      ;
; -5.647 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.235     ; 5.371      ;
; -5.595 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.235     ; 5.319      ;
; -5.546 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.239     ; 5.266      ;
; -5.482 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.240     ; 5.201      ;
; -5.462 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.240     ; 5.181      ;
; -5.410 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.240     ; 5.129      ;
; -5.405 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.232     ; 5.132      ;
; -5.351 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.234     ; 5.076      ;
; -5.341 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 5.067      ;
; -5.333 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 5.262      ;
; -5.321 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 5.047      ;
; -5.287 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.235     ; 5.011      ;
; -5.269 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 4.995      ;
; -5.267 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.235     ; 4.991      ;
; -5.215 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.235     ; 4.939      ;
; -5.182 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 5.110      ;
; -5.172 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 5.088      ;
; -5.027 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.943      ;
; -5.021 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.044     ; 4.936      ;
; -5.015 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.944      ;
; -5.014 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.045     ; 4.928      ;
; -5.007 ; hack_cpu:cpu|aRegisterOut[13]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.923      ;
; -4.896 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.824      ;
; -4.876 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.044     ; 4.791      ;
; -4.863 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.046     ; 4.776      ;
; -4.855 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.784      ;
; -4.854 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.770      ;
; -4.812 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.237     ; 4.534      ;
; -4.780 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.236     ; 4.503      ;
; -4.764 ; hack_cpu:cpu|aRegisterOut[6]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.692      ;
; -4.745 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.032     ; 4.672      ;
; -4.739 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.237     ; 4.461      ;
; -4.709 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.625      ;
; -4.704 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.632      ;
; -4.703 ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.632      ;
; -4.696 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.045     ; 4.610      ;
; -4.614 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.032     ; 4.541      ;
; -4.613 ; hack_cpu:cpu|aRegisterOut[6]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.032     ; 4.540      ;
; -4.598 ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.052     ; 4.505      ;
; -4.588 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a21~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.237     ; 4.310      ;
; -4.578 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.506      ;
; -4.562 ; hack_cpu:cpu|aRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.490      ;
; -4.552 ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.480      ;
; -4.537 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.466      ;
; -4.520 ; hack_cpu:cpu|aRegisterOut[5]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.449      ;
; -4.495 ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.424      ;
; -4.453 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.045     ; 4.367      ;
; -4.447 ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.053     ; 4.353      ;
; -4.446 ; hack_cpu:cpu|aRegisterOut[6]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.374      ;
; -4.445 ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.361      ;
; -4.429 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.037     ; 4.351      ;
; -4.411 ; hack_cpu:cpu|aRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.032     ; 4.338      ;
; -4.385 ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.314      ;
; -4.369 ; hack_cpu:cpu|aRegisterOut[5]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.297      ;
; -4.344 ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.272      ;
; -4.336 ; hack_cpu:cpu|aRegisterOut[10]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.265      ;
; -4.329 ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.257      ;
; -4.329 ; hack_cpu:cpu|aRegisterOut[14]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.245      ;
; -4.308 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.045     ; 4.222      ;
; -4.303 ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.032     ; 4.230      ;
; -4.295 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.047     ; 4.207      ;
; -4.294 ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.044     ; 4.209      ;
; -4.288 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.217      ;
; -4.280 ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.052     ; 4.187      ;
; -4.268 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.050     ; 4.177      ;
; -4.244 ; hack_cpu:cpu|aRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.172      ;
; -4.234 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.032     ; 4.161      ;
; -4.216 ; hack_cpu:cpu|aRegisterOut[11]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.144      ;
; -4.214 ; hack_cpu:cpu|dRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.045     ; 4.128      ;
; -4.202 ; hack_cpu:cpu|aRegisterOut[5]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.131      ;
; -4.189 ; hack_cpu:cpu|aRegisterOut[13]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.105      ;
; -4.186 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.240     ; 3.905      ;
; -4.185 ; hack_cpu:cpu|aRegisterOut[10]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.113      ;
; -4.178 ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.032     ; 4.105      ;
; -4.177 ; hack_cpu:cpu|aRegisterOut[2]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.033     ; 4.103      ;
; -4.177 ; hack_cpu:cpu|aRegisterOut[9]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.030     ; 4.106      ;
; -4.175 ; hack_cpu:cpu|aRegisterOut[12]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.091      ;
; -4.160 ; hack_cpu:cpu|dRegisterOut[7]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a33~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.031     ; 4.088      ;
; -4.136 ; hack_cpu:cpu|aRegisterOut[4]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a29~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.032     ; 4.063      ;
; -4.127 ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a35~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.043      ;
; -4.127 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a25~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.043     ; 4.043      ;
; -4.123 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.050     ; 4.032      ;
; -4.122 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_datain_reg0  ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.241     ; 3.840      ;
; -4.110 ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a27~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.052     ; 4.017      ;
; -4.073 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.045     ; 3.987      ;
; -4.065 ; hack_cpu:cpu|aRegisterOut[11]                                                                                                     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a31~porta_datain_reg0 ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.032     ; 3.992      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter[12]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.281 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.180     ; 6.588      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.213 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.177     ; 6.523      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.197 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.503      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.145 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; -0.181     ; 6.451      ;
; -6.093 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; 0.008      ; 6.588      ;
; -6.025 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; 0.011      ; 6.523      ;
; -6.009 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; 0.007      ; 6.503      ;
; -5.957 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; 0.007      ; 6.451      ;
; -5.227 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.224     ; 5.990      ;
; -5.225 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.224     ; 5.988      ;
; -5.185 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.224     ; 5.948      ;
; -5.167 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.229     ; 5.925      ;
; -5.165 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.229     ; 5.923      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.160 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; 0.026      ; 5.673      ;
; -5.143 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.225     ; 5.905      ;
; -5.141 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.225     ; 5.903      ;
; -5.125 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.229     ; 5.883      ;
; -5.101 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.225     ; 5.863      ;
; -5.091 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[13]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.225     ; 5.853      ;
; -5.089 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[14]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.225     ; 5.851      ;
; -5.049 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; seven_seg_in[15]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.225     ; 5.811      ;
; -5.041 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.224     ; 5.804      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.999 ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.499      ;
; -4.981 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.229     ; 5.739      ;
; -4.972 ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; counter[12]  ; counter[12] ; 0.500        ; 0.214      ; 5.673      ;
; -4.971 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.224     ; 5.734      ;
; -4.957 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.225     ; 5.719      ;
; -4.923 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.230     ; 5.680      ;
; -4.911 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.229     ; 5.669      ;
; -4.905 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a8~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[14]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.225     ; 5.667      ;
; -4.887 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a7~porta_address_reg0 ; hack_cpu:cpu|dRegisterOut[13]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.225     ; 5.649      ;
; -4.875 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a6~porta_address_reg0 ; seven_seg_in[12]                                                                                              ; counter[12]  ; counter[12] ; 1.000        ; -0.224     ; 5.638      ;
; -4.855 ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; hack_cpu:cpu|aRegisterOut[15]                                                                                 ; counter[12]  ; counter[12] ; 1.000        ; -0.227     ; 5.615      ;
; -4.854 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.354      ;
; -4.854 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.354      ;
; -4.854 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.354      ;
; -4.854 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.354      ;
; -4.854 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.354      ;
; -4.854 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.354      ;
; -4.854 ; hack_cpu:cpu|aRegisterOut[3]                                                                                                      ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; counter[12]  ; counter[12] ; 0.500        ; 0.013      ; 5.354      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+------------------+-------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                       ; Launch Clock ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.881 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.592      ;
; -0.879 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.590      ;
; -0.879 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.590      ;
; -0.878 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.589      ;
; -0.878 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.589      ;
; -0.877 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.588      ;
; -0.877 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.588      ;
; -0.877 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.588      ;
; -0.876 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.587      ;
; -0.876 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.587      ;
; -0.875 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.585      ;
; -0.874 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.584      ;
; -0.874 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.584      ;
; -0.874 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.584      ;
; -0.874 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.584      ;
; -0.873 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.584      ;
; -0.873 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.584      ;
; -0.872 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.583      ;
; -0.872 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.583      ;
; -0.871 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.581      ;
; -0.870 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.581      ;
; -0.869 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.579      ;
; -0.868 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.578      ;
; -0.868 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.578      ;
; -0.867 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.578      ;
; -0.867 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.578      ;
; -0.867 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.577      ;
; -0.865 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.576      ;
; -0.865 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.576      ;
; -0.865 ; seven_seg_in[6]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.576      ;
; -0.864 ; seven_seg_in[2]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.574      ;
; -0.863 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.574      ;
; -0.862 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.573      ;
; -0.862 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.573      ;
; -0.862 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.572      ;
; -0.861 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.572      ;
; -0.860 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.571      ;
; -0.859 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.569      ;
; -0.854 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.565      ;
; -0.852 ; seven_seg_in[9]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.563      ;
; -0.844 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.555      ;
; -0.839 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.549      ;
; -0.785 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.496      ;
; -0.784 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.495      ;
; -0.783 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.494      ;
; -0.782 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.684      ;
; -0.782 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.493      ;
; -0.782 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.492      ;
; -0.782 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.493      ;
; -0.782 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.493      ;
; -0.781 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.492      ;
; -0.781 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.491      ;
; -0.781 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.492      ;
; -0.780 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.491      ;
; -0.780 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.491      ;
; -0.780 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.490      ;
; -0.780 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.490      ;
; -0.779 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.681      ;
; -0.779 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.489      ;
; -0.778 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.680      ;
; -0.776 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.678      ;
; -0.776 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.486      ;
; -0.774 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.485      ;
; -0.773 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.484      ;
; -0.769 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.671      ;
; -0.769 ; seven_seg_in[15] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.671      ;
; -0.759 ; seven_seg_in[14] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.661      ;
; -0.759 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.661      ;
; -0.757 ; seven_seg_in[5]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.468      ;
; -0.757 ; seven_seg_in[1]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.467      ;
; -0.755 ; seven_seg_in[8]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.466      ;
; -0.755 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.657      ;
; -0.748 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.650      ;
; -0.746 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.648      ;
; -0.744 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.646      ;
; -0.741 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.643      ;
; -0.734 ; seven_seg_in[12] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.636      ;
; -0.710 ; seven_seg_in[10] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.421      ;
; -0.707 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.418      ;
; -0.707 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.418      ;
; -0.706 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.416      ;
; -0.705 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.416      ;
; -0.705 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.415      ;
; -0.705 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.415      ;
; -0.704 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.415      ;
; -0.704 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.414      ;
; -0.703 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.414      ;
; -0.703 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.414      ;
; -0.703 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.414      ;
; -0.703 ; seven_seg_in[0]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.413      ;
; -0.702 ; seven_seg_in[7]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.413      ;
; -0.702 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.413      ;
; -0.700 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.411      ;
; -0.699 ; seven_seg_in[4]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.410      ;
; -0.698 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.408      ;
; -0.695 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.406      ;
; -0.694 ; seven_seg_in[3]  ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.227     ; 0.404      ;
; -0.691 ; seven_seg_in[11] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.226     ; 0.402      ;
; -0.666 ; seven_seg_in[13] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.568      ;
; -0.665 ; seven_seg_in[13] ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.035     ; 0.567      ;
+--------+------------------+-------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node     ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.427 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; 0.500        ; 1.136      ; 2.145      ;
; 0.207  ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; 1.000        ; 1.136      ; 2.011      ;
; 5.367  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff ; req_state   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; clk50       ; 5.000        ; 1.065      ; 0.605      ;
; 17.935 ; counter[2]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 2.015      ;
; 17.946 ; counter[0]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 2.004      ;
; 17.950 ; counter[1]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 2.000      ;
; 18.003 ; counter[4]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.947      ;
; 18.017 ; counter[3]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.933      ;
; 18.075 ; counter[6]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.875      ;
; 18.085 ; counter[5]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.865      ;
; 18.139 ; counter[8]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.811      ;
; 18.153 ; counter[7]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.797      ;
; 18.207 ; counter[10]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.743      ;
; 18.220 ; counter[9]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.730      ;
; 18.289 ; counter[11]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.661      ;
; 18.855 ; counter[2]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.095      ;
; 18.900 ; counter[0]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.050      ;
; 18.904 ; counter[1]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.046      ;
; 18.919 ; counter[2]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.031      ;
; 18.923 ; counter[2]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.027      ;
; 18.923 ; counter[4]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.027      ;
; 18.930 ; counter[0]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.020      ;
; 18.934 ; counter[1]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 1.016      ;
; 18.968 ; counter[0]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.982      ;
; 18.972 ; counter[3]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.978      ;
; 18.972 ; counter[1]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.978      ;
; 18.987 ; counter[2]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.963      ;
; 18.987 ; counter[4]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.963      ;
; 18.991 ; counter[2]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.959      ;
; 18.991 ; counter[4]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.959      ;
; 18.995 ; counter[6]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.955      ;
; 18.998 ; counter[0]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.952      ;
; 19.001 ; counter[3]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.949      ;
; 19.002 ; counter[1]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.948      ;
; 19.036 ; counter[0]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.914      ;
; 19.040 ; counter[5]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.910      ;
; 19.040 ; counter[3]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.910      ;
; 19.040 ; counter[1]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.910      ;
; 19.055 ; counter[2]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.895      ;
; 19.055 ; counter[4]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.895      ;
; 19.059 ; counter[2]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.891      ;
; 19.059 ; counter[8]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.891      ;
; 19.059 ; counter[6]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.891      ;
; 19.059 ; counter[4]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.891      ;
; 19.063 ; counter[6]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.887      ;
; 19.066 ; counter[0]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.884      ;
; 19.069 ; counter[5]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.881      ;
; 19.069 ; counter[3]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.881      ;
; 19.070 ; counter[1]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.880      ;
; 19.104 ; counter[0]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.846      ;
; 19.107 ; counter[7]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.843      ;
; 19.108 ; counter[5]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.842      ;
; 19.108 ; counter[3]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.842      ;
; 19.108 ; counter[1]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.842      ;
; 19.123 ; counter[2]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; counter[8]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; counter[4]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.827      ;
; 19.127 ; counter[2]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.823      ;
; 19.127 ; counter[10]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.823      ;
; 19.127 ; counter[8]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.823      ;
; 19.127 ; counter[6]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.823      ;
; 19.127 ; counter[4]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.823      ;
; 19.131 ; counter[6]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.819      ;
; 19.134 ; counter[0]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.816      ;
; 19.137 ; counter[7]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.813      ;
; 19.137 ; counter[5]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.813      ;
; 19.137 ; counter[3]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.813      ;
; 19.138 ; counter[1]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.812      ;
; 19.172 ; counter[0]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.778      ;
; 19.175 ; counter[9]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.775      ;
; 19.175 ; counter[7]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.775      ;
; 19.176 ; counter[5]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.774      ;
; 19.176 ; counter[3]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.774      ;
; 19.176 ; counter[1]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.774      ;
; 19.202 ; counter[0]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.748      ;
; 19.204 ; counter[9]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.746      ;
; 19.205 ; counter[7]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.745      ;
; 19.205 ; counter[5]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.745      ;
; 19.205 ; counter[3]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.745      ;
; 19.206 ; counter[1]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.744      ;
; 19.407 ; counter[0]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.543      ;
; 19.411 ; counter[11]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.539      ;
; 19.411 ; counter[9]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.539      ;
; 19.411 ; counter[7]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.539      ;
; 19.411 ; counter[5]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.539      ;
; 19.411 ; counter[3]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.539      ;
; 19.412 ; counter[1]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.538      ;
; 19.420 ; counter[10]                                                                                                                                   ; counter[10] ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.530      ;
; 19.420 ; counter[8]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.530      ;
; 19.420 ; counter[4]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.530      ;
; 19.420 ; counter[2]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.530      ;
; 19.423 ; counter[6]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.527      ;
; 19.591 ; counter[0]                                                                                                                                    ; counter[0]  ; clk50                                                                               ; clk50       ; 20.000       ; -0.037     ; 0.359      ;
; 19.592 ; req_state                                                                                                                                     ; req_state   ; clk50                                                                               ; clk50       ; 20.000       ; -0.036     ; 0.359      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                      ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.117 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.446      ;
; 0.129 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.458      ;
; 0.165 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.494      ;
; 0.172 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.501      ;
; 0.184 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.00                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.00                                                                                                                                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_manager:ram_manager_inst|buffer_reader_state.11                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.11                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_manager:ram_manager_inst|buffer_reader_state.10                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.10                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_manager:ram_manager_inst|WrReq                                                                                                                                             ; ram_manager:ram_manager_inst|WrReq                                                                                                                                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ram_manager:ram_manager_inst|sdram_buffer_rdreq                                                                                                                                ; ram_manager:ram_manager_inst|sdram_buffer_rdreq                                                                                                                                              ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                            ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                           ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                           ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                             ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[0]                                                                                                               ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[1]                                                                                                                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                               ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.219 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|ReadSelected                                                                                                                                   ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.604      ;
; 0.239 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_CMD[2]                                                                                                                                   ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.624      ;
; 0.246 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.10                                                                                                                                       ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.631      ;
; 0.252 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                                       ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.637      ;
; 0.256 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.00                                                                                                                                       ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.639      ;
; 0.267 ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                            ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                                    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[2]                                                                                                               ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[3]                                                                                                                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[1]                                                                                                               ; ram_manager:ram_manager_inst|sdram:sdram_inst|RdDataValidPipe[2]                                                                                                                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.389      ;
; 0.269 ; ram_manager:ram_manager_inst|buffer_reader_state.00                                                                                                                            ; ram_manager:ram_manager_inst|buffer_reader_state.01                                                                                                                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.607      ;
; 0.273 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.604      ;
; 0.273 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.392      ;
; 0.282 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.619      ;
; 0.282 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.619      ;
; 0.284 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.403      ;
; 0.285 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a10~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.614      ;
; 0.285 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a23~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.622      ;
; 0.285 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.404      ;
; 0.288 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff                                   ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.408      ;
; 0.291 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a1~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.621      ;
; 0.294 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[9]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.679      ;
; 0.298 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.427      ;
; 0.302 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a12~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.631      ;
; 0.304 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.10                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[10]                                                                                                                                    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]                ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.435      ;
; 0.307 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a8~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.637      ;
; 0.313 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a14~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.644      ;
; 0.314 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a18~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.646      ;
; 0.314 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[4]                                                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.437      ;
; 0.315 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.646      ;
; 0.315 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[8]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.700      ;
; 0.316 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.322 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a8~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.650      ;
; 0.322 ; ram_manager:ram_manager_inst|sdram:sdram_inst|state.01                                                                                                                         ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_CMD[2]                                                                                                                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.445      ;
; 0.323 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a10~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.652      ;
; 0.326 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a16~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.652      ;
; 0.326 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.446      ;
; 0.329 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_2_dff                             ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_1_dff                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.449      ;
; 0.332 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a18~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.664      ;
; 0.333 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a14~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.664      ;
; 0.333 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a7~porta_address_reg0  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.664      ;
; 0.335 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a16~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.661      ;
; 0.335 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a16~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.661      ;
; 0.338 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                  ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                                          ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; ram_manager:ram_manager_inst|rdreq_buffer                                                                                                                                      ; ram_manager:ram_manager_inst|sdram:sdram_inst|SDRAM_A[6]                                                                                                                                     ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.722      ;
; 0.340 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a18~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.672      ;
; 0.340 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|altsyncram_p3c1:FIFOram|ram_block1a14~porta_address_reg0 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.671      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.254 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.267 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.389      ;
; 0.280 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.286 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.291 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.329 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.335 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.338 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.457      ;
; 0.341 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.389 ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.317      ;
; 0.392 ; seven_seg_controller:seven_seg_controller_inst|state[0]                       ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.320      ;
; 0.400 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.529      ;
; 0.426 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.557      ;
; 0.453 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.464 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.574      ;
; 0.467 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.577      ;
; 0.472 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.482 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.489 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.617      ;
; 0.489 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.417      ;
; 0.508 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.166     ; 0.426      ;
; 0.515 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|dig[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.626      ;
; 0.516 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.166     ; 0.434      ;
; 0.554 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.674      ;
; 0.562 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.672      ;
; 0.563 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.694      ;
; 0.563 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.684      ;
; 0.567 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.678      ;
; 0.568 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.681      ;
; 0.571 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.499      ;
; 0.586 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.724      ;
; 0.594 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.722      ;
; 0.602 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.609 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.748      ;
; 0.609 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; seven_seg_controller:seven_seg_controller_inst|seg[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.738      ;
; 0.623 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.166     ; 0.541      ;
; 0.635 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[3]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.746      ;
; 0.637 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|dig[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.765      ;
; 0.641 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 0.744      ;
; 0.676 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.595      ;
; 0.682 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.810      ;
; 0.701 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; seven_seg_controller:seven_seg_controller_inst|seg[0]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 0.637      ;
; 0.731 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[2] ; seven_seg_controller:seven_seg_controller_inst|seg[2]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.844      ;
; 0.747 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 0.851      ;
; 0.771 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[4]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.881      ;
; 0.884 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[1]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.995      ;
; 0.898 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.001      ;
; 0.919 ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.022      ;
; 0.921 ; seven_seg_controller:seven_seg_controller_inst|state[1]                       ; seven_seg_controller:seven_seg_controller_inst|seg[6]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.031      ;
; 0.964 ; seven_seg_controller:seven_seg_controller_inst|state[2]                       ; seven_seg_controller:seven_seg_controller_inst|seg[5]                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.074      ;
; 0.998 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.415      ;
; 0.999 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.416      ;
; 0.999 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.416      ;
; 1.000 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.417      ;
; 1.001 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.418      ;
; 1.002 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.419      ;
; 1.003 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.420      ;
; 1.052 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.469      ;
; 1.053 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.470      ;
; 1.053 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.470      ;
; 1.053 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.470      ;
; 1.053 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.470      ;
; 1.054 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.471      ;
; 1.054 ; seven_seg_in[13]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.471      ;
; 1.096 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.513      ;
; 1.100 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.517      ;
; 1.104 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.521      ;
; 1.109 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.526      ;
; 1.111 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.528      ;
; 1.111 ; seven_seg_in[15]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.528      ;
; 1.112 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.529      ;
; 1.112 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.529      ;
; 1.117 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.335      ;
; 1.117 ; seven_seg_in[14]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.534      ;
; 1.118 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.535      ;
; 1.119 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.536      ;
; 1.121 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.339      ;
; 1.121 ; seven_seg_in[12]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.767     ; 0.538      ;
; 1.123 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.341      ;
; 1.123 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.341      ;
; 1.123 ; seven_seg_in[3]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.341      ;
; 1.123 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.341      ;
; 1.123 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.341      ;
; 1.124 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.342      ;
; 1.124 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.342      ;
; 1.124 ; seven_seg_in[3]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.342      ;
; 1.124 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[5] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.342      ;
; 1.125 ; seven_seg_in[0]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[1] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.343      ;
; 1.126 ; seven_seg_in[3]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a|seg[6] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.344      ;
; 1.126 ; seven_seg_in[7]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[3] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.344      ;
; 1.127 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[2] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.345      ;
; 1.127 ; seven_seg_in[4]                                                               ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.345      ;
; 1.128 ; seven_seg_in[10]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[0] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.346      ;
; 1.129 ; seven_seg_in[11]                                                              ; seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c|seg[4] ; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.966     ; 0.347      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node     ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.193 ; counter[0]                                                                                                                                    ; counter[0]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; req_state                                                                                                                                     ; req_state   ; clk50                                                                               ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.292 ; counter[6]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; counter[11]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[8]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[5]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[4]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[3]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[2]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; counter[10]                                                                                                                                   ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[9]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[7]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.415      ;
; 0.298 ; counter[1]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.419      ;
; 0.302 ; counter[0]                                                                                                                                    ; counter[1]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.423      ;
; 0.440 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; 0.000        ; 1.181      ; 1.840      ;
; 0.441 ; counter[6]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; counter[4]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[2]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[8]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; counter[10]                                                                                                                                   ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.564      ;
; 0.451 ; counter[5]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; counter[3]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; counter[1]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; counter[7]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; counter[9]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.573      ;
; 0.454 ; counter[5]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; counter[3]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; counter[1]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; counter[0]                                                                                                                                    ; counter[2]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; counter[7]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; counter[9]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; counter[0]                                                                                                                                    ; counter[3]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.578      ;
; 0.504 ; counter[6]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; counter[4]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; counter[2]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; counter[8]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.626      ;
; 0.507 ; counter[6]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; counter[4]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; counter[2]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; counter[8]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.629      ;
; 0.517 ; counter[5]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; counter[3]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; counter[1]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; counter[7]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; counter[5]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; counter[3]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; counter[1]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; counter[0]                                                                                                                                    ; counter[4]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; counter[7]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; counter[0]                                                                                                                                    ; counter[5]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.644      ;
; 0.570 ; counter[6]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; counter[4]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; counter[2]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.692      ;
; 0.573 ; counter[6]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.694      ;
; 0.574 ; counter[4]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; counter[2]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.695      ;
; 0.583 ; counter[5]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; counter[3]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; counter[1]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.704      ;
; 0.586 ; counter[5]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; counter[3]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; counter[1]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; counter[0]                                                                                                                                    ; counter[6]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.707      ;
; 0.589 ; counter[0]                                                                                                                                    ; counter[7]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.710      ;
; 0.637 ; counter[4]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.758      ;
; 0.637 ; counter[2]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.758      ;
; 0.640 ; counter[4]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.761      ;
; 0.640 ; counter[2]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.761      ;
; 0.649 ; counter[3]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; counter[1]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.770      ;
; 0.652 ; counter[3]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.773      ;
; 0.652 ; counter[1]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.773      ;
; 0.652 ; counter[0]                                                                                                                                    ; counter[8]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.773      ;
; 0.655 ; counter[0]                                                                                                                                    ; counter[9]  ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.776      ;
; 0.703 ; counter[2]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.824      ;
; 0.706 ; counter[2]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.827      ;
; 0.715 ; counter[1]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.836      ;
; 0.718 ; counter[1]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; counter[0]                                                                                                                                    ; counter[10] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.839      ;
; 0.721 ; counter[0]                                                                                                                                    ; counter[11] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 0.842      ;
; 1.076 ; counter[12]                                                                                                                                   ; counter[12] ; counter[12]                                                                         ; clk50       ; -0.500       ; 1.181      ; 1.976      ;
; 1.251 ; counter[11]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.372      ;
; 1.306 ; counter[10]                                                                                                                                   ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.427      ;
; 1.318 ; counter[9]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.439      ;
; 1.371 ; counter[8]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.492      ;
; 1.384 ; counter[7]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.505      ;
; 1.436 ; counter[6]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.557      ;
; 1.449 ; counter[5]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.570      ;
; 1.503 ; counter[4]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.624      ;
; 1.515 ; counter[3]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.636      ;
; 1.569 ; counter[2]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.690      ;
; 1.581 ; counter[1]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.702      ;
; 1.584 ; counter[0]                                                                                                                                    ; counter[12] ; clk50                                                                               ; clk50       ; 0.000        ; 0.037      ; 1.705      ;
; 4.056 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff ; req_state   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; clk50       ; -5.000       ; 1.314      ; 0.524      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter[12]'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                           ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.295 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.046      ; 0.425      ;
; 0.303 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11] ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.428      ;
; 0.315 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.437      ;
; 0.325 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.234      ; 0.643      ;
; 0.332 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.234      ; 0.650      ;
; 0.363 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.485      ;
; 0.420 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.542      ;
; 0.436 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.234      ; 0.754      ;
; 0.462 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10] ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.588      ;
; 0.505 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.627      ;
; 0.507 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.629      ;
; 0.515 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.637      ;
; 0.524 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.646      ;
; 0.528 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.651      ;
; 0.531 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.654      ;
; 0.569 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.691      ;
; 0.587 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.709      ;
; 0.590 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.712      ;
; 0.594 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.716      ;
; 0.594 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.716      ;
; 0.595 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.717      ;
; 0.597 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.719      ;
; 0.598 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.720      ;
; 0.635 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.757      ;
; 0.640 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; -0.150     ; 0.574      ;
; 0.653 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.775      ;
; 0.654 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.776      ;
; 0.656 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.778      ;
; 0.656 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.778      ;
; 0.659 ; ram_manager:ram_manager_inst|data_output[0]                                                                   ; hack_cpu:cpu|dRegisterOut[0]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.185      ; 1.998      ;
; 0.660 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.782      ;
; 0.661 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[4]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.783      ;
; 0.663 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.785      ;
; 0.664 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.786      ;
; 0.698 ; ram_manager:ram_manager_inst|data_output[11]                                                                  ; hack_cpu:cpu|dRegisterOut[11]                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.026      ;
; 0.698 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.820      ;
; 0.701 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.823      ;
; 0.703 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; -0.150     ; 0.637      ;
; 0.706 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[6]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; -0.150     ; 0.640      ;
; 0.708 ; ram_manager:ram_manager_inst|data_output[6]                                                                   ; hack_cpu:cpu|dRegisterOut[7]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.036      ;
; 0.708 ; ram_manager:ram_manager_inst|data_output[0]                                                                   ; seven_seg_in[0]                                                                                                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.194      ; 2.056      ;
; 0.717 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.839      ;
; 0.719 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.841      ;
; 0.719 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.841      ;
; 0.722 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.844      ;
; 0.722 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.844      ;
; 0.726 ; ram_manager:ram_manager_inst|data_output[15]                                                                  ; hack_cpu:cpu|dRegisterOut[15]                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.186      ; 2.066      ;
; 0.726 ; ram_manager:ram_manager_inst|data_output[6]                                                                   ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.054      ;
; 0.726 ; ram_manager:ram_manager_inst|data_output[0]                                                                   ; hack_cpu:cpu|aRegisterOut[0]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.172      ; 2.052      ;
; 0.726 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.848      ;
; 0.727 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.849      ;
; 0.729 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.851      ;
; 0.730 ; ram_manager:ram_manager_inst|data_output[8]                                                                   ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.058      ;
; 0.730 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.852      ;
; 0.740 ; ram_manager:ram_manager_inst|data_output[9]                                                                   ; hack_cpu:cpu|dRegisterOut[10]                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.068      ;
; 0.747 ; ram_manager:ram_manager_inst|data_output[11]                                                                  ; hack_cpu:cpu|aRegisterOut[11]                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.075      ;
; 0.764 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.886      ;
; 0.765 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated|ram_block1a9~porta_address_reg0 ; counter[12]                                                                         ; counter[12] ; -0.500       ; 0.177      ; 0.566      ;
; 0.767 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.889      ;
; 0.769 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; -0.150     ; 0.703      ;
; 0.772 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[8]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; -0.150     ; 0.706      ;
; 0.773 ; ram_manager:ram_manager_inst|data_output[12]                                                                  ; hack_cpu:cpu|aRegisterOut[12]                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.186      ; 2.113      ;
; 0.774 ; ram_manager:ram_manager_inst|data_output[0]                                                                   ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.194      ; 2.122      ;
; 0.780 ; ram_manager:ram_manager_inst|data_output[7]                                                                   ; hack_cpu:cpu|dRegisterOut[8]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.108      ;
; 0.781 ; ram_manager:ram_manager_inst|data_output[10]                                                                  ; hack_cpu:cpu|dRegisterOut[10]                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.109      ;
; 0.785 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.907      ;
; 0.785 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[2]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.907      ;
; 0.788 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[5]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.910      ;
; 0.792 ; ram_manager:ram_manager_inst|data_output[2]                                                                   ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 0.974      ; 1.920      ;
; 0.792 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[0]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.914      ;
; 0.793 ; ram_manager:ram_manager_inst|data_output[0]                                                                   ; seven_seg_in[1]                                                                                                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.194      ; 2.141      ;
; 0.793 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[7]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[11]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.915      ;
; 0.795 ; ram_manager:ram_manager_inst|data_output[1]                                                                   ; hack_cpu:cpu|dRegisterOut[1]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.195      ; 2.144      ;
; 0.814 ; ram_manager:ram_manager_inst|data_output[1]                                                                   ; seven_seg_in[1]                                                                                                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.195      ; 2.163      ;
; 0.816 ; ram_manager:ram_manager_inst|data_output[7]                                                                   ; hack_cpu:cpu|dRegisterOut[7]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.144      ;
; 0.819 ; ram_manager:ram_manager_inst|data_output[6]                                                                   ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.173      ; 2.146      ;
; 0.822 ; ram_manager:ram_manager_inst|data_output[3]                                                                   ; hack_cpu:cpu|dRegisterOut[3]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 0.974      ; 1.950      ;
; 0.823 ; ram_manager:ram_manager_inst|data_output[8]                                                                   ; hack_cpu:cpu|aRegisterOut[8]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.173      ; 2.150      ;
; 0.827 ; ram_manager:ram_manager_inst|data_output[0]                                                                   ; hack_cpu:cpu|aRegisterOut[1]                                                                                                      ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.185      ; 2.166      ;
; 0.830 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.952      ;
; 0.831 ; ram_manager:ram_manager_inst|data_output[6]                                                                   ; hack_cpu:cpu|dRegisterOut[10]                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.174      ; 2.159      ;
; 0.833 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[1]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[10]                     ; counter[12]                                                                         ; counter[12] ; 0.000        ; 0.038      ; 0.955      ;
; 0.834 ; ram_manager:ram_manager_inst|data_output[14]                                                                  ; hack_cpu:cpu|dRegisterOut[15]                                                                                                     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12] ; 0.000        ; 1.186      ; 2.174      ;
; 0.835 ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[3]  ; hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated|counter_reg_bit[9]                      ; counter[12]                                                                         ; counter[12] ; 0.000        ; -0.150     ; 0.769      ;
+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.719 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 1.233      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.879 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.074      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 8.885 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 1.068      ;
; 9.258 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_2_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 0.693      ;
; 9.258 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 0.693      ;
; 9.258 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 0.693      ;
; 9.258 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 0.693      ;
; 9.258 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 0.693      ;
; 9.258 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 0.693      ;
; 9.258 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_1_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 0.693      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[1]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[4]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[9]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
; 9.276 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 0.855      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                        ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[1]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[4]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[9]  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.465 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.773      ;
; 0.502 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_2_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff                                   ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[0]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|rd_ptr_lsb                                 ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_0_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|empty_dff                                  ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|usedw_is_1_dff                             ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.622      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.823 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.946      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.828 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.950      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[1]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[2]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[3]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[4]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[5]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[6]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[7]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[8]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[9]                            ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[10]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
; 0.955 ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|full_dff ; ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_sj31:auto_generated|a_dpfifo_3q31:dpfifo|low_addressa[11]                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.076      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                 ;
+--------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                                                ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                     ; -16.417   ; 0.117 ; 7.150    ; 0.465   ; -3.201              ;
;  clk50                                                                               ; -1.408    ; 0.193 ; N/A      ; N/A     ; 9.435               ;
;  counter[12]                                                                         ; -16.005   ; 0.295 ; N/A      ; N/A     ; -3.201              ;
;  ram_manager:ram_manager_inst|rdreq_buffer                                           ; N/A       ; N/A   ; N/A      ; N/A     ; -1.487              ;
;  seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.873    ; 0.186 ; N/A      ; N/A     ; 4999.673            ;
;  seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; -16.417   ; 0.117 ; 7.150    ; 0.465   ; 4.683               ;
; Design-wide TNS                                                                      ; -1135.984 ; 0.0   ; 0.0      ; 0.0     ; -116.315            ;
;  clk50                                                                               ; -1.408    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  counter[12]                                                                         ; -758.891  ; 0.000 ; N/A      ; N/A     ; -114.828            ;
;  ram_manager:ram_manager_inst|rdreq_buffer                                           ; N/A       ; N/A   ; N/A      ; N/A     ; -1.487              ;
;  seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; -78.086   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; -297.599  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_c[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_c[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_c[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsyncout  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsyncout  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_a[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_bs[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_bs[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dqm[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dqm[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cke    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_clk    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_ras    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cas    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_we     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rw    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_e     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_dq[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_dq[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk50                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_c[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_c[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_c[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hsyncout  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsyncout  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_a[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_a[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sd_a[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_a[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sd_a[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_a[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_bs[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_bs[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_dqm[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_dqm[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_cke    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_ras    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_cas    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_we     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rs    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rw    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_e     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dig[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dig[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; dig[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_d[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_d[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_d[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; lcd_d[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sd_dq[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_dq[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_dq[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_dq[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sd_dq[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_c[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_c[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_c[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsyncout  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsyncout  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sd_a[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sd_a[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_bs[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_bs[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_dqm[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_dqm[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_cke    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_ras    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_cas    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_we     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rs    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rw    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_e     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dig[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dig[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; dig[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; lcd_d[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sd_dq[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sd_dq[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_c[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_c[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_c[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hsyncout  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsyncout  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_a[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sd_a[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sd_a[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_a[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_bs[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_bs[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_dqm[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_dqm[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_cke    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_ras    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_cas    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_we     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rs    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rw    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_e     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dig[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dig[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; dig[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_d[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_d[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_d[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_dq[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_dq[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_dq[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sd_dq[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_dq[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sd_dq[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk50                                                                               ; clk50                                                                               ; 91       ; 0        ; 0        ; 0        ;
; counter[12]                                                                         ; clk50                                                                               ; 1        ; 1        ; 0        ; 0        ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; clk50                                                                               ; 1        ; 0        ; 0        ; 0        ;
; counter[12]                                                                         ; counter[12]                                                                         ; 3117     ; 96       ; 14556    ; 78       ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12]                                                                         ; 0        ; 411      ; 0        ; 2004     ;
; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 112      ; 0        ; 0        ; 0        ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 63       ; 0        ; 0        ; 0        ;
; clk50                                                                               ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 187      ; 0        ; 0        ; 0        ;
; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1014     ; 0        ; 0        ; 0        ;
; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 9        ; 9        ; 34       ; 18       ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1859     ; 260      ; 89       ; 126      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk50                                                                               ; clk50                                                                               ; 91       ; 0        ; 0        ; 0        ;
; counter[12]                                                                         ; clk50                                                                               ; 1        ; 1        ; 0        ; 0        ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; clk50                                                                               ; 1        ; 0        ; 0        ; 0        ;
; counter[12]                                                                         ; counter[12]                                                                         ; 3117     ; 96       ; 14556    ; 78       ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; counter[12]                                                                         ; 0        ; 411      ; 0        ; 2004     ;
; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 112      ; 0        ; 0        ; 0        ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; 63       ; 0        ; 0        ; 0        ;
; clk50                                                                               ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 187      ; 0        ; 0        ; 0        ;
; counter[12]                                                                         ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1014     ; 0        ; 0        ; 0        ;
; ram_manager:ram_manager_inst|rdreq_buffer                                           ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 9        ; 9        ; 34       ; 18       ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 1859     ; 260      ; 89       ; 126      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 53       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; 53       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 45    ; 45   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                              ; Clock                                                                               ; Type      ; Status      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------+-------------+
; clk50                                                                               ; clk50                                                                               ; Base      ; Constrained ;
; counter[12]                                                                         ; counter[12]                                                                         ; Base      ; Constrained ;
; ram_manager:ram_manager_inst|rdreq_buffer                                           ; ram_manager:ram_manager_inst|rdreq_buffer                                           ; Base      ; Constrained ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_bs[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_cas      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_ras      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_we       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_a[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_bs[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_cas      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_ras      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_we       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Jul 28 19:00:56 2022
Info: Command: quartus_sta rzfpga_pc -c rzfpga_pc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rzfpga_pc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50 clk50
    Info (332110): create_generated_clock -source {seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]} {seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name {seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]} {seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter[12] counter[12]
    Info (332105): create_clock -period 1.000 -name ram_manager:ram_manager_inst|rdreq_buffer ram_manager:ram_manager_inst|rdreq_buffer
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.417            -297.599 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   -16.005            -758.891 counter[12] 
    Info (332119):    -2.873             -78.086 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.408              -1.408 clk50 
Info (332146): Worst-case hold slack is 0.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.370               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.444               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.465               0.000 clk50 
    Info (332119):     0.747               0.000 counter[12] 
Info (332146): Worst-case recovery slack is 7.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.150               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.081               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -114.828 counter[12] 
    Info (332119):    -1.487              -1.487 ram_manager:ram_manager_inst|rdreq_buffer 
    Info (332119):     4.707               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.783               0.000 clk50 
    Info (332119):  4999.704               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -15.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.241            -241.759 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   -15.027            -709.282 counter[12] 
    Info (332119):    -2.382             -64.745 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.310              -1.310 clk50 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.397               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.417               0.000 clk50 
    Info (332119):     0.693               0.000 counter[12] 
Info (332146): Worst-case recovery slack is 7.319
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.319               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.962
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.962               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -114.828 counter[12] 
    Info (332119):    -1.487              -1.487 ram_manager:ram_manager_inst|rdreq_buffer 
    Info (332119):     4.683               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.774               0.000 clk50 
    Info (332119):  4999.673               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.450             -92.390 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -6.281            -282.606 counter[12] 
    Info (332119):    -0.881             -23.751 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.427              -0.427 clk50 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.117               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 clk50 
    Info (332119):     0.295               0.000 counter[12] 
Info (332146): Worst-case recovery slack is 8.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.719               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.465               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -68.000 counter[12] 
    Info (332119):    -1.000              -1.000 ram_manager:ram_manager_inst|rdreq_buffer 
    Info (332119):     4.728               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.435               0.000 clk50 
    Info (332119):  4999.773               0.000 seven_seg_controller_inst|clk_7seg_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Thu Jul 28 19:00:59 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


