#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sat Dec 26 23:00:23 2020
# Process ID: 8872
# Log file: C:/Users/fjsda/Studying/FPGA/SevenSegment/planAhead_run_3/planAhead.log
# Journal file: C:/Users/fjsda/Studying/FPGA/SevenSegment/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/fjsda/Studying/FPGA/SevenSegment/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list REVERSE]]
startgroup
set_property package_pin P98 [get_ports REVERSE]
endgroup
save_constraints
