Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 11 20:17:20 2025
| Host         : DESKTOP-91CSLS9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (33)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (33)
-------------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.782        0.000                      0                   65        0.061        0.000                      0                   65        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.783        0.000                      0                   65        0.303        0.000                      0                   65        4.500        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.799        0.000                      0                   65        0.303        0.000                      0                   65        4.500        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.783        0.000                      0                   65        0.061        0.000                      0                   65  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.782        0.000                      0                   65        0.061        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[29]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[30]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[31]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[25]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[26]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[27]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[28]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.677    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[21]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.677    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[22]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[22]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.677    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[23]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[23]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.311ns (73.871%)  route 0.110ns (26.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.084 r  cd/counter_value0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.084    cd/p_1_in[1]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[1]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.331ns (75.056%)  route 0.110ns (24.944%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.064 r  cd/counter_value0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.064    cd/p_1_in[3]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[3]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.339ns (75.500%)  route 0.110ns (24.500%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.056 r  cd/counter_value0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.056    cd/p_1_in[2]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[2]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.353ns (76.241%)  route 0.110ns (23.759%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.042 r  cd/counter_value0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.042    cd/p_1_in[4]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[4]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.391ns (78.043%)  route 0.110ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.004 r  cd/counter_value0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.004    cd/p_1_in[5]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[5]/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.402ns (78.515%)  route 0.110ns (21.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.007 r  cd/counter_value0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.007    cd/p_1_in[7]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[7]/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.427ns (79.515%)  route 0.110ns (20.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.032 r  cd/counter_value0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.032    cd/p_1_in[6]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[6]/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.427ns (79.515%)  route 0.110ns (20.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.032 r  cd/counter_value0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.032    cd/p_1_in[8]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[8]/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.430ns (79.629%)  route 0.110ns (20.371%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.019 r  cd/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.019    cd/counter_value0_carry__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.035 r  cd/counter_value0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.035    cd/p_1_in[9]
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.738    cd/CLK
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[9]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.385    cd/counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.441ns (80.036%)  route 0.110ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.019 r  cd/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.019    cd/counter_value0_carry__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.046 r  cd/counter_value0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.046    cd/p_1_in[11]
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.738    cd/CLK
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[11]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.385    cd/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.431    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y30     cd/counter_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y31     cd/counter_value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y31     cd/counter_value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y31     cd/counter_value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32     cd/counter_value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32     cd/counter_value_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32     cd/counter_value_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32     cd/counter_value_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30     cd/counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30     cd/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32     cd/counter_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32     cd/counter_value_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30     cd/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30     cd/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32     cd/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32     cd/counter_value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[29]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.226     9.037    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.608    cd/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                          8.608    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[30]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.226     9.037    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.608    cd/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                          8.608    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[31]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.226     9.037    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.608    cd/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                          8.608    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[25]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.226     9.037    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.608    cd/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                          8.608    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[26]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.226     9.037    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.608    cd/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                          8.608    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[27]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.226     9.037    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.608    cd/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                          8.608    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[28]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.226     9.037    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.608    cd/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                          8.608    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.676    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[21]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.226     9.036    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.607    cd/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.676    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[22]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.226     9.036    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.607    cd/counter_value_reg[22]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.676    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[23]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.226     9.036    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.607    cd/counter_value_reg[23]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.311ns (73.871%)  route 0.110ns (26.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.084 r  cd/counter_value0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.084    cd/p_1_in[1]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[1]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.331ns (75.056%)  route 0.110ns (24.944%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.064 r  cd/counter_value0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.064    cd/p_1_in[3]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[3]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.339ns (75.500%)  route 0.110ns (24.500%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.056 r  cd/counter_value0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.056    cd/p_1_in[2]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[2]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.353ns (76.241%)  route 0.110ns (23.759%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.042 r  cd/counter_value0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.042    cd/p_1_in[4]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[4]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.391ns (78.043%)  route 0.110ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.004 r  cd/counter_value0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.004    cd/p_1_in[5]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[5]/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.402ns (78.515%)  route 0.110ns (21.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.007 r  cd/counter_value0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.007    cd/p_1_in[7]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[7]/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.427ns (79.515%)  route 0.110ns (20.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.032 r  cd/counter_value0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.032    cd/p_1_in[6]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[6]/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.427ns (79.515%)  route 0.110ns (20.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.032 r  cd/counter_value0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.032    cd/p_1_in[8]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[8]/C
                         clock pessimism              0.247    -0.492    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.387    cd/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.430ns (79.629%)  route 0.110ns (20.371%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.019 r  cd/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.019    cd/counter_value0_carry__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.035 r  cd/counter_value0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.035    cd/p_1_in[9]
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.738    cd/CLK
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[9]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.385    cd/counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.441ns (80.036%)  route 0.110ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.019 r  cd/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.019    cd/counter_value0_carry__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.046 r  cd/counter_value0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.046    cd/p_1_in[11]
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.738    cd/CLK
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[11]/C
                         clock pessimism              0.248    -0.490    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.385    cd/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.431    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y30     cd/counter_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y31     cd/counter_value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y31     cd/counter_value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y31     cd/counter_value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32     cd/counter_value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32     cd/counter_value_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32     cd/counter_value_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y32     cd/counter_value_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30     cd/counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30     cd/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32     cd/counter_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32     cd/counter_value_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30     cd/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30     cd/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y31     cd/counter_value_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32     cd/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y32     cd/counter_value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[29]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[30]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[31]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[25]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[26]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[27]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.678    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[28]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.021    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.592    cd/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.677    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[21]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.677    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[22]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[22]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.677    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[23]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[23]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.311ns (73.871%)  route 0.110ns (26.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.084 r  cd/counter_value0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.084    cd/p_1_in[1]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[1]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.331ns (75.056%)  route 0.110ns (24.944%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.064 r  cd/counter_value0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.064    cd/p_1_in[3]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[3]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.339ns (75.500%)  route 0.110ns (24.500%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.056 r  cd/counter_value0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.056    cd/p_1_in[2]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[2]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.353ns (76.241%)  route 0.110ns (23.759%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.042 r  cd/counter_value0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.042    cd/p_1_in[4]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[4]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.391ns (78.043%)  route 0.110ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.004 r  cd/counter_value0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.004    cd/p_1_in[5]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[5]/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.402ns (78.515%)  route 0.110ns (21.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.007 r  cd/counter_value0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.007    cd/p_1_in[7]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[7]/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.427ns (79.515%)  route 0.110ns (20.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.032 r  cd/counter_value0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.032    cd/p_1_in[6]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[6]/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.427ns (79.515%)  route 0.110ns (20.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.032 r  cd/counter_value0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.032    cd/p_1_in[8]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[8]/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.430ns (79.629%)  route 0.110ns (20.371%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.019 r  cd/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.019    cd/counter_value0_carry__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.035 r  cd/counter_value0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.035    cd/p_1_in[9]
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.738    cd/CLK
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[9]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.242    -0.247    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.142    cd/counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.441ns (80.036%)  route 0.110ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.019 r  cd/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.019    cd/counter_value0_carry__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.046 r  cd/counter_value0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.046    cd/p_1_in[11]
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.738    cd/CLK
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[11]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.242    -0.247    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.142    cd/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[29]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[30]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 0.766ns (16.918%)  route 3.762ns (83.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.378     3.809    cd/divided_clk
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y36         FDRE                                         r  cd/counter_value_reg[31]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[25]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[26]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[27]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.766ns (17.451%)  route 3.623ns (82.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.240     3.671    cd/divided_clk
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.511     8.677    cd/CLK
    SLICE_X41Y35         FDRE                                         r  cd/counter_value_reg[28]/C
                         clock pessimism              0.586     9.263    
                         clock uncertainty           -0.242     9.020    
    SLICE_X41Y35         FDRE (Setup_fdre_C_R)       -0.429     8.591    cd/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.676    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[21]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.242     9.019    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.590    cd/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.676    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[22]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.242     9.019    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.590    cd/counter_value_reg[22]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.766ns (18.061%)  route 3.475ns (81.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.676 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.622    -0.719    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.201 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           1.419     1.219    cd/counter_value[0]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.124     1.343 r  cd/counter_value[31]_i_2/O
                         net (fo=1, routed)           0.965     2.307    cd/counter_value[31]_i_2_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.431 r  cd/counter_value[31]_i_1/O
                         net (fo=33, routed)          1.091     3.522    cd/divided_clk
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     5.494 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.510     8.676    cd/CLK
    SLICE_X41Y34         FDRE                                         r  cd/counter_value_reg[23]/C
                         clock pessimism              0.586     9.262    
                         clock uncertainty           -0.242     9.019    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429     8.590    cd/counter_value_reg[23]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  5.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.311ns (73.871%)  route 0.110ns (26.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.084 r  cd/counter_value0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.084    cd/p_1_in[1]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[1]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.331ns (75.056%)  route 0.110ns (24.944%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.064 r  cd/counter_value0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.064    cd/p_1_in[3]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[3]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.339ns (75.500%)  route 0.110ns (24.500%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.056 r  cd/counter_value0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.056    cd/p_1_in[2]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[2]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.353ns (76.241%)  route 0.110ns (23.759%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.042 r  cd/counter_value0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.042    cd/p_1_in[4]
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.740    cd/CLK
    SLICE_X41Y29         FDRE                                         r  cd/counter_value_reg[4]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.391ns (78.043%)  route 0.110ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.004 r  cd/counter_value0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.004    cd/p_1_in[5]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[5]/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.402ns (78.515%)  route 0.110ns (21.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.007 r  cd/counter_value0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.007    cd/p_1_in[7]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[7]/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.427ns (79.515%)  route 0.110ns (20.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.032 r  cd/counter_value0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.032    cd/p_1_in[6]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[6]/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.427ns (79.515%)  route 0.110ns (20.485%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.032 r  cd/counter_value0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.032    cd/p_1_in[8]
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.739    cd/CLK
    SLICE_X41Y30         FDRE                                         r  cd/counter_value_reg[8]/C
                         clock pessimism              0.247    -0.492    
                         clock uncertainty            0.242    -0.249    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.105    -0.144    cd/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.430ns (79.629%)  route 0.110ns (20.371%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.019 r  cd/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.019    cd/counter_value0_carry__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.035 r  cd/counter_value0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.035    cd/p_1_in[9]
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.738    cd/CLK
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[9]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.242    -0.247    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.142    cd/counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cd/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.441ns (80.036%)  route 0.110ns (19.964%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.505    cd/CLK
    SLICE_X40Y30         FDRE                                         r  cd/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  cd/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.231    cd/counter_value[0]
    SLICE_X41Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.058 r  cd/counter_value0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.058    cd/counter_value0_carry_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.019 r  cd/counter_value0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.019    cd/counter_value0_carry__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.046 r  cd/counter_value0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.046    cd/p_1_in[11]
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.738    cd/CLK
    SLICE_X41Y31         FDRE                                         r  cd/counter_value_reg[11]/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.242    -0.247    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.105    -0.142    cd/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.189    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cd/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.331ns  (logic 4.045ns (63.886%)  route 2.286ns (36.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.715    cd/CLK
    SLICE_X40Y33         FDRE                                         r  cd/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.197 r  cd/divided_clk_reg/Q
                         net (fo=2, routed)           2.286     2.090    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     5.616 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.616    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cd/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.392ns (67.488%)  route 0.670ns (32.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.502    cd/CLK
    SLICE_X40Y33         FDRE                                         r  cd/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  cd/divided_clk_reg/Q
                         net (fo=2, routed)           0.670     0.333    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.560 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.560    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cd/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.331ns  (logic 4.045ns (63.886%)  route 2.286ns (36.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.715    cd/CLK
    SLICE_X40Y33         FDRE                                         r  cd/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.197 r  cd/divided_clk_reg/Q
                         net (fo=2, routed)           2.286     2.090    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     5.616 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.616    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cd/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.392ns (67.488%)  route 0.670ns (32.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.502    cd/CLK
    SLICE_X40Y33         FDRE                                         r  cd/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  cd/divided_clk_reg/Q
                         net (fo=2, routed)           0.670     0.333    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.560 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.560    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.325 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.324 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





