```
UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(119) @ 0: uvm_test_top.environment.a.seqr@@r [SEQ] MODE: RESET
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 5000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 5000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 15000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 15000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 25000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 25000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 35000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 35000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 45000: uvm_test_top.environment.a.d [DRV] rst: 1, complete_data: 0, complete_instr: 0, IR: 0000, NZP: 000, psr: 000, IR_Exec: 0000, IMem_dout: 0000
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 45000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 45000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(59) @ 45000: uvm_test_top.environment.a.seqr@@a_i [SEQ] MODE: ALU INSTR
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 55000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 0000, NZP: 000, psr: 010, IR_Exec: 0000, IMem_dout: 0000
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 55000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 55000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 65000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 0000, NZP: 000, psr: 010, IR_Exec: 0000, IMem_dout: 5020
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 65000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 65000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 75000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, IR: 5020, NZP: 000, psr: 010, IR_Exec: 0000, IMem_dout: 1027
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 75000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 1, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 75000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 85000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, IR: 1027, NZP: 000, psr: 010, IR_Exec: 5020, IMem_dout: 5260
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 85000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 1, enable_execute: 1, enable_writeback: 0, br_taken: 0, bypass_alu_1: 1, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 85000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 95000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, IR: 5260, NZP: 000, psr: 010, IR_Exec: 1027, IMem_dout: 1265
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 95000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 1, enable_execute: 1, enable_writeback: 1, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 95000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 105000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, IR: 1265, NZP: 000, psr: 010, IR_Exec: 5260, IMem_dout: 103f
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 105000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 1, enable_execute: 1, enable_writeback: 1, br_taken: 0, bypass_alu_1: 1, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 105000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 115000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 103f, NZP: 000, psr: 001, IR_Exec: 1265, IMem_dout: 1401
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 115000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 0, enable_execute: 1, enable_writeback: 1, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 115000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 125000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 1401, NZP: 000, psr: 010, IR_Exec: 103f, IMem_dout: 1401
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 125000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 0, enable_execute: 0, enable_writeback: 1, br_taken: 0, bypass_alu_1: 1, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 125000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 135000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 1401, NZP: 000, psr: 001, IR_Exec: 1401, IMem_dout: 1401
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 135000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 135000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 145000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 1401, NZP: 000, psr: 100, IR_Exec: 1401, IMem_dout: 1401
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 145000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 145000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 155000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 1401, NZP: 000, psr: 001, IR_Exec: 1401, IMem_dout: 1401
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 155000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 155000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(119) @ 155000: uvm_test_top.environment.a.seqr@@r [SEQ] MODE: RESET
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 165000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 165000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 175000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 175000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 185000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 185000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 195000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 195000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 205000: uvm_test_top.environment.a.d [DRV] rst: 1, complete_data: 0, complete_instr: 0, IR: 0000, NZP: 000, psr: 000, IR_Exec: 0000, IMem_dout: 0000
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 205000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 205000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(79) @ 205000: uvm_test_top.environment.a.seqr@@c_i [SEQ] MODE: CONTROL INSTR
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 215000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 0000, NZP: 000, psr: 010, IR_Exec: 0000, IMem_dout: 0000
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 215000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 215000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 225000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 0000, NZP: 000, psr: 010, IR_Exec: 0000, IMem_dout: ec04
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 225000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 225000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 235000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, IR: ec04, NZP: 000, psr: 010, IR_Exec: 0000, IMem_dout: c180
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 235000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 1, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 235000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 245000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: c180, NZP: 000, psr: 010, IR_Exec: ec04, IMem_dout: c180
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 245000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 1, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 245000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 255000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: c180, NZP: 000, psr: 001, IR_Exec: c180, IMem_dout: c180
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 255000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 1, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 255000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 265000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: c180, NZP: 000, psr: 001, IR_Exec: c180, IMem_dout: c180
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 265000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 265000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(119) @ 265000: uvm_test_top.environment.a.seqr@@r [SEQ] MODE: RESET
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 275000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 275000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 285000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 285000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 295000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 295000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 305000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 305000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 315000: uvm_test_top.environment.a.d [DRV] rst: 1, complete_data: 0, complete_instr: 0, IR: 0000, NZP: 000, psr: 000, IR_Exec: 0000, IMem_dout: 0000
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 315000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 315000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(99) @ 315000: uvm_test_top.environment.a.seqr@@m_i [SEQ] MODE: MEM INSTR
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 325000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 0000, NZP: 000, psr: 010, IR_Exec: 0000, IMem_dout: 0000
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 325000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 325000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 335000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 0000, NZP: 000, psr: 010, IR_Exec: 0000, IMem_dout: ec04
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 335000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 335000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 345000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, IR: ec04, NZP: 000, psr: 010, IR_Exec: 0000, IMem_dout: a7fa
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 345000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 1, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 345000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 355000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, IR: a7fa, NZP: 000, psr: 010, IR_Exec: ec04, IMem_dout: 14a1
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 355000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 1, enable_execute: 1, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 355000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 365000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, IR: 14a1, NZP: 000, psr: 001, IR_Exec: a7fa, IMem_dout: 5020
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 365000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 1
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 365000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 375000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, IR: 14a1, NZP: 000, psr: 001, IR_Exec: a7fa, IMem_dout: 5020
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 375000: uvm_test_top.environment.a.m [MON] enable_updatePC: 0, enable_fetch: 0, enable_decode: 0, enable_execute: 0, enable_writeback: 0, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 1
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 375000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 385000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, IR: 14a1, NZP: 000, psr: 001, IR_Exec: a7fa, IMem_dout: 5020
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 385000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 1, enable_execute: 1, enable_writeback: 1, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 1
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 385000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(152) @ 395000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, IR: 5020, NZP: 000, psr: 010, IR_Exec: ec04, IMem_dout: 5260
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(360) @ 395000: uvm_test_top.environment.a.m [MON] enable_updatePC: 1, enable_fetch: 1, enable_decode: 0, enable_execute: 1, enable_writeback: 1, br_taken: 0, bypass_alu_1: 0, bypass_alu_2: 0, bypass_mem_1: 0, bypass_mem_2: 0, mem_state: 3
UVM_INFO C:/Users/Nikita/Documents/FPGA/VivadoProjects/LC3_Project2/Controller/Controller.srcs/sim_1/new/controller_tb.sv(406) @ 395000: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 395000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 395000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  118
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[DRV]    28
[MON]    40
[RNTST]     1
[SCO]    40
[SEQ]     6
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
```
