
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 431.125 ; gain = 80.477
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9432
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'axi_m_interface' with formal parameter declaration list [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:121]
WARNING: [Synth 8-11065] parameter 'WRITE' becomes localparam in 'axi_m_interface' with formal parameter declaration list [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:124]
WARNING: [Synth 8-11065] parameter 'READ' becomes localparam in 'axi_m_interface' with formal parameter declaration list [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:127]
WARNING: [Synth 8-6901] identifier 'read_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:55]
WARNING: [Synth 8-6901] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:56]
WARNING: [Synth 8-6901] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:57]
WARNING: [Synth 8-6901] identifier 'bram_addr' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:58]
WARNING: [Synth 8-6901] identifier 'INPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:59]
WARNING: [Synth 8-6901] identifier 'OUTPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:60]
WARNING: [Synth 8-6901] identifier 'send_bram_counter' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:61]
WARNING: [Synth 8-6901] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:129]
WARNING: [Synth 8-6901] identifier 'SEND_IDLE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:129]
WARNING: [Synth 8-6901] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:129]
WARNING: [Synth 8-6901] identifier 'CAL_IDLE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:129]
WARNING: [Synth 8-6901] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:130]
WARNING: [Synth 8-6901] identifier 'SEND_IDLE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:130]
WARNING: [Synth 8-6901] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:130]
WARNING: [Synth 8-6901] identifier 'CAL_IDLE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:130]
WARNING: [Synth 8-6901] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:131]
WARNING: [Synth 8-6901] identifier 'SEND_IDLE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:131]
WARNING: [Synth 8-6901] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:131]
WARNING: [Synth 8-6901] identifier 'CAL_IDLE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:131]
WARNING: [Synth 8-6901] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:132]
WARNING: [Synth 8-6901] identifier 'CAL_STORE_RESULT' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:132]
INFO: [Synth 8-11241] undeclared symbol 'test_sendgin_data', assumed default net type 'wire' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_top.v:68]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1304.492 ; gain = 409.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/main.v:5]
INFO: [Synth 8-6157] synthesizing module 'interface_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:5]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'host_decoder_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_m_interface' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:4]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_m_interface' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:4]
WARNING: [Synth 8-7071] port 'single_read_done' of module 'axi_m_interface' is unconnected for instance 'u_axi_m_interface' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:84]
WARNING: [Synth 8-7023] instance 'u_axi_m_interface' of module 'axi_m_interface' has 35 connections declared, but only 34 given [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:84]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/uart_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'receive_debouncing' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/receive_debouncing.v:3]
	Parameter threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receive_debouncing' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/receive_debouncing.v:3]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/receiver.v:3]
	Parameter baud_rate_count bound to: 108 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/receiver.v:51]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/receiver.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_buffer_64bit' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/FIFO_buffer_64bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_64bit' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/FIFO_64bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_64bit' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/FIFO_64bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_buffer_64bit' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/FIFO_buffer_64bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Convert_32to8' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/Convert_32to8.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Convert_32to8' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/Convert_32to8.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmit_debouncing' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/transmit_debouncing.v:3]
	Parameter threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmit_debouncing' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/transmit_debouncing.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/transmitter.v:4]
	Parameter baud_rate_count bound to: 108 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/transmitter.v:64]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/transmitter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/uart_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'host_decoder' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/host_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'host_decoder' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/host_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'host_decoder_top' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:4]
WARNING: [Synth 8-7071] port 'm00_axi_wlast' of module 'host_decoder_top' is unconnected for instance 'u_host_decoder_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:555]
WARNING: [Synth 8-7071] port 'm00_axi_rlast' of module 'host_decoder_top' is unconnected for instance 'u_host_decoder_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:555]
WARNING: [Synth 8-7023] instance 'u_host_decoder_top' of module 'host_decoder_top' has 29 connections declared, but only 27 given [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:555]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_0' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_vdma_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_0' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_vdma_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mig_dram' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/mig_dram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_dram' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/mig_dram_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (27) of module 'mig_dram' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:870]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (27) of module 'mig_dram' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:893]
INFO: [Synth 8-6157] synthesizing module 'axi_subsystem' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/system/rtl/axi_subsystem.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/axi_crossbar_0/wrapper/axi_crossbar_0_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_crossbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_crossbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0_top' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/axi_crossbar_0/wrapper/axi_crossbar_0_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi4_32_to_axilite' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi4_32_to_axilite_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi4_32_to_axilite' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi4_32_to_axilite_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_1' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_interconnect_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_1' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_interconnect_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/axi_crossbar_1/wrapper/axi_crossbar_1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_crossbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_crossbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1_top' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/axi_crossbar_1/wrapper/axi_crossbar_1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_to_apb' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_to_apb_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_to_apb' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/axi_to_apb_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_subsystem' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/system/rtl/axi_subsystem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'interface_top' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'compute_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/compute_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_counter_fc' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/clk_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_counter_fc' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/clk_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'fc_apb' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fc_apb' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_apb.v:5]
INFO: [Synth 8-6157] synthesizing module 'fc_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:5]
INFO: [Synth 8-6157] synthesizing module 'fc_sram_32x131072' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/fc_sram_32x131072_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fc_sram_32x131072' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-4580-DESKTOP-UA3I8HH/realtime/fc_sram_32x131072_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (17) of module 'fc_sram_32x131072' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:151]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:443]
INFO: [Synth 8-6155] done synthesizing module 'fc_module' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:5]
WARNING: [Synth 8-7071] port 'test_send_bram_counter' of module 'fc_module' is unconnected for instance 'u_fc_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_top.v:118]
WARNING: [Synth 8-7023] instance 'u_fc_module' of module 'fc_module' has 33 connections declared, but only 32 given [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_top.v:118]
INFO: [Synth 8-6155] done synthesizing module 'fc_top' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_counter_conv' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/clk_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_counter_conv' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/clk_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:5]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_module' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:5]
WARNING: [Synth 8-7071] port 'COMMAND' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'InCh' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'OutCh' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'FLength' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'F_writedone' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'B_writedone' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'rdy_to_transmit' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'transmit_done' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'F_writedone_respond' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'B_writedone_respond' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'rdy_to_transmit_respond' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7071] port 'transmit_done_respond' of module 'conv_module' is unconnected for instance 'u_conv_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
WARNING: [Synth 8-7023] instance 'u_conv_module' of module 'conv_module' has 28 connections declared, but only 16 given [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'conv_apb' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_apb' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_top' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'pool_top' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_counter_pool' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/clk_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_counter_pool' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/clk_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'pool_module' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_module.v:5]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pool_module' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_module.v:5]
INFO: [Synth 8-6157] synthesizing module 'pool_apb' [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pool_apb' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pool_top' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_top.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compute_top' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/compute_top.v:7]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/main.v:5]
WARNING: [Synth 8-6014] Unused sequential element mst_exec_state_reg was removed.  [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:461]
WARNING: [Synth 8-3848] Net TxD in module/entity axi_m_interface does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:29]
WARNING: [Synth 8-3848] Net single_read_done in module/entity axi_m_interface does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:32]
WARNING: [Synth 8-3848] Net host_axi_awlen in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:249]
WARNING: [Synth 8-3848] Net host_axi_awsize in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:250]
WARNING: [Synth 8-3848] Net host_axi_awburst in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:251]
WARNING: [Synth 8-3848] Net host_axi_awlock in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:252]
WARNING: [Synth 8-3848] Net host_axi_awcache in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:253]
WARNING: [Synth 8-3848] Net host_axi_awqos in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:255]
WARNING: [Synth 8-3848] Net host_axi_arlen in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:267]
WARNING: [Synth 8-3848] Net host_axi_arsize in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:268]
WARNING: [Synth 8-3848] Net host_axi_arburst in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:269]
WARNING: [Synth 8-3848] Net host_axi_arlock in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:270]
WARNING: [Synth 8-3848] Net host_axi_arcache in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:271]
WARNING: [Synth 8-3848] Net host_axi_arqos in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:273]
WARNING: [Synth 8-3848] Net VDMA0_AXI_AWID in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:282]
WARNING: [Synth 8-3848] Net VDMA0_AXI_AWLOCK in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:287]
WARNING: [Synth 8-3848] Net VDMA0_AXI_AWQOS in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:290]
WARNING: [Synth 8-3848] Net VDMA0_AXI_ARID in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:302]
WARNING: [Synth 8-3848] Net VDMA0_AXI_ARLOCK in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:307]
WARNING: [Synth 8-3848] Net VDMA0_AXI_ARQOS in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:310]
WARNING: [Synth 8-3848] Net VDMA1_AXI_AWID in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:320]
WARNING: [Synth 8-3848] Net VDMA1_AXI_AWLOCK in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:325]
WARNING: [Synth 8-3848] Net VDMA1_AXI_AWQOS in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:328]
WARNING: [Synth 8-3848] Net VDMA1_AXI_ARID in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:340]
WARNING: [Synth 8-3848] Net VDMA1_AXI_ARLOCK in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:345]
WARNING: [Synth 8-3848] Net VDMA1_AXI_ARQOS in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:348]
WARNING: [Synth 8-3848] Net VDMA2_AXI_AWID in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:358]
WARNING: [Synth 8-3848] Net VDMA2_AXI_AWLOCK in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:363]
WARNING: [Synth 8-3848] Net VDMA2_AXI_AWQOS in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:366]
WARNING: [Synth 8-3848] Net VDMA2_AXI_ARID in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:378]
WARNING: [Synth 8-3848] Net VDMA2_AXI_ARLOCK in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:383]
WARNING: [Synth 8-3848] Net VDMA2_AXI_ARQOS in module/entity interface_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/interface_top.v:386]
WARNING: [Synth 8-7137] Register done_response_reg in module fc_apb has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_apb.v:107]
WARNING: [Synth 8-7137] Register COMMAND_reg in module fc_apb has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_apb.v:109]
WARNING: [Synth 8-7137] Register receive_size_reg in module fc_apb has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_apb.v:122]
WARNING: [Synth 8-6014] Unused sequential element one_out_done_reg was removed.  [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:418]
WARNING: [Synth 8-6014] Unused sequential element four_counter_reg was removed.  [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:426]
WARNING: [Synth 8-6014] Unused sequential element max_data_reg was removed.  [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:439]
WARNING: [Synth 8-6014] Unused sequential element max_index_reg_reg was removed.  [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:440]
WARNING: [Synth 8-6014] Unused sequential element done_delay_done_reg was removed.  [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:632]
WARNING: [Synth 8-3848] Net test_data_reg in module/entity fc_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:62]
WARNING: [Synth 8-3848] Net max_index in module/entity fc_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_top.v:45]
WARNING: [Synth 8-3848] Net test_sending_data in module/entity fc_top does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_top.v:64]
WARNING: [Synth 8-3848] Net s_axis_tready in module/entity conv_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:53]
WARNING: [Synth 8-3848] Net m_axis_tdata in module/entity conv_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:49]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity conv_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:51]
WARNING: [Synth 8-3848] Net m_axis_tvalid in module/entity conv_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:52]
WARNING: [Synth 8-3848] Net conv_done in module/entity conv_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:28]
WARNING: [Synth 8-3848] Net F_writedone in module/entity conv_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:37]
WARNING: [Synth 8-3848] Net B_writedone in module/entity conv_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:38]
WARNING: [Synth 8-3848] Net rdy_to_transmit in module/entity conv_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:39]
WARNING: [Synth 8-3848] Net transmit_done in module/entity conv_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/conv_module/conv_module.v:40]
WARNING: [Synth 8-3848] Net s_axis_tready in module/entity pool_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_module.v:41]
WARNING: [Synth 8-3848] Net m_axis_tdata in module/entity pool_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_module.v:37]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity pool_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_module.v:39]
WARNING: [Synth 8-3848] Net m_axis_tvalid in module/entity pool_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_module.v:40]
WARNING: [Synth 8-3848] Net pool_done in module/entity pool_module does not have driver. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/pool_module/pool_module.v:28]
WARNING: [Synth 8-7129] Port PADDR[1] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[19] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[18] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[17] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[16] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[15] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[14] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[13] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[12] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[11] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[10] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[9] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[8] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[7] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[6] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[5] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[4] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[3] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[2] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[1] in module pool_apb is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TREADY in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[31] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[30] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[29] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[28] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[27] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[26] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[25] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[24] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[23] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[22] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[21] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[20] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[19] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[18] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[17] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[16] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[15] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[14] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[13] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[12] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[11] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[10] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[9] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[8] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[7] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[6] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[5] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[4] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[3] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[2] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[1] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TDATA[0] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TLAST in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TVALID in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port pool_done in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[7] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[6] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[5] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[4] in module pool_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[3] in module pool_module is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1423.910 ; gain = 529.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1423.910 ; gain = 529.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1423.910 ; gain = 529.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1423.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m3'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m3'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m4'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m4'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m5'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m5'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_datapath0'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_datapath0'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_axilite'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_axilite'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma0'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma0'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma1'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma1'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma2'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma2'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'u_interface_top/u_clk_gen'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'u_interface_top/u_clk_gen'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.gen/sources_1/ip/fc_sram_32x131072/fc_sram_32x131072/fc_sram_32x131072_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/u_fc_sram_32x131072'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.gen/sources_1/ip/fc_sram_32x131072/fc_sram_32x131072/fc_sram_32x131072_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/u_fc_sram_32x131072'
Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc] for cell 'u_interface_top/u_mig'
Finished Parsing XDC File [c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc] for cell 'u_interface_top/u_mig'
Parsing XDC File [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1530.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1530.891 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_compute_top/u_fc_top/u_fc_module/u_fc_sram_32x131072' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '3.077' specified during out-of-context synthesis of instance 'u_interface_top/u_mig' at clock pin 'sys_clk_i' is different from the actual clock period '3.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_datapath0' at clock pin 'INTERCONNECT_ACLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_to_axilite' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1530.891 ; gain = 636.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1530.891 ; gain = 636.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  c:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 93).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_datapath0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_axilite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_clk_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_compute_top/u_fc_top/u_fc_module/u_fc_sram_32x131072. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_mig. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1530.891 ; gain = 636.230
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state__reg' in module 'receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIFO_buffer_64bit'
WARNING: [Synth 8-3936] Found unconnected internal register 'data_temp_reg' and it is trimmed from '32' to '24' bits. [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/provided/ip/uart/rtl/Convert_32to8.v:25]
INFO: [Synth 8-802] inferred FSM for state register 'cal_state_reg' in module 'fc_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state__reg' using encoding 'sequential' in module 'receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Write |                               01 |                               01
                    Read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FIFO_buffer_64bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAL_IDLE |                              000 |                              000
              CAL_GET_FW |                              001 |                              001
             CAL_MULT_FW |                              010 |                              010
            CAL_GET_BIAS |                              011 |                              011
        CAL_STORE_RESULT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal_state_reg' using encoding 'sequential' in module 'fc_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.891 ; gain = 636.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   5 Input   23 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 19    
	   5 Input   32 Bit        Muxes := 3     
	  17 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   5 Input   24 Bit        Muxes := 1     
	   4 Input   23 Bit        Muxes := 1     
	   5 Input   23 Bit        Muxes := 5     
	   2 Input   18 Bit        Muxes := 18    
	   4 Input   18 Bit        Muxes := 2     
	   5 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   5 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   5 Input    8 Bit        Muxes := 4     
	  17 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 157   
	   3 Input    1 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP s_axis_tready1, operation Mode is: A*B.
DSP Report: operator s_axis_tready1 is absorbed into DSP s_axis_tready1.
DSP Report: Generating DSP cal_bram_addr1, operation Mode is: A*B.
DSP Report: operator cal_bram_addr1 is absorbed into DSP cal_bram_addr1.
DSP Report: Generating DSP cal_bram_addr0, operation Mode is: (PCIN or 0)+(A:0x0):B+((C:0x3e8) or 0).
DSP Report: operator cal_bram_addr0 is absorbed into DSP cal_bram_addr0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1530.891 ; gain = 636.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fc_module   | A*B                                    | 21     | 10     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fc_module   | A*B                                    | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fc_module   | (PCIN or 0)+(A:0x0):B+((C:0x3e8) or 0) | 30     | 9      | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1530.891 ; gain = 636.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1534.012 ; gain = 639.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1534.012 ; gain = 639.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1534.012 ; gain = 639.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1534.012 ; gain = 639.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1534.012 ; gain = 639.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 1534.012 ; gain = 639.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1534.012 ; gain = 639.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1534.012 ; gain = 639.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fc_module   | A*B         | 21     | 10     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fc_module   | A*B         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fc_module   | Dynamic     | -      | -      | -      | -      | 18     | -    | -    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |fc_sram_32x131072  |         1|
|2     |clk_gen            |         1|
|3     |axi_vdma_0         |         3|
|4     |mig_dram           |         1|
|5     |axi4_32_to_axilite |         1|
|6     |axi_interconnect_1 |         1|
|7     |axi_to_apb         |         3|
|8     |axi_crossbar_1     |         1|
|9     |axi_crossbar_0     |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |axi4_32_to_axilite |     1|
|2     |axi_crossbar       |     2|
|4     |axi_interconnect   |     1|
|5     |axi_to_apb         |     3|
|8     |axi_vdma           |     1|
|9     |axi_vdma_0         |     2|
|11    |clk_gen            |     1|
|12    |fc_sram_32x131072  |     1|
|13    |mig_dram           |     1|
|14    |CARRY4             |   170|
|15    |DSP48E1            |     3|
|17    |LUT1               |    98|
|18    |LUT2               |   264|
|19    |LUT3               |   260|
|20    |LUT4               |   416|
|21    |LUT5               |   239|
|22    |LUT6               |   461|
|23    |FDCE               |   592|
|24    |FDPE               |    51|
|25    |FDRE               |   551|
|26    |FDSE               |     2|
|27    |IBUF               |     2|
|28    |OBUF               |     2|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1534.012 ; gain = 639.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:53 . Memory (MB): peak = 1534.012 ; gain = 532.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1534.012 ; gain = 639.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1542.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1546.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: aa6ca8c7
INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1546.262 ; gain = 1043.184
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/hw_test/hw_test.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 21:59:06 2023...
