Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\alu.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\ram.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\prom.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\prom.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\promdata.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\drom.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\drom.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\dromdata.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\gpu.v" (library work)
@I:"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\gpu.v":"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\framebuffer.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v":5:7:5:13|Synthesizing module control in library work.

@N: CL134 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v":61:2:61:7|Found RAM addrstack, depth=256, width=16
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v":78:2:78:7|Register bit aluParams[2] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v":78:2:78:7|Register bit aluParams[3] is always 0.
@N: CL189 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v":78:2:78:7|Register bit busState[3] is always 0.
@W: CL260 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v":78:2:78:7|Pruning register bit 3 of busState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v":78:2:78:7|Pruning register bits 3 to 2 of aluParams[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\promdata.v":1:7:1:14|Synthesizing module promdata in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\prom.v":3:7:3:10|Synthesizing module prom in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\dromdata.v":1:7:1:14|Synthesizing module dromdata in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\drom.v":3:7:3:10|Synthesizing module drom in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\alu.v":3:7:3:9|Synthesizing module alu in library work.

@N: CG364 :"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011010100110010001110010011000100110001011001000110000100110010001101110110011001100001001101010110011000110100001100010011010001100001001100100110011000110011011000110011001001100011001110010011100000111000001100110110000100110100011001010011011100110101
   Generated name = syn_hyper_source_16s___xmr_tag__1_0_52911da27fa5f414a2f3c2c9883a4e75_Z1

@N: CG364 :"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011010100110010001110010011000100110001011001000110000100110010001101110110011001100001001101010110011000110100001100010011010001100001001100100110011000110011011000110011001001100011001110010011100000111000001100110110000100110100011001010011011100110101
   Generated name = syn_hyper_source_16s___xmr_tag__2_0_52911da27fa5f414a2f3c2c9883a4e75_Z2

@N: CG364 :"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011010100110010001110010011000100110001011001000110000100110010001101110110011001100001001101010110011000110100001100010011010001100001001100100110011000110011011000110011001001100011001110010011100000111000001100110110000100110100011001010011011100110101
   Generated name = syn_hyper_source_16s___xmr_tag__3_0_52911da27fa5f414a2f3c2c9883a4e75_Z3

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\ram.v":2:7:2:9|Synthesizing module ram in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\framebuffer.v":2:7:2:17|Synthesizing module framebuffer in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\gpu.v":4:7:4:9|Synthesizing module gpu in library work.

@N: CG364 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":17:7:17:9|Synthesizing module top in library work.

@N: CG364 :"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100010101111100110000010111110011010100110010001110010011000100110001011001000110000100110010001101110110011001100001001101010110011000110100001100010011010001100001001100100110011000110011011000110011001001100011001110010011100000111000001100110110000100110100011001010011011100110101
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s___xmr_tag__1_0_52911da27fa5f414a2f3c2c9883a4e75_5s_1_Z4

@N: CG364 :"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100100101111100110000010111110011010100110010001110010011000100110001011001000110000100110010001101110110011001100001001101010110011000110100001100010011010001100001001100100110011000110011011000110011001001100011001110010011100000111000001100110110000100110100011001010011011100110101
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s___xmr_tag__2_0_52911da27fa5f414a2f3c2c9883a4e75_5s_1_Z5

@N: CG364 :"D:\1_FPGA_Design\Lattice\iCEcube2.2017\synpbase\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000010000
	tag=376'b0101111101011111011110000110110101110010010111110111010001100001011001110101111101011111001100110101111100110000010111110011010100110010001110010011000100110001011001000110000100110010001101110110011001100001001101010110011000110100001100010011010001100001001100100110011000110011011000110011001001100011001110010011100000111000001100110110000100110100011001010011011100110101
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_16s___xmr_tag__3_0_52911da27fa5f414a2f3c2c9883a4e75_5s_1_Z6

@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":21:16:21:17|Removing wire TX, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":99:14:99:19|Removing wire apuOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":100:14:100:19|Removing wire clkOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":128:14:128:20|Removing wire uartOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":129:14:129:22|Removing wire statusOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":130:14:130:25|Removing wire addrstackOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":131:14:131:25|Removing wire userstackOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":132:14:132:20|Removing wire gpioOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":133:14:133:23|Removing wire gpiodirOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":169:7:169:14|Removing wire overflow, as there is no assignment to it.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":129:14:129:22|*Input statusOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":130:14:130:25|*Input addrstackOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":131:14:131:25|*Input userstackOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":128:14:128:20|*Input uartOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":132:14:132:20|*Input gpioOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":133:14:133:23|*Input gpiodirOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":99:14:99:19|*Input apuOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":100:14:100:19|*Input clkOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":21:16:21:17|*Output TX has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":20:15:20:16|Input RX is unused.
@N: CL159 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\ram.v":11:22:11:26|Input memIn is unused.
@W: CL246 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\alu.v":14:21:14:26|Input port bits 3 to 2 of params[3:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\dromdata.v":2:15:2:17|Input CLK is unused.
@N: CL159 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\promdata.v":2:15:2:17|Input CLK is unused.

At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 85MB peak: 103MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sun Sep 27 03:02:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":17:7:17:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":17:7:17:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Sep 27 03:02:19 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sun Sep 27 03:02:19 2020

###########################################################]
