From ff54bd3df87aa1e593dd4c9ffbdd1a15975e20d3 Mon Sep 17 00:00:00 2001
From: Davor Joja <davorjoja@logicbricks.com>
Date: Mon, 23 Jun 2014 19:58:19 +0200
Subject: [PATCH 398/793] gpu: drm: xylon: Updated logicvc layer control
 function

Updated logicvc layer control function with enumerated control
operations.
Added new defines needed by updated function.

Signed-off-by: Davor Joja <davorjoja@logicbricks.com>
---
 drivers/gpu/drm/xylon/xylon_logicvc.c       |   29 ++++++++++++++------------
 drivers/gpu/drm/xylon/xylon_logicvc_layer.h |   16 ++++++++------
 drivers/gpu/drm/xylon/xylon_plane.c         |   11 ++++-----
 3 files changed, 30 insertions(+), 26 deletions(-)

diff --git a/drivers/gpu/drm/xylon/xylon_logicvc.c b/drivers/gpu/drm/xylon/xylon_logicvc.c
index 2dbfe53..11f4c51 100644
--- a/drivers/gpu/drm/xylon/xylon_logicvc.c
+++ b/drivers/gpu/drm/xylon/xylon_logicvc.c
@@ -124,9 +124,8 @@
 /* logiCVC layer control register bits */
 #define LOGICVC_LAYER_CTRL_ENABLE			(1 << 0)
 #define LOGICVC_LAYER_CTRL_COLOR_TRANSPARENCY_BIT	(1 << 1)
-#define LOGICVC_LAYER_CTRL_PIXEL_FORMAT_BITS_ARGB	(0 << 4)
-#define LOGICVC_LAYER_CTRL_PIXEL_FORMAT_BITS_ABGR	(1 << 4)
-#define LOGICVC_LAYER_CTRL_PIXEL_FORMAT_MASK		0x70
+#define LOGICVC_LAYER_CTRL_INTERLACE_BIT		(1 << 3)
+#define LOGICVC_LAYER_CTRL_PIXEL_FORMAT_BIT_ABGR	(1 << 4)
 
 /* logiCVC control registers initial values */
 #define LOGICVC_CTRL_REG_INIT \
@@ -453,7 +452,8 @@ void xylon_cvc_layer_update(struct xylon_cvc *cvc, int id)
 					  layer_data);
 }
 
-void xylon_cvc_layer_ctrl(struct xylon_cvc *cvc, int id, int op)
+void xylon_cvc_layer_ctrl(struct xylon_cvc *cvc, int id,
+			  enum xylon_cvc_layer_control op)
 {
 	struct xylon_cvc_layer_data *layer_data = cvc->layer_data[id];
 	struct xylon_cvc_register_access *reg_access = &cvc->reg_access;
@@ -462,21 +462,24 @@ void xylon_cvc_layer_ctrl(struct xylon_cvc *cvc, int id, int op)
 						       layer_data);
 
 	switch (op) {
-	case LOGICVC_LAYER_CTRL_COLOR_TRANSP_DISABLE:
+	case LOGICVC_LAYER_COLOR_TRANSPARENCY_DISABLE:
 		regval |= LOGICVC_LAYER_CTRL_COLOR_TRANSPARENCY_BIT;
 		break;
-	case LOGICVC_LAYER_CTRL_COLOR_TRANSP_ENABLE:
+	case LOGICVC_LAYER_COLOR_TRANSPARENCY_ENABLE:
 		regval &= ~LOGICVC_LAYER_CTRL_COLOR_TRANSPARENCY_BIT;
 		break;
-	case LOGICVC_LAYER_CTRL_PIXEL_FORMAT_NORMAL:
-		regval &= ~LOGICVC_LAYER_CTRL_PIXEL_FORMAT_MASK;
-		regval |= LOGICVC_LAYER_CTRL_PIXEL_FORMAT_BITS_ARGB;
+	case LOGICVC_LAYER_INTERLACE_DISABLE:
+		regval |= LOGICVC_LAYER_CTRL_INTERLACE_BIT;
 		break;
-	case LOGICVC_LAYER_CTRL_PIXEL_FORMAT_ANDROID:
-		regval &= ~LOGICVC_LAYER_CTRL_PIXEL_FORMAT_MASK;
-		regval |= LOGICVC_LAYER_CTRL_PIXEL_FORMAT_BITS_ABGR;
+	case LOGICVC_LAYER_INTERLACE_ENABLE:
+		regval &= ~LOGICVC_LAYER_CTRL_INTERLACE_BIT;
+		break;
+	case LOGICVC_LAYER_PIXEL_FORMAT_ABGR_DISABLE:
+		regval &= ~LOGICVC_LAYER_CTRL_PIXEL_FORMAT_BIT_ABGR;
+		break;
+	case LOGICVC_LAYER_PIXEL_FORMAT_ABGR_ENABLE:
+		regval |= LOGICVC_LAYER_CTRL_PIXEL_FORMAT_BIT_ABGR;
 		break;
-	case LOGICVC_LAYER_CTRL_NONE:
 	default:
 		return;
 	}
diff --git a/drivers/gpu/drm/xylon/xylon_logicvc_layer.h b/drivers/gpu/drm/xylon/xylon_logicvc_layer.h
index 8c4fe27..b4cedb3 100644
--- a/drivers/gpu/drm/xylon/xylon_logicvc_layer.h
+++ b/drivers/gpu/drm/xylon/xylon_logicvc_layer.h
@@ -17,12 +17,13 @@
 #ifndef _XYLON_LOGICVC_LAYER_H_
 #define _XYLON_LOGICVC_LAYER_H_
 
-enum xylon_cvc_layer_ctrl_cmd {
-	LOGICVC_LAYER_CTRL_NONE,
-	LOGICVC_LAYER_CTRL_COLOR_TRANSP_DISABLE,
-	LOGICVC_LAYER_CTRL_COLOR_TRANSP_ENABLE,
-	LOGICVC_LAYER_CTRL_PIXEL_FORMAT_NORMAL,
-	LOGICVC_LAYER_CTRL_PIXEL_FORMAT_ANDROID
+enum xylon_cvc_layer_control {
+	LOGICVC_LAYER_COLOR_TRANSPARENCY_DISABLE,
+	LOGICVC_LAYER_COLOR_TRANSPARENCY_ENABLE,
+	LOGICVC_LAYER_INTERLACE_DISABLE,
+	LOGICVC_LAYER_INTERLACE_ENABLE,
+	LOGICVC_LAYER_PIXEL_FORMAT_ABGR_DISABLE,
+	LOGICVC_LAYER_PIXEL_FORMAT_ABGR_ENABLE
 };
 
 struct xylon_cvc;
@@ -44,7 +45,8 @@ void xylon_cvc_layer_set_address(struct xylon_cvc *cvc, int id,
 void xylon_cvc_layer_enable(struct xylon_cvc *cvc, int id);
 void xylon_cvc_layer_disable(struct xylon_cvc *cvc, int id);
 void xylon_cvc_layer_update(struct xylon_cvc *cvc, int id);
-void xylon_cvc_layer_ctrl(struct xylon_cvc *cvc, int id, int op);
+void xylon_cvc_layer_ctrl(struct xylon_cvc *cvc, int id,
+			  enum xylon_cvc_layer_control op);
 
 void xylon_cvc_layer_set_color_reg(struct xylon_cvc *cvc, int id, u32 color);
 
diff --git a/drivers/gpu/drm/xylon/xylon_plane.c b/drivers/gpu/drm/xylon/xylon_plane.c
index da82eea..10a770d 100644
--- a/drivers/gpu/drm/xylon/xylon_plane.c
+++ b/drivers/gpu/drm/xylon/xylon_plane.c
@@ -310,29 +310,28 @@ int xylon_drm_plane_op(struct drm_plane *base, struct xylon_drm_plane_op *op)
 	struct xylon_drm_plane_manager *manager = plane->manager;
 	struct xylon_cvc *cvc = manager->cvc;
 	int id = plane->id;
-	int param;
+	int param = 0;
 
 	switch (op->id) {
 	case XYLON_DRM_PLANE_OP_ID_CTRL:
-		param = LOGICVC_LAYER_CTRL_NONE;
 		switch (op->sid) {
 		case XYLON_DRM_PLANE_OP_SID_CTRL_COLOR_TRANSPARENCY:
 			switch (op->param) {
 			case XYLON_DRM_PLANE_OP_DISABLE:
-				param = LOGICVC_LAYER_CTRL_COLOR_TRANSP_DISABLE;
+				param = LOGICVC_LAYER_COLOR_TRANSPARENCY_DISABLE;
 				break;
 			case XYLON_DRM_PLANE_OP_ENABLE:
-				param = LOGICVC_LAYER_CTRL_COLOR_TRANSP_ENABLE;
+				param = LOGICVC_LAYER_COLOR_TRANSPARENCY_ENABLE;
 				break;
 			}
 			break;
 		case XYLON_DRM_PLANE_OP_SID_CTRL_PIXEL_FORMAT:
 			switch (op->param) {
 			case XYLON_DRM_PLANE_OP_PIXEL_FORMAT_NORMAL:
-				param = LOGICVC_LAYER_CTRL_PIXEL_FORMAT_NORMAL;
+				param = LOGICVC_LAYER_PIXEL_FORMAT_ABGR_DISABLE;
 				break;
 			case XYLON_DRM_PLANE_OP_PIXEL_FORMAT_ANDROID:
-				param = LOGICVC_LAYER_CTRL_PIXEL_FORMAT_ANDROID;
+				param = LOGICVC_LAYER_PIXEL_FORMAT_ABGR_ENABLE;
 				break;
 			}
 			break;
-- 
1.7.5.4

