read -sv run_verilog_mid/adder_32b_10_94_3450f3bda0793caef4f39210af217c7c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_94_3450f3bda0793caef4f39210af217c7c_yosys.v
