{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687710589044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687710589044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 11:29:48 2023 " "Processing started: Sun Jun 25 11:29:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687710589044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710589044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HCRS04 -c sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off HCRS04 -c sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710589044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687710589375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687710589375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hcrs04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hcrs04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HCRS04-Behavioral " "Found design unit 1: HCRS04-Behavioral" {  } { { "HCRS04.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597381 ""} { "Info" "ISGN_ENTITY_NAME" "1 HCRS04 " "Found entity 1: HCRS04" {  } { { "HCRS04.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggergen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triggergen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriggerGen-Behavioral " "Found design unit 1: TriggerGen-Behavioral" {  } { { "TriggerGen.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/TriggerGen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597383 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriggerGen " "Found entity 1: TriggerGen" {  } { { "TriggerGen.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/TriggerGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597385 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distance_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distance_calculation-Behavioral " "Found design unit 1: distance_calculation-Behavioral" {  } { { "distance_calculation.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/distance_calculation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597386 ""} { "Info" "ISGN_ENTITY_NAME" "1 distance_calculation " "Found entity 1: distance_calculation" {  } { { "distance_calculation.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/distance_calculation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensorpresencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensorpresencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SensorPresencia-Behavioral " "Found design unit 1: SensorPresencia-Behavioral" {  } { { "SensorPresencia.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/SensorPresencia.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597388 ""} { "Info" "ISGN_ENTITY_NAME" "1 SensorPresencia " "Found entity 1: SensorPresencia" {  } { { "SensorPresencia.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/SensorPresencia.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597389 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/div_frec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_quieto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_quieto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor_quieto-pruebad " "Found design unit 1: sensor_quieto-pruebad" {  } { { "sensor_quieto.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sensor_quieto.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597391 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor_quieto " "Found entity 1: sensor_quieto" {  } { { "sensor_quieto.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sensor_quieto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anti_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anti_rebote-registro " "Found design unit 1: anti_rebote-registro" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/anti_rebote.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597392 ""} { "Info" "ISGN_ENTITY_NAME" "1 anti_rebote " "Found entity 1: anti_rebote" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/anti_rebote.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597392 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/bcd_to_7seg.vhd " "Can't analyze file -- file output_files/bcd_to_7seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687710597394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_a_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binario_a_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binario_a_bcd-Behavioral " "Found design unit 1: binario_a_bcd-Behavioral" {  } { { "binario_a_bcd.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/binario_a_bcd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597395 ""} { "Info" "ISGN_ENTITY_NAME" "1 binario_a_bcd " "Found entity 1: binario_a_bcd" {  } { { "binario_a_bcd.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/binario_a_bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_jk-Behavioral " "Found design unit 1: ff_jk-Behavioral" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597397 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_jk " "Found entity 1: ff_jk" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sem_rojo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sem_rojo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sem_rojo-cuenta " "Found design unit 1: sem_rojo-cuenta" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597399 ""} { "Info" "ISGN_ENTITY_NAME" "1 sem_rojo " "Found entity 1: sem_rojo" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597399 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sem_verde_30s.vhd " "Can't analyze file -- file sem_verde_30s.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687710597403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sem_verde_45s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sem_verde_45s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sem_verde_45s-condiciones " "Found design unit 1: sem_verde_45s-condiciones" {  } { { "sem_verde_45s.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_verde_45s.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597405 ""} { "Info" "ISGN_ENTITY_NAME" "1 sem_verde_45s " "Found entity 1: sem_verde_45s" {  } { { "sem_verde_45s.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_verde_45s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "semaforo.vhd " "Can't analyze file -- file semaforo.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687710597408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulsador-pulpo " "Found design unit 1: pulsador-pulpo" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597409 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulsador " "Found entity 1: pulsador" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Incrementador-count " "Found design unit 1: Incrementador-count" {  } { { "Incrementador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/Incrementador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597411 ""} { "Info" "ISGN_ENTITY_NAME" "1 Incrementador " "Found entity 1: Incrementador" {  } { { "Incrementador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/Incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597411 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/sem_verde_45s.vhd " "Can't analyze file -- file output_files/sem_verde_45s.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687710597413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notraffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notraffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notraffic-prueba " "Found design unit 1: notraffic-prueba" {  } { { "notraffic.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/notraffic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597415 ""} { "Info" "ISGN_ENTITY_NAME" "1 notraffic " "Found entity 1: notraffic" {  } { { "notraffic.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/notraffic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sem_rojo " "Elaborating entity \"sem_rojo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687710597447 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q sem_rojo.vhd(254) " "VHDL Process Statement warning at sem_rojo.vhd(254): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710597447 "|sem_rojo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q sem_rojo.vhd(274) " "VHDL Process Statement warning at sem_rojo.vhd(274): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710597447 "|sem_rojo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q sem_rojo.vhd(298) " "VHDL Process Statement warning at sem_rojo.vhd(298): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710597447 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yello sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"yello\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710597447 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gree sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"gree\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "redd sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"redd\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yelloww sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"yelloww\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "greenn sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"greenn\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "re sem_rojo.vhd(240) " "VHDL Process Statement warning at sem_rojo.vhd(240): inferring latch(es) for signal or variable \"re\", which holds its previous value in one or more paths through the process" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S sem_rojo.vhd(427) " "VHDL Process Statement warning at sem_rojo.vhd(427): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "re sem_rojo.vhd(240) " "Inferred latch for \"re\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenn sem_rojo.vhd(240) " "Inferred latch for \"greenn\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yelloww sem_rojo.vhd(240) " "Inferred latch for \"yelloww\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redd sem_rojo.vhd(240) " "Inferred latch for \"redd\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gree sem_rojo.vhd(240) " "Inferred latch for \"gree\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yello sem_rojo.vhd(240) " "Inferred latch for \"yello\" at sem_rojo.vhd(240)" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 "|sem_rojo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:clk_1Hz " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:clk_1Hz\"" {  } { { "sem_rojo.vhd" "clk_1Hz" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_rebote anti_rebote:anti_rebote_pulsador " "Elaborating entity \"anti_rebote\" for hierarchy \"anti_rebote:anti_rebote_pulsador\"" {  } { { "sem_rojo.vhd" "anti_rebote_pulsador" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsador pulsador:pulsador1 " "Elaborating entity \"pulsador\" for hierarchy \"pulsador:pulsador1\"" {  } { { "sem_rojo.vhd" "pulsador1" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597452 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q pulsador.vhd(40) " "VHDL Process Statement warning at pulsador.vhd(40): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710597452 "|sem_rojo|pulsador:pulsador1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l pulsador.vhd(26) " "VHDL Process Statement warning at pulsador.vhd(26): inferring latch(es) for signal or variable \"l\", which holds its previous value in one or more paths through the process" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687710597452 "|sem_rojo|pulsador:pulsador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l pulsador.vhd(26) " "Inferred latch for \"l\" at pulsador.vhd(26)" {  } { { "pulsador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/pulsador.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710597452 "|sem_rojo|pulsador:pulsador1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_jk ff_jk:JK0 " "Elaborating entity \"ff_jk\" for hierarchy \"ff_jk:JK0\"" {  } { { "sem_rojo.vhd" "JK0" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597453 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ff_jk.vhd(34) " "VHDL Process Statement warning at ff_jk.vhd(34): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710597453 "|sem_rojo|ff_jk:JK0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset ff_jk.vhd(40) " "VHDL Process Statement warning at ff_jk.vhd(40): signal \"preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687710597453 "|sem_rojo|ff_jk:JK0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Incrementador Incrementador:Incrementador_i " "Elaborating entity \"Incrementador\" for hierarchy \"Incrementador:Incrementador_i\"" {  } { { "sem_rojo.vhd" "Incrementador_i" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_quieto sensor_quieto:HCRS04_sens " "Elaborating entity \"sensor_quieto\" for hierarchy \"sensor_quieto:HCRS04_sens\"" {  } { { "sem_rojo.vhd" "HCRS04_sens" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HCRS04 sensor_quieto:HCRS04_sens\|HCRS04:Sens " "Elaborating entity \"HCRS04\" for hierarchy \"sensor_quieto:HCRS04_sens\|HCRS04:Sens\"" {  } { { "sensor_quieto.vhd" "Sens" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sensor_quieto.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriggerGen sensor_quieto:HCRS04_sens\|HCRS04:Sens\|TriggerGen:Inst_TriggerGen " "Elaborating entity \"TriggerGen\" for hierarchy \"sensor_quieto:HCRS04_sens\|HCRS04:Sens\|TriggerGen:Inst_TriggerGen\"" {  } { { "HCRS04.vhd" "Inst_TriggerGen" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter " "Elaborating entity \"counter\" for hierarchy \"sensor_quieto:HCRS04_sens\|HCRS04:Sens\|counter:Inst_counter\"" {  } { { "HCRS04.vhd" "Inst_counter" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distance_calculation sensor_quieto:HCRS04_sens\|HCRS04:Sens\|distance_calculation:Inst_distance_calculation " "Elaborating entity \"distance_calculation\" for hierarchy \"sensor_quieto:HCRS04_sens\|HCRS04:Sens\|distance_calculation:Inst_distance_calculation\"" {  } { { "HCRS04.vhd" "Inst_distance_calculation" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/HCRS04.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sem_verde_45s sem_verde_45s:senal_verde_45s " "Elaborating entity \"sem_verde_45s\" for hierarchy \"sem_verde_45s:senal_verde_45s\"" {  } { { "sem_rojo.vhd" "senal_verde_45s" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_a_bcd binario_a_bcd:BCD " "Elaborating entity \"binario_a_bcd\" for hierarchy \"binario_a_bcd:BCD\"" {  } { { "sem_rojo.vhd" "BCD" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597464 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_to_7seg.vhd 2 1 " "Using design file bcd_to_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-behavior " "Found design unit 1: bcd_to_7seg-behavior" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/bcd_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597475 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/bcd_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687710597475 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687710597475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:seg7_1 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:seg7_1\"" {  } { { "sem_rojo.vhd" "seg7_1" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710597476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "re " "LATCH primitive \"re\" is permanently enabled" {  } { { "sem_rojo.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/sem_rojo.vhd" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687710597667 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK3\|Q_int ff_jk:JK3\|Q_int~_emulated ff_jk:JK3\|Q_int~1 " "Register \"ff_jk:JK3\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK3\|Q_int~_emulated\" and latch \"ff_jk:JK3\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710597961 "|sem_rojo|ff_jk:JK3|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK4\|Q_int ff_jk:JK4\|Q_int~_emulated ff_jk:JK4\|Q_int~1 " "Register \"ff_jk:JK4\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK4\|Q_int~_emulated\" and latch \"ff_jk:JK4\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710597961 "|sem_rojo|ff_jk:JK4|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK5\|Q_int ff_jk:JK5\|Q_int~_emulated ff_jk:JK5\|Q_int~1 " "Register \"ff_jk:JK5\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK5\|Q_int~_emulated\" and latch \"ff_jk:JK5\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710597961 "|sem_rojo|ff_jk:JK5|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK2\|Q_int ff_jk:JK2\|Q_int~_emulated ff_jk:JK3\|Q_int~1 " "Register \"ff_jk:JK2\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK2\|Q_int~_emulated\" and latch \"ff_jk:JK3\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710597961 "|sem_rojo|ff_jk:JK2|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK1\|Q_int ff_jk:JK1\|Q_int~_emulated ff_jk:JK1\|Q_int~1 " "Register \"ff_jk:JK1\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK1\|Q_int~_emulated\" and latch \"ff_jk:JK1\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710597961 "|sem_rojo|ff_jk:JK1|Q_int"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ff_jk:JK0\|Q_int ff_jk:JK0\|Q_int~_emulated ff_jk:JK5\|Q_int~1 " "Register \"ff_jk:JK0\|Q_int\" is converted into an equivalent circuit using register \"ff_jk:JK0\|Q_int~_emulated\" and latch \"ff_jk:JK5\|Q_int~1\"" {  } { { "ff_jk.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/HCSR04/ff_jk.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687710597961 "|sem_rojo|ff_jk:JK0|Q_int"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1687710597961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687710598153 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687710598584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687710598740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687710598740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687710598788 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687710598788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Implemented 329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687710598788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687710598788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687710598805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 25 11:29:58 2023 " "Processing ended: Sun Jun 25 11:29:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687710598805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687710598805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687710598805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687710598805 ""}
