{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 04 11:53:39 2008 " "Info: Processing started: Mon Feb 04 11:53:39 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECG -c ECG " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECG -c ECG" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mc_interface/mc_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mc_interface/mc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 mc_interface " "Info: Found entity 1: mc_interface" {  } { { "../mc_interface/mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../relay_logic/count_to_relays.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../relay_logic/count_to_relays.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_to_relays " "Info: Found entity 1: count_to_relays" {  } { { "../relay_logic/count_to_relays.v" "" { Text "K:/ece480/verilog/relay_logic/count_to_relays.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../relay_logic/counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../relay_logic/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../relay_logic/counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../relay_logic/relay_logic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../relay_logic/relay_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 relay_logic " "Info: Found entity 1: relay_logic" {  } { { "../relay_logic/relay_logic.v" "" { Text "K:/ece480/verilog/relay_logic/relay_logic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../heartrate/heartrate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../heartrate/heartrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartrate " "Info: Found entity 1: heartrate" {  } { { "../heartrate/heartrate.v" "" { Text "K:/ece480/verilog/heartrate/heartrate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../heartrate/lpm_fifo0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../heartrate/lpm_fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_fifo0 " "Info: Found entity 1: lpm_fifo0" {  } { { "../heartrate/lpm_fifo0.v" "" { Text "K:/ece480/verilog/heartrate/lpm_fifo0.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../heartbeat_detect/heartbeat_detect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../heartbeat_detect/heartbeat_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat_detect " "Info: Found entity 1: heartbeat_detect" {  } { { "../heartbeat_detect/heartbeat_detect.v" "" { Text "K:/ece480/verilog/heartbeat_detect/heartbeat_detect.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../heartbeat_buffer/hb_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../heartbeat_buffer/hb_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 hb_mem " "Info: Found entity 1: hb_mem" {  } { { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../heartbeat_buffer/lpm_ram_dp0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../heartbeat_buffer/lpm_ram_dp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dp0 " "Info: Found entity 1: lpm_ram_dp0" {  } { { "../heartbeat_buffer/lpm_ram_dp0.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ECG.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ECG.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ECG " "Info: Found entity 1: ECG" {  } { { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECG " "Info: Elaborating entity \"ECG\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relay_logic relay_logic:inst4 " "Info: Elaborating entity \"relay_logic\" for hierarchy \"relay_logic:inst4\"" {  } { { "ECG.bdf" "inst4" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 144 -120 24 272 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter relay_logic:inst4\|counter:LEVEL " "Info: Elaborating entity \"counter\" for hierarchy \"relay_logic:inst4\|counter:LEVEL\"" {  } { { "../relay_logic/relay_logic.v" "LEVEL" { Text "K:/ece480/verilog/relay_logic/relay_logic.v" 5 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_to_relays relay_logic:inst4\|count_to_relays:MAP " "Info: Elaborating entity \"count_to_relays\" for hierarchy \"relay_logic:inst4\|count_to_relays:MAP\"" {  } { { "../relay_logic/relay_logic.v" "MAP" { Text "K:/ece480/verilog/relay_logic/relay_logic.v" 6 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc_interface mc_interface:inst5 " "Info: Elaborating entity \"mc_interface\" for hierarchy \"mc_interface:inst5\"" {  } { { "ECG.bdf" "inst5" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 208 1000 1184 368 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hb_mem hb_mem:inst2 " "Info: Elaborating entity \"hb_mem\" for hierarchy \"hb_mem:inst2\"" {  } { { "ECG.bdf" "inst2" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 400 256 472 528 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat_detect heartbeat_detect:inst6 " "Info: Elaborating entity \"heartbeat_detect\" for hierarchy \"heartbeat_detect:inst6\"" {  } { { "ECG.bdf" "inst6" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 280 -104 24 376 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp0 lpm_ram_dp0:inst3 " "Info: Elaborating entity \"lpm_ram_dp0\" for hierarchy \"lpm_ram_dp0:inst3\"" {  } { { "ECG.bdf" "inst3" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 376 592 848 520 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 426 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dp0:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\"" {  } { { "../heartbeat_buffer/lpm_ram_dp0.v" "altsyncram_component" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 73 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dp0:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\"" {  } { { "../heartbeat_buffer/lpm_ram_dp0.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p0l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0l1 " "Info: Found entity 1: altsyncram_p0l1" {  } { { "db/altsyncram_p0l1.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_p0l1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p0l1 lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated " "Info: Elaborating entity \"altsyncram_p0l1\" for hierarchy \"lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartrate heartrate:inst1 " "Info: Elaborating entity \"heartrate\" for hierarchy \"heartrate:inst1\"" {  } { { "ECG.bdf" "inst1" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 72 240 384 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_fifo0 lpm_fifo0:inst " "Info: Elaborating entity \"lpm_fifo0\" for hierarchy \"lpm_fifo0:inst\"" {  } { { "ECG.bdf" "inst" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 72 472 632 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus60/libraries/megafunctions/scfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus60/libraries/megafunctions/scfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/scfifo.tdf" 234 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lpm_fifo0:inst\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\"" {  } { { "../heartrate/lpm_fifo0.v" "scfifo_component" { Text "K:/ece480/verilog/heartrate/lpm_fifo0.v" 74 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_fifo0:inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"lpm_fifo0:inst\|scfifo:scfifo_component\"" {  } { { "../heartrate/lpm_fifo0.v" "" { Text "K:/ece480/verilog/heartrate/lpm_fifo0.v" 74 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_76v.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_76v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_76v " "Info: Found entity 1: scfifo_76v" {  } { { "db/scfifo_76v.tdf" "" { Text "K:/ece480/verilog/final/db/scfifo_76v.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_76v lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated " "Info: Elaborating entity \"scfifo_76v\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/scfifo.tdf" 294 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qtu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_qtu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qtu " "Info: Found entity 1: a_dpfifo_qtu" {  } { { "db/a_dpfifo_qtu.tdf" "" { Text "K:/ece480/verilog/final/db/a_dpfifo_qtu.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qtu lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo " "Info: Elaborating entity \"a_dpfifo_qtu\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\"" {  } { { "db/scfifo_76v.tdf" "dpfifo" { Text "K:/ece480/verilog/final/db/scfifo_76v.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gc81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gc81 " "Info: Found entity 1: altsyncram_gc81" {  } { { "db/altsyncram_gc81.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_gc81.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gc81 lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|altsyncram_gc81:FIFOram " "Info: Elaborating entity \"altsyncram_gc81\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|altsyncram_gc81:FIFOram\"" {  } { { "db/a_dpfifo_qtu.tdf" "FIFOram" { Text "K:/ece480/verilog/final/db/a_dpfifo_qtu.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_928.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_928.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_928 " "Info: Found entity 1: cntr_928" {  } { { "db/cntr_928.tdf" "" { Text "K:/ece480/verilog/final/db/cntr_928.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_928 lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_928:rd_ptr_msb " "Info: Elaborating entity \"cntr_928\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_928:rd_ptr_msb\"" {  } { { "db/a_dpfifo_qtu.tdf" "rd_ptr_msb" { Text "K:/ece480/verilog/final/db/a_dpfifo_qtu.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o07.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_o07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o07 " "Info: Found entity 1: cntr_o07" {  } { { "db/cntr_o07.tdf" "" { Text "K:/ece480/verilog/final/db/cntr_o07.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o07 lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_o07:usedw_counter " "Info: Elaborating entity \"cntr_o07\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_o07:usedw_counter\"" {  } { { "db/a_dpfifo_qtu.tdf" "usedw_counter" { Text "K:/ece480/verilog/final/db/a_dpfifo_qtu.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_a28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a28 " "Info: Found entity 1: cntr_a28" {  } { { "db/cntr_a28.tdf" "" { Text "K:/ece480/verilog/final/db/cntr_a28.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_a28 lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr " "Info: Elaborating entity \"cntr_a28\" for hierarchy \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\"" {  } { { "db/a_dpfifo_qtu.tdf" "wr_ptr" { Text "K:/ece480/verilog/final/db/a_dpfifo_qtu.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|q_b\[12\] " "Warning: Synthesized away node \"lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p0l1.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_p0l1.tdf" 418 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } } { "../heartbeat_buffer/lpm_ram_dp0.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 73 -1 0 } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 376 592 848 520 "inst3" "" } } } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|q_b\[13\] " "Warning: Synthesized away node \"lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p0l1.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_p0l1.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } } { "../heartbeat_buffer/lpm_ram_dp0.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 73 -1 0 } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 376 592 848 520 "inst3" "" } } } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|q_b\[14\] " "Warning: Synthesized away node \"lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p0l1.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_p0l1.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } } { "../heartbeat_buffer/lpm_ram_dp0.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 73 -1 0 } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 376 592 848 520 "inst3" "" } } } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|q_b\[15\] " "Warning: Synthesized away node \"lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p0l1.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_p0l1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } } { "../heartbeat_buffer/lpm_ram_dp0.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/lpm_ram_dp0.v" 73 -1 0 } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 376 592 848 520 "inst3" "" } } } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Info: Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|altsyncram_gc81:FIFOram\|ALTSYNCRAM 4096 " "Info: Converted the following logical RAM block \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|altsyncram_gc81:FIFOram\|ALTSYNCRAM\" slices to smaller maximum block depth of 4096" { { "Info" "IBAL_BAL_RAM_SLICE" "lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|altsyncram_gc81:FIFOram\|ram_block1a0 " "Info: RAM block slice \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|altsyncram_gc81:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_gc81.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_gc81.tdf" 46 2 0 } } { "db/a_dpfifo_qtu.tdf" "" { Text "K:/ece480/verilog/final/db/a_dpfifo_qtu.tdf" 41 2 0 } } { "db/scfifo_76v.tdf" "" { Text "K:/ece480/verilog/final/db/scfifo_76v.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/scfifo.tdf" 294 3 0 } } { "../heartrate/lpm_fifo0.v" "" { Text "K:/ece480/verilog/heartrate/lpm_fifo0.v" 74 -1 0 } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 72 472 632 216 "inst" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0}  } {  } 0 0 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0}  } {  } 0 0 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|altsyncram_gc81:FIFOram\|altsyncram:ram_block1a0 " "Info: Elaborated megafunction instantiation \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|altsyncram_gc81:FIFOram\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_gc81.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_gc81.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9403.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9403.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9403 " "Info: Found entity 1: altsyncram_9403" {  } { { "db/altsyncram_9403.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_9403.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kha.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_kha.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kha " "Info: Found entity 1: decode_kha" {  } { { "db/decode_kha.tdf" "" { Text "K:/ece480/verilog/final/db/decode_kha.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dt9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dt9 " "Info: Found entity 1: decode_dt9" {  } { { "db/decode_dt9.tdf" "" { Text "K:/ece480/verilog/final/db/decode_dt9.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tbb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tbb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tbb " "Info: Found entity 1: mux_tbb" {  } { { "db/mux_tbb.tdf" "" { Text "K:/ece480/verilog/final/db/mux_tbb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "626 " "Info: Implemented 626 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "571 " "Info: Implemented 571 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 04 11:53:50 2008 " "Info: Processing ended: Mon Feb 04 11:53:50 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
