Add ``add_vhdl_builtins`` and ``add_verilog_builtins``.
