{
  "design": {
    "design_info": {
      "boundary_crc": "0x7D6E41F11B02386D",
      "device": "xc7a100ticsg324-1L",
      "name": "ADC_RX_Test",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "spi_0": "",
      "ila_0": "",
      "uart_adc_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ADC_RX_Test_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "SDO": {
        "direction": "I"
      },
      "SCLK": {
        "direction": "O"
      },
      "SDI": {
        "direction": "O"
      },
      "uart_tx": {
        "direction": "O"
      },
      "CSn_n": {
        "direction": "O"
      }
    },
    "components": {
      "spi_0": {
        "vlnv": "xilinx.com:module_ref:spi:1.0",
        "xci_name": "ADC_RX_Test_spi_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "ADC_RX_Test_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "CSn_n": {
            "direction": "O"
          },
          "SCLK": {
            "direction": "O"
          },
          "SDO": {
            "direction": "I"
          },
          "SDI": {
            "direction": "O"
          },
          "DATA_in_n": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "ADC_RX_Test_ila_0_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "65536"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "5"
          },
          "C_PROBE4_WIDTH": {
            "value": "8"
          }
        }
      },
      "uart_adc_0": {
        "vlnv": "xilinx.com:module_ref:uart_adc:1.0",
        "xci_name": "ADC_RX_Test_uart_adc_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_adc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "ADC_RX_Test_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "spi_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "CSn": {
            "direction": "I"
          },
          "TxD": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "spi_0/clk",
          "ila_0/clk",
          "uart_adc_0/clk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "spi_0/reset",
          "uart_adc_0/reset"
        ]
      },
      "SDO_1": {
        "ports": [
          "SDO",
          "spi_0/SDO",
          "ila_0/probe0"
        ]
      },
      "spi_0_SCLK": {
        "ports": [
          "spi_0/SCLK",
          "SCLK",
          "ila_0/probe2"
        ]
      },
      "spi_0_SDI": {
        "ports": [
          "spi_0/SDI",
          "SDI",
          "ila_0/probe3"
        ]
      },
      "spi_0_DATA_in": {
        "ports": [
          "spi_0/DATA_in_n",
          "ila_0/probe4",
          "uart_adc_0/spi_data"
        ]
      },
      "uart_adc_0_uart_tx": {
        "ports": [
          "uart_adc_0/TxD",
          "uart_tx"
        ]
      },
      "spi_0_CSn_n": {
        "ports": [
          "spi_0/CSn_n",
          "ila_0/probe1",
          "CSn_n",
          "uart_adc_0/CSn"
        ]
      }
    }
  }
}