Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Sep 24 09:13:58 2025
| Host         : DESKTOP-KPIS19S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    A_reg/savedvalue_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    A_reg/savedvalue_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    A_reg/savedvalue_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    A_reg/savedvalue_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    A_reg/savedvalue_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    A_reg/savedvalue_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    A_reg/savedvalue_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    B_reg/savedvalue_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    A_reg/savedvalue_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    A_reg/savedvalue_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_reg/savedvalue_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    A_reg/savedvalue_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    A_reg/savedvalue_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.822ns  (logic 4.783ns (28.435%)  route 12.039ns (71.565%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    B_reg/CLK
    SLICE_X2Y12          FDCE                                         r  B_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 f  B_reg/savedvalue_reg[4]/Q
                         net (fo=6, routed)           0.861     6.534    B_reg/Q[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.124     6.658 r  B_reg/led_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.985     7.642    Op_reg/led_OBUF[1]_inst_i_4
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  Op_reg/led_OBUF[0]_inst_i_2/O
                         net (fo=6, routed)           1.482     9.249    B_reg/led_OBUF[1]_inst_i_1
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.373 f  B_reg/led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.344    10.717    Op_reg/led[1]
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.124    10.841 f  Op_reg/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.924    11.765    Op_reg/led_OBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.889 r  Op_reg/zero_led_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.940    12.829    Op_reg/zero_led_OBUF_inst_i_2_n_0
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.124    12.953 r  Op_reg/zero_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.503    18.456    zero_led_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    21.978 r  zero_led_OBUF_inst/O
                         net (fo=0)                   0.000    21.978    zero_led
    L1                                                                r  zero_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.006ns  (logic 4.544ns (37.847%)  route 7.462ns (62.153%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    B_reg/CLK
    SLICE_X2Y12          FDCE                                         r  B_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  B_reg/savedvalue_reg[4]/Q
                         net (fo=6, routed)           0.861     6.534    B_reg/Q[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.124     6.658 f  B_reg/led_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.985     7.642    Op_reg/led_OBUF[1]_inst_i_4
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.124     7.766 r  Op_reg/led_OBUF[0]_inst_i_2/O
                         net (fo=6, routed)           1.482     9.249    B_reg/led_OBUF[1]_inst_i_1
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.373 r  B_reg/led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.344    10.717    Op_reg/led[1]
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.124    10.841 r  Op_reg/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.791    13.631    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    17.161 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.161    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            carry_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.801ns  (logic 4.219ns (35.755%)  route 7.582ns (64.245%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    Op_reg/CLK
    SLICE_X0Y11          FDCE                                         r  Op_reg/savedvalue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 f  Op_reg/savedvalue_reg[2]/Q
                         net (fo=28, routed)          1.801     7.413    Op_reg/Q[1]
    SLICE_X3Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.537 r  Op_reg/carry_led_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.846     8.383    Op_reg/carry_led_OBUF_inst_i_4_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.507 r  Op_reg/carry_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.935    13.442    carry_led_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.957 r  carry_led_OBUF_inst/O
                         net (fo=0)                   0.000    16.957    carry_led
    P1                                                                r  carry_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.188ns  (logic 4.515ns (44.318%)  route 5.673ns (55.682%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    B_reg/CLK
    SLICE_X2Y12          FDCE                                         r  B_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  B_reg/savedvalue_reg[4]/Q
                         net (fo=6, routed)           0.861     6.534    B_reg/Q[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.124     6.658 f  B_reg/led_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.985     7.642    Op_reg/led_OBUF[1]_inst_i_4
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.124     7.766 r  Op_reg/led_OBUF[0]_inst_i_2/O
                         net (fo=6, routed)           1.249     9.016    B_reg/led_OBUF[1]_inst_i_1
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  B_reg/led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.559     9.699    Op_reg/led[2]
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.823 r  Op_reg/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.019    11.842    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.343 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.343    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.896ns  (logic 5.405ns (54.625%)  route 4.490ns (45.375%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  B_reg/savedvalue_reg[1]/Q
                         net (fo=15, routed)          0.715     6.327    A_reg/Q[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  A_reg/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.451    alu0/S[1]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  alu0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.001    alu0/result0_carry_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.335 r  alu0/result0_carry__0/O[1]
                         net (fo=1, routed)           0.582     7.917    Op_reg/led_OBUF[7]_inst_i_1_5[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.303     8.220 r  Op_reg/led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.031     9.250    Op_reg/led_OBUF[5]_inst_i_3_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.374 r  Op_reg/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.163    11.537    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    15.052 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.052    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.813ns  (logic 4.523ns (46.089%)  route 5.290ns (53.911%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    B_reg/CLK
    SLICE_X2Y12          FDCE                                         r  B_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  B_reg/savedvalue_reg[4]/Q
                         net (fo=6, routed)           0.861     6.534    B_reg/Q[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.124     6.658 f  B_reg/led_OBUF[6]_inst_i_9/O
                         net (fo=8, routed)           0.985     7.642    Op_reg/led_OBUF[1]_inst_i_4
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.124     7.766 r  Op_reg/led_OBUF[0]_inst_i_2/O
                         net (fo=6, routed)           0.986     8.752    Op_reg/savedvalue_reg[7]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     8.876 r  Op_reg/led_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.303     9.179    Op_reg/led_OBUF[4]_inst_i_4_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.303 r  Op_reg/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.157    11.459    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.968 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.968    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.767ns  (logic 4.329ns (44.320%)  route 5.438ns (55.680%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    Op_reg/CLK
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  Op_reg/savedvalue_reg[4]/Q
                         net (fo=8, routed)           1.562     7.173    Op_reg/savedvalue_reg_n_0_[4]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.297 r  Op_reg/led_OBUF[6]_inst_i_6/O
                         net (fo=9, routed)           0.941     8.238    Op_reg/savedvalue_reg[1]_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.124     8.362 r  Op_reg/led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.561     8.923    Op_reg/led_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.047 r  Op_reg/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.375    11.421    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.922 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.922    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.748ns  (logic 4.461ns (45.765%)  route 5.287ns (54.235%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  B_reg/savedvalue_reg[2]/Q
                         net (fo=17, routed)          1.165     6.777    A_reg/Q[2]
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     6.901 r  A_reg/led_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.573     7.474    B_reg/led_OBUF[2]_inst_i_4_1
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  B_reg/led_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           1.160     8.758    B_reg/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.882 r  B_reg/led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.371     9.253    Op_reg/led[3]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     9.377 r  Op_reg/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.018    11.395    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.904 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.904    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.383ns  (logic 4.333ns (46.177%)  route 5.050ns (53.823%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.155    Op_reg/CLK
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  Op_reg/savedvalue_reg[4]/Q
                         net (fo=8, routed)           1.562     7.173    Op_reg/savedvalue_reg_n_0_[4]
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.297 r  Op_reg/led_OBUF[6]_inst_i_6/O
                         net (fo=9, routed)           1.106     8.403    Op_reg/savedvalue_reg[1]_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.527 r  Op_reg/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.494     9.021    Op_reg/led_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.145 r  Op_reg/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.888    11.034    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.538 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.538    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.289ns  (logic 5.301ns (57.070%)  route 3.988ns (42.930%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     5.156    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  B_reg/savedvalue_reg[1]/Q
                         net (fo=15, routed)          0.715     6.327    A_reg/Q[1]
    SLICE_X3Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.451 r  A_reg/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.451    alu0/S[1]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.001 r  alu0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.001    alu0/result0_carry_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.240 r  alu0/result0_carry__0/O[2]
                         net (fo=1, routed)           0.943     8.183    Op_reg/led_OBUF[7]_inst_i_1_5[2]
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.302     8.485 r  Op_reg/led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.409     8.893    Op_reg/led_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I1_O)        0.124     9.017 r  Op_reg/led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.922    10.939    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.445 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.445    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.402ns (68.059%)  route 0.658ns (31.941%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Op_reg/savedvalue_reg[5]/Q
                         net (fo=8, routed)           0.139     1.756    Op_reg/savedvalue_reg_n_0_[5]
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  Op_reg/led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.519     2.320    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.535 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.535    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.388ns (67.349%)  route 0.673ns (32.651%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    Op_reg/CLK
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  Op_reg/savedvalue_reg[4]/Q
                         net (fo=8, routed)           0.220     1.836    Op_reg/savedvalue_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.881 r  Op_reg/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.453     2.334    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.536 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.536    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.437ns (68.185%)  route 0.670ns (31.815%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Op_reg/savedvalue_reg[1]/Q
                         net (fo=18, routed)          0.148     1.765    Op_reg/savedvalue_reg_n_0_[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  Op_reg/led_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.099     1.909    Op_reg/led_OBUF[0]_inst_i_4_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.954 r  Op_reg/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.423     2.378    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.584 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.584    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg/savedvalue_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.438ns (66.255%)  route 0.733ns (33.745%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    A_reg/CLK
    SLICE_X0Y12          FDCE                                         r  A_reg/savedvalue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  A_reg/savedvalue_reg[6]/Q
                         net (fo=10, routed)          0.134     1.751    Op_reg/led_OBUF[7]_inst_i_1_1[6]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  Op_reg/led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.143     1.938    Op_reg/led_OBUF[6]_inst_i_3_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I1_O)        0.045     1.983 r  Op_reg/led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.456     2.439    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.646 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.646    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.388ns (62.650%)  route 0.827ns (37.350%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    Op_reg/CLK
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  Op_reg/savedvalue_reg[3]/Q
                         net (fo=8, routed)           0.217     1.833    Op_reg/savedvalue_reg_n_0_[3]
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  Op_reg/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.611     2.489    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.690 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.690    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg/savedvalue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.441ns (64.305%)  route 0.800ns (35.695%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  B_reg/savedvalue_reg[3]/Q
                         net (fo=6, routed)           0.158     1.775    Op_reg/led_OBUF[7]_inst_i_1_0[3]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  Op_reg/led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.152     1.972    Op_reg/led_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  Op_reg/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.490     2.507    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.717 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.717    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.396ns (60.773%)  route 0.901ns (39.227%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    Op_reg/CLK
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  Op_reg/savedvalue_reg[4]/Q
                         net (fo=8, routed)           0.378     1.994    Op_reg/savedvalue_reg_n_0_[4]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.045     2.039 r  Op_reg/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.523     2.562    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.772 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.772    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.462ns (58.535%)  route 1.035ns (41.465%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    Op_reg/CLK
    SLICE_X0Y11          FDCE                                         r  Op_reg/savedvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Op_reg/savedvalue_reg[0]/Q
                         net (fo=25, routed)          0.230     1.847    Op_reg/Q[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.892 r  Op_reg/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.944    Op_reg/led_OBUF[1]_inst_i_2_n_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I0_O)        0.045     1.989 r  Op_reg/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.754     2.742    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.973 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.973    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            carry_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.759ns  (logic 1.402ns (37.311%)  route 2.356ns (62.689%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Op_reg/savedvalue_reg[5]/Q
                         net (fo=8, routed)           0.422     2.039    Op_reg/savedvalue_reg_n_0_[5]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.045     2.084 r  Op_reg/carry_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.934     4.018    carry_led_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     5.235 r  carry_led_OBUF_inst/O
                         net (fo=0)                   0.000     5.235    carry_led
    P1                                                                r  carry_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op_reg/savedvalue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.039ns  (logic 1.453ns (35.982%)  route 2.586ns (64.018%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    Op_reg/CLK
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  Op_reg/savedvalue_reg[4]/Q
                         net (fo=8, routed)           0.220     1.836    Op_reg/savedvalue_reg_n_0_[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.881 f  Op_reg/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.152     2.033    Op_reg/led_OBUF[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.045     2.078 r  Op_reg/zero_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.214     4.292    zero_led_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     5.514 r  zero_led_OBUF_inst/O
                         net (fo=0)                   0.000     5.514    zero_led
    L1                                                                r  zero_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            Op_reg/savedvalue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.140ns  (logic 1.448ns (46.126%)  route 1.692ns (53.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.692     3.140    Op_reg/D[3]
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    Op_reg/CLK
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            A_reg/savedvalue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 1.464ns (48.871%)  route 1.531ns (51.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           1.531     2.995    A_reg/D[2]
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    A_reg/CLK
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B_reg/savedvalue_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 1.451ns (49.041%)  route 1.508ns (50.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.508     2.959    B_reg/AR[0]
    SLICE_X2Y12          FDCE                                         f  B_reg/savedvalue_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    B_reg/CLK
    SLICE_X2Y12          FDCE                                         r  B_reg/savedvalue_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Op_reg/savedvalue_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 1.451ns (49.041%)  route 1.508ns (50.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.508     2.959    Op_reg/AR[0]
    SLICE_X3Y12          FDCE                                         f  Op_reg/savedvalue_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    Op_reg/CLK
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Op_reg/savedvalue_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 1.451ns (49.041%)  route 1.508ns (50.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.508     2.959    Op_reg/AR[0]
    SLICE_X3Y12          FDCE                                         f  Op_reg/savedvalue_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    Op_reg/CLK
    SLICE_X3Y12          FDCE                                         r  Op_reg/savedvalue_reg[4]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            B_reg/savedvalue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.907ns  (logic 1.466ns (50.431%)  route 1.441ns (49.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           1.441     2.907    B_reg/D[5]
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    B_reg/CLK
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[5]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg/savedvalue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.886ns  (logic 1.450ns (50.233%)  route 1.436ns (49.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.436     2.886    B_reg/D[6]
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515     4.856    B_reg/CLK
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            A_reg/savedvalue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.883ns  (logic 1.448ns (50.237%)  route 1.435ns (49.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.435     2.883    A_reg/D[3]
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    A_reg/CLK
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            A_reg/savedvalue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 1.461ns (51.024%)  route 1.403ns (48.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           1.403     2.864    A_reg/D[1]
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    A_reg/CLK
    SLICE_X2Y11          FDCE                                         r  A_reg/savedvalue_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            B_reg/savedvalue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 1.464ns (51.377%)  route 1.385ns (48.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           1.385     2.849    B_reg/D[2]
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Op_reg/savedvalue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.221ns (41.549%)  route 0.311ns (58.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.311     0.532    Op_reg/D[0]
    SLICE_X0Y11          FDCE                                         r  Op_reg/savedvalue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    Op_reg/CLK
    SLICE_X0Y11          FDCE                                         r  Op_reg/savedvalue_reg[0]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.210ns (36.746%)  route 0.361ns (63.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.361     0.570    B_reg/E[0]
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    B_reg/CLK
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[5]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.210ns (36.746%)  route 0.361ns (63.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.361     0.570    B_reg/E[0]
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    B_reg/CLK
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[6]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.210ns (36.746%)  route 0.361ns (63.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.361     0.570    B_reg/E[0]
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    B_reg/CLK
    SLICE_X1Y12          FDCE                                         r  B_reg/savedvalue_reg[7]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            Op_reg/savedvalue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.232ns (39.277%)  route 0.358ns (60.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.358     0.590    Op_reg/D[2]
    SLICE_X0Y11          FDCE                                         r  Op_reg/savedvalue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    Op_reg/CLK
    SLICE_X0Y11          FDCE                                         r  Op_reg/savedvalue_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Op_reg/savedvalue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.229ns (38.623%)  route 0.364ns (61.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.364     0.594    Op_reg/D[1]
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    Op_reg/CLK
    SLICE_X1Y11          FDCE                                         r  Op_reg/savedvalue_reg[1]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.210ns (34.222%)  route 0.403ns (65.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.403     0.612    B_reg/E[0]
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[0]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.210ns (34.222%)  route 0.403ns (65.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.403     0.612    B_reg/E[0]
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[1]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.210ns (34.222%)  route 0.403ns (65.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.403     0.612    B_reg/E[0]
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[2]/C

Slack:                    inf
  Source:                 enB
                            (input port)
  Destination:            B_reg/savedvalue_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.210ns (34.222%)  route 0.403ns (65.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enB (IN)
                         net (fo=0)                   0.000     0.000    enB
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enB_IBUF_inst/O
                         net (fo=8, routed)           0.403     0.612    B_reg/E[0]
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    B_reg/CLK
    SLICE_X3Y11          FDCE                                         r  B_reg/savedvalue_reg[3]/C





