Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Pruebas/alu/src/SUMA/sum3bcc/sum3bcc.v" into library work
Parsing module <sum4b>.
Analyzing Verilog file "/home/ise/Pruebas/alu/src/multiplicador/multiplicador.v" into library work
Parsing module <multiplicador>.
Analyzing Verilog file "/home/ise/Pruebas/alu/src/div3bcc/div3bcc.v" into library work
Parsing module <div3bcc>.
Analyzing Verilog file "/home/ise/Pruebas/alu/src/display/display/BCDtoSSeg/BCDtoSSeg.v" into library work
Parsing module <BCDtoSSeg>.
Analyzing Verilog file "/home/ise/Pruebas/alu/alu.v" into library work
Parsing module <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ise/Pruebas/alu/alu.v" Line 68: Port co is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Pruebas/alu/alu.v" Line 69: Port co is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Pruebas/alu/alu.v" Line 70: Port done is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Pruebas/alu/alu.v" Line 72: Port done is not connected to this instance

Elaborating module <alu>.
WARNING:HDLCompiler:1127 - "/home/ise/Pruebas/alu/alu.v" Line 32: Assignment to init_resta ignored, since the identifier is never used

Elaborating module <sum4b>.
WARNING:HDLCompiler:189 - "/home/ise/Pruebas/alu/alu.v" Line 68: Size mismatch in connection of port <xi>. Formal port size is 3-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/home/ise/Pruebas/alu/alu.v" Line 69: Size mismatch in connection of port <xi>. Formal port size is 3-bit while actual signal size is 4-bit.

Elaborating module <multiplicador>.
WARNING:HDLCompiler:413 - "/home/ise/Pruebas/alu/src/multiplicador/multiplicador.v" Line 40: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <BCDtoSSeg>.
WARNING:HDLCompiler:189 - "/home/ise/Pruebas/alu/alu.v" Line 71: Size mismatch in connection of port <BCD>. Formal port size is 4-bit while actual signal size is 16-bit.

Elaborating module <div3bcc>.
WARNING:HDLCompiler:91 - "/home/ise/Pruebas/alu/src/div3bcc/div3bcc.v" Line 47: Signal <Divdo> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Pruebas/alu/src/div3bcc/div3bcc.v" Line 53: Signal <divor> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Pruebas/alu/src/div3bcc/div3bcc.v" Line 55: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Pruebas/alu/src/div3bcc/div3bcc.v" Line 56: Signal <divor> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:634 - "/home/ise/Pruebas/alu/alu.v" Line 72: Net <reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <alu>.
    Related source file is "/home/ise/Pruebas/alu/alu.v".
WARNING:Xst:647 - Input <sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Pruebas/alu/alu.v" line 68: Output port <co> of the instance <sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Pruebas/alu/alu.v" line 69: Output port <co> of the instance <res> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Pruebas/alu/alu.v" line 70: Output port <done> of the instance <mul> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Pruebas/alu/alu.v" line 72: Output port <done> of the instance <div> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4x4-bit Read Only RAM for signal <init>
    Found 16-bit 4-to-1 multiplexer for signal <int_bcd> created at line 54.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <sum4b>.
    Related source file is "/home/ise/Pruebas/alu/src/SUMA/sum3bcc/sum3bcc.v".
WARNING:Xst:647 - Input <init> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <n0018> created at line 21.
    Found 4-bit adder for signal <st> created at line 21.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <sum4b> synthesized.

Synthesizing Unit <multiplicador>.
    Related source file is "/home/ise/Pruebas/alu/src/multiplicador/multiplicador.v".
        START = 0
        CHECK = 1
        ADD = 2
        SHIFT = 3
        END1 = 4
    Found 3-bit register for signal <B>.
    Found 6-bit register for signal <pp>.
    Found 3-bit register for signal <status>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <sh>.
    Found 1-bit register for signal <add>.
    Found 6-bit register for signal <A>.
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <pp[5]_A[5]_add_10_OUT> created at line 67.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <multiplicador> synthesized.

Synthesizing Unit <BCDtoSSeg>.
    Related source file is "/home/ise/Pruebas/alu/src/display/display/BCDtoSSeg/BCDtoSSeg.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit Read Only RAM for signal <SSeg>
    Summary:
	inferred   1 RAM(s).
Unit <BCDtoSSeg> synthesized.

Synthesizing Unit <div3bcc>.
    Related source file is "/home/ise/Pruebas/alu/src/div3bcc/div3bcc.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit subtractor for signal <GND_5_o_divor[2]_sub_4_OUT> created at line 56.
    Found 3-bit subtractor for signal <GND_5_o_divor[2]_sub_9_OUT> created at line 56.
    Found 3-bit adder for signal <Divdo[1]_GND_5_o_add_2_OUT> created at line 55.
    Found 3-bit adder for signal <Divdo[1]_GND_5_o_add_7_OUT> created at line 55.
    Found 3-bit adder for signal <Divdo[1]_GND_5_o_add_12_OUT> created at line 55.
WARNING:Xst:737 - Found 1-bit latch for signal <ResultD<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ResultD<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ResultD<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator lessequal for signal <n0001> created at line 53
    Found 3-bit comparator lessequal for signal <n0007> created at line 53
    Found 3-bit comparator lessequal for signal <n0013> created at line 53
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   3 Latch(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <div3bcc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 10
 3-bit adder                                           : 3
 3-bit subtractor                                      : 2
 4-bit adder                                           : 4
 6-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 4
 3-bit register                                        : 1
 6-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 3
 3-bit comparator lessequal                            : 3
# Multiplexers                                         : 8
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCDtoSSeg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSeg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SSeg>          |          |
    -----------------------------------------------------------------------
Unit <BCDtoSSeg> synthesized (advanced).

Synthesizing (advanced) Unit <alu>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_init> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <init>          |          |
    -----------------------------------------------------------------------
Unit <alu> synthesized (advanced).

Synthesizing (advanced) Unit <multiplicador>.
The following registers are absorbed into accumulator <pp>: 1 register on signal <pp>.
Unit <multiplicador> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 3
 3-bit subtractor                                      : 2
 4-bit adder carry in                                  : 2
# Accumulators                                         : 1
 6-bit up accumulator                                  : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 3
 3-bit comparator lessequal                            : 3
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mul/FSM_0> on signal <status[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 010   | 010
 100   | 100
-------------------

Optimizing unit <alu> ...

Optimizing unit <multiplicador> ...

Optimizing unit <div3bcc> ...
WARNING:Xst:2677 - Node <mul/pp_5> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <mul/pp_4> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <mul/A_5> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <mul/A_4> of sequential type is unconnected in block <alu>.
WARNING:Xst:2677 - Node <mul/done> of sequential type is unconnected in block <alu>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : alu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 47
#      GND                         : 1
#      LUT2                        : 14
#      LUT3                        : 7
#      LUT4                        : 1
#      LUT5                        : 5
#      LUT6                        : 12
#      MUXCY                       : 3
#      XORCY                       : 4
# FlipFlops/Latches                : 20
#      FD                          : 3
#      FDE                         : 10
#      FDRE                        : 4
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 8
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  126800     0%  
 Number of Slice LUTs:                   39  out of  63400     0%  
    Number used as Logic:                39  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     39
   Number with an unused Flip Flop:      19  out of     39    48%  
   Number with an unused LUT:             0  out of     39     0%  
   Number of fully used LUT-FF pairs:    20  out of     39    51%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 17    |
Mram_init1(Mram_init111:O)         | NONE(*)(div/ResultD_2) | 3     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.618ns (Maximum Frequency: 617.856MHz)
   Minimum input arrival time before clock: 1.212ns
   Maximum output required time after clock: 2.340ns
   Maximum combinational path delay: 2.466ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.618ns (frequency: 617.856MHz)
  Total number of paths / destination ports: 89 / 35
-------------------------------------------------------------------------
Delay:               1.618ns (Levels of Logic = 5)
  Source:            mul/pp_0 (FF)
  Destination:       mul/pp_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mul/pp_0 to mul/pp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.383  mul/pp_0 (mul/pp_0)
     LUT2:I0->O            1   0.097   0.000  mul/Maccum_pp_lut<0> (mul/Maccum_pp_lut<0>)
     MUXCY:S->O            1   0.353   0.000  mul/Maccum_pp_cy<0> (mul/Maccum_pp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mul/Maccum_pp_cy<1> (mul/Maccum_pp_cy<1>)
     MUXCY:CI->O           0   0.023   0.000  mul/Maccum_pp_cy<2> (mul/Maccum_pp_cy<2>)
     XORCY:CI->O           1   0.370   0.000  mul/Maccum_pp_xor<3> (mul/Result<3>)
     FDRE:D                    0.008          mul/pp_3
    ----------------------------------------
    Total                      1.618ns (1.235ns logic, 0.383ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 8
-------------------------------------------------------------------------
Offset:              1.212ns (Levels of Logic = 2)
  Source:            opcode<1> (PAD)
  Destination:       mul/rst (FF)
  Destination Clock: clk rising

  Data Path: opcode<1> to mul/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.739  opcode_1_IBUF (opcode_1_IBUF)
     LUT5:I0->O            1   0.097   0.279  mul/_n0111_inv1 (mul/_n0111_inv)
     FDE:CE                    0.095          mul/rst
    ----------------------------------------
    Total                      1.212ns (0.193ns logic, 1.019ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mram_init1'
  Total number of paths / destination ports: 15 / 3
-------------------------------------------------------------------------
Offset:              0.810ns (Levels of Logic = 2)
  Source:            portA<2> (PAD)
  Destination:       div/ResultD_0 (LATCH)
  Destination Clock: Mram_init1 falling

  Data Path: portA<2> to div/ResultD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.712  portA_2_IBUF (portA_2_IBUF)
     LUT6:I0->O            1   0.097   0.000  div/divor[2]_GND_5_o_LessThan_12_o11 (div/divor[2]_GND_5_o_LessThan_12_o)
     LD:D                     -0.028          div/ResultD_0
    ----------------------------------------
    Total                      0.810ns (0.098ns logic, 0.712ns route)
                                       (12.1% logic, 87.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              2.116ns (Levels of Logic = 3)
  Source:            mul/pp_1 (FF)
  Destination:       sseg<0> (PAD)
  Source Clock:      clk rising

  Data Path: mul/pp_1 to sseg<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.561  mul/pp_1 (mul/pp_1)
     LUT5:I1->O            7   0.097   0.721  Mmux_int_bcd2 (int_bcd<1>)
     LUT6:I0->O            1   0.097   0.279  dp/Mram_SSeg61 (sseg_0_OBUF)
     OBUF:I->O                 0.000          sseg_0_OBUF (sseg<0>)
    ----------------------------------------
    Total                      2.116ns (0.555ns logic, 1.561ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mram_init1'
  Total number of paths / destination ports: 21 / 7
-------------------------------------------------------------------------
Offset:              2.340ns (Levels of Logic = 3)
  Source:            div/ResultD_2 (LATCH)
  Destination:       sseg<0> (PAD)
  Source Clock:      Mram_init1 falling

  Data Path: div/ResultD_2 to sseg<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.683  div/ResultD_2 (div/ResultD_2)
     LUT6:I1->O            7   0.097   0.711  Mmux_int_bcd33 (int_bcd<2>)
     LUT6:I1->O            1   0.097   0.279  dp/Mram_SSeg61 (sseg_0_OBUF)
     OBUF:I->O                 0.000          sseg_0_OBUF (sseg<0>)
    ----------------------------------------
    Total                      2.340ns (0.666ns logic, 1.674ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 168 / 7
-------------------------------------------------------------------------
Delay:               2.466ns (Levels of Logic = 6)
  Source:            portB<0> (PAD)
  Destination:       sseg<0> (PAD)

  Data Path: portB<0> to sseg<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.411  portB_0_IBUF (portB_0_IBUF)
     LUT2:I0->O            1   0.097   0.379  res/Madd_st_Madd_cy<0>11 (res/Madd_st_Madd_cy<0>)
     LUT6:I4->O            1   0.097   0.295  Mmux_int_bcd33_SW0 (N8)
     LUT6:I5->O            7   0.097   0.711  Mmux_int_bcd33 (int_bcd<2>)
     LUT6:I1->O            1   0.097   0.279  dp/Mram_SSeg61 (sseg_0_OBUF)
     OBUF:I->O                 0.000          sseg_0_OBUF (sseg<0>)
    ----------------------------------------
    Total                      2.466ns (0.389ns logic, 2.077ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.618|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 8.69 secs
 
--> 


Total memory usage is 602056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    7 (   0 filtered)

