Running: xsim.dir/uart_top_tb_behav/xsimk -simmode gui -wdb uart_top_tb_behav.wdb -simrunnum 0 -socket 45115
Design successfully loaded
Design Loading Memory Usage: 33136 KB (Peak: 33256 KB)
Design Loading CPU Usage: 10 ms
Simulation completed
Simulation Memory Usage: 115132 KB (Peak: 180408 KB)
Simulation CPU Usage: 680 ms
