{
  "Top": "neural_network",
  "RtlTop": "neural_network",
  "RtlPrefix": "",
  "RtlSubPrefix": "neural_network_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_INPUT",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_INPUT",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_INPUT",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_INPUT",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_OUTPUT",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_OUTPUT",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_OUTPUT",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=fcnn_iris_ip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top neural_network -name neural_network"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "neural_network"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "49"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "neural_network",
    "Version": "1.0",
    "DisplayName": "Neural_network",
    "Revision": "2113735206",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_neural_network_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/weights.cpp",
      "..\/..\/nn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/neural_network_CONTROL_s_axi.vhd",
      "impl\/vhdl\/neural_network_exp_17_9_s.vhd",
      "impl\/vhdl\/neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/neural_network_INPUT_s_axi.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_15ns_6ns_24ns_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_15ns_6s_24s_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_15ns_8ns_24ns_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_15ns_8s_24s_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_15ns_9s_24ns_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_15ns_10s_24ns_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_16s_6s_24s_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_16s_7ns_24ns_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_16s_7s_24s_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_16s_8ns_22s_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_16s_8ns_24ns_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_16s_8s_24ns_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_16s_9s_23s_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mac_muladd_16s_9s_24ns_24_4_1.vhd",
      "impl\/vhdl\/neural_network_mul_15ns_8s_23_1_1.vhd",
      "impl\/vhdl\/neural_network_mul_15ns_9s_24_1_1.vhd",
      "impl\/vhdl\/neural_network_mul_15ns_10ns_24_1_1.vhd",
      "impl\/vhdl\/neural_network_mul_16s_8s_24_1_1.vhd",
      "impl\/vhdl\/neural_network_mul_16s_9ns_24_1_1.vhd",
      "impl\/vhdl\/neural_network_mul_25ns_18ns_43_1_1.vhd",
      "impl\/vhdl\/neural_network_mul_25ns_25ns_50_1_1.vhd",
      "impl\/vhdl\/neural_network_OUTPUT_s_axi.vhd",
      "impl\/vhdl\/neural_network_sdiv_24ns_16s_16_28_1.vhd",
      "impl\/vhdl\/neural_network.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/neural_network_CONTROL_s_axi.v",
      "impl\/verilog\/neural_network_exp_17_9_s.v",
      "impl\/verilog\/neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R.v",
      "impl\/verilog\/neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R.v",
      "impl\/verilog\/neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R.v",
      "impl\/verilog\/neural_network_INPUT_s_axi.v",
      "impl\/verilog\/neural_network_mac_muladd_15ns_6ns_24ns_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_15ns_6s_24s_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_15ns_8ns_24ns_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_15ns_8s_24s_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_15ns_9s_24ns_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_15ns_10s_24ns_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_16s_6s_24s_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_16s_7ns_24ns_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_16s_7s_24s_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_16s_8ns_22s_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_16s_8ns_24ns_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_16s_8s_24ns_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_16s_9s_23s_24_4_1.v",
      "impl\/verilog\/neural_network_mac_muladd_16s_9s_24ns_24_4_1.v",
      "impl\/verilog\/neural_network_mul_15ns_8s_23_1_1.v",
      "impl\/verilog\/neural_network_mul_15ns_9s_24_1_1.v",
      "impl\/verilog\/neural_network_mul_15ns_10ns_24_1_1.v",
      "impl\/verilog\/neural_network_mul_16s_8s_24_1_1.v",
      "impl\/verilog\/neural_network_mul_16s_9ns_24_1_1.v",
      "impl\/verilog\/neural_network_mul_25ns_18ns_43_1_1.v",
      "impl\/verilog\/neural_network_mul_25ns_25ns_50_1_1.v",
      "impl\/verilog\/neural_network_OUTPUT_s_axi.v",
      "impl\/verilog\/neural_network_sdiv_24ns_16s_16_28_1.v",
      "impl\/verilog\/neural_network.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/neural_network_v1_0\/data\/neural_network.mdd",
      "impl\/misc\/drivers\/neural_network_v1_0\/data\/neural_network.tcl",
      "impl\/misc\/drivers\/neural_network_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/neural_network_v1_0\/src\/xneural_network.c",
      "impl\/misc\/drivers\/neural_network_v1_0\/src\/xneural_network.h",
      "impl\/misc\/drivers\/neural_network_v1_0\/src\/xneural_network_hw.h",
      "impl\/misc\/drivers\/neural_network_v1_0\/src\/xneural_network_linux.c",
      "impl\/misc\/drivers\/neural_network_v1_0\/src\/xneural_network_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/neural_network.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CONTROL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CONTROL_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_CONTROL_ARADDR",
        "s_axi_CONTROL_ARREADY",
        "s_axi_CONTROL_ARVALID",
        "s_axi_CONTROL_AWADDR",
        "s_axi_CONTROL_AWREADY",
        "s_axi_CONTROL_AWVALID",
        "s_axi_CONTROL_BREADY",
        "s_axi_CONTROL_BRESP",
        "s_axi_CONTROL_BVALID",
        "s_axi_CONTROL_RDATA",
        "s_axi_CONTROL_RREADY",
        "s_axi_CONTROL_RRESP",
        "s_axi_CONTROL_RVALID",
        "s_axi_CONTROL_WDATA",
        "s_axi_CONTROL_WREADY",
        "s_axi_CONTROL_WSTRB",
        "s_axi_CONTROL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "s_axi_INPUT": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_INPUT_",
      "paramPrefix": "C_S_AXI_INPUT_",
      "ports": [
        "s_axi_INPUT_ARADDR",
        "s_axi_INPUT_ARREADY",
        "s_axi_INPUT_ARVALID",
        "s_axi_INPUT_AWADDR",
        "s_axi_INPUT_AWREADY",
        "s_axi_INPUT_AWVALID",
        "s_axi_INPUT_BREADY",
        "s_axi_INPUT_BRESP",
        "s_axi_INPUT_BVALID",
        "s_axi_INPUT_RDATA",
        "s_axi_INPUT_RREADY",
        "s_axi_INPUT_RRESP",
        "s_axi_INPUT_RVALID",
        "s_axi_INPUT_WDATA",
        "s_axi_INPUT_WREADY",
        "s_axi_INPUT_WSTRB",
        "s_axi_INPUT_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "input_0",
          "access": "W",
          "description": "Data signal of input_0",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "input_0",
              "access": "W",
              "description": "Bit 15 to 0 of input_0"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "input_1",
          "access": "W",
          "description": "Data signal of input_1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "input_1",
              "access": "W",
              "description": "Bit 15 to 0 of input_1"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "input_2",
          "access": "W",
          "description": "Data signal of input_2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "input_2",
              "access": "W",
              "description": "Bit 15 to 0 of input_2"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "input_3",
          "access": "W",
          "description": "Data signal of input_3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "input_3",
              "access": "W",
              "description": "Bit 15 to 0 of input_3"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "input"
        }
      ]
    },
    "s_axi_OUTPUT": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_OUTPUT_",
      "paramPrefix": "C_S_AXI_OUTPUT_",
      "ports": [
        "s_axi_OUTPUT_ARADDR",
        "s_axi_OUTPUT_ARREADY",
        "s_axi_OUTPUT_ARVALID",
        "s_axi_OUTPUT_AWADDR",
        "s_axi_OUTPUT_AWREADY",
        "s_axi_OUTPUT_AWVALID",
        "s_axi_OUTPUT_BREADY",
        "s_axi_OUTPUT_BRESP",
        "s_axi_OUTPUT_BVALID",
        "s_axi_OUTPUT_RDATA",
        "s_axi_OUTPUT_RREADY",
        "s_axi_OUTPUT_RRESP",
        "s_axi_OUTPUT_RVALID",
        "s_axi_OUTPUT_WDATA",
        "s_axi_OUTPUT_WREADY",
        "s_axi_OUTPUT_WSTRB",
        "s_axi_OUTPUT_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "output_0",
          "access": "R",
          "description": "Data signal of output_0",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "output_0",
              "access": "R",
              "description": "Bit 15 to 0 of output_0"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "output_0_ctrl",
          "access": "R",
          "description": "Control signal of output_0",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "output_0_ap_vld",
              "access": "R",
              "description": "Control signal output_0_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "output_1",
          "access": "R",
          "description": "Data signal of output_1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "output_1",
              "access": "R",
              "description": "Bit 15 to 0 of output_1"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x24",
          "name": "output_1_ctrl",
          "access": "R",
          "description": "Control signal of output_1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "output_1_ap_vld",
              "access": "R",
              "description": "Control signal output_1_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "output_2",
          "access": "R",
          "description": "Data signal of output_2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "output_2",
              "access": "R",
              "description": "Bit 15 to 0 of output_2"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x34",
          "name": "output_2_ctrl",
          "access": "R",
          "description": "Control signal of output_2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "output_2_ap_vld",
              "access": "R",
              "description": "Control signal output_2_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CONTROL:s_axi_INPUT:s_axi_OUTPUT",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_INPUT_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_INPUT_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_INPUT_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_INPUT_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_INPUT_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_INPUT_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_INPUT_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_INPUT_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_INPUT_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_INPUT_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_INPUT_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_INPUT_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_INPUT_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_INPUT_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_INPUT_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_INPUT_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_INPUT_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_OUTPUT_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_OUTPUT_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_OUTPUT_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_OUTPUT_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_OUTPUT_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_OUTPUT_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_OUTPUT_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_OUTPUT_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_OUTPUT_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_OUTPUT_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_OUTPUT_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_OUTPUT_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_OUTPUT_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_OUTPUT_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_OUTPUT_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_OUTPUT_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_OUTPUT_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "neural_network",
      "Instances": [
        {
          "ModuleName": "exp_17_9_s",
          "InstanceName": "grp_exp_17_9_s_fu_285"
        },
        {
          "ModuleName": "exp_17_9_s",
          "InstanceName": "grp_exp_17_9_s_fu_296"
        },
        {
          "ModuleName": "exp_17_9_s",
          "InstanceName": "grp_exp_17_9_s_fu_307"
        }
      ]
    },
    "Info": {
      "exp_17_9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "neural_network": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "exp_17_9_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.770"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "3",
          "FF": "462",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "424",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "neural_network": {
        "Latency": {
          "LatencyBest": "49",
          "LatencyAvg": "49",
          "LatencyWorst": "49",
          "PipelineII": "1",
          "PipelineDepth": "50",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.878"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "49",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "54",
          "FF": "7266",
          "AVAIL_FF": "41600",
          "UTIL_FF": "17",
          "LUT": "6877",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "33",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-15 03:06:43 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
