INFO: [HLS 200-10] Running '/home/alinx/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'alinx' on host 'alinx-System-Product-Name' (Linux_x86_64 version 5.4.0-164-generic) on Thu Nov 09 17:56:39 CST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/media/alinx/nvme4t/yang/course_s3_tcl/ax7020/09_dual_corner/vivado/auto_create_project/ip/hls/detectCorner'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project detectCorner 
INFO: [HLS 200-10] Creating and opening project '/media/alinx/nvme4t/yang/course_s3_tcl/ax7020/09_dual_corner/vivado/auto_create_project/ip/hls/detectCorner/detectCorner'.
INFO: [HLS 200-1510] Running: set_top detectCorner 
INFO: [HLS 200-1510] Running: add_files source/detectCorner.cpp -cflags -I/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include -std=c++0x 
INFO: [HLS 200-10] Adding design file 'source/detectCorner.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/media/alinx/nvme4t/yang/course_s3_tcl/ax7020/09_dual_corner/vivado/auto_create_project/ip/hls/detectCorner/detectCorner/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-2 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] Analyzing design file 'source/detectCorner.cpp' ... 
WARNING: [HLS 207-910] 'NEW_K_ROWS' macro redefined (source/detectCorner.h:21:9)
INFO: [HLS 207-71] previous definition is here (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_dilation.hpp:386:9)
WARNING: [HLS 207-910] 'NEW_K_COLS' macro redefined (source/detectCorner.h:22:9)
INFO: [HLS 207-71] previous definition is here (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_dilation.hpp:387:9)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_reshape' is ignored (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (source/xf_fast.hpp:521:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (source/xf_fast.hpp:872:9)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/detectCorner.cpp:90:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/detectCorner.cpp:92:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/detectCorner.cpp:94:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/detectCorner.cpp:96:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/detectCorner.cpp:98:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/detectCorner.cpp:100:50)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (source/detectCorner.cpp:86:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file source/detectCorner.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/home/alinx/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_axi_sdata.h:51:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/home/alinx/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_axi_sdata.h:61:23)
WARNING: [HLS 207-5292] unused parameter 'src' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter 'win_size' (source/xf_fast.hpp:101:28)
WARNING: [HLS 207-5292] unused parameter 'win_size' (source/xf_fast.hpp:602:27)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.16 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.63 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 29,436 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7020/09_dual_corner/vivado/auto_create_project/ip/hls/detectCorner/detectCorner/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,004 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7020/09_dual_corner/vivado/auto_create_project/ip/hls/detectCorner/detectCorner/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,428 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7020/09_dual_corner/vivado/auto_create_project/ip/hls/detectCorner/detectCorner/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,447 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7020/09_dual_corner/vivado/auto_create_project/ip/hls/detectCorner/detectCorner/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:652:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:652:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:657:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:657:2)
INFO: [HLS 214-131] Inlining function 'CalculateGRAY(unsigned char, unsigned char, unsigned char)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/detectCorner.cpp:43:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::xFCoreScore(short*, int, unsigned char*)' into 'void xf::cv::xFfastProc<1, 1, 0, 7, 49>(PixelType<0>::name*, PixelType<0>::name (*) [(xfNPixelsPerCycle<1>::nppc) + ((7) - (1))], ap_uint<8>, unsigned char, PixelType<0>::name&)' (source/xf_fast.hpp:204:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xFfastProc<1, 1, 0, 7, 49>(PixelType<0>::name*, PixelType<0>::name (*) [(xfNPixelsPerCycle<1>::nppc) + ((7) - (1))], ap_uint<8>, unsigned char, PixelType<0>::name&)' into 'void xf::cv::ProcessFast<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, ap_uint<24>*, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name (*) [(xfNPixelsPerCycle<1>::nppc) + ((7) - (1))], PixelType<0>::name*, StreamType<1>::name&, ap_uint<1>, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, ap_uint<8>, unsigned char, PixelType<0>::name&, int&, int&)' (source/xf_fast.hpp:444:17)
INFO: [HLS 214-131] Inlining function 'void xf::cv::ProcessFast<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, ap_uint<24>*, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name (*) [(xfNPixelsPerCycle<1>::nppc) + ((7) - (1))], PixelType<0>::name*, StreamType<1>::name&, ap_uint<1>, unsigned short, unsigned short, unsigned short&, ap_uint<13>*, ap_uint<13>, ap_uint<8>, unsigned char, PixelType<0>::name&, int&, int&)' into 'void xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short, unsigned char)' (source/xf_fast.hpp:582:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'detectCorner(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/detectCorner.cpp:89:44)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'detectCorner(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/detectCorner.cpp:91:44)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'detectCorner(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/detectCorner.cpp:93:44)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'detectCorner(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/detectCorner.cpp:95:44)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' into 'detectCorner(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/detectCorner.cpp:97:44)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' into 'detectCorner(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, int)' (source/detectCorner.cpp:99:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_420_17' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:420:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_431_18' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:431:32)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:116:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:116:75)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_1' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:123:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_2' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:159:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_3' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:188:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:48:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_2' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:53:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_3' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:58:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_4' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:65:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_5' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:80:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_464_19' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:464:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_469_20' is marked as complete unroll implied by the pipeline pragma (source/xf_fast.hpp:469:21)
WARNING: [HLS 214-398] Updating loop lower bound from 0 to 24 for loop 'VITIS_LOOP_188_3' (source/xf_fast.hpp:188:27) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'. (source/xf_fast.hpp:493:0)
WARNING: [HLS 214-398] Updating loop upper bound from 25 to 24 for loop 'VITIS_LOOP_188_3' (source/xf_fast.hpp:188:27) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'. (source/xf_fast.hpp:493:0)
WARNING: [HLS 214-398] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_123_1' (source/xf_fast.hpp:123:20) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'. (source/xf_fast.hpp:493:0)
WARNING: [HLS 214-398] Updating loop lower bound from 7 to 6 for loop 'VITIS_LOOP_469_20' (source/xf_fast.hpp:469:21) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'. (source/xf_fast.hpp:493:0)
WARNING: [HLS 214-398] Updating loop upper bound from 7 to 6 for loop 'VITIS_LOOP_469_20' (source/xf_fast.hpp:469:21) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'. (source/xf_fast.hpp:493:0)
WARNING: [HLS 214-398] Updating loop lower bound from 7 to 6 for loop 'VITIS_LOOP_588_5' (source/xf_fast.hpp:588:27) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'. (source/xf_fast.hpp:493:0)
WARNING: [HLS 214-398] Updating loop upper bound from 7 to 6 for loop 'VITIS_LOOP_588_5' (source/xf_fast.hpp:588:27) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'. (source/xf_fast.hpp:493:0)
WARNING: [HLS 214-398] Updating loop lower bound from 7 to 3 for loop 'VITIS_LOOP_558_4' (source/xf_fast.hpp:558:20) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'. (source/xf_fast.hpp:493:0)
WARNING: [HLS 214-398] Updating loop upper bound from 7 to 3 for loop 'VITIS_LOOP_558_4' (source/xf_fast.hpp:558:20) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'. (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_1' (source/xf_fast.hpp:257:23) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 7 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_262_2' (source/xf_fast.hpp:262:20) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 7 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_420_17' (source/xf_fast.hpp:420:32) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 7 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_431_18' (source/xf_fast.hpp:431:32) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 7 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (source/xf_fast.hpp:116:15) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 25 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (source/xf_fast.hpp:116:75) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 25 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (source/xf_fast.hpp:123:20) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 1 (source/xf_fast.hpp:493:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_123_1' (source/xf_fast.hpp:123:20) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' has been removed because the loop is unrolled completely (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_5' (source/xf_fast.hpp:80:22) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 8 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_4' (source/xf_fast.hpp:65:22) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 8 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_3' (source/xf_fast.hpp:58:22) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 18 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_2' (source/xf_fast.hpp:53:22) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 22 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (source/xf_fast.hpp:48:22) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 24 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_3' (source/xf_fast.hpp:188:27) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 24 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_2' (source/xf_fast.hpp:159:27) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 8 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_464_19' (source/xf_fast.hpp:464:32) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 7 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_469_20' (source/xf_fast.hpp:469:21) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 6 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_588_5' (source/xf_fast.hpp:588:27) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 6 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_558_4' (source/xf_fast.hpp:558:20) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' completely with a factor of 3 (source/xf_fast.hpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (source/detectCorner.cpp:8:18) in function 'ExtractPixel' completely with a factor of 3 (source/detectCorner.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'int xf::cv::AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_infra.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/detectCorner.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'saturate_cast(int, int)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/detectCorner.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/detectCorner.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/detectCorner.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short, unsigned char)' (source/xf_fast.hpp:493:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short, unsigned char)' (source/xf_fast.hpp:493:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short, unsigned char)' (source/xf_fast.hpp:493:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, ap_uint<8>, unsigned short, unsigned short, unsigned char)' (source/xf_fast.hpp:493:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFFastCornerDetection<0, 1080, 1920, 0, 1, 1, 14, 0>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, unsigned short, unsigned short, unsigned char)' into 'void xf::cv::fast<0, 0, 1080, 1920, 1>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, unsigned char)' (source/xf_fast.hpp:957:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xfgray2rgb<1080, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/detectCorner.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xfgray2rgb<1080, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/detectCorner.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xfgray2rgb<1080, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/detectCorner.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'int xf::cv::xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_infra.hpp:181:0)
INFO: [HLS 214-248] Applying array_partition to 'flag_val.i.i': Complete partitioning on dimension 1. (source/xf_fast.hpp:116:75)
INFO: [HLS 214-248] Applying array_partition to 'row_ind': Complete partitioning on dimension 1. (source/xf_fast.hpp:494:17)
INFO: [HLS 214-248] Applying array_partition to 'src_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (source/xf_fast.hpp:510:34)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (source/xf_fast.hpp:518:42)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'flag_val.i.i17' due to pipeline pragma (source/xf_fast.hpp:274:9)
INFO: [HLS 214-248] Applying array_partition to 'flag_val.i.i17': Complete partitioning on dimension 1. (source/xf_fast.hpp:116:75)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.4 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.85 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.366 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_526_1' (source/xf_fast.hpp:526) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_554_3' (source/xf_fast.hpp:554) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (source/detectCorner.cpp:39) in function 'xfrgb2gray<1080, 1920>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (source/detectCorner.cpp:61) in function 'xfgray2rgb<1080, 1920>' automatically.
INFO: [XFORM 203-102] Partitioning array 'rgb' (source/detectCorner.cpp:34) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 1923 to 1920 for loop 'VITIS_LOOP_541_2' (source/xf_fast.hpp:543:9) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1923 to 1920 for loop 'VITIS_LOOP_541_2' (source/xf_fast.hpp:543:9) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1923 to 1920 for loop 'VITIS_LOOP_554_3' (source/xf_fast.hpp:556:9) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1923 to 1920 for loop 'VITIS_LOOP_554_3' (source/xf_fast.hpp:556:9) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'.
INFO: [XFORM 203-712] Applying dataflow to function 'detectCorner' (source/detectCorner.cpp:80:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'xf::cv::AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>'
	 'xfrgb2gray<1080, 1920>'
	 'xf::cv::fast<0, 0, 1080, 1920, 1>'
	 'xfgray2rgb<1080, 1920>'
	 'xf::cv::xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (source/xf_fast.hpp:452:17) in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>'... converting 81 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' (source/xf_fast.hpp:130:13)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.393 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (source/detectCorner.cpp:37:19) in function 'xfrgb2gray<1080, 1920>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_1' (source/detectCorner.cpp:59:19) in function 'xfgray2rgb<1080, 1920>'.
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for detectCorner because entry_proc has non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'detectCorner' ...
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_start_hunt' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_zxi2mat' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_last_hunt' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfrgb2gray<1080, 1920>' to 'xfrgb2gray_1080_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>_Pipeline_VITIS_LOOP_526_1' to 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_526_1'.
WARNING: [SYN 201-103] Legalizing function name 'xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>_Pipeline_VITIS_LOOP_541_2' to 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_541_2'.
WARNING: [SYN 201-103] Legalizing function name 'xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>_Pipeline_VITIS_LOOP_554_3' to 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_554_3'.
WARNING: [SYN 201-103] Legalizing function name 'xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>_Pipeline_Col_Loop' to 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49>' to 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s'.
WARNING: [SYN 201-103] Legalizing function name 'fast<0, 0, 1080, 1920, 1>' to 'fast_0_0_1080_1920_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfgray2rgb<1080, 1920>' to 'xfgray2rgb_1080_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_mat2axi' to 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>' to 'xfMat2AXIvideo_24_16_1080_1920_1_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ExtractPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ExtractPixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ExtractPixel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfrgb2gray_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_526_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_526_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_526_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_541_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_541_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_541_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_554_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_554_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_554_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_0_0_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfgray2rgb_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_mat2axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_mat2axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'detectCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_fast_0_0_1080_1920_1_U0 (from entry_proc_U0 to fast_0_0_1080_1920_1_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ExtractPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ExtractPixel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfrgb2gray_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfrgb2gray_1080_1920_s' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_12ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_15ns_22ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfrgb2gray_1080_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_526_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_526_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_541_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_541_2' pipeline 'VITIS_LOOP_541_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_541_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_554_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_VITIS_LOOP_554_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_8_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s'.
INFO: [RTMG 210-278] Implementing memory 'detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_0_0_1080_1920_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_0_0_1080_1920_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfgray2rgb_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfgray2rgb_1080_1920_s' pipeline 'VITIS_LOOP_59_1_VITIS_LOOP_61_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfgray2rgb_1080_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi' pipeline 'loop_col_mat2axi' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_24_16_1080_1920_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'detectCorner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/video_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'detectCorner/threshold' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'detectCorner' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'detectCorner'.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(detectCorner_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_in_data_U(detectCorner_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_gray_src_data_U(detectCorner_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_rgb_src_data_U(detectCorner_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_gray_dst_data_U(detectCorner_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_rgb_dst_data_U(detectCorner_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_data_U(detectCorner_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fast_0_0_1080_1920_1_U0_U(detectCorner_start_for_fast_0_0_1080_1920_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfrgb2gray_1080_1920_U0_U(detectCorner_start_for_xfrgb2gray_1080_1920_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfgray2rgb_1080_1920_U0_U(detectCorner_start_for_xfgray2rgb_1080_1920_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_U(detectCorner_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.581 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.593 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for detectCorner.
INFO: [VLOG 209-307] Generating Verilog RTL for detectCorner.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.11 seconds. CPU system time: 1.09 seconds. Elapsed time: 18.26 seconds; current allocated memory: 264.898 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/alinx/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
445 Beta devices matching pattern found, 56 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alinx/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 17:57:08 2023...
INFO: [HLS 200-802] Generated output file detectCorner/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.98 seconds. CPU system time: 0.49 seconds. Elapsed time: 11.95 seconds; current allocated memory: 8.316 MB.
[2Kvitis_hls> [11C[2Kvitis_hls> c[12C[2Kvitis_hls> cd[13C[2Kvitis_hls> cd [14C[2Kvitis_hls> cd /media/alinx/nvme4t/yang/course_s3_tcl/ax7020/09_dual_corner/vivado/auto_create_project/[102C
[2Kvitis_hls> [11C[2Kvitis_hls> v[12C[2Kvitis_hls> vi[13C[2Kvitis_hls> vit[14C[2Kvitis_hls> viti[15C[2Kvitis_hls> vit[14C[2Kvitis_hls> vi[13C[2Kvitis_hls> viv[14C[2Kvitis_hls> viva[15C[2Kvitis_hls> vivad[16C[2Kvitis_hls> vivado[17C[2Kvitis_hls> vivado [18C[2Kvitis_hls> vivado _[19C[2Kvitis_hls> vivado _s[20C[2Kvitis_hls> vivado _so[21C[2Kvitis_hls> vivado _sou[22C[2Kvitis_hls> vivado _so[21C[2Kvitis_hls> vivado _s[20C[2Kvitis_hls> vivado _[19C[2Kvitis_hls> vivado [18C[2Kvitis_hls> vivado -[19C[2Kvitis_hls> vivado -s[20C[2Kvitis_hls> vivado -so[21C[2Kvitis_hls> vivado -sou[22C[2Kvitis_hls> vivado -sour[23C[2Kvitis_hls> vivado -sourc[24C[2Kvitis_hls> vivado -source[25C[2Kvitis_hls> vivado -source [26C[2Kvitis_hls> vivado -source c[27C[2Kvitis_hls> vivado -source cr[28C[2Kvitis_hls> vivado -source cre[29C[2Kvitis_hls> vivado -source crea[30C[2Kvitis_hls> vivado -source creat[31C[2Kvitis_hls> vivado -source create[32C[2Kvitis_hls> vivado -source create_[33C[2Kvitis_hls> vivado -source create_p[34C[2Kvitis_hls> vivado -source create_pr[35C[2Kvitis_hls> vivado -source create_pro[36C[2Kvitis_hls> vivado -source create_proj[37C[2Kvitis_hls> vivado -source create_proje[38C[2Kvitis_hls> vivado -source create_projec[39C[2Kvitis_hls> vivado -source create_project[40C[2Kvitis_hls> vivado -source create_project.[41C[2Kvitis_hls> vivado -source create_project.t[42C[2Kvitis_hls> vivado -source create_project.tc[43C[2Kvitis_hls> vivado -source create_project.tcl[44C[2Kvitis_hls> vivado -source create_project.tc[43C[2Kvitis_hls> vivado -source create_project.t[42C[2Kvitis_hls> vivado -source create_project.[41C[2Kvitis_hls> vivado -source create_project[40C[2Kvitis_hls> vivado -source create_project.[41C[2Kvitis_hls> vivado -source create_project.t[42C[2Kvitis_hls> vivado -source create_project.tc[43C[2Kvitis_hls> vivado -source create_project.tcl[44C

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 18:23:56 2023...
[2Kvitis_hls> [11C[2Kvitis_hls> [11C
[2Kvitis_hls> [11C[2Kvitis_hls> c[12C[2Kvitis_hls> cd[13C[2Kvitis_hls> cd [14C[2Kvitis_hls> cd /media/alinx/nvme4t/yang/course_s3_tcl/ax7015/07_dual_corner/vivado/auto_create_project/[102C
[2Kvitis_hls> [11C[2Kvitis_hls> v[12C[2Kvitis_hls> vi[13C[2Kvitis_hls> viv[14C[2Kvitis_hls> vivt[15C[2Kvitis_hls> viv[14C[2Kvitis_hls> viva[15C[2Kvitis_hls> vivad[16C[2Kvitis_hls> vivado[17C[2Kvitis_hls> vivado [18C[2Kvitis_hls> vivado 0[19C[2Kvitis_hls> vivado 0s[20C[2Kvitis_hls> vivado 0si[21C[2Kvitis_hls> vivado 0siy[22C[2Kvitis_hls> vivado 0si[21C[2Kvitis_hls> vivado 0s[20C[2Kvitis_hls> vivado 0[19C[2Kvitis_hls> vivado [18C[2Kvitis_hls> vivado -[19C[2Kvitis_hls> vivado -s[20C[2Kvitis_hls> vivado -so[21C[2Kvitis_hls> vivado -sou[22C[2Kvitis_hls> vivado -sour[23C[2Kvitis_hls> vivado -sourc[24C[2Kvitis_hls> vivado -source[25C[2Kvitis_hls> vivado -source [26C[2Kvitis_hls> vivado -source c[27C[2Kvitis_hls> vivado -source cr[28C[2Kvitis_hls> vivado -source cre[29C[2Kvitis_hls> vivado -source crea[30C[2Kvitis_hls> vivado -source creat[31C[2Kvitis_hls> vivado -source create[32C[2Kvitis_hls> vivado -source create_[33C[2Kvitis_hls> vivado -source create_p[34C[2Kvitis_hls> vivado -source create_pr[35C[2Kvitis_hls> vivado -source create_pro[36C[2Kvitis_hls> vivado -source create_proj[37C[2Kvitis_hls> vivado -source create_proje[38C[2Kvitis_hls> vivado -source create_projec[39C[2Kvitis_hls> vivado -source create_project[40C[2Kvitis_hls> vivado -source create_project.[41C[2Kvitis_hls> vivado -source create_project.t[42C[2Kvitis_hls> vivado -source create_project.tc[43C[2Kvitis_hls> vivado -source create_project.tcl[44C[2Kvitis_hls> vivado -source create_project.tcl [45C[2Kvitis_hls> vivado -source create_project.tcl &[46C
3001705
[2Kvitis_hls> [11C
****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 18:26:38 2023...

[2Kvitis_hls> [11C[2Kvitis_hls> f[12C[2Kvitis_hls> [11C[2Kvitis_hls> v[12C[2Kvitis_hls> vi[13C[2Kvitis_hls> viv[14C[2Kvitis_hls> viva[15C[2Kvitis_hls> vivad[16C[2Kvitis_hls> vivado[17C[2Kvitis_hls> vivado [18C[2Kvitis_hls> vivado &[19C
3003242
[2Kvitis_hls> [11C
****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 18:29:13 2023...
[2Kvitis_hls> 