================================
Clock Cycle #: 1
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0000 set R0, #46      	| F    (P2): 0004 set R1, #1       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 2
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0000 set R0, #46      	| DE   (P2): 0004 set R1, #1       
| F    (P1): 0008 set R4, #0       	| F    (P2): 0012 set R5, #1       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 3
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0000 set R0, #46      	| EXa  (P2): 0004 set R1, #1       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0008 set R4, #0       	| DE   (P2): 0012 set R5, #1       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 4
| WB   (P1): 0000 set R0, #46      	| WB   (P2): 0004 set R1, #1       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0008 set R4, #0       	| EXa  (P2): 0012 set R5, #1       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 5
| WB   (P1): 0008 set R4, #0       	| WB   (P2): 0012 set R5, #1       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 6
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 7
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 8
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 9
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 10
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 11
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 12
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 13
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 14
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 15
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 16
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 17
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 18
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 19
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 20
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 21
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 22
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=valid   |
|   REG[ 4]   |   Value=1   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 23
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 24
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 25
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 26
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 27
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 28
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 29
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 30
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=valid   |
|   REG[ 4]   |   Value=2   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 31
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 32
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 33
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 34
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 35
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 36
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 37
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 38
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 39
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 40
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 41
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 42
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 43
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 44
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 45
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 46
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 47
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 48
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 49
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 50
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 51
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 52
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 53
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 54
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=valid   |
|   REG[ 4]   |   Value=8   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 55
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 56
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 57
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 58
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 59
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 60
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 61
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 62
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=valid   |
|   REG[ 4]   |   Value=13   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 63
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 64
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 65
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 66
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 67
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 68
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 69
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 70
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=valid   |
|   REG[ 4]   |   Value=21   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 71
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 72
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 73
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 74
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 75
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 76
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 77
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 78
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 79
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 80
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 81
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 82
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 83
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 84
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 85
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 86
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 87
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 88
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 89
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 90
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 91
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 92
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 93
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 94
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=valid   |
|   REG[ 4]   |   Value=89   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 95
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 96
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 97
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 98
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 99
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 100
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 101
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 102
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=valid   |
|   REG[ 4]   |   Value=144   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 103
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 104
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 105
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 106
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 107
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 108
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 109
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 110
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=valid   |
|   REG[ 4]   |   Value=233   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 111
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 112
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 113
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 114
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 115
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 116
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 117
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 118
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 119
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 120
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 121
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 122
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 123
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 124
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 125
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 126
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 127
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 128
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 129
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 130
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 131
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 132
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 133
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 134
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=valid   |
|   REG[ 4]   |   Value=987   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 135
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 136
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 137
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 138
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 139
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 140
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 141
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 142
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=valid   |
|   REG[ 4]   |   Value=1597   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 143
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 144
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 145
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 146
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 147
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 148
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 149
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 150
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=valid   |
|   REG[ 4]   |   Value=2584   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 151
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 152
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 153
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 154
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 155
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 156
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 157
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 158
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 159
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 160
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 161
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 162
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 163
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 164
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 165
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 166
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 167
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 168
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 169
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 170
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 171
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 172
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 173
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 174
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=valid   |
|   REG[ 4]   |   Value=10946   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 175
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 176
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 177
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 178
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 179
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 180
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 181
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 182
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=valid   |
|   REG[ 4]   |   Value=17711   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 183
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 184
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 185
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 186
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 187
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 188
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 189
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 190
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=valid   |
|   REG[ 4]   |   Value=28657   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 191
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 192
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 193
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 194
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 195
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 196
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 197
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 198
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 199
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 200
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 201
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 202
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 203
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 204
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 205
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 206
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 207
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 208
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 209
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 210
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 211
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 212
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 213
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 214
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=valid   |
|   REG[ 4]   |   Value=121393   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 215
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 216
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 217
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 218
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 219
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 220
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 221
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 222
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=valid   |
|   REG[ 4]   |   Value=196418   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 223
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 224
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 225
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 226
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 227
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 228
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 229
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 230
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=valid   |
|   REG[ 4]   |   Value=317811   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 231
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 232
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 233
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 234
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 235
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 236
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 237
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 238
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 239
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 240
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 241
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 242
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 243
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 244
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 245
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 246
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 247
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 248
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 249
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 250
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 251
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 252
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 253
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 254
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=valid   |
|   REG[ 4]   |   Value=1346269   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 255
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 256
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 257
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 258
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 259
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 260
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 261
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 262
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=valid   |
|   REG[ 4]   |   Value=2178309   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 263
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 264
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 265
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 266
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 267
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 268
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 269
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 270
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=valid   |
|   REG[ 4]   |   Value=3524578   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 271
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 272
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 273
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 274
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 275
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 276
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 277
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 278
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 279
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 280
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 281
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 282
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 283
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 284
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 285
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 286
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 287
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 288
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 289
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 290
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 291
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 292
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 293
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 294
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=valid   |
|   REG[ 4]   |   Value=14930352   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 295
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 296
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 297
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 298
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 299
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 300
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 301
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 302
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=valid   |
|   REG[ 4]   |   Value=24157817   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 303
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 304
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 305
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 306
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 307
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 308
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 309
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 310
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=valid   |
|   REG[ 4]   |   Value=39088169   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 311
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 312
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 313
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 314
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 315
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 316
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 317
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 318
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 319
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 320
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 321
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 322
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 323
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 324
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 325
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 326
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 327
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 328
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 329
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 330
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 331
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 332
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 333
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 334
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=valid   |
|   REG[ 4]   |   Value=165580141   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 335
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 336
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 337
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 338
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 339
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 340
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 341
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 342
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=valid   |
|   REG[ 4]   |   Value=267914296   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 343
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 344
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 345
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 346
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 347
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 348
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 349
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 350
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=valid   |
|   REG[ 4]   |   Value=433494437   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 351
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 352
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 353
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 354
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 355
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 356
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 357
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 358
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 359
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 360
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 361
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 362
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 363
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 364
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 365
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 366
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 add R3, R4, R5   	| F    (P2): 0032 add R4, R5, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 367
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 add R3, R4, R5   	| DE   (P2): 0032 add R4, R5, #0   
| F    (P1): 0036 add R5, R3, #0   	| F    (P2): 0040 add R1, R1, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 368
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 add R3, R4, R5   	| EXa  (P2): 0032 add R4, R5, #0   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 add R5, R3, #0   	| DE   (P2): 0040 add R1, R1, #1   
| F    (P1): 0044 set R6, #0       	| F    (P2): 0048 blez R6, #0016   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 369
| WB   (P1): 0028 add R3, R4, R5   	| WB   (P2): 0032 add R4, R5, #0   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 add R5, R3, #0   	| EXa  (P2): 0040 add R1, R1, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 set R6, #0       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 370
| WB   (P1): 0036 add R5, R3, #0   	| WB   (P2): 0040 add R1, R1, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0044 set R6, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 blez R6, #0016   
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 371
| WB   (P1): 0044 set R6, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0048 blez R6, #0016   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0016 sub R2, R0, R1   	| F    (P2): 0020 bgez R2, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 372
| WB   (P1): 0048 blez R6, #0016   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 sub R2, R0, R1   	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 373
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 sub R2, R0, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0020 bgez R2, #0028   
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 374
| WB   (P1): 0016 sub R2, R0, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0020 bgez R2, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0024 ret              	| F    (P2): 0028 add R3, R4, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 375
| WB   (P1): 0020 bgez R2, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0024 ret              	| DE   (P2):                       
| F    (P1): 0032 add R4, R5, #0   	| F    (P2): 0036 add R5, R3, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 376
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0024 ret              	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0032 add R4, R5, #0   	| F    (P2): 0036 add R5, R3, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 377
| WB   (P1): 0024 ret              	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0032 add R4, R5, #0   	| F    (P2): 0036 add R5, R3, #0   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
(CPU) >> Simulation Complete
Data hazard count: 0 
Control hazard count: 186 
Structural hazard count: 0 
Total: 186 
