<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="author" content="André  Fachat">

<meta name="description" content="">
<meta name="keywords" content="">
<title>André 's 8-bit TODO-List</title>
<link rev="made" href="mailto:afachat@gmx.de">
<LINK REL="stylesheet" TITLE="Default" TYPE="text/css" HREF="style.css">
<LINK REL="alternate stylesheet" TITLE="Advanced" TYPE="text/css" HREF="advanced.css">
</head>
<body>
<div id="leftcol">
<DIV class="top" ID="menu">
<ul><li class=homepage><a href=index.html>Homepage</a></li>
<ul class="menu0" >
<li class="separator">Commodore</li>
<li class="dir"><a href="petindex/index.html">CBM PETindex</a></li>
<li class="dir"><a href="cbmhw/index.html">CBM hardware and mods</a></li>
<li class="separator">Hardware</li>
<li class="dir"><a href="csa/index.html">CS/A65 Caspaer and Gecko computer</a></li>
<li class="dir"><a href="hwinfo/index.html">ICs and Standards Info</a></li>
<li class="dir"><a href="mischw/index.html">Other hardware (e.g. tools)</a></li>
<li class="separator">Software</li>
<li class="dir"><a href="osa/index.html">GeckOS operating system</a></li>
<li class="dir"><a href="lib6502/index.html">Lib6502 standard</a></li>
<li class="dir"><a href="o65/index.html">O65 file format</a></li>
<li class="dir"><a href="misc/index.html">Misc software</a></li>
<li class="separator">Knowledge Bits</li>
<li class="dir"><a href="icapos/index.html">Computer/OS Architecture</a></li>
<li class="dir"><a href="icaphw/index.html">6502 Hardware Bits</a></li>
<li class="separator">Misc</li>
<li class="file"><a href="contact.html">Contact</a></li>
<li class="file"><a href="todo.html">TODO list</a></li>
</ul>
</ul>
</DIV>
</div>
<div id="midcol"><DIV class="top" ID="content">
<h1>André 's 8-bit TODO-List</h1>
<p class="copyright">(C)
- André  Fachat</p> 
<div class="overview">
<p>
This is my rough TODO-List for my 8-bit projects... Don't actually expect me to get anything of this finished soon...</p>
  </div>
<DIV ID="toc">
<H2>Table of content</H2>
<dir>
<li><a href="#osa">GeckOS</a></li>
<li><a href="#csa">CS/A65</a></li>
<dir>
<li><a href="#cpu816">65816 CPU board</a></li>
<li><a href="#petcpu">PETCPU board</a></li>
<li><a href="#csacpu">CS/A CPU on 2MHz</a></li>
<li><a href="#etholi">Olimex Ethernet board</a></li>
<li><a href="#netusb">Netusb</a></li>
</dir>
<li><a href="#fpga">65000 FPGA</a></li>
<dir>
<li><a href="#65002">65002</a></li>
<li><a href="#65010">65010</a></li>
<li><a href="#65020">65020</a></li>
<li><a href="#65030">65030</a></li>
<li><a href="#io">652xx</a></li>
</dir>
</dir>
</DIV>
<h2><a name="osa">GeckOS</a></h2>
<p> <p>The operating system needs a definitive overhaul. These are the things to do:
</p>
<ul>
<li>no-copy (where possible) block transfer replacement for the streams API</li>
<li>support for the 65816 boards I recently did</li>
<li>support for Ethernet and USB devices, ethernet using the uIP stac</li>
<li>support for cc65 C-based programs</li>
</ul>
    </p>
<h2><a name="csa">CS/A65</a></h2>
<p> <p>My current CS/A projects...
    </p></p>
<H3><a name="cpu816">65816 CPU board</a></H3>
<p><p>
	After designing and testing the PET816 board (65816 CPU board for the CBM PETs or other 6502 computers) I decided to adapt the
	CPLD code to be compatible with the PET816 board - more features and common drivers are easier to do.
	</p>
	</p>
<H3><a name="petcpu">PETCPU board</a></H3>
<p><p>
	During my tests for the PET816 board in the PETCPU board, I found timing issues between the PETCPU and VDC boards. Need to fixup the PETCPU board. Somewhat embarassing that this appears only now, but my newer designs hopefully are of better quality...
	</p>
	</p>
<H3><a name="csacpu">CS/A CPU on 2MHz</a></H3>
<p><p>
	During my tests for the PET816 board in a 2MHz CS/A computer, I found timing issues with the 2MHz mode - need to be figured out. Somewhat embarassing that this appears only now, but my newer designs hopefully are of better quality...
	</p>
	</p>
<H3><a name="etholi">Olimex Ethernet board</a></H3>
<p><p>
	I have made a design for a board with the Olimex Ethernet controller board - basically similar to the Netusb board, but needing voltage converters as the Olimex parts is only available in 3.3V... Board and parts are here, but nothing done yet... 
	</p>
	</p>
<H3><a name="netusb">Netusb</a></H3>
<p><p>I have made a design for a board with a CS8900A ethernet controller, as well as two USB controllers - one as host, one as device. Currently struggeling to solder the 100 pin TQFP ethernet controller...
	</p>
	</p>
<h2><a name="fpga">65000 FPGA</a></h2>
<p> <p>I'm working on a design for an FPGA-based 6502 CPU replacement. 
</p>
	</p>
<H3><a name="65002">65002</a></H3>
<p><p>Design goals for the 65002 CPU replacement are:</p>
<ul>
<li>Provide original 6502 (legal) opcodes; optionally some of the illegal ones (SAX, LAX) as they fit</li>
<li>16bit ALU - make it a 6502 as it could have been ...</li>
<li>eliminate bogus memory cycles</li>
<li>abort-ability - i.e. ability to abort an opcode in mid-process and roll it back</li>
<li>No mode bits - as opposed to the 65816 an opcode should have exactly one meaning (except for the original BCD bit)</li>
<li>Not sure yet if I extend the original registers to 16 bit, or simply add a set of new 16 bit registers</li>
<li>Prefix opcodes for specific (e.g. 16bit) arithmetic functions, vector ops, and cpu control</li>
</ul>
    </p>
<H3><a name="65010">65010</a></H3>
<p><p>Design goals for the 65010 CPU replacement are:</p>
<ul>
<li>Extension of the 65002 CPU from above</li>
<li>Add vector operations to the CPU core, like vector add. Allow different address offsets for source and target (from 0 up to 256)</li>
<li>Include for example blitter functions</li>
<li>possibly requires extra registers, depending on whether new 16bit registers are added or existing registers extended</li>
</ul>
    </p>
<H3><a name="65020">65020</a></H3>
<p><p>Design goals for the 65020 CPU replacement are:</p>
<ul>
<li>Extension of the 65010 CPU from above (maybe optionally 65002 also)</li>
<li>Add MMU functionality - similar to the CS/A CPU board, but using a page table register and dynamic page table lookup fetch</li>
<li>Use 16bit page table entries, with e.g. 12 bit address extension and 4 bit special bits (read-only, no-execute, not-mapped, privileged)</li>
<li>Basic "ring 0" functionality - separation of OS and user spaces</li>
<li>Optionally 16bit memory interface, possibly with write-back cache/write combining, to allow for very-fast-RAM usage that is only available with 16bit</li>
</ul>
    </p>
<H3><a name="65030">65030</a></H3>
<p><p>This one is really sketchy for now...Design goals for the 65030 CPU replacement are:</p>
<ul>
<li>Extension of the 65020 CPU from above</li>
<li>Add multi-core functionality - coordinating/synchronizing multiple cores in a single FPGA</li>
<li>Possibly/optionally include L1 read caches in addition to the 16bit memory interface. Not sure if L1 is shared between cores or not</li>
<li>Possibly/optionally include cache coherency protocol between multiple FPGAs</li>
</ul>
    </p>
<H3><a name="io">652xx</a></H3>
<p><p>In addition to a new CPU, I'd probably try to make a bug-fixed 6522, or a 6526 replacement...</p>
    </p>
<hr>
<p>Return to <a href="index.html">Homepage</a></p>

  </DIV></div>
</body>
</html> 

