#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Nov 29 12:32:36 2024
# Process ID: 3596
# Current directory: D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1
# Command line: vivado.exe -log top_dht11.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_dht11.tcl
# Log file: D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1/top_dht11.vds
# Journal file: D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_dht11.tcl -notrace
Command: synth_design -top top_dht11 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19808
WARNING: [Synth 8-992] counter_reg is already implicitly declared earlier [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1127.699 ; gain = 38.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_process' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:32]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1/.Xil/Vivado-3596-DESKTOP-PFRE25G/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1/.Xil/Vivado-3596-DESKTOP-PFRE25G/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_ila_0'. This will prevent further optimization [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:32]
INFO: [Synth 8-6155] done synthesizing module 'string_process' (2#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:23]
INFO: [Synth 8-6157] synthesizing module 'DHT11_control' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:135]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:135]
INFO: [Synth 8-6157] synthesizing module 'count_5sec' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:95]
INFO: [Synth 8-6155] done synthesizing module 'count_5sec' (4#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:95]
INFO: [Synth 8-6157] synthesizing module 'start_signal' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:163]
	Parameter IDLE bound to: 4'b0000 
	Parameter START_L bound to: 4'b0001 
	Parameter START_H bound to: 4'b0010 
	Parameter WAIT_0 bound to: 4'b0011 
	Parameter WAIT_1 bound to: 4'b0100 
	Parameter READ_LOW bound to: 4'b0101 
	Parameter READ_HIGH bound to: 4'b0110 
	Parameter DATA_DIST bound to: 4'b0111 
WARNING: [Synth 8-6104] Input port 'wr_en' has an internal driver [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:206]
INFO: [Synth 8-6155] done synthesizing module 'start_signal' (5#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:163]
INFO: [Synth 8-6155] done synthesizing module 'DHT11_control' (6#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:23]
WARNING: [Synth 8-7071] port 'checksum' of module 'DHT11_control' is unconnected for instance 'U_dht11_control' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:69]
WARNING: [Synth 8-7023] instance 'U_dht11_control' of module 'DHT11_control' has 9 connections declared, but only 8 given [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:69]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_clock' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_mode_state' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_clock.v:179]
INFO: [Synth 8-6155] done synthesizing module 'led_mode_state' (7#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_clock.v:179]
INFO: [Synth 8-6157] synthesizing module 'button_detector' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/button_detector.v:23]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_detector' (8#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/button_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_controlunit' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_controlunit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_controlunit' (9#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_controlunit.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_datapath' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_clk_div' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:92]
INFO: [Synth 8-6155] done synthesizing module 'clock_clk_div' (10#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:92]
INFO: [Synth 8-6157] synthesizing module 'clock_counter_time' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:128]
	Parameter CLOCK_TIME_MAX bound to: 100 - type: integer 
	Parameter CLOCK_BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_counter_time' (11#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:128]
WARNING: [Synth 8-7071] port 'button' of module 'clock_counter_time' is unconnected for instance 'U_clock_counter_msec' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:46]
WARNING: [Synth 8-7023] instance 'U_clock_counter_msec' of module 'clock_counter_time' has 6 connections declared, but only 5 given [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:46]
INFO: [Synth 8-6157] synthesizing module 'clock_counter_time__parameterized0' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:128]
	Parameter CLOCK_TIME_MAX bound to: 60 - type: integer 
	Parameter CLOCK_BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_counter_time__parameterized0' (11#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:128]
INFO: [Synth 8-6157] synthesizing module 'clock_counter_time__parameterized1' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:128]
	Parameter CLOCK_TIME_MAX bound to: 24 - type: integer 
	Parameter CLOCK_BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_counter_time__parameterized1' (11#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:128]
INFO: [Synth 8-6155] done synthesizing module 'clock_datapath' (12#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/clock_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_control_unit' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_control_unit.v:23]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_control_unit.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_control_unit.v:73]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_control_unit' (13#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_datapath' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div_stopwatch' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:95]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_stopwatch' (14#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:137]
	Parameter TIME_MAX bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter' (15#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:137]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter__parameterized0' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:137]
	Parameter TIME_MAX bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter__parameterized0' (15#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:137]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter__parameterized1' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:137]
	Parameter TIME_MAX bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter__parameterized1' (15#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:137]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_datapath' (16#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'select_clock_stopwatch' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_clock.v:137]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_clock.v:155]
INFO: [Synth 8-6155] done synthesizing module 'select_clock_stopwatch' (17#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_clock.v:137]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_clock' (18#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/stopwatch_clock.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'seleted_msec' does not match port width (7) of module 'stopwatch_clock' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:89]
WARNING: [Synth 8-689] width (8) of port connection 'seleted_sec' does not match port width (7) of module 'stopwatch_clock' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:90]
WARNING: [Synth 8-689] width (8) of port connection 'seleted_min' does not match port width (7) of module 'stopwatch_clock' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:91]
WARNING: [Synth 8-689] width (8) of port connection 'seleted_hour' does not match port width (7) of module 'stopwatch_clock' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:92]
WARNING: [Synth 8-7071] port 'u_command' of module 'stopwatch_clock' is unconnected for instance 'U_stopwatch_clock' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:80]
WARNING: [Synth 8-7071] port 'rx_done' of module 'stopwatch_clock' is unconnected for instance 'U_stopwatch_clock' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:80]
WARNING: [Synth 8-7023] instance 'U_stopwatch_clock' of module 'stopwatch_clock' has 14 connections declared, but only 12 given [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:80]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_stopwatch.v:23]
WARNING: [Synth 8-7071] port 'chipselect' of module 'stopwatch_control_unit' is unconnected for instance 'U_stopwatch_control_unit' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_stopwatch.v:58]
WARNING: [Synth 8-7023] instance 'U_stopwatch_control_unit' of module 'stopwatch_control_unit' has 9 connections declared, but only 8 given [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_stopwatch.v:58]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:147]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (19#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:147]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:133]
INFO: [Synth 8-6155] done synthesizing module 'counter' (20#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:133]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:283]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:289]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (21#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:283]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (22#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:332]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (23#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:332]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:187]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:200]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (24#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:187]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:215]
	Parameter STATE0 bound to: 0 - type: integer 
	Parameter STATE1 bound to: 1 - type: integer 
	Parameter STATE2 bound to: 2 - type: integer 
	Parameter STATE3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:253]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:274]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (25#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:215]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:304]
INFO: [Synth 8-226] default block is never used [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:310]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (26#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:304]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (27#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fnd_controller.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'fndcom' does not match port width (4) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_stopwatch.v:90]
WARNING: [Synth 8-689] width (1) of port connection 'fndfont' does not match port width (8) of module 'fnd_controller' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_stopwatch.v:91]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (28#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_stopwatch.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'msec' does not match port width (7) of module 'top_stopwatch' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:103]
WARNING: [Synth 8-689] width (1) of port connection 'sec' does not match port width (7) of module 'top_stopwatch' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:104]
WARNING: [Synth 8-689] width (1) of port connection 'min' does not match port width (7) of module 'top_stopwatch' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:105]
WARNING: [Synth 8-689] width (1) of port connection 'hour' does not match port width (7) of module 'top_stopwatch' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:106]
WARNING: [Synth 8-7071] port 'led' of module 'top_stopwatch' is unconnected for instance 'U_top_stopwatch' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:95]
WARNING: [Synth 8-7023] instance 'U_top_stopwatch' of module 'top_stopwatch' has 12 connections declared, but only 11 given [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:95]
INFO: [Synth 8-6157] synthesizing module 'dht_swclock_switch' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:176]
INFO: [Synth 8-6155] done synthesizing module 'dht_swclock_switch' (29#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:176]
INFO: [Synth 8-6157] synthesizing module 'fifo_data' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo_data.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DATA_1 bound to: 1 - type: integer 
	Parameter DATA_2 bound to: 2 - type: integer 
	Parameter DATA_3 bound to: 3 - type: integer 
	Parameter DATA_4 bound to: 4 - type: integer 
	Parameter DATA_5 bound to: 5 - type: integer 
	Parameter DATA_6 bound to: 6 - type: integer 
	Parameter DATA_7 bound to: 7 - type: integer 
	Parameter DATA_8 bound to: 8 - type: integer 
	Parameter POINT0 bound to: 9 - type: integer 
	Parameter POINT1 bound to: 10 - type: integer 
	Parameter HUM1 bound to: 11 - type: integer 
	Parameter HUM2 bound to: 12 - type: integer 
	Parameter HUM3 bound to: 13 - type: integer 
	Parameter HUM4 bound to: 14 - type: integer 
	Parameter HUM5 bound to: 15 - type: integer 
	Parameter HUM6 bound to: 16 - type: integer 
	Parameter HUM7 bound to: 17 - type: integer 
	Parameter HUM8 bound to: 18 - type: integer 
	Parameter TEM1 bound to: 19 - type: integer 
	Parameter TEM2 bound to: 20 - type: integer 
	Parameter TEM3 bound to: 21 - type: integer 
	Parameter TEM4 bound to: 22 - type: integer 
	Parameter TEM5 bound to: 23 - type: integer 
	Parameter TEM6 bound to: 24 - type: integer 
	Parameter TEM7 bound to: 25 - type: integer 
	Parameter TEM8 bound to: 26 - type: integer 
	Parameter TEM9 bound to: 27 - type: integer 
	Parameter TEM10 bound to: 28 - type: integer 
	Parameter TEM11 bound to: 29 - type: integer 
	Parameter COLON1 bound to: 30 - type: integer 
	Parameter COLON2 bound to: 31 - type: integer 
	Parameter COMMA bound to: 32 - type: integer 
	Parameter CEL1 bound to: 33 - type: integer 
	Parameter CEL2 bound to: 34 - type: integer 
	Parameter PER bound to: 35 - type: integer 
	Parameter SPACE bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo_data.v:103]
INFO: [Synth 8-6155] done synthesizing module 'fifo_data' (30#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo_data.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo.v:56]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (31#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo.v:56]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (32#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (33#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v:73]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (34#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v:73]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v:103]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (35#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v:103]
INFO: [Synth 8-6157] synthesizing module 'reciever' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v:216]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reciever' (36#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v:216]
INFO: [Synth 8-6155] done synthesizing module 'uart' (37#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11' (38#1) [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/top_dht11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.691 ; gain = 105.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.691 ; gain = 105.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.691 ; gain = 105.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1194.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'U_string_process/U_ila_0'
Finished Parsing XDC File [d:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'U_string_process/U_ila_0'
Parsing XDC File [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_dht11_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_dht11_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1307.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1307.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1307.105 ; gain = 217.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1307.105 ; gain = 217.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U_string_process/U_ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1307.105 ; gain = 217.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'start_signal'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'fifo_data'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'reciever'
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[1]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[2]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[0]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[3]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[4]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[5]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[6]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[7]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[8]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[9]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[10]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[11]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[12]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[13]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[14]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[15]' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/string_process.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'start_dht11_next_reg' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:120]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 START_L |                              001 |                              001
                 START_H |                              010 |                              010
                  WAIT_0 |                              011 |                              011
                  WAIT_1 |                              100 |                              100
                READ_LOW |                              101 |                              101
               DATA_DIST |                              110 |                              111
               READ_HIGH |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'start_signal'
WARNING: [Synth 8-327] inferring latch for variable 'receive_dht11_data_reg' [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                     RUN |                              010 |                               01
                   CLEAR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopwatch_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE | 0000000000000000000000000000000000001 |                           000000
                    HUM1 | 0000000000000000000000000000000000010 |                           001011
                    HUM2 | 0000000000000000000000000000000000100 |                           001100
                    HUM3 | 0000000000000000000000000000000001000 |                           001101
                    HUM4 | 0000000000000000000000000000000010000 |                           001110
                    HUM5 | 0000000000000000000000000000000100000 |                           001111
                    HUM6 | 0000000000000000000000000000001000000 |                           010000
                    HUM7 | 0000000000000000000000000000010000000 |                           010001
                    HUM8 | 0000000000000000000000000000100000000 |                           010010
                  COLON1 | 0000000000000000000000000001000000000 |                           011110
                  DATA_1 | 0000000000000000000000000010000000000 |                           000001
                  DATA_2 | 0000000000000000000000000100000000000 |                           000010
                  POINT0 | 0000000000000000000000001000000000000 |                           001001
                  DATA_3 | 0000000000000000000000010000000000000 |                           000011
                  DATA_4 | 0000000000000000000000100000000000000 |                           000100
                     PER | 0000000000000000000001000000000000000 |                           100011
                   COMMA | 0000000000000000000010000000000000000 |                           100000
                   SPACE | 0000000000000000000100000000000000000 |                           100100
                    TEM1 | 0000000000000000001000000000000000000 |                           010011
                    TEM2 | 0000000000000000010000000000000000000 |                           010100
                    TEM3 | 0000000000000000100000000000000000000 |                           010101
                    TEM4 | 0000000000000001000000000000000000000 |                           010110
                    TEM5 | 0000000000000010000000000000000000000 |                           010111
                    TEM6 | 0000000000000100000000000000000000000 |                           011000
                    TEM7 | 0000000000001000000000000000000000000 |                           011001
                    TEM8 | 0000000000010000000000000000000000000 |                           011010
                    TEM9 | 0000000000100000000000000000000000000 |                           011011
                   TEM10 | 0000000001000000000000000000000000000 |                           011100
                   TEM11 | 0000000010000000000000000000000000000 |                           011101
                  COLON2 | 0000000100000000000000000000000000000 |                           011111
                  DATA_5 | 0000001000000000000000000000000000000 |                           000101
                  DATA_6 | 0000010000000000000000000000000000000 |                           000110
                  POINT1 | 0000100000000000000000000000000000000 |                           001010
                  DATA_7 | 0001000000000000000000000000000000000 |                           000111
                  DATA_8 | 0010000000000000000000000000000000000 |                           001000
                    CEL1 | 0100000000000000000000000000000000000 |                           100001
                    CEL2 | 1000000000000000000000000000000000000 |                           100010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'fifo_data'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'reciever'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1307.105 ; gain = 217.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 7     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               40 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               17 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 5     
	   8 Input   15 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	  37 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 8     
	   8 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 43    
	   3 Input    1 Bit        Muxes := 18    
	   8 Input    1 Bit        Muxes := 12    
	  37 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1311.445 ; gain = 222.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------+-----------+----------------------+--------------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives               | 
+------------+-------------------------+-----------+----------------------+--------------------------+
|U_Tx_fifo   | U_register_file/mem_reg | Implied   | 256 x 8              | RAM64X1D x 8	RAM64M x 8	 | 
+------------+-------------------------+-----------+----------------------+--------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1326.574 ; gain = 237.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1350.473 ; gain = 261.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------------+-----------+----------------------+--------------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives               | 
+------------+-------------------------+-----------+----------------------+--------------------------+
|U_Tx_fifo   | U_register_file/mem_reg | Implied   | 256 x 8              | RAM64X1D x 8	RAM64M x 8	 | 
+------------+-------------------------+-----------+----------------------+--------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1363.121 ; gain = 273.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.914 ; gain = 287.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.914 ; gain = 287.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.914 ; gain = 287.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.914 ; gain = 287.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.914 ; gain = 287.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.914 ; gain = 287.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila      |     1|
|2     |BUFG     |     2|
|3     |CARRY4   |    38|
|4     |LUT1     |    24|
|5     |LUT2     |   173|
|6     |LUT3     |    78|
|7     |LUT4     |    89|
|8     |LUT5     |   125|
|9     |LUT6     |   283|
|10    |MUXF7    |    18|
|11    |MUXF8    |     9|
|12    |RAM64M   |     8|
|13    |RAM64X1D |     4|
|14    |FDCE     |   449|
|15    |FDPE     |     4|
|16    |FDRE     |     3|
|17    |LD       |   130|
|18    |IBUF     |     9|
|19    |IOBUF    |     1|
|20    |OBUF     |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.914 ; gain = 287.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1376.914 ; gain = 175.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1376.914 ; gain = 287.664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1388.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1392.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 130 instances
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1392.418 ; gain = 303.168
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.runs/synth_1/top_dht11.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_dht11_utilization_synth.rpt -pb top_dht11_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 12:33:37 2024...
